/*
* Support for Intel Camera Imaging ISP subsystem.
* Copyright (c) 2010 - 2015, Intel Corporation.
* 
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
* 
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
* more details.
*/
/* This file is generated, do not edit. */

#include "ia_css_debug_dump.h"

/* generating register dump code */

#define FIELD_VALUE(val, start, end) \
	(((end) == 31 && (start) == 0) ? \
	(val) : (((val) >> (start)) & ((1U << ((end)-(start) + 1)) - 1)))


void ia_css_debug_dump(void) {
	ia_css_debug_dump_configbus_ab_mt_isp0();
	ia_css_debug_dump_configbus_ab_mt_psa();
	ia_css_debug_dump_configbus_ab_mt_ipfd();
	ia_css_debug_dump_configbus_ab_mt_dmae0i();
	ia_css_debug_dump_configbus_ab_mt_spp1();
	ia_css_debug_dump_configbus_ab_mt_spp0();
	ia_css_debug_dump_trace_unit();
	ia_css_debug_dump_mmu_at_system_at1();
	ia_css_debug_dump_mmu_at_system_mmu1();
	ia_css_debug_dump_mmu_at_system_mmu0();
	ia_css_debug_dump_evq();
	ia_css_debug_dump_isp();
	ia_css_debug_dump_ibuf_ctrl();
	ia_css_debug_dump_eqc();
	ia_css_debug_dump_cio2str();
	ia_css_debug_dump_pf();
	ia_css_debug_dump_irq_ctrl();
	ia_css_debug_dump_gpreg();
	ia_css_debug_dump_dma();
	ia_css_debug_dump_PSA_Cluster_CCM_CCM();
	ia_css_debug_dump_PSA_Cluster_CCM_BDC();
	ia_css_debug_dump_PSA_Cluster_CCM_BDC_ff_bitdecomp_evenodd_lut();
	ia_css_debug_dump_PSA_Cluster_CCM_AckConv();
	ia_css_debug_dump_PSA_Cluster_Advanced_Demosaic_DM();
	ia_css_debug_dump_PSA_Cluster_Advanced_Demosaic_AckConv();
	ia_css_debug_dump_PSA_Cluster_Bayer_WB_WBA();
	ia_css_debug_dump_PSA_Cluster_Bayer_WB_AckConv();
	ia_css_debug_dump_PSA_Cluster_Bayer_WB_BC();
	ia_css_debug_dump_PSA_Cluster_Bayer_WB_BC_ff_bitcomp_evenodd_lut();
	ia_css_debug_dump_PSA_Cluster_Bayer_ANR_TILE();
	ia_css_debug_dump_PSA_Cluster_Bayer_ANR_STITCH();
	ia_css_debug_dump_PSA_Cluster_Bayer_ANR_TRANSFORM();
	ia_css_debug_dump_PSA_Cluster_Bayer_ANR_SEARCH();
	ia_css_debug_dump_PSA_Cluster_Bayer_ANR_AckConv();
	ia_css_debug_dump_PSA_Cluster_YUV1_Processing_YUV_COLLECTOR();
	ia_css_debug_dump_PSA_Cluster_YUV1_Processing_TCC_ff_tcc_gain_lut();
	ia_css_debug_dump_PSA_Cluster_YUV1_Processing_TCC();
	ia_css_debug_dump_PSA_Cluster_YUV1_Processing_YDS();
	ia_css_debug_dump_PSA_Cluster_YUV1_Processing_IEFD();
	ia_css_debug_dump_PSA_Cluster_YUV1_Processing_YUV_SPLITTER();
	ia_css_debug_dump_PSA_Cluster_YUV1_Processing_AckConv();
	ia_css_debug_dump_PSA_Cluster_GTC_CSC_CDS();
	ia_css_debug_dump_PSA_Cluster_GTC_AckConv();
	ia_css_debug_dump_PSA_Cluster_GTC_GTM_FF_TM_LUT();
	ia_css_debug_dump_PSA_Cluster_GTC_GTM();
	ia_css_debug_dump_PSA_Cluster_GTC_GTM_FF_Gamma_LUT();
	ia_css_debug_dump_PSA_Cluster_str2vec_ack_conv_rgb();
	ia_css_debug_dump_PSA_Cluster_str2vec_ack_conv_yuv2();
	ia_css_debug_dump_PSA_Cluster_str2vec_ack_conv_yuv1();
	ia_css_debug_dump_PSA_Cluster_str2vec_ack_conv_bayer2();
	ia_css_debug_dump_PSA_Cluster_str2vec_ack_conv_bayer1();
	ia_css_debug_dump_PSA_Cluster_PSA_Irq_Ctrl();
	ia_css_debug_dump_PSA_Cluster_acc_gp_reg();
	ia_css_debug_dump_PSA_Cluster_str2vec_rgb();
	ia_css_debug_dump_PSA_Cluster_str2vec_yuv2();
	ia_css_debug_dump_PSA_Cluster_str2vec_yuv1();
	ia_css_debug_dump_PSA_Cluster_str2vec_bayer2();
	ia_css_debug_dump_PSA_Cluster_str2vec_bayer1();
	ia_css_debug_dump_PSA_Cluster_vec2str_rgb1();
	ia_css_debug_dump_PSA_Cluster_vec2str_rgb2();
	ia_css_debug_dump_PSA_Cluster_vec2str_yuv1();
	ia_css_debug_dump_PSA_Cluster_vec2str_bayer2();
	ia_css_debug_dump_PSA_Cluster_vec2str_bayer1();
	ia_css_debug_dump_PSA_Cluster_Lace_Stat_AckConv();
	ia_css_debug_dump_PSA_Cluster_Lace_Stat_LACE_STAT_ff_lace_stat_hist();
	ia_css_debug_dump_PSA_Cluster_Lace_Stat_LACE_STAT();
	ia_css_debug_dump_PSA_Cluster_DVS_DVS_ff_dvs_rf();
	ia_css_debug_dump_PSA_Cluster_DVS_DVS();
	ia_css_debug_dump_PSA_Cluster_DVS_YBIN();
	ia_css_debug_dump_PSA_Cluster_DVS_AckConv();
	ia_css_debug_dump_ipfd_eqc_ipfd();
	ia_css_debug_dump_ipfd_dmf_inst();
	ia_css_debug_dump_ipfd_dmf_s_inst();
	ia_css_debug_dump_ipfd_dma4_inst();
	ia_css_debug_dump_ipfd_ibufctrl_2600_inst();
	ia_css_debug_dump_eqc_dmai();
	ia_css_debug_dump_eqc_dmae0();
	ia_css_debug_dump_dma_internal();
	ia_css_debug_dump_dma_external0();
	ia_css_debug_dump_eqc_psa();
	ia_css_debug_dump_gp_devices_wdt();
	ia_css_debug_dump_gp_devices_srstreg();
	ia_css_debug_dump_gp_devices_irqcontrol();
	ia_css_debug_dump_gp_devices_irqreg();
	ia_css_debug_dump_gp_devices_configreg();
	ia_css_debug_dump_spp_tile1_evq();
	ia_css_debug_dump_spp_tile1_sp();
	ia_css_debug_dump_spp_tile0_evq();
	ia_css_debug_dump_spp_tile0_sp();
} /* end ia_css_debug_dump(void) */

/* Generated Debug Code: Device configbus_ab_mt_isp0 */
void ia_css_debug_dump_configbus_ab_mt_isp0(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x3e0d60);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_access7  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_access7_type */
	/* skip, unused field unused_addr_rng_access7 (addr_rng_access7) */
	REG_DUMP_PRINT_1("   -addr_rng_access7.addr_rng_access7    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0d5c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_max7     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_max7_type */
	/* skip, unused field unused_addr_rng_max7 (addr_rng_max7) */
	REG_DUMP_PRINT_1("   -addr_rng_max7.addr_rng_max7          |     0x%05X  |  [RW][18:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d58);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_min7     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_min7_type */
	/* skip, unused field unused_addr_rng_min7 (addr_rng_min7) */
	REG_DUMP_PRINT_1("   -addr_rng_min7.addr_rng_min7          |     0x%05X  |  [RW][18:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d54);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_access6  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_access6_type */
	/* skip, unused field unused_addr_rng_access6 (addr_rng_access6) */
	REG_DUMP_PRINT_1("   -addr_rng_access6.addr_rng_access6    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0d50);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_max6     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_max6_type */
	/* skip, unused field unused_addr_rng_max6 (addr_rng_max6) */
	REG_DUMP_PRINT_1("   -addr_rng_max6.addr_rng_max6          |     0x%05X  |  [RW][18:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d4c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_min6     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_min6_type */
	/* skip, unused field unused_addr_rng_min6 (addr_rng_min6) */
	REG_DUMP_PRINT_1("   -addr_rng_min6.addr_rng_min6          |     0x%05X  |  [RW][18:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d48);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_access5  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_access5_type */
	/* skip, unused field unused_addr_rng_access5 (addr_rng_access5) */
	REG_DUMP_PRINT_1("   -addr_rng_access5.addr_rng_access5    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0d44);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_max5     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_max5_type */
	/* skip, unused field unused_addr_rng_max5 (addr_rng_max5) */
	REG_DUMP_PRINT_1("   -addr_rng_max5.addr_rng_max5          |     0x%05X  |  [RW][18:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d40);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_min5     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_min5_type */
	/* skip, unused field unused_addr_rng_min5 (addr_rng_min5) */
	REG_DUMP_PRINT_1("   -addr_rng_min5.addr_rng_min5          |     0x%05X  |  [RW][18:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d3c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_access4  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_access4_type */
	/* skip, unused field unused_addr_rng_access4 (addr_rng_access4) */
	REG_DUMP_PRINT_1("   -addr_rng_access4.addr_rng_access4    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0d38);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_max4     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_max4_type */
	/* skip, unused field unused_addr_rng_max4 (addr_rng_max4) */
	REG_DUMP_PRINT_1("   -addr_rng_max4.addr_rng_max4          |     0x%05X  |  [RW][18:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d34);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_min4     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_min4_type */
	/* skip, unused field unused_addr_rng_min4 (addr_rng_min4) */
	REG_DUMP_PRINT_1("   -addr_rng_min4.addr_rng_min4          |     0x%05X  |  [RW][18:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d30);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_access3  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_access3_type */
	/* skip, unused field unused_addr_rng_access3 (addr_rng_access3) */
	REG_DUMP_PRINT_1("   -addr_rng_access3.addr_rng_access3    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0d2c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_max3     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_max3_type */
	/* skip, unused field unused_addr_rng_max3 (addr_rng_max3) */
	REG_DUMP_PRINT_1("   -addr_rng_max3.addr_rng_max3          |     0x%05X  |  [RW][18:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d28);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_min3     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_min3_type */
	/* skip, unused field unused_addr_rng_min3 (addr_rng_min3) */
	REG_DUMP_PRINT_1("   -addr_rng_min3.addr_rng_min3          |     0x%05X  |  [RW][18:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d24);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_access2  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_access2_type */
	/* skip, unused field unused_addr_rng_access2 (addr_rng_access2) */
	REG_DUMP_PRINT_1("   -addr_rng_access2.addr_rng_access2    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0d20);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_max2     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_max2_type */
	/* skip, unused field unused_addr_rng_max2 (addr_rng_max2) */
	REG_DUMP_PRINT_1("   -addr_rng_max2.addr_rng_max2          |     0x%05X  |  [RW][18:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d1c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_min2     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_min2_type */
	/* skip, unused field unused_addr_rng_min2 (addr_rng_min2) */
	REG_DUMP_PRINT_1("   -addr_rng_min2.addr_rng_min2          |     0x%05X  |  [RW][18:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d18);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_access1  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_access1_type */
	/* skip, unused field unused_addr_rng_access1 (addr_rng_access1) */
	REG_DUMP_PRINT_1("   -addr_rng_access1.addr_rng_access1    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0d14);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_max1     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_max1_type */
	/* skip, unused field unused_addr_rng_max1 (addr_rng_max1) */
	REG_DUMP_PRINT_1("   -addr_rng_max1.addr_rng_max1          |     0x%05X  |  [RW][18:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d10);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_min1     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_min1_type */
	/* skip, unused field unused_addr_rng_min1 (addr_rng_min1) */
	REG_DUMP_PRINT_1("   -addr_rng_min1.addr_rng_min1          |     0x%05X  |  [RW][18:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d0c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_access0  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_access0_type */
	/* skip, unused field unused_addr_rng_access0 (addr_rng_access0) */
	REG_DUMP_PRINT_1("   -addr_rng_access0.addr_rng_access0    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0d08);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_max0     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_max0_type */
	/* skip, unused field unused_addr_rng_max0 (addr_rng_max0) */
	REG_DUMP_PRINT_1("   -addr_rng_max0.addr_rng_max0          |     0x%05X  |  [RW][18:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d04);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.addr_rng_min0     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_addr_rng_min0_type */
	/* skip, unused field unused_addr_rng_min0 (addr_rng_min0) */
	REG_DUMP_PRINT_1("   -addr_rng_min0.addr_rng_min0          |     0x%05X  |  [RW][18:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 18));
	val = REG_DUMP_READ_REGISTER(0x3e0d00);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_isp0.rd_back_value     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_isp0_rd_back_value_type */
	REG_DUMP_PRINT_1("   -rd_back_value.rd_back_value          |  0x%08X  |  [RW][31:00]""The return data in case of a blocked read.""\n", FIELD_VALUE(val, 0, 31));
} /* end configbus_ab_mt_isp0 */

/* Generated Debug Code: Device configbus_ab_mt_psa */
void ia_css_debug_dump_configbus_ab_mt_psa(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x3e0930);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.addr_rng_access3  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_addr_rng_access3_type */
	/* skip, unused field unused_addr_rng_access3 (addr_rng_access3) */
	REG_DUMP_PRINT_1("   -addr_rng_access3.addr_rng_access3   |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e092c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.addr_rng_max3     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_addr_rng_max3_type */
	/* skip, unused field unused_addr_rng_max3 (addr_rng_max3) */
	REG_DUMP_PRINT_1("   -addr_rng_max3.addr_rng_max3         |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0928);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.addr_rng_min3     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_addr_rng_min3_type */
	/* skip, unused field unused_addr_rng_min3 (addr_rng_min3) */
	REG_DUMP_PRINT_1("   -addr_rng_min3.addr_rng_min3         |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0924);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.addr_rng_access2  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_addr_rng_access2_type */
	/* skip, unused field unused_addr_rng_access2 (addr_rng_access2) */
	REG_DUMP_PRINT_1("   -addr_rng_access2.addr_rng_access2   |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0920);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.addr_rng_max2     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_addr_rng_max2_type */
	/* skip, unused field unused_addr_rng_max2 (addr_rng_max2) */
	REG_DUMP_PRINT_1("   -addr_rng_max2.addr_rng_max2         |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e091c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.addr_rng_min2     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_addr_rng_min2_type */
	/* skip, unused field unused_addr_rng_min2 (addr_rng_min2) */
	REG_DUMP_PRINT_1("   -addr_rng_min2.addr_rng_min2         |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0918);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.addr_rng_access1  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_addr_rng_access1_type */
	/* skip, unused field unused_addr_rng_access1 (addr_rng_access1) */
	REG_DUMP_PRINT_1("   -addr_rng_access1.addr_rng_access1   |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0914);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.addr_rng_max1     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_addr_rng_max1_type */
	/* skip, unused field unused_addr_rng_max1 (addr_rng_max1) */
	REG_DUMP_PRINT_1("   -addr_rng_max1.addr_rng_max1         |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0910);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.addr_rng_min1     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_addr_rng_min1_type */
	/* skip, unused field unused_addr_rng_min1 (addr_rng_min1) */
	REG_DUMP_PRINT_1("   -addr_rng_min1.addr_rng_min1         |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e090c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.addr_rng_access0  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_addr_rng_access0_type */
	/* skip, unused field unused_addr_rng_access0 (addr_rng_access0) */
	REG_DUMP_PRINT_1("   -addr_rng_access0.addr_rng_access0   |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0908);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.addr_rng_max0     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_addr_rng_max0_type */
	/* skip, unused field unused_addr_rng_max0 (addr_rng_max0) */
	REG_DUMP_PRINT_1("   -addr_rng_max0.addr_rng_max0         |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0904);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.addr_rng_min0     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_addr_rng_min0_type */
	/* skip, unused field unused_addr_rng_min0 (addr_rng_min0) */
	REG_DUMP_PRINT_1("   -addr_rng_min0.addr_rng_min0         |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0900);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_psa.rd_back_value     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_psa_rd_back_value_type */
	REG_DUMP_PRINT_1("   -rd_back_value.rd_back_value         |  0x%08X  |  [RW][31:00]""The return data in case of a blocked read.""\n", FIELD_VALUE(val, 0, 31));
} /* end configbus_ab_mt_psa */

/* Generated Debug Code: Device configbus_ab_mt_ipfd */
void ia_css_debug_dump_configbus_ab_mt_ipfd(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x3e0830);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.addr_rng_access3  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_addr_rng_access3_type */
	/* skip, unused field unused_addr_rng_access3 (addr_rng_access3) */
	REG_DUMP_PRINT_1("   -addr_rng_access3.addr_rng_access3    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e082c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.addr_rng_max3     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_addr_rng_max3_type */
	/* skip, unused field unused_addr_rng_max3 (addr_rng_max3) */
	REG_DUMP_PRINT_1("   -addr_rng_max3.addr_rng_max3          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0828);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.addr_rng_min3     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_addr_rng_min3_type */
	/* skip, unused field unused_addr_rng_min3 (addr_rng_min3) */
	REG_DUMP_PRINT_1("   -addr_rng_min3.addr_rng_min3          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0824);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.addr_rng_access2  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_addr_rng_access2_type */
	/* skip, unused field unused_addr_rng_access2 (addr_rng_access2) */
	REG_DUMP_PRINT_1("   -addr_rng_access2.addr_rng_access2    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0820);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.addr_rng_max2     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_addr_rng_max2_type */
	/* skip, unused field unused_addr_rng_max2 (addr_rng_max2) */
	REG_DUMP_PRINT_1("   -addr_rng_max2.addr_rng_max2          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e081c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.addr_rng_min2     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_addr_rng_min2_type */
	/* skip, unused field unused_addr_rng_min2 (addr_rng_min2) */
	REG_DUMP_PRINT_1("   -addr_rng_min2.addr_rng_min2          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0818);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.addr_rng_access1  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_addr_rng_access1_type */
	/* skip, unused field unused_addr_rng_access1 (addr_rng_access1) */
	REG_DUMP_PRINT_1("   -addr_rng_access1.addr_rng_access1    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0814);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.addr_rng_max1     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_addr_rng_max1_type */
	/* skip, unused field unused_addr_rng_max1 (addr_rng_max1) */
	REG_DUMP_PRINT_1("   -addr_rng_max1.addr_rng_max1          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0810);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.addr_rng_min1     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_addr_rng_min1_type */
	/* skip, unused field unused_addr_rng_min1 (addr_rng_min1) */
	REG_DUMP_PRINT_1("   -addr_rng_min1.addr_rng_min1          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e080c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.addr_rng_access0  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_addr_rng_access0_type */
	/* skip, unused field unused_addr_rng_access0 (addr_rng_access0) */
	REG_DUMP_PRINT_1("   -addr_rng_access0.addr_rng_access0    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0808);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.addr_rng_max0     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_addr_rng_max0_type */
	/* skip, unused field unused_addr_rng_max0 (addr_rng_max0) */
	REG_DUMP_PRINT_1("   -addr_rng_max0.addr_rng_max0          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0804);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.addr_rng_min0     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_addr_rng_min0_type */
	/* skip, unused field unused_addr_rng_min0 (addr_rng_min0) */
	REG_DUMP_PRINT_1("   -addr_rng_min0.addr_rng_min0          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_ipfd.rd_back_value     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_ipfd_rd_back_value_type */
	REG_DUMP_PRINT_1("   -rd_back_value.rd_back_value          |  0x%08X  |  [RW][31:00]""The return data in case of a blocked read.""\n", FIELD_VALUE(val, 0, 31));
} /* end configbus_ab_mt_ipfd */

/* Generated Debug Code: Device configbus_ab_mt_dmae0i */
void ia_css_debug_dump_configbus_ab_mt_dmae0i(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x3e0518);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_dmae0i.addr_rng_access1  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_dmae0i_addr_rng_access1_type */
	/* skip, unused field unused_addr_rng_access1 (addr_rng_access1) */
	REG_DUMP_PRINT_1("   -addr_rng_access1.addr_rng_access1      |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0514);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_dmae0i.addr_rng_max1     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_dmae0i_addr_rng_max1_type */
	/* skip, unused field unused_addr_rng_max1 (addr_rng_max1) */
	REG_DUMP_PRINT_1("   -addr_rng_max1.addr_rng_max1            |     0x%05X  |  [RW][16:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x3e0510);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_dmae0i.addr_rng_min1     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_dmae0i_addr_rng_min1_type */
	/* skip, unused field unused_addr_rng_min1 (addr_rng_min1) */
	REG_DUMP_PRINT_1("   -addr_rng_min1.addr_rng_min1            |     0x%05X  |  [RW][16:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x3e050c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_dmae0i.addr_rng_access0  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_dmae0i_addr_rng_access0_type */
	/* skip, unused field unused_addr_rng_access0 (addr_rng_access0) */
	REG_DUMP_PRINT_1("   -addr_rng_access0.addr_rng_access0      |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0508);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_dmae0i.addr_rng_max0     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_dmae0i_addr_rng_max0_type */
	/* skip, unused field unused_addr_rng_max0 (addr_rng_max0) */
	REG_DUMP_PRINT_1("   -addr_rng_max0.addr_rng_max0            |     0x%05X  |  [RW][16:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x3e0504);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_dmae0i.addr_rng_min0     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_dmae0i_addr_rng_min0_type */
	/* skip, unused field unused_addr_rng_min0 (addr_rng_min0) */
	REG_DUMP_PRINT_1("   -addr_rng_min0.addr_rng_min0            |     0x%05X  |  [RW][16:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x3e0500);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_dmae0i.rd_back_value     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_dmae0i_rd_back_value_type */
	REG_DUMP_PRINT_1("   -rd_back_value.rd_back_value            |  0x%08X  |  [RW][31:00]""The return data in case of a blocked read.""\n", FIELD_VALUE(val, 0, 31));
} /* end configbus_ab_mt_dmae0i */

/* Generated Debug Code: Device configbus_ab_mt_spp1 */
void ia_css_debug_dump_configbus_ab_mt_spp1(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x3e023c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_access4  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_access4_type */
	/* skip, unused field unused_addr_rng_access4 (addr_rng_access4) */
	REG_DUMP_PRINT_1("   -addr_rng_access4.addr_rng_access4    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0238);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_max4     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_max4_type */
	/* skip, unused field unused_addr_rng_max4 (addr_rng_max4) */
	REG_DUMP_PRINT_1("   -addr_rng_max4.addr_rng_max4          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0234);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_min4     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_min4_type */
	/* skip, unused field unused_addr_rng_min4 (addr_rng_min4) */
	REG_DUMP_PRINT_1("   -addr_rng_min4.addr_rng_min4          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0230);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_access3  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_access3_type */
	/* skip, unused field unused_addr_rng_access3 (addr_rng_access3) */
	REG_DUMP_PRINT_1("   -addr_rng_access3.addr_rng_access3    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e022c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_max3     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_max3_type */
	/* skip, unused field unused_addr_rng_max3 (addr_rng_max3) */
	REG_DUMP_PRINT_1("   -addr_rng_max3.addr_rng_max3          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0228);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_min3     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_min3_type */
	/* skip, unused field unused_addr_rng_min3 (addr_rng_min3) */
	REG_DUMP_PRINT_1("   -addr_rng_min3.addr_rng_min3          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0224);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_access2  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_access2_type */
	/* skip, unused field unused_addr_rng_access2 (addr_rng_access2) */
	REG_DUMP_PRINT_1("   -addr_rng_access2.addr_rng_access2    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0220);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_max2     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_max2_type */
	/* skip, unused field unused_addr_rng_max2 (addr_rng_max2) */
	REG_DUMP_PRINT_1("   -addr_rng_max2.addr_rng_max2          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e021c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_min2     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_min2_type */
	/* skip, unused field unused_addr_rng_min2 (addr_rng_min2) */
	REG_DUMP_PRINT_1("   -addr_rng_min2.addr_rng_min2          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0218);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_access1  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_access1_type */
	/* skip, unused field unused_addr_rng_access1 (addr_rng_access1) */
	REG_DUMP_PRINT_1("   -addr_rng_access1.addr_rng_access1    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_max1     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_max1_type */
	/* skip, unused field unused_addr_rng_max1 (addr_rng_max1) */
	REG_DUMP_PRINT_1("   -addr_rng_max1.addr_rng_max1          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_min1     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_min1_type */
	/* skip, unused field unused_addr_rng_min1 (addr_rng_min1) */
	REG_DUMP_PRINT_1("   -addr_rng_min1.addr_rng_min1          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e020c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_access0  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_access0_type */
	/* skip, unused field unused_addr_rng_access0 (addr_rng_access0) */
	REG_DUMP_PRINT_1("   -addr_rng_access0.addr_rng_access0    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_max0     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_max0_type */
	/* skip, unused field unused_addr_rng_max0 (addr_rng_max0) */
	REG_DUMP_PRINT_1("   -addr_rng_max0.addr_rng_max0          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.addr_rng_min0     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_addr_rng_min0_type */
	/* skip, unused field unused_addr_rng_min0 (addr_rng_min0) */
	REG_DUMP_PRINT_1("   -addr_rng_min0.addr_rng_min0          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp1.rd_back_value     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp1_rd_back_value_type */
	REG_DUMP_PRINT_1("   -rd_back_value.rd_back_value          |  0x%08X  |  [RW][31:00]""The return data in case of a blocked read.""\n", FIELD_VALUE(val, 0, 31));
} /* end configbus_ab_mt_spp1 */

/* Generated Debug Code: Device configbus_ab_mt_spp0 */
void ia_css_debug_dump_configbus_ab_mt_spp0(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x3e013c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_access4  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_access4_type */
	/* skip, unused field unused_addr_rng_access4 (addr_rng_access4) */
	REG_DUMP_PRINT_1("   -addr_rng_access4.addr_rng_access4    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0138);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_max4     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_max4_type */
	/* skip, unused field unused_addr_rng_max4 (addr_rng_max4) */
	REG_DUMP_PRINT_1("   -addr_rng_max4.addr_rng_max4          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0134);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_min4     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_min4_type */
	/* skip, unused field unused_addr_rng_min4 (addr_rng_min4) */
	REG_DUMP_PRINT_1("   -addr_rng_min4.addr_rng_min4          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0130);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_access3  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_access3_type */
	/* skip, unused field unused_addr_rng_access3 (addr_rng_access3) */
	REG_DUMP_PRINT_1("   -addr_rng_access3.addr_rng_access3    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e012c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_max3     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_max3_type */
	/* skip, unused field unused_addr_rng_max3 (addr_rng_max3) */
	REG_DUMP_PRINT_1("   -addr_rng_max3.addr_rng_max3          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0128);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_min3     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_min3_type */
	/* skip, unused field unused_addr_rng_min3 (addr_rng_min3) */
	REG_DUMP_PRINT_1("   -addr_rng_min3.addr_rng_min3          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0124);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_access2  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_access2_type */
	/* skip, unused field unused_addr_rng_access2 (addr_rng_access2) */
	REG_DUMP_PRINT_1("   -addr_rng_access2.addr_rng_access2    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0120);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_max2     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_max2_type */
	/* skip, unused field unused_addr_rng_max2 (addr_rng_max2) */
	REG_DUMP_PRINT_1("   -addr_rng_max2.addr_rng_max2          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e011c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_min2     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_min2_type */
	/* skip, unused field unused_addr_rng_min2 (addr_rng_min2) */
	REG_DUMP_PRINT_1("   -addr_rng_min2.addr_rng_min2          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0118);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_access1  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_access1_type */
	/* skip, unused field unused_addr_rng_access1 (addr_rng_access1) */
	REG_DUMP_PRINT_1("   -addr_rng_access1.addr_rng_access1    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0114);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_max1     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_max1_type */
	/* skip, unused field unused_addr_rng_max1 (addr_rng_max1) */
	REG_DUMP_PRINT_1("   -addr_rng_max1.addr_rng_max1          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0110);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_min1     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_min1_type */
	/* skip, unused field unused_addr_rng_min1 (addr_rng_min1) */
	REG_DUMP_PRINT_1("   -addr_rng_min1.addr_rng_min1          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e010c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_access0  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_access0_type */
	/* skip, unused field unused_addr_rng_access0 (addr_rng_access0) */
	REG_DUMP_PRINT_1("   -addr_rng_access0.addr_rng_access0    |         0x%01X  |  [RW][01:00]""Range's access type""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x3e0108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_max0     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_max0_type */
	/* skip, unused field unused_addr_rng_max0 (addr_rng_max0) */
	REG_DUMP_PRINT_1("   -addr_rng_max0.addr_rng_max0          |      0x%04X  |  [RW][15:00]""Range's high address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.addr_rng_min0     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_addr_rng_min0_type */
	/* skip, unused field unused_addr_rng_min0 (addr_rng_min0) */
	REG_DUMP_PRINT_1("   -addr_rng_min0.addr_rng_min0          |      0x%04X  |  [RW][15:00]""Range's low address register""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3e0100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  configbus_ab_mt_spp0.rd_back_value     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_configbus_ab_mt_spp0_rd_back_value_type */
	REG_DUMP_PRINT_1("   -rd_back_value.rd_back_value          |  0x%08X  |  [RW][31:00]""The return data in case of a blocked read.""\n", FIELD_VALUE(val, 0, 31));
} /* end configbus_ab_mt_spp0 */

/* Generated Debug Code: Device trace_unit */
void ia_css_debug_dump_trace_unit(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x3d0024);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  trace_unit.read_pointer_reg            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_trace_unit_read_pointer_reg_type */
	/* skip, unused field unused_read_pointer_reg (read_pointer_reg) */
	REG_DUMP_PRINT_1("   -read_pointer_reg.read_pointer_reg    |        0x%02X  |  [RO][05:00]""Register file read pointer.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x3d0020);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  trace_unit.write_pointer_reg           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_trace_unit_write_pointer_reg_type */
	/* skip, unused field unused_write_pointer_reg (write_pointer_reg) */
	REG_DUMP_PRINT_1("   -write_pointer_reg.write_pointer_reg  |        0x%02X  |  [RO][05:00]""Register file write pointer.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x3d001c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  trace_unit.local_timer1_reg            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_trace_unit_local_timer1_reg_type */
	REG_DUMP_PRINT_1("   -local_timer1_reg.local_timer1_reg    |  0x%08X  |  [RO][31:00]""Local timer1 register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3d0018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  trace_unit.local_timer0_reg            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_trace_unit_local_timer0_reg_type */
	REG_DUMP_PRINT_1("   -local_timer0_reg.local_timer0_reg    |  0x%08X  |  [RO][31:00]""Local timer0 register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3d0014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  trace_unit.ddr_end_addr_reg            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_trace_unit_ddr_end_addr_reg_type */
	REG_DUMP_PRINT_1("   -ddr_end_addr_reg.ddr_end_addr_reg    |  0x%08X  |  [RW][31:00]""End address of DDR.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3d0010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  trace_unit.ddr_base_addr_reg           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_trace_unit_ddr_base_addr_reg_type */
	REG_DUMP_PRINT_1("   -ddr_base_addr_reg.ddr_base_addr_reg  |  0x%08X  |  [RW][31:00]""Base address of DDR.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3d000c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  trace_unit.npk_addr_reg                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_trace_unit_npk_addr_reg_type */
	REG_DUMP_PRINT_1("   -npk_addr_reg.npk_addr_reg            |  0x%08X  |  [RW][31:00]""NPK programmable address register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3d0008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  trace_unit.ddr_info_reg                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_trace_unit_ddr_info_reg_type */
	/* skip, unused field unused_ddr_info_reg (ddr_info_reg) */
	REG_DUMP_PRINT_1("   -ddr_info_reg.ddr_info_reg            |       0x%03X  |  [RW][09:00]""DDR info value register.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x3d0004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  trace_unit.npk_enable_reg              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_trace_unit_npk_enable_reg_type */
	REG_DUMP_PRINT_1("   -npk_enable_reg.npk_enable_reg        |  0x%08X  |  [RW][31:00]""NPK enable register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3d0000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  trace_unit.ddr_enable_reg              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_trace_unit_ddr_enable_reg_type */
	REG_DUMP_PRINT_1("   -ddr_enable_reg.ddr_enable_reg        |  0x%08X  |  [RW][31:00]""DDR enable register.""\n", FIELD_VALUE(val, 0, 31));
} /* end trace_unit */

/* Generated Debug Code: Device mmu_at_system_at1 */
void ia_css_debug_dump_mmu_at_system_at1(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x3c0430);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_gen_prev_address             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_gen_prev_address_type */
	REG_DUMP_PRINT_1("   -ZLW_gen_prev_address.ZLW_gen_prev_address        |  0x%08X  |  [RO][31:00]""ZLW generation previous address""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3c042c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_gen_logic_cnt                |  0x%08X  |  ""ZLW counter generation logic""\n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_gen_logic_cnt_type */
	/* skip, unused field unused_ZLW_gen_logic_cnt (ZLW_gen_logic_cnt) */
	REG_DUMP_PRINT_1("   -ZLW_gen_logic_cnt.s_zlw_cnt                      |        0x%02X  |  [RO][07:00]""zlw_gen_cnt FSM state""\n", FIELD_VALUE(val, 0, 7));
	REG_DUMP_PRINT_1("   -ZLW_gen_logic_cnt.s_zlw_prev_stream              |        0x%02X  |  [RO][13:08]""zlw_gen_cnt FSM previous streamID""\n", FIELD_VALUE(val, 8, 13));
	REG_DUMP_PRINT_1("   -ZLW_gen_logic_cnt.s_zlw_N                        |        0x%02X  |  [RO][21:14]""zlw_gen_cnt FSM previous N""\n", FIELD_VALUE(val, 14, 21));
	val = REG_DUMP_READ_REGISTER(0x3c0428);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_gen_address                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_gen_address_type */
	REG_DUMP_PRINT_1("   -ZLW_gen_address.ZLW_gen_address                  |  0x%08X  |  [RO][31:00]""ZLW generation address""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3c0424);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_gen_logic                    |  0x%08X  |  ""ZLW generation logic""\n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_gen_logic_type */
	/* skip, unused field unused_ZLW_gen_logic (ZLW_gen_logic) */
	REG_DUMP_PRINT_1("   -ZLW_gen_logic.wire_ctrl_zlw_gen_en               |         0x%01X  |  [RO][00:00]""ZLW generation enable""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -ZLW_gen_logic.wire_ctrl_zlw_gen_stream           |        0x%02X  |  [RO][06:01]""ZLW generation streamID""\n", FIELD_VALUE(val, 1, 6));
	REG_DUMP_PRINT_1("   -ZLW_gen_logic.wire_ctrl_zlw_gen_num              |        0x%02X  |  [RO][14:07]""number of ZLW to be generated""\n", FIELD_VALUE(val, 7, 14));
	REG_DUMP_PRINT_1("   -ZLW_gen_logic.wire_ctrl_zlw_gen_N                |        0x%02X  |  [RO][22:15]""ZLW generate N page ahead""\n", FIELD_VALUE(val, 15, 22));
	REG_DUMP_PRINT_1("   -ZLW_gen_logic.s_zlw_state                        |         0x%01X  |  [RO][23:23]""cmb_zlw_gen FSM state""\n", FIELD_VALUE(val, 23, 23));
	REG_DUMP_PRINT_1("   -ZLW_gen_logic.wire_zlw_cnt_up                    |         0x%01X  |  [RO][24:24]""ZLW counter update""\n", FIELD_VALUE(val, 24, 24));
	REG_DUMP_PRINT_1("   -ZLW_gen_logic.wire_zlw_cs                        |         0x%01X  |  [RO][25:25]""ZLW chip select""\n", FIELD_VALUE(val, 25, 25));
	val = REG_DUMP_READ_REGISTER(0x3c0420);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.FW_FIFO_top_streamID             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_FW_FIFO_top_streamID_type */
	/* skip, unused field unused_FW_FIFO_top_streamID (FW_FIFO_top_streamID) */
	REG_DUMP_PRINT_1("   -FW_FIFO_top_streamID.FW_FIFO_top_streamID        |        0x%02X  |  [RO][05:00]""Firmware-ZLW Top streamID""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x3c041c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.FW_FIFO_top_address              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_FW_FIFO_top_address_type */
	REG_DUMP_PRINT_1("   -FW_FIFO_top_address.FW_FIFO_top_address          |  0x%08X  |  [RO][31:00]""Firmware-ZLW Top Address""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3c0418);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.FW_ZLW_FIFO                      |  0x%08X  |  ""Firmware ZLW fifo""\n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_FW_ZLW_FIFO_type */
	/* skip, unused field unused_FW_ZLW_FIFO (FW_ZLW_FIFO) */
	REG_DUMP_PRINT_1("   -FW_ZLW_FIFO.wire_fw_zlw_new_valid                |         0x%01X  |  [RO][00:00]""fifo input write data valid""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -FW_ZLW_FIFO.wire_fw_zlw_new_accept               |         0x%01X  |  [RO][01:01]""fifo output write data accept""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -FW_ZLW_FIFO.wire_fw_zlw_valid                    |         0x%01X  |  [RO][02:02]""fifo output read data valid""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -FW_ZLW_FIFO.wire_fw_zlw_accept                   |         0x%01X  |  [RO][03:03]""fifo input read data accept""\n", FIELD_VALUE(val, 3, 3));
	val = REG_DUMP_READ_REGISTER(0x3c0414);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ctrl_logic                       |  0x%08X  |  ""control logic register""\n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ctrl_logic_type */
	/* skip, unused field unused_ctrl_logic (ctrl_logic) */
	REG_DUMP_PRINT_1("   -ctrl_logic.s_ctrl_state                          |         0x%01X  |  [RO][01:00]""cmb_ctrl_FSM_state""\n", FIELD_VALUE(val, 0, 1));
	REG_DUMP_PRINT_1("   -ctrl_logic.wire_1D_cross_pages                   |        0x%02X  |  [RO][09:02]""number of crossed pages in the 1D burst""\n", FIELD_VALUE(val, 2, 9));
	REG_DUMP_PRINT_1("   -ctrl_logic.wire_zlw_done                         |         0x%01X  |  [RO][10:10]""ZLW performed""\n", FIELD_VALUE(val, 10, 10));
	REG_DUMP_PRINT_1("   -ctrl_logic.wire_zlw_vs_burst                     |         0x%01X  |  [RO][11:11]""1D_converter MUX selector""\n", FIELD_VALUE(val, 11, 11));
	REG_DUMP_PRINT_1("   -ctrl_logic.wire_ctrl_zlw_vs_burst                |         0x%01X  |  [RO][12:12]""1D_converter cmb_ctrl FSM MUX selector""\n", FIELD_VALUE(val, 12, 12));
	val = REG_DUMP_READ_REGISTER(0x3c0410);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.CIO_1D                           |  0x%08X  |  ""1D converter CIO interface register""\n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_CIO_1D_type */
	/* skip, unused field unused_CIO_1D (CIO_1D) */
	REG_DUMP_PRINT_1("   -CIO_1D.cs                                        |         0x%01X  |  [RO][00:00]""CIO chip select""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -CIO_1D.run                                       |         0x%01X  |  [RO][01:01]""CIO run""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -CIO_1D.srmd                                      |         0x%01X  |  [RO][02:02]""CIO single request-multiple data""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -CIO_1D.we_n                                      |         0x%01X  |  [RO][03:03]""CIO negated write enable""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -CIO_1D.raccept                                   |         0x%01X  |  [RO][04:04]""CIO read accept""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -CIO_1D.rvalid                                    |         0x%01X  |  [RO][05:05]""CIO read valid""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -CIO_1D.info                                      |      0x%04X  |  [RO][21:06]""CIO info bits""\n", FIELD_VALUE(val, 6, 21));
	val = REG_DUMP_READ_REGISTER(0x3c040c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.CIO_mmu_out                      |  0x%08X  |  ""MMU_out CIO interface register""\n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_CIO_mmu_out_type */
	/* skip, unused field unused_CIO_mmu_out (CIO_mmu_out) */
	REG_DUMP_PRINT_1("   -CIO_mmu_out.cs                                   |         0x%01X  |  [RO][00:00]""CIO chip select""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -CIO_mmu_out.run                                  |         0x%01X  |  [RO][01:01]""CIO run""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -CIO_mmu_out.srmd                                 |         0x%01X  |  [RO][02:02]""CIO single request-multiple data""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -CIO_mmu_out.we_n                                 |         0x%01X  |  [RO][03:03]""CIO negated write enable""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -CIO_mmu_out.raccept                              |         0x%01X  |  [RO][04:04]""CIO read accept""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -CIO_mmu_out.rvalid                               |         0x%01X  |  [RO][05:05]""CIO read valid""\n", FIELD_VALUE(val, 5, 5));
	val = REG_DUMP_READ_REGISTER(0x3c0408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.CIO_data_out                     |  0x%08X  |  ""Data_out CIO interface register""\n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_CIO_data_out_type */
	/* skip, unused field unused_CIO_data_out (CIO_data_out) */
	REG_DUMP_PRINT_1("   -CIO_data_out.cs                                  |         0x%01X  |  [RO][00:00]""CIO chip select""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -CIO_data_out.run                                 |         0x%01X  |  [RO][01:01]""CIO run""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -CIO_data_out.srmd                                |         0x%01X  |  [RO][02:02]""CIO single request-multiple data""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -CIO_data_out.we_n                                |         0x%01X  |  [RO][03:03]""CIO negated write enable""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -CIO_data_out.raccept                             |         0x%01X  |  [RO][04:04]""CIO read accept""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -CIO_data_out.rvalid                              |         0x%01X  |  [RO][05:05]""CIO read valid""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -CIO_data_out.info                                |      0x%04X  |  [RO][21:06]""CIO info bits""\n", FIELD_VALUE(val, 6, 21));
	val = REG_DUMP_READ_REGISTER(0x3c0404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.CIO_data_in                      |  0x%08X  |  ""Data_in CIO interface register""\n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_CIO_data_in_type */
	/* skip, unused field unused_CIO_data_in (CIO_data_in) */
	REG_DUMP_PRINT_1("   -CIO_data_in.cs                                   |         0x%01X  |  [RO][00:00]""CIO chip select""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -CIO_data_in.run                                  |         0x%01X  |  [RO][01:01]""CIO run""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -CIO_data_in.srmd                                 |         0x%01X  |  [RO][02:02]""CIO single request-multiple data""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -CIO_data_in.we_n                                 |         0x%01X  |  [RO][03:03]""CIO negated write enable""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -CIO_data_in.raccept                              |         0x%01X  |  [RO][04:04]""CIO read accept""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -CIO_data_in.rvalid                               |         0x%01X  |  [RO][05:05]""CIO read valid""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -CIO_data_in.info                                 |      0x%04X  |  [RO][21:06]""CIO info bits""\n", FIELD_VALUE(val, 6, 21));
	val = REG_DUMP_READ_REGISTER(0x3c0400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.FW_ZLW_priority                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_FW_ZLW_priority_type */
	/* skip, unused field unused_FW_ZLW_priority (FW_ZLW_priority) */
	REG_DUMP_PRINT_1("   -FW_ZLW_priority.FW_ZLW_priority                  |         0x%01X  |  [RW][00:00]""Firmware ZLW insertion priority""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c03f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_15                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_15_type */
	/* skip, unused field unused_ZLW_2D_mode_15 (ZLW_2D_mode_15) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_15.ZLW_2D_mode_15                    |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 15""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c03f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_15                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_15_type */
	/* skip, unused field unused_ZLW_MAX_B2B_15 (ZLW_MAX_B2B_15) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_15.ZLW_MAX_B2B_15                    |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 15""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c03e8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_15                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_15_type */
	/* skip, unused field unused_ZLW_N_15 (ZLW_N_15) */
	REG_DUMP_PRINT_1("   -ZLW_N_15.ZLW_N_15                                |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 15""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c03e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_15          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_15_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_15 (ZLW_page_cross_1D_en_15) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_15.ZLW_page_cross_1D_en_15  |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 15""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c03e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_15                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_15_type */
	/* skip, unused field unused_ZLW_en_15 (ZLW_en_15) */
	REG_DUMP_PRINT_1("   -ZLW_en_15.ZLW_en_15                              |         0x%01X  |  [RW][00:00]""ZLW enable, stream 15""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c03d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_14                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_14_type */
	/* skip, unused field unused_ZLW_2D_mode_14 (ZLW_2D_mode_14) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_14.ZLW_2D_mode_14                    |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 14""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c03d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_14                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_14_type */
	/* skip, unused field unused_ZLW_MAX_B2B_14 (ZLW_MAX_B2B_14) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_14.ZLW_MAX_B2B_14                    |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 14""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c03c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_14                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_14_type */
	/* skip, unused field unused_ZLW_N_14 (ZLW_N_14) */
	REG_DUMP_PRINT_1("   -ZLW_N_14.ZLW_N_14                                |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 14""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c03c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_14          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_14_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_14 (ZLW_page_cross_1D_en_14) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_14.ZLW_page_cross_1D_en_14  |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 14""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c03c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_14                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_14_type */
	/* skip, unused field unused_ZLW_en_14 (ZLW_en_14) */
	REG_DUMP_PRINT_1("   -ZLW_en_14.ZLW_en_14                              |         0x%01X  |  [RW][00:00]""ZLW enable, stream 14""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c03b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_13                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_13_type */
	/* skip, unused field unused_ZLW_2D_mode_13 (ZLW_2D_mode_13) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_13.ZLW_2D_mode_13                    |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 13""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c03b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_13                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_13_type */
	/* skip, unused field unused_ZLW_MAX_B2B_13 (ZLW_MAX_B2B_13) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_13.ZLW_MAX_B2B_13                    |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 13""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c03a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_13                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_13_type */
	/* skip, unused field unused_ZLW_N_13 (ZLW_N_13) */
	REG_DUMP_PRINT_1("   -ZLW_N_13.ZLW_N_13                                |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 13""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c03a4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_13          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_13_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_13 (ZLW_page_cross_1D_en_13) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_13.ZLW_page_cross_1D_en_13  |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 13""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c03a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_13                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_13_type */
	/* skip, unused field unused_ZLW_en_13 (ZLW_en_13) */
	REG_DUMP_PRINT_1("   -ZLW_en_13.ZLW_en_13                              |         0x%01X  |  [RW][00:00]""ZLW enable, stream 13""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0394);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_12                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_12_type */
	/* skip, unused field unused_ZLW_2D_mode_12 (ZLW_2D_mode_12) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_12.ZLW_2D_mode_12                    |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 12""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0390);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_12                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_12_type */
	/* skip, unused field unused_ZLW_MAX_B2B_12 (ZLW_MAX_B2B_12) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_12.ZLW_MAX_B2B_12                    |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 12""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0388);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_12                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_12_type */
	/* skip, unused field unused_ZLW_N_12 (ZLW_N_12) */
	REG_DUMP_PRINT_1("   -ZLW_N_12.ZLW_N_12                                |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 12""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0384);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_12          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_12_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_12 (ZLW_page_cross_1D_en_12) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_12.ZLW_page_cross_1D_en_12  |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 12""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0380);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_12                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_12_type */
	/* skip, unused field unused_ZLW_en_12 (ZLW_en_12) */
	REG_DUMP_PRINT_1("   -ZLW_en_12.ZLW_en_12                              |         0x%01X  |  [RW][00:00]""ZLW enable, stream 12""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0374);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_11                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_11_type */
	/* skip, unused field unused_ZLW_2D_mode_11 (ZLW_2D_mode_11) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_11.ZLW_2D_mode_11                    |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 11""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0370);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_11                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_11_type */
	/* skip, unused field unused_ZLW_MAX_B2B_11 (ZLW_MAX_B2B_11) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_11.ZLW_MAX_B2B_11                    |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 11""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0368);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_11                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_11_type */
	/* skip, unused field unused_ZLW_N_11 (ZLW_N_11) */
	REG_DUMP_PRINT_1("   -ZLW_N_11.ZLW_N_11                                |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 11""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0364);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_11          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_11_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_11 (ZLW_page_cross_1D_en_11) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_11.ZLW_page_cross_1D_en_11  |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 11""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0360);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_11                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_11_type */
	/* skip, unused field unused_ZLW_en_11 (ZLW_en_11) */
	REG_DUMP_PRINT_1("   -ZLW_en_11.ZLW_en_11                              |         0x%01X  |  [RW][00:00]""ZLW enable, stream 11""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0354);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_10                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_10_type */
	/* skip, unused field unused_ZLW_2D_mode_10 (ZLW_2D_mode_10) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_10.ZLW_2D_mode_10                    |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 10""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0350);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_10                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_10_type */
	/* skip, unused field unused_ZLW_MAX_B2B_10 (ZLW_MAX_B2B_10) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_10.ZLW_MAX_B2B_10                    |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 10""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0348);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_10                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_10_type */
	/* skip, unused field unused_ZLW_N_10 (ZLW_N_10) */
	REG_DUMP_PRINT_1("   -ZLW_N_10.ZLW_N_10                                |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 10""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0344);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_10          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_10_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_10 (ZLW_page_cross_1D_en_10) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_10.ZLW_page_cross_1D_en_10  |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 10""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0340);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_10                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_10_type */
	/* skip, unused field unused_ZLW_en_10 (ZLW_en_10) */
	REG_DUMP_PRINT_1("   -ZLW_en_10.ZLW_en_10                              |         0x%01X  |  [RW][00:00]""ZLW enable, stream 10""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0334);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_9                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_9_type */
	/* skip, unused field unused_ZLW_2D_mode_9 (ZLW_2D_mode_9) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_9.ZLW_2D_mode_9                      |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 9""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0330);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_9                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_9_type */
	/* skip, unused field unused_ZLW_MAX_B2B_9 (ZLW_MAX_B2B_9) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_9.ZLW_MAX_B2B_9                      |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 9""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0328);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_9                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_9_type */
	/* skip, unused field unused_ZLW_N_9 (ZLW_N_9) */
	REG_DUMP_PRINT_1("   -ZLW_N_9.ZLW_N_9                                  |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 9""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0324);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_9           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_9_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_9 (ZLW_page_cross_1D_en_9) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_9.ZLW_page_cross_1D_en_9    |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 9""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0320);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_9                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_9_type */
	/* skip, unused field unused_ZLW_en_9 (ZLW_en_9) */
	REG_DUMP_PRINT_1("   -ZLW_en_9.ZLW_en_9                                |         0x%01X  |  [RW][00:00]""ZLW enable, stream 9""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_8                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_8_type */
	/* skip, unused field unused_ZLW_2D_mode_8 (ZLW_2D_mode_8) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_8.ZLW_2D_mode_8                      |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 8""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_8                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_8_type */
	/* skip, unused field unused_ZLW_MAX_B2B_8 (ZLW_MAX_B2B_8) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_8.ZLW_MAX_B2B_8                      |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 8""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_8                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_8_type */
	/* skip, unused field unused_ZLW_N_8 (ZLW_N_8) */
	REG_DUMP_PRINT_1("   -ZLW_N_8.ZLW_N_8                                  |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 8""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_8           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_8_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_8 (ZLW_page_cross_1D_en_8) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_8.ZLW_page_cross_1D_en_8    |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 8""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_8                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_8_type */
	/* skip, unused field unused_ZLW_en_8 (ZLW_en_8) */
	REG_DUMP_PRINT_1("   -ZLW_en_8.ZLW_en_8                                |         0x%01X  |  [RW][00:00]""ZLW enable, stream 8""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c02f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_7                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_7_type */
	/* skip, unused field unused_ZLW_2D_mode_7 (ZLW_2D_mode_7) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_7.ZLW_2D_mode_7                      |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 7""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c02f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_7                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_7_type */
	/* skip, unused field unused_ZLW_MAX_B2B_7 (ZLW_MAX_B2B_7) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_7.ZLW_MAX_B2B_7                      |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 7""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c02e8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_7                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_7_type */
	/* skip, unused field unused_ZLW_N_7 (ZLW_N_7) */
	REG_DUMP_PRINT_1("   -ZLW_N_7.ZLW_N_7                                  |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 7""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c02e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_7           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_7_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_7 (ZLW_page_cross_1D_en_7) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_7.ZLW_page_cross_1D_en_7    |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 7""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c02e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_7                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_7_type */
	/* skip, unused field unused_ZLW_en_7 (ZLW_en_7) */
	REG_DUMP_PRINT_1("   -ZLW_en_7.ZLW_en_7                                |         0x%01X  |  [RW][00:00]""ZLW enable, stream 7""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c02d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_6                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_6_type */
	/* skip, unused field unused_ZLW_2D_mode_6 (ZLW_2D_mode_6) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_6.ZLW_2D_mode_6                      |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 6""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c02d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_6                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_6_type */
	/* skip, unused field unused_ZLW_MAX_B2B_6 (ZLW_MAX_B2B_6) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_6.ZLW_MAX_B2B_6                      |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 6""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c02c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_6                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_6_type */
	/* skip, unused field unused_ZLW_N_6 (ZLW_N_6) */
	REG_DUMP_PRINT_1("   -ZLW_N_6.ZLW_N_6                                  |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 6""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c02c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_6           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_6_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_6 (ZLW_page_cross_1D_en_6) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_6.ZLW_page_cross_1D_en_6    |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 6""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c02c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_6                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_6_type */
	/* skip, unused field unused_ZLW_en_6 (ZLW_en_6) */
	REG_DUMP_PRINT_1("   -ZLW_en_6.ZLW_en_6                                |         0x%01X  |  [RW][00:00]""ZLW enable, stream 6""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c02b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_5                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_5_type */
	/* skip, unused field unused_ZLW_2D_mode_5 (ZLW_2D_mode_5) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_5.ZLW_2D_mode_5                      |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 5""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c02b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_5                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_5_type */
	/* skip, unused field unused_ZLW_MAX_B2B_5 (ZLW_MAX_B2B_5) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_5.ZLW_MAX_B2B_5                      |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 5""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c02a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_5                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_5_type */
	/* skip, unused field unused_ZLW_N_5 (ZLW_N_5) */
	REG_DUMP_PRINT_1("   -ZLW_N_5.ZLW_N_5                                  |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 5""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c02a4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_5           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_5_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_5 (ZLW_page_cross_1D_en_5) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_5.ZLW_page_cross_1D_en_5    |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 5""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c02a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_5                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_5_type */
	/* skip, unused field unused_ZLW_en_5 (ZLW_en_5) */
	REG_DUMP_PRINT_1("   -ZLW_en_5.ZLW_en_5                                |         0x%01X  |  [RW][00:00]""ZLW enable, stream 5""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0294);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_4                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_4_type */
	/* skip, unused field unused_ZLW_2D_mode_4 (ZLW_2D_mode_4) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_4.ZLW_2D_mode_4                      |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 4""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0290);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_4                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_4_type */
	/* skip, unused field unused_ZLW_MAX_B2B_4 (ZLW_MAX_B2B_4) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_4.ZLW_MAX_B2B_4                      |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 4""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0288);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_4                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_4_type */
	/* skip, unused field unused_ZLW_N_4 (ZLW_N_4) */
	REG_DUMP_PRINT_1("   -ZLW_N_4.ZLW_N_4                                  |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 4""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0284);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_4           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_4_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_4 (ZLW_page_cross_1D_en_4) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_4.ZLW_page_cross_1D_en_4    |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 4""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0280);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_4                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_4_type */
	/* skip, unused field unused_ZLW_en_4 (ZLW_en_4) */
	REG_DUMP_PRINT_1("   -ZLW_en_4.ZLW_en_4                                |         0x%01X  |  [RW][00:00]""ZLW enable, stream 4""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0274);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_3                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_3_type */
	/* skip, unused field unused_ZLW_2D_mode_3 (ZLW_2D_mode_3) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_3.ZLW_2D_mode_3                      |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 3""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0270);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_3                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_3_type */
	/* skip, unused field unused_ZLW_MAX_B2B_3 (ZLW_MAX_B2B_3) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_3.ZLW_MAX_B2B_3                      |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 3""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0268);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_3                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_3_type */
	/* skip, unused field unused_ZLW_N_3 (ZLW_N_3) */
	REG_DUMP_PRINT_1("   -ZLW_N_3.ZLW_N_3                                  |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 3""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0264);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_3           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_3_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_3 (ZLW_page_cross_1D_en_3) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_3.ZLW_page_cross_1D_en_3    |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 3""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0260);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_3                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_3_type */
	/* skip, unused field unused_ZLW_en_3 (ZLW_en_3) */
	REG_DUMP_PRINT_1("   -ZLW_en_3.ZLW_en_3                                |         0x%01X  |  [RW][00:00]""ZLW enable, stream 3""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0254);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_2                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_2_type */
	/* skip, unused field unused_ZLW_2D_mode_2 (ZLW_2D_mode_2) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_2.ZLW_2D_mode_2                      |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 2""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0250);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_2                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_2_type */
	/* skip, unused field unused_ZLW_MAX_B2B_2 (ZLW_MAX_B2B_2) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_2.ZLW_MAX_B2B_2                      |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 2""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0248);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_2                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_2_type */
	/* skip, unused field unused_ZLW_N_2 (ZLW_N_2) */
	REG_DUMP_PRINT_1("   -ZLW_N_2.ZLW_N_2                                  |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 2""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0244);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_2           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_2_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_2 (ZLW_page_cross_1D_en_2) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_2.ZLW_page_cross_1D_en_2    |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 2""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0240);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_2                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_2_type */
	/* skip, unused field unused_ZLW_en_2 (ZLW_en_2) */
	REG_DUMP_PRINT_1("   -ZLW_en_2.ZLW_en_2                                |         0x%01X  |  [RW][00:00]""ZLW enable, stream 2""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0234);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_1                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_1_type */
	/* skip, unused field unused_ZLW_2D_mode_1 (ZLW_2D_mode_1) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_1.ZLW_2D_mode_1                      |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 1""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0230);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_1                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_1_type */
	/* skip, unused field unused_ZLW_MAX_B2B_1 (ZLW_MAX_B2B_1) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_1.ZLW_MAX_B2B_1                      |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 1""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0228);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_1                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_1_type */
	/* skip, unused field unused_ZLW_N_1 (ZLW_N_1) */
	REG_DUMP_PRINT_1("   -ZLW_N_1.ZLW_N_1                                  |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 1""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0224);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_1           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_1_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_1 (ZLW_page_cross_1D_en_1) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_1.ZLW_page_cross_1D_en_1    |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 1""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0220);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_1                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_1_type */
	/* skip, unused field unused_ZLW_en_1 (ZLW_en_1) */
	REG_DUMP_PRINT_1("   -ZLW_en_1.ZLW_en_1                                |         0x%01X  |  [RW][00:00]""ZLW enable, stream 1""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_2D_mode_0                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_2D_mode_0_type */
	/* skip, unused field unused_ZLW_2D_mode_0 (ZLW_2D_mode_0) */
	REG_DUMP_PRINT_1("   -ZLW_2D_mode_0.ZLW_2D_mode_0                      |         0x%01X  |  [RW][00:00]""ZLW 2D insertion mode, stream 0""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_MAX_B2B_0                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_MAX_B2B_0_type */
	/* skip, unused field unused_ZLW_MAX_B2B_0 (ZLW_MAX_B2B_0) */
	REG_DUMP_PRINT_1("   -ZLW_MAX_B2B_0.ZLW_MAX_B2B_0                      |        0x%02X  |  [RW][07:00]""Max back to back subsequent ZLW instertion, stream 0""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_N_0                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_N_0_type */
	/* skip, unused field unused_ZLW_N_0 (ZLW_N_0) */
	REG_DUMP_PRINT_1("   -ZLW_N_0.ZLW_N_0                                  |        0x%02X  |  [RW][07:00]""ZLW insertion N page ahead, stream 0""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x3c0204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_page_cross_1D_en_0           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_page_cross_1D_en_0_type */
	/* skip, unused field unused_ZLW_page_cross_1D_en_0 (ZLW_page_cross_1D_en_0) */
	REG_DUMP_PRINT_1("   -ZLW_page_cross_1D_en_0.ZLW_page_cross_1D_en_0    |         0x%01X  |  [RW][00:00]""ZLW insertion enable for page crossing in 1D burst, stream 0""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x3c0200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_at1.ZLW_en_0                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_at1_ZLW_en_0_type */
	/* skip, unused field unused_ZLW_en_0 (ZLW_en_0) */
	REG_DUMP_PRINT_1("   -ZLW_en_0.ZLW_en_0                                |         0x%01X  |  [RW][00:00]""ZLW enable, stream 0""\n", FIELD_VALUE(val, 0, 0));
} /* end mmu_at_system_at1 */

/* Generated Debug Code: Device mmu_at_system_mmu1 */
void ia_css_debug_dump_mmu_at_system_mmu1(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x3c0108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_mmu1.info                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_mmu1_info_type */
	/* skip, unused field unused_info (info) */
	REG_DUMP_PRINT_1("   -info.info                                        |       0x%03X  |  [RW][09:00]""Information that goes with every page request (CIO protocol).""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x3c0104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_mmu1.page_table_base_address         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_mmu1_page_table_base_address_type */
	/* skip, unused field unused_page_table_base_address (page_table_base_address) */
	REG_DUMP_PRINT_1("   -page_table_base_address.page_table_base_address  |   0x%07X  |  [RW][26:00]""Physical base address of the level-1 page table.""\n", FIELD_VALUE(val, 0, 26));
} /* end mmu_at_system_mmu1 */

/* Generated Debug Code: Device mmu_at_system_mmu0 */
void ia_css_debug_dump_mmu_at_system_mmu0(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x3c0008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_mmu0.info                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_mmu0_info_type */
	/* skip, unused field unused_info (info) */
	REG_DUMP_PRINT_1("   -info.info                                        |       0x%03X  |  [RW][09:00]""Information that goes with every page request (CIO protocol).""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x3c0004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  mmu_at_system_mmu0.page_table_base_address         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_mmu_at_system_mmu0_page_table_base_address_type */
	/* skip, unused field unused_page_table_base_address (page_table_base_address) */
	REG_DUMP_PRINT_1("   -page_table_base_address.page_table_base_address  |   0x%07X  |  [RW][26:00]""Physical base address of the level-1 page table.""\n", FIELD_VALUE(val, 0, 26));
} /* end mmu_at_system_mmu0 */

/* Generated Debug Code: Device evq */
void ia_css_debug_dump_evq(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x341920);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.lost_packets                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_lost_packets_type */
	/* skip, unused field unused_lost_packets (lost_packets) */
	REG_DUMP_PRINT_1("   -lost_packets.lost_packets      |      0x%04X  |  [RO][15:00]""Tracks number of lost packets in acase of lossy tracing.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x34191c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_mode                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_trace_mode_type */
	/* skip, unused field unused_trace_mode (trace_mode) */
	REG_DUMP_PRINT_1("   -trace_mode.trace_mode          |         0x%01X  |  [RW][00:00]""Mode of tracing. 0 is lossy tracing, 1 is lossless tracing""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x341918);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_header                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_trace_header_type */
	/* skip, unused field unused_trace_header (trace_header) */
	REG_DUMP_PRINT_1("   -trace_header.trace_header      |         0x%01X  |  [RW][03:00]""SVEN header""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x341914);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_per_pc                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_trace_per_pc_type */
	/* skip, unused field unused_trace_per_pc (trace_per_pc) */
	REG_DUMP_PRINT_1("   -trace_per_pc.trace_per_pc      |      0x%04X  |  [RW][15:00]""The periodic PC trace timer will count upto this value. It will then reset and send a PC trace packet.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x341910);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_enable                 |  0x%08X  |  ""Individual trace enable.""\n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_trace_enable_type */
	/* skip, unused field unused_trace_enable (trace_enable) */
	REG_DUMP_PRINT_1("   -trace_enable.flush             |         0x%01X  |  [RW][00:00]""Enable flush tracing""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -trace_enable.eq_entry          |         0x%01X  |  [RW][01:01]""Enable EQ entry tracing""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -trace_enable.eq_exit           |         0x%01X  |  [RW][02:02]""Enable EQ exit tracing""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -trace_enable.eq_promotion      |         0x%01X  |  [RW][03:03]""Enable EQ promotion tracing""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -trace_enable.bq_entry          |         0x%01X  |  [RW][04:04]""Enable BQ entry tracing""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -trace_enable.bq_exit           |         0x%01X  |  [RW][05:05]""Enable BQ exit tracing""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -trace_enable.bq_blocked_exit   |         0x%01X  |  [RW][06:06]""Enable BQ blocked exit tracing""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -trace_enable.pc                |         0x%01X  |  [RW][07:07]""Enable PC tracing""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -trace_enable.isp               |         0x%01X  |  [RW][08:08]""Enable (I)SP tracing""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0x34190c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_d                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_trace_addr_d_type */
	REG_DUMP_PRINT_1("   -trace_addr_d.trace_addr_d      |  0x%08X  |  [RW][31:00]""Address of all event queue and pc trace packets.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x341908);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_c                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_trace_addr_c_type */
	REG_DUMP_PRINT_1("   -trace_addr_c.trace_addr_c      |  0x%08X  |  [RW][31:00]""Address of the FW last trace packet.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x341904);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_b                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_trace_addr_b_type */
	REG_DUMP_PRINT_1("   -trace_addr_b.trace_addr_b      |  0x%08X  |  [RW][31:00]""Address of the FW middle trace packets.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x341900);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_a                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_trace_addr_a_type */
	REG_DUMP_PRINT_1("   -trace_addr_a.trace_addr_a      |  0x%08X  |  [RW][31:00]""Address of the FW first trace packet.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x341800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.timer_inc                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_timer_inc_type */
	/* skip, unused field unused_timer_inc (timer_inc) */
	REG_DUMP_PRINT_1("   -timer_inc.timer_inc            |        0x%02X  |  [RW][07:00]""Timer increment value, count this many clock cycles before the timer is incremented.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x341700);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.queue_reserve                |  0x%08X  |  ""Queue reservation register""\n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_queue_reserve_type */
	/* skip, unused field unused_queue_reserve (queue_reserve) */
	REG_DUMP_PRINT_1("   -queue_reserve.space_available  |         0x%01X  |  [RO][00:00]""When bit is clear, no space is available. When bit is set space is available, reserved one location for writing.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x341600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.totalqstat                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_totalqstat_type */
	/* skip, unused field unused_totalqstat (totalqstat) */
	REG_DUMP_PRINT_1("   -totalqstat.totalqstat          |        0x%02X  |  [RO][05:00]""Number of tokens for all queues""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x34141c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat7                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqstat7_type */
	/* skip, unused field unused_pidqstat7 (pidqstat7) */
	REG_DUMP_PRINT_1("   -pidqstat7.pidqstat7            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 7""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341418);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat6                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqstat6_type */
	/* skip, unused field unused_pidqstat6 (pidqstat6) */
	REG_DUMP_PRINT_1("   -pidqstat6.pidqstat6            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341414);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat5                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqstat5_type */
	/* skip, unused field unused_pidqstat5 (pidqstat5) */
	REG_DUMP_PRINT_1("   -pidqstat5.pidqstat5            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341410);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat4                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqstat4_type */
	/* skip, unused field unused_pidqstat4 (pidqstat4) */
	REG_DUMP_PRINT_1("   -pidqstat4.pidqstat4            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x34140c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat3                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqstat3_type */
	/* skip, unused field unused_pidqstat3 (pidqstat3) */
	REG_DUMP_PRINT_1("   -pidqstat3.pidqstat3            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat2                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqstat2_type */
	/* skip, unused field unused_pidqstat2 (pidqstat2) */
	REG_DUMP_PRINT_1("   -pidqstat2.pidqstat2            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat1                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqstat1_type */
	/* skip, unused field unused_pidqstat1 (pidqstat1) */
	REG_DUMP_PRINT_1("   -pidqstat1.pidqstat1            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat0                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqstat0_type */
	/* skip, unused field unused_pidqstat0 (pidqstat0) */
	REG_DUMP_PRINT_1("   -pidqstat0.pidqstat0            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x34131c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg7                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqcfg7_type */
	/* skip, unused field unused_pidqcfg7 (pidqcfg7) */
	REG_DUMP_PRINT_1("   -pidqcfg7.pidqcfg7              |        0x%02X  |  [RW][05:00]""Configuration register for queue 7""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341318);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg6                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqcfg6_type */
	/* skip, unused field unused_pidqcfg6 (pidqcfg6) */
	REG_DUMP_PRINT_1("   -pidqcfg6.pidqcfg6              |        0x%02X  |  [RW][05:00]""Configuration register for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg5                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqcfg5_type */
	/* skip, unused field unused_pidqcfg5 (pidqcfg5) */
	REG_DUMP_PRINT_1("   -pidqcfg5.pidqcfg5              |        0x%02X  |  [RW][05:00]""Configuration register for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg4                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqcfg4_type */
	/* skip, unused field unused_pidqcfg4 (pidqcfg4) */
	REG_DUMP_PRINT_1("   -pidqcfg4.pidqcfg4              |        0x%02X  |  [RW][05:00]""Configuration register for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x34130c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg3                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqcfg3_type */
	/* skip, unused field unused_pidqcfg3 (pidqcfg3) */
	REG_DUMP_PRINT_1("   -pidqcfg3.pidqcfg3              |        0x%02X  |  [RW][05:00]""Configuration register for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg2                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqcfg2_type */
	/* skip, unused field unused_pidqcfg2 (pidqcfg2) */
	REG_DUMP_PRINT_1("   -pidqcfg2.pidqcfg2              |        0x%02X  |  [RW][05:00]""Configuration register for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg1                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqcfg1_type */
	/* skip, unused field unused_pidqcfg1 (pidqcfg1) */
	REG_DUMP_PRINT_1("   -pidqcfg1.pidqcfg1              |        0x%02X  |  [RW][05:00]""Configuration register for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg0                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidqcfg0_type */
	/* skip, unused field unused_pidqcfg0 (pidqcfg0) */
	REG_DUMP_PRINT_1("   -pidqcfg0.pidqcfg0              |        0x%02X  |  [RW][05:00]""Configuration register for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341218);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap6                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidmap6_type */
	/* skip, unused field unused_pidmap6 (pidmap6) */
	REG_DUMP_PRINT_1("   -pidmap6.pidmap6                |        0x%02X  |  [RW][05:00]""PID End Value for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap5                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidmap5_type */
	/* skip, unused field unused_pidmap5 (pidmap5) */
	REG_DUMP_PRINT_1("   -pidmap5.pidmap5                |        0x%02X  |  [RW][05:00]""PID End Value for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap4                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidmap4_type */
	/* skip, unused field unused_pidmap4 (pidmap4) */
	REG_DUMP_PRINT_1("   -pidmap4.pidmap4                |        0x%02X  |  [RW][05:00]""PID End Value for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x34120c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap3                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidmap3_type */
	/* skip, unused field unused_pidmap3 (pidmap3) */
	REG_DUMP_PRINT_1("   -pidmap3.pidmap3                |        0x%02X  |  [RW][05:00]""PID End Value for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap2                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidmap2_type */
	/* skip, unused field unused_pidmap2 (pidmap2) */
	REG_DUMP_PRINT_1("   -pidmap2.pidmap2                |        0x%02X  |  [RW][05:00]""PID End Value for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap1                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidmap1_type */
	/* skip, unused field unused_pidmap1 (pidmap1) */
	REG_DUMP_PRINT_1("   -pidmap1.pidmap1                |        0x%02X  |  [RW][05:00]""PID End Value for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x341200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap0                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_pidmap0_type */
	/* skip, unused field unused_pidmap0 (pidmap0) */
	REG_DUMP_PRINT_1("   -pidmap0.pidmap0                |        0x%02X  |  [RW][05:00]""PID End Value for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x34110c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.sdp3                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_sdp3_type */
	/* skip, unused field unused_sdp3 (sdp3) */
	REG_DUMP_PRINT_1("   -sdp3.sdp3                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 3 (lowest)""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x341108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.sdp2                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_sdp2_type */
	/* skip, unused field unused_sdp2 (sdp2) */
	REG_DUMP_PRINT_1("   -sdp2.sdp2                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 2""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x341104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.sdp1                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_evq_sdp1_type */
	/* skip, unused field unused_sdp1 (sdp1) */
	REG_DUMP_PRINT_1("   -sdp1.sdp1                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 1""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x2c1920);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.lost_packets                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_lost_packets_type */
	/* skip, unused field unused_lost_packets (lost_packets) */
	REG_DUMP_PRINT_1("   -lost_packets.lost_packets      |      0x%04X  |  [RO][15:00]""Tracks number of lost packets in acase of lossy tracing.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x2c191c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_mode                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_trace_mode_type */
	/* skip, unused field unused_trace_mode (trace_mode) */
	REG_DUMP_PRINT_1("   -trace_mode.trace_mode          |         0x%01X  |  [RW][00:00]""Mode of tracing. 0 is lossy tracing, 1 is lossless tracing""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x2c1918);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_header                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_trace_header_type */
	/* skip, unused field unused_trace_header (trace_header) */
	REG_DUMP_PRINT_1("   -trace_header.trace_header      |         0x%01X  |  [RW][03:00]""SVEN header""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x2c1914);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_per_pc                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_trace_per_pc_type */
	/* skip, unused field unused_trace_per_pc (trace_per_pc) */
	REG_DUMP_PRINT_1("   -trace_per_pc.trace_per_pc      |      0x%04X  |  [RW][15:00]""The periodic PC trace timer will count upto this value. It will then reset and send a PC trace packet.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x2c1910);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_enable                 |  0x%08X  |  ""Individual trace enable.""\n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_trace_enable_type */
	/* skip, unused field unused_trace_enable (trace_enable) */
	REG_DUMP_PRINT_1("   -trace_enable.flush             |         0x%01X  |  [RW][00:00]""Enable flush tracing""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -trace_enable.eq_entry          |         0x%01X  |  [RW][01:01]""Enable EQ entry tracing""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -trace_enable.eq_exit           |         0x%01X  |  [RW][02:02]""Enable EQ exit tracing""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -trace_enable.eq_promotion      |         0x%01X  |  [RW][03:03]""Enable EQ promotion tracing""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -trace_enable.bq_entry          |         0x%01X  |  [RW][04:04]""Enable BQ entry tracing""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -trace_enable.bq_exit           |         0x%01X  |  [RW][05:05]""Enable BQ exit tracing""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -trace_enable.bq_blocked_exit   |         0x%01X  |  [RW][06:06]""Enable BQ blocked exit tracing""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -trace_enable.pc                |         0x%01X  |  [RW][07:07]""Enable PC tracing""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -trace_enable.isp               |         0x%01X  |  [RW][08:08]""Enable (I)SP tracing""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0x2c190c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_d                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_trace_addr_d_type */
	REG_DUMP_PRINT_1("   -trace_addr_d.trace_addr_d      |  0x%08X  |  [RW][31:00]""Address of all event queue and pc trace packets.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c1908);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_c                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_trace_addr_c_type */
	REG_DUMP_PRINT_1("   -trace_addr_c.trace_addr_c      |  0x%08X  |  [RW][31:00]""Address of the FW last trace packet.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c1904);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_b                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_trace_addr_b_type */
	REG_DUMP_PRINT_1("   -trace_addr_b.trace_addr_b      |  0x%08X  |  [RW][31:00]""Address of the FW middle trace packets.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c1900);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_a                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_trace_addr_a_type */
	REG_DUMP_PRINT_1("   -trace_addr_a.trace_addr_a      |  0x%08X  |  [RW][31:00]""Address of the FW first trace packet.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c1800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.timer_inc                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_timer_inc_type */
	/* skip, unused field unused_timer_inc (timer_inc) */
	REG_DUMP_PRINT_1("   -timer_inc.timer_inc            |        0x%02X  |  [RW][07:00]""Timer increment value, count this many clock cycles before the timer is incremented.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x2c1700);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.queue_reserve                |  0x%08X  |  ""Queue reservation register""\n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_queue_reserve_type */
	/* skip, unused field unused_queue_reserve (queue_reserve) */
	REG_DUMP_PRINT_1("   -queue_reserve.space_available  |         0x%01X  |  [RO][00:00]""When bit is clear, no space is available. When bit is set space is available, reserved one location for writing.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x2c1600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.totalqstat                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_totalqstat_type */
	/* skip, unused field unused_totalqstat (totalqstat) */
	REG_DUMP_PRINT_1("   -totalqstat.totalqstat          |        0x%02X  |  [RO][05:00]""Number of tokens for all queues""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c141c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat7                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqstat7_type */
	/* skip, unused field unused_pidqstat7 (pidqstat7) */
	REG_DUMP_PRINT_1("   -pidqstat7.pidqstat7            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 7""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1418);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat6                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqstat6_type */
	/* skip, unused field unused_pidqstat6 (pidqstat6) */
	REG_DUMP_PRINT_1("   -pidqstat6.pidqstat6            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1414);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat5                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqstat5_type */
	/* skip, unused field unused_pidqstat5 (pidqstat5) */
	REG_DUMP_PRINT_1("   -pidqstat5.pidqstat5            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1410);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat4                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqstat4_type */
	/* skip, unused field unused_pidqstat4 (pidqstat4) */
	REG_DUMP_PRINT_1("   -pidqstat4.pidqstat4            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c140c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat3                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqstat3_type */
	/* skip, unused field unused_pidqstat3 (pidqstat3) */
	REG_DUMP_PRINT_1("   -pidqstat3.pidqstat3            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat2                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqstat2_type */
	/* skip, unused field unused_pidqstat2 (pidqstat2) */
	REG_DUMP_PRINT_1("   -pidqstat2.pidqstat2            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat1                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqstat1_type */
	/* skip, unused field unused_pidqstat1 (pidqstat1) */
	REG_DUMP_PRINT_1("   -pidqstat1.pidqstat1            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat0                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqstat0_type */
	/* skip, unused field unused_pidqstat0 (pidqstat0) */
	REG_DUMP_PRINT_1("   -pidqstat0.pidqstat0            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c131c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg7                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqcfg7_type */
	/* skip, unused field unused_pidqcfg7 (pidqcfg7) */
	REG_DUMP_PRINT_1("   -pidqcfg7.pidqcfg7              |        0x%02X  |  [RW][05:00]""Configuration register for queue 7""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1318);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg6                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqcfg6_type */
	/* skip, unused field unused_pidqcfg6 (pidqcfg6) */
	REG_DUMP_PRINT_1("   -pidqcfg6.pidqcfg6              |        0x%02X  |  [RW][05:00]""Configuration register for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg5                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqcfg5_type */
	/* skip, unused field unused_pidqcfg5 (pidqcfg5) */
	REG_DUMP_PRINT_1("   -pidqcfg5.pidqcfg5              |        0x%02X  |  [RW][05:00]""Configuration register for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg4                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqcfg4_type */
	/* skip, unused field unused_pidqcfg4 (pidqcfg4) */
	REG_DUMP_PRINT_1("   -pidqcfg4.pidqcfg4              |        0x%02X  |  [RW][05:00]""Configuration register for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c130c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg3                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqcfg3_type */
	/* skip, unused field unused_pidqcfg3 (pidqcfg3) */
	REG_DUMP_PRINT_1("   -pidqcfg3.pidqcfg3              |        0x%02X  |  [RW][05:00]""Configuration register for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg2                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqcfg2_type */
	/* skip, unused field unused_pidqcfg2 (pidqcfg2) */
	REG_DUMP_PRINT_1("   -pidqcfg2.pidqcfg2              |        0x%02X  |  [RW][05:00]""Configuration register for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg1                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqcfg1_type */
	/* skip, unused field unused_pidqcfg1 (pidqcfg1) */
	REG_DUMP_PRINT_1("   -pidqcfg1.pidqcfg1              |        0x%02X  |  [RW][05:00]""Configuration register for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg0                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidqcfg0_type */
	/* skip, unused field unused_pidqcfg0 (pidqcfg0) */
	REG_DUMP_PRINT_1("   -pidqcfg0.pidqcfg0              |        0x%02X  |  [RW][05:00]""Configuration register for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1218);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap6                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidmap6_type */
	/* skip, unused field unused_pidmap6 (pidmap6) */
	REG_DUMP_PRINT_1("   -pidmap6.pidmap6                |        0x%02X  |  [RW][05:00]""PID End Value for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap5                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidmap5_type */
	/* skip, unused field unused_pidmap5 (pidmap5) */
	REG_DUMP_PRINT_1("   -pidmap5.pidmap5                |        0x%02X  |  [RW][05:00]""PID End Value for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap4                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidmap4_type */
	/* skip, unused field unused_pidmap4 (pidmap4) */
	REG_DUMP_PRINT_1("   -pidmap4.pidmap4                |        0x%02X  |  [RW][05:00]""PID End Value for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c120c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap3                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidmap3_type */
	/* skip, unused field unused_pidmap3 (pidmap3) */
	REG_DUMP_PRINT_1("   -pidmap3.pidmap3                |        0x%02X  |  [RW][05:00]""PID End Value for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap2                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidmap2_type */
	/* skip, unused field unused_pidmap2 (pidmap2) */
	REG_DUMP_PRINT_1("   -pidmap2.pidmap2                |        0x%02X  |  [RW][05:00]""PID End Value for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap1                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidmap1_type */
	/* skip, unused field unused_pidmap1 (pidmap1) */
	REG_DUMP_PRINT_1("   -pidmap1.pidmap1                |        0x%02X  |  [RW][05:00]""PID End Value for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c1200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap0                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_pidmap0_type */
	/* skip, unused field unused_pidmap0 (pidmap0) */
	REG_DUMP_PRINT_1("   -pidmap0.pidmap0                |        0x%02X  |  [RW][05:00]""PID End Value for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2c110c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.sdp3                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_sdp3_type */
	/* skip, unused field unused_sdp3 (sdp3) */
	REG_DUMP_PRINT_1("   -sdp3.sdp3                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 3 (lowest)""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x2c1108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.sdp2                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_sdp2_type */
	/* skip, unused field unused_sdp2 (sdp2) */
	REG_DUMP_PRINT_1("   -sdp2.sdp2                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 2""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x2c1104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.sdp1                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_evq_sdp1_type */
	/* skip, unused field unused_sdp1 (sdp1) */
	REG_DUMP_PRINT_1("   -sdp1.sdp1                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 1""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x241920);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.lost_packets                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_lost_packets_type */
	/* skip, unused field unused_lost_packets (lost_packets) */
	REG_DUMP_PRINT_1("   -lost_packets.lost_packets      |      0x%04X  |  [RO][15:00]""Tracks number of lost packets in acase of lossy tracing.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x24191c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_mode                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_trace_mode_type */
	/* skip, unused field unused_trace_mode (trace_mode) */
	REG_DUMP_PRINT_1("   -trace_mode.trace_mode          |         0x%01X  |  [RW][00:00]""Mode of tracing. 0 is lossy tracing, 1 is lossless tracing""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x241918);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_header                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_trace_header_type */
	/* skip, unused field unused_trace_header (trace_header) */
	REG_DUMP_PRINT_1("   -trace_header.trace_header      |         0x%01X  |  [RW][03:00]""SVEN header""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x241914);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_per_pc                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_trace_per_pc_type */
	/* skip, unused field unused_trace_per_pc (trace_per_pc) */
	REG_DUMP_PRINT_1("   -trace_per_pc.trace_per_pc      |      0x%04X  |  [RW][15:00]""The periodic PC trace timer will count upto this value. It will then reset and send a PC trace packet.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x241910);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_enable                 |  0x%08X  |  ""Individual trace enable.""\n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_trace_enable_type */
	/* skip, unused field unused_trace_enable (trace_enable) */
	REG_DUMP_PRINT_1("   -trace_enable.flush             |         0x%01X  |  [RW][00:00]""Enable flush tracing""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -trace_enable.eq_entry          |         0x%01X  |  [RW][01:01]""Enable EQ entry tracing""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -trace_enable.eq_exit           |         0x%01X  |  [RW][02:02]""Enable EQ exit tracing""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -trace_enable.eq_promotion      |         0x%01X  |  [RW][03:03]""Enable EQ promotion tracing""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -trace_enable.bq_entry          |         0x%01X  |  [RW][04:04]""Enable BQ entry tracing""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -trace_enable.bq_exit           |         0x%01X  |  [RW][05:05]""Enable BQ exit tracing""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -trace_enable.bq_blocked_exit   |         0x%01X  |  [RW][06:06]""Enable BQ blocked exit tracing""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -trace_enable.pc                |         0x%01X  |  [RW][07:07]""Enable PC tracing""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -trace_enable.isp               |         0x%01X  |  [RW][08:08]""Enable (I)SP tracing""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0x24190c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_d                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_trace_addr_d_type */
	REG_DUMP_PRINT_1("   -trace_addr_d.trace_addr_d      |  0x%08X  |  [RW][31:00]""Address of all event queue and pc trace packets.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x241908);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_c                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_trace_addr_c_type */
	REG_DUMP_PRINT_1("   -trace_addr_c.trace_addr_c      |  0x%08X  |  [RW][31:00]""Address of the FW last trace packet.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x241904);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_b                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_trace_addr_b_type */
	REG_DUMP_PRINT_1("   -trace_addr_b.trace_addr_b      |  0x%08X  |  [RW][31:00]""Address of the FW middle trace packets.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x241900);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_a                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_trace_addr_a_type */
	REG_DUMP_PRINT_1("   -trace_addr_a.trace_addr_a      |  0x%08X  |  [RW][31:00]""Address of the FW first trace packet.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x241800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.timer_inc                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_timer_inc_type */
	/* skip, unused field unused_timer_inc (timer_inc) */
	REG_DUMP_PRINT_1("   -timer_inc.timer_inc            |        0x%02X  |  [RW][07:00]""Timer increment value, count this many clock cycles before the timer is incremented.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x241700);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.queue_reserve                |  0x%08X  |  ""Queue reservation register""\n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_queue_reserve_type */
	/* skip, unused field unused_queue_reserve (queue_reserve) */
	REG_DUMP_PRINT_1("   -queue_reserve.space_available  |         0x%01X  |  [RO][00:00]""When bit is clear, no space is available. When bit is set space is available, reserved one location for writing.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x241600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.totalqstat                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_totalqstat_type */
	/* skip, unused field unused_totalqstat (totalqstat) */
	REG_DUMP_PRINT_1("   -totalqstat.totalqstat          |        0x%02X  |  [RO][05:00]""Number of tokens for all queues""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x24141c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat7                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqstat7_type */
	/* skip, unused field unused_pidqstat7 (pidqstat7) */
	REG_DUMP_PRINT_1("   -pidqstat7.pidqstat7            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 7""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241418);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat6                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqstat6_type */
	/* skip, unused field unused_pidqstat6 (pidqstat6) */
	REG_DUMP_PRINT_1("   -pidqstat6.pidqstat6            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241414);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat5                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqstat5_type */
	/* skip, unused field unused_pidqstat5 (pidqstat5) */
	REG_DUMP_PRINT_1("   -pidqstat5.pidqstat5            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241410);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat4                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqstat4_type */
	/* skip, unused field unused_pidqstat4 (pidqstat4) */
	REG_DUMP_PRINT_1("   -pidqstat4.pidqstat4            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x24140c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat3                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqstat3_type */
	/* skip, unused field unused_pidqstat3 (pidqstat3) */
	REG_DUMP_PRINT_1("   -pidqstat3.pidqstat3            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat2                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqstat2_type */
	/* skip, unused field unused_pidqstat2 (pidqstat2) */
	REG_DUMP_PRINT_1("   -pidqstat2.pidqstat2            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat1                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqstat1_type */
	/* skip, unused field unused_pidqstat1 (pidqstat1) */
	REG_DUMP_PRINT_1("   -pidqstat1.pidqstat1            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat0                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqstat0_type */
	/* skip, unused field unused_pidqstat0 (pidqstat0) */
	REG_DUMP_PRINT_1("   -pidqstat0.pidqstat0            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x24131c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg7                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqcfg7_type */
	/* skip, unused field unused_pidqcfg7 (pidqcfg7) */
	REG_DUMP_PRINT_1("   -pidqcfg7.pidqcfg7              |        0x%02X  |  [RW][05:00]""Configuration register for queue 7""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241318);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg6                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqcfg6_type */
	/* skip, unused field unused_pidqcfg6 (pidqcfg6) */
	REG_DUMP_PRINT_1("   -pidqcfg6.pidqcfg6              |        0x%02X  |  [RW][05:00]""Configuration register for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg5                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqcfg5_type */
	/* skip, unused field unused_pidqcfg5 (pidqcfg5) */
	REG_DUMP_PRINT_1("   -pidqcfg5.pidqcfg5              |        0x%02X  |  [RW][05:00]""Configuration register for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg4                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqcfg4_type */
	/* skip, unused field unused_pidqcfg4 (pidqcfg4) */
	REG_DUMP_PRINT_1("   -pidqcfg4.pidqcfg4              |        0x%02X  |  [RW][05:00]""Configuration register for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x24130c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg3                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqcfg3_type */
	/* skip, unused field unused_pidqcfg3 (pidqcfg3) */
	REG_DUMP_PRINT_1("   -pidqcfg3.pidqcfg3              |        0x%02X  |  [RW][05:00]""Configuration register for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg2                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqcfg2_type */
	/* skip, unused field unused_pidqcfg2 (pidqcfg2) */
	REG_DUMP_PRINT_1("   -pidqcfg2.pidqcfg2              |        0x%02X  |  [RW][05:00]""Configuration register for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg1                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqcfg1_type */
	/* skip, unused field unused_pidqcfg1 (pidqcfg1) */
	REG_DUMP_PRINT_1("   -pidqcfg1.pidqcfg1              |        0x%02X  |  [RW][05:00]""Configuration register for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg0                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidqcfg0_type */
	/* skip, unused field unused_pidqcfg0 (pidqcfg0) */
	REG_DUMP_PRINT_1("   -pidqcfg0.pidqcfg0              |        0x%02X  |  [RW][05:00]""Configuration register for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241218);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap6                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidmap6_type */
	/* skip, unused field unused_pidmap6 (pidmap6) */
	REG_DUMP_PRINT_1("   -pidmap6.pidmap6                |        0x%02X  |  [RW][05:00]""PID End Value for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap5                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidmap5_type */
	/* skip, unused field unused_pidmap5 (pidmap5) */
	REG_DUMP_PRINT_1("   -pidmap5.pidmap5                |        0x%02X  |  [RW][05:00]""PID End Value for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap4                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidmap4_type */
	/* skip, unused field unused_pidmap4 (pidmap4) */
	REG_DUMP_PRINT_1("   -pidmap4.pidmap4                |        0x%02X  |  [RW][05:00]""PID End Value for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x24120c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap3                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidmap3_type */
	/* skip, unused field unused_pidmap3 (pidmap3) */
	REG_DUMP_PRINT_1("   -pidmap3.pidmap3                |        0x%02X  |  [RW][05:00]""PID End Value for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap2                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidmap2_type */
	/* skip, unused field unused_pidmap2 (pidmap2) */
	REG_DUMP_PRINT_1("   -pidmap2.pidmap2                |        0x%02X  |  [RW][05:00]""PID End Value for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap1                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidmap1_type */
	/* skip, unused field unused_pidmap1 (pidmap1) */
	REG_DUMP_PRINT_1("   -pidmap1.pidmap1                |        0x%02X  |  [RW][05:00]""PID End Value for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x241200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap0                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_pidmap0_type */
	/* skip, unused field unused_pidmap0 (pidmap0) */
	REG_DUMP_PRINT_1("   -pidmap0.pidmap0                |        0x%02X  |  [RW][05:00]""PID End Value for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x24110c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.sdp3                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_sdp3_type */
	/* skip, unused field unused_sdp3 (sdp3) */
	REG_DUMP_PRINT_1("   -sdp3.sdp3                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 3 (lowest)""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x241108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.sdp2                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_sdp2_type */
	/* skip, unused field unused_sdp2 (sdp2) */
	REG_DUMP_PRINT_1("   -sdp2.sdp2                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 2""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x241104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.sdp1                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_evq_sdp1_type */
	/* skip, unused field unused_sdp1 (sdp1) */
	REG_DUMP_PRINT_1("   -sdp1.sdp1                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 1""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x1c1920);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.lost_packets                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_lost_packets_type */
	/* skip, unused field unused_lost_packets (lost_packets) */
	REG_DUMP_PRINT_1("   -lost_packets.lost_packets      |      0x%04X  |  [RO][15:00]""Tracks number of lost packets in acase of lossy tracing.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x1c191c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_mode                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_trace_mode_type */
	/* skip, unused field unused_trace_mode (trace_mode) */
	REG_DUMP_PRINT_1("   -trace_mode.trace_mode          |         0x%01X  |  [RW][00:00]""Mode of tracing. 0 is lossy tracing, 1 is lossless tracing""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x1c1918);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_header                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_trace_header_type */
	/* skip, unused field unused_trace_header (trace_header) */
	REG_DUMP_PRINT_1("   -trace_header.trace_header      |         0x%01X  |  [RW][03:00]""SVEN header""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x1c1914);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_per_pc                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_trace_per_pc_type */
	/* skip, unused field unused_trace_per_pc (trace_per_pc) */
	REG_DUMP_PRINT_1("   -trace_per_pc.trace_per_pc      |      0x%04X  |  [RW][15:00]""The periodic PC trace timer will count upto this value. It will then reset and send a PC trace packet.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x1c1910);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_enable                 |  0x%08X  |  ""Individual trace enable.""\n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_trace_enable_type */
	/* skip, unused field unused_trace_enable (trace_enable) */
	REG_DUMP_PRINT_1("   -trace_enable.flush             |         0x%01X  |  [RW][00:00]""Enable flush tracing""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -trace_enable.eq_entry          |         0x%01X  |  [RW][01:01]""Enable EQ entry tracing""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -trace_enable.eq_exit           |         0x%01X  |  [RW][02:02]""Enable EQ exit tracing""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -trace_enable.eq_promotion      |         0x%01X  |  [RW][03:03]""Enable EQ promotion tracing""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -trace_enable.bq_entry          |         0x%01X  |  [RW][04:04]""Enable BQ entry tracing""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -trace_enable.bq_exit           |         0x%01X  |  [RW][05:05]""Enable BQ exit tracing""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -trace_enable.bq_blocked_exit   |         0x%01X  |  [RW][06:06]""Enable BQ blocked exit tracing""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -trace_enable.pc                |         0x%01X  |  [RW][07:07]""Enable PC tracing""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -trace_enable.isp               |         0x%01X  |  [RW][08:08]""Enable (I)SP tracing""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0x1c190c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_d                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_trace_addr_d_type */
	REG_DUMP_PRINT_1("   -trace_addr_d.trace_addr_d      |  0x%08X  |  [RW][31:00]""Address of all event queue and pc trace packets.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c1908);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_c                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_trace_addr_c_type */
	REG_DUMP_PRINT_1("   -trace_addr_c.trace_addr_c      |  0x%08X  |  [RW][31:00]""Address of the FW last trace packet.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c1904);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_b                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_trace_addr_b_type */
	REG_DUMP_PRINT_1("   -trace_addr_b.trace_addr_b      |  0x%08X  |  [RW][31:00]""Address of the FW middle trace packets.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c1900);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.trace_addr_a                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_trace_addr_a_type */
	REG_DUMP_PRINT_1("   -trace_addr_a.trace_addr_a      |  0x%08X  |  [RW][31:00]""Address of the FW first trace packet.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c1800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.timer_inc                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_timer_inc_type */
	/* skip, unused field unused_timer_inc (timer_inc) */
	REG_DUMP_PRINT_1("   -timer_inc.timer_inc            |        0x%02X  |  [RW][07:00]""Timer increment value, count this many clock cycles before the timer is incremented.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x1c1700);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.queue_reserve                |  0x%08X  |  ""Queue reservation register""\n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_queue_reserve_type */
	/* skip, unused field unused_queue_reserve (queue_reserve) */
	REG_DUMP_PRINT_1("   -queue_reserve.space_available  |         0x%01X  |  [RO][00:00]""When bit is clear, no space is available. When bit is set space is available, reserved one location for writing.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x1c1600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.totalqstat                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_totalqstat_type */
	/* skip, unused field unused_totalqstat (totalqstat) */
	REG_DUMP_PRINT_1("   -totalqstat.totalqstat          |        0x%02X  |  [RO][05:00]""Number of tokens for all queues""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c141c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat7                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqstat7_type */
	/* skip, unused field unused_pidqstat7 (pidqstat7) */
	REG_DUMP_PRINT_1("   -pidqstat7.pidqstat7            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 7""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1418);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat6                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqstat6_type */
	/* skip, unused field unused_pidqstat6 (pidqstat6) */
	REG_DUMP_PRINT_1("   -pidqstat6.pidqstat6            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1414);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat5                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqstat5_type */
	/* skip, unused field unused_pidqstat5 (pidqstat5) */
	REG_DUMP_PRINT_1("   -pidqstat5.pidqstat5            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1410);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat4                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqstat4_type */
	/* skip, unused field unused_pidqstat4 (pidqstat4) */
	REG_DUMP_PRINT_1("   -pidqstat4.pidqstat4            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c140c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat3                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqstat3_type */
	/* skip, unused field unused_pidqstat3 (pidqstat3) */
	REG_DUMP_PRINT_1("   -pidqstat3.pidqstat3            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat2                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqstat2_type */
	/* skip, unused field unused_pidqstat2 (pidqstat2) */
	REG_DUMP_PRINT_1("   -pidqstat2.pidqstat2            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat1                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqstat1_type */
	/* skip, unused field unused_pidqstat1 (pidqstat1) */
	REG_DUMP_PRINT_1("   -pidqstat1.pidqstat1            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqstat0                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqstat0_type */
	/* skip, unused field unused_pidqstat0 (pidqstat0) */
	REG_DUMP_PRINT_1("   -pidqstat0.pidqstat0            |        0x%02X  |  [RO][05:00]""Number of tokens for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c131c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg7                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqcfg7_type */
	/* skip, unused field unused_pidqcfg7 (pidqcfg7) */
	REG_DUMP_PRINT_1("   -pidqcfg7.pidqcfg7              |        0x%02X  |  [RW][05:00]""Configuration register for queue 7""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1318);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg6                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqcfg6_type */
	/* skip, unused field unused_pidqcfg6 (pidqcfg6) */
	REG_DUMP_PRINT_1("   -pidqcfg6.pidqcfg6              |        0x%02X  |  [RW][05:00]""Configuration register for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg5                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqcfg5_type */
	/* skip, unused field unused_pidqcfg5 (pidqcfg5) */
	REG_DUMP_PRINT_1("   -pidqcfg5.pidqcfg5              |        0x%02X  |  [RW][05:00]""Configuration register for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg4                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqcfg4_type */
	/* skip, unused field unused_pidqcfg4 (pidqcfg4) */
	REG_DUMP_PRINT_1("   -pidqcfg4.pidqcfg4              |        0x%02X  |  [RW][05:00]""Configuration register for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c130c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg3                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqcfg3_type */
	/* skip, unused field unused_pidqcfg3 (pidqcfg3) */
	REG_DUMP_PRINT_1("   -pidqcfg3.pidqcfg3              |        0x%02X  |  [RW][05:00]""Configuration register for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg2                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqcfg2_type */
	/* skip, unused field unused_pidqcfg2 (pidqcfg2) */
	REG_DUMP_PRINT_1("   -pidqcfg2.pidqcfg2              |        0x%02X  |  [RW][05:00]""Configuration register for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg1                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqcfg1_type */
	/* skip, unused field unused_pidqcfg1 (pidqcfg1) */
	REG_DUMP_PRINT_1("   -pidqcfg1.pidqcfg1              |        0x%02X  |  [RW][05:00]""Configuration register for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidqcfg0                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidqcfg0_type */
	/* skip, unused field unused_pidqcfg0 (pidqcfg0) */
	REG_DUMP_PRINT_1("   -pidqcfg0.pidqcfg0              |        0x%02X  |  [RW][05:00]""Configuration register for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1218);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap6                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidmap6_type */
	/* skip, unused field unused_pidmap6 (pidmap6) */
	REG_DUMP_PRINT_1("   -pidmap6.pidmap6                |        0x%02X  |  [RW][05:00]""PID End Value for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap5                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidmap5_type */
	/* skip, unused field unused_pidmap5 (pidmap5) */
	REG_DUMP_PRINT_1("   -pidmap5.pidmap5                |        0x%02X  |  [RW][05:00]""PID End Value for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap4                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidmap4_type */
	/* skip, unused field unused_pidmap4 (pidmap4) */
	REG_DUMP_PRINT_1("   -pidmap4.pidmap4                |        0x%02X  |  [RW][05:00]""PID End Value for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c120c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap3                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidmap3_type */
	/* skip, unused field unused_pidmap3 (pidmap3) */
	REG_DUMP_PRINT_1("   -pidmap3.pidmap3                |        0x%02X  |  [RW][05:00]""PID End Value for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap2                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidmap2_type */
	/* skip, unused field unused_pidmap2 (pidmap2) */
	REG_DUMP_PRINT_1("   -pidmap2.pidmap2                |        0x%02X  |  [RW][05:00]""PID End Value for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap1                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidmap1_type */
	/* skip, unused field unused_pidmap1 (pidmap1) */
	REG_DUMP_PRINT_1("   -pidmap1.pidmap1                |        0x%02X  |  [RW][05:00]""PID End Value for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c1200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.pidmap0                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_pidmap0_type */
	/* skip, unused field unused_pidmap0 (pidmap0) */
	REG_DUMP_PRINT_1("   -pidmap0.pidmap0                |        0x%02X  |  [RW][05:00]""PID End Value for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x1c110c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.sdp3                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_sdp3_type */
	/* skip, unused field unused_sdp3 (sdp3) */
	REG_DUMP_PRINT_1("   -sdp3.sdp3                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 3 (lowest)""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x1c1108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.sdp2                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_sdp2_type */
	/* skip, unused field unused_sdp2 (sdp2) */
	REG_DUMP_PRINT_1("   -sdp2.sdp2                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 2""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x1c1104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  evq.sdp1                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_evq_sdp1_type */
	/* skip, unused field unused_sdp1 (sdp1) */
	REG_DUMP_PRINT_1("   -sdp1.sdp1                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 1""\n", FIELD_VALUE(val, 0, 15));
} /* end evq */

/* Generated Debug Code: Device isp */
void ia_css_debug_dump_isp(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x34013c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.pmem_slave_access                                                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_pmem_slave_access_type */
	REG_DUMP_PRINT_1("   -pmem_slave_access.pmem_slave_access                                                                    |  0x%08X  |  [RW][31:00]""PMEM slave access flag. By default, the local program memory of the core can only be accessed by a slave interface when the core is idling. While running a program, by default the core has exclusive read access to its local program. Whenever, the slave interface tries to access PMEM in this default mode, it will stall. When setting this flag to '1', this default behavior can be overuled by switching exclusive access to PMEM to the slave interface. Whenever the core tries to access PMEM in this 'PMEM slave access' mode, it will be stalled. The benefit of this feature is that it allows uploading new code to PMEM while the core is running a program, for instance from its instruction cache.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340134);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_config_mem_stat_ctrl_reg_77                                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_config_mem_stat_ctrl_reg_77_type */
	/* skip, unused field unused_base_config_mem_stat_ctrl_reg_77 (base_config_mem_stat_ctrl_reg_77) */
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_base_config_mem_iam_op0                                    |         0x%01X  |  [RO][00:00]""Stalling flag for msink base_config_mem_iam_op0""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_base_config_mem_iam_op1                                    |         0x%01X  |  [RO][01:01]""Stalling flag for msink base_config_mem_iam_op1""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_base_dmem_loc_mt_am_inst_0_op0                             |         0x%01X  |  [RO][02:02]""Stalling flag for msink base_dmem_loc_mt_am_inst_0_op0""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_qmem_loc_mt_am_inst_1_op0                                  |         0x%01X  |  [RO][03:03]""Stalling flag for msink qmem_loc_mt_am_inst_1_op0""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_cmem_loc_mt_am_inst_2_op0                                  |         0x%01X  |  [RO][04:04]""Stalling flag for msink cmem_loc_mt_am_inst_2_op0""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_xmem_loc_mt_am_inst_3_op0                                  |         0x%01X  |  [RO][05:05]""Stalling flag for msink xmem_loc_mt_am_inst_3_op0""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_simd_bamem_loc_mt_am_inst_4_op0                            |         0x%01X  |  [RO][06:06]""Stalling flag for msink simd_bamem_loc_mt_am_inst_4_op0""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_simd_vmem_loc_mt_am_inst_5_op0                             |         0x%01X  |  [RO][07:07]""Stalling flag for msink simd_vmem_loc_mt_am_inst_5_op0""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_simd_vec_master_loc_mt_am_inst_6_op0                       |         0x%01X  |  [RO][08:08]""Stalling flag for msink simd_vec_master_loc_mt_am_inst_6_op0""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0x340130);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.debug_pc                                                                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_debug_pc_type */
	REG_DUMP_PRINT_1("   -debug_pc.debug_pc                                                                                      |  0x%08X  |  [RO][31:00]""Program counter. To observe the value of the program counter, for debug purpose.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x34010c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_7_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_7_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_7_MI_simd_vec_master_isp_vec_master.base_addr_seg_7_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 7 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_6_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_6_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_6_MI_simd_vec_master_isp_vec_master.base_addr_seg_6_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 6 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3400f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_5_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_5_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_5_MI_simd_vec_master_isp_vec_master.base_addr_seg_5_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 5 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3400e8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_4_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_4_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_4_MI_simd_vec_master_isp_vec_master.base_addr_seg_4_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 4 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3400dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_3_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_3_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_simd_vec_master_isp_vec_master.base_addr_seg_3_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3400d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_2_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_2_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_simd_vec_master_isp_vec_master.base_addr_seg_2_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3400c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_1_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_1_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_simd_vec_master_isp_vec_master.base_addr_seg_1_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3400b8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_0_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_simd_vec_master_isp_vec_master.base_addr_seg_0_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3400b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_3_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_info_override_seg_3_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_3_MI_xmem_isp_std_master.base_info_override_seg_3_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 3 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3400b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_3_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_info_seg_3_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_3_MI_xmem_isp_std_master.base_info_seg_3_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 3 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3400ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_3_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_3_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_xmem_isp_std_master.base_addr_seg_3_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3400a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_2_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_info_override_seg_2_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_2_MI_xmem_isp_std_master.base_info_override_seg_2_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 2 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3400a4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_2_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_info_seg_2_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_2_MI_xmem_isp_std_master.base_info_seg_2_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 2 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3400a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_2_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_2_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_xmem_isp_std_master.base_addr_seg_2_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x34009c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_1_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_info_override_seg_1_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_1_MI_xmem_isp_std_master.base_info_override_seg_1_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 1 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340098);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_1_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_info_seg_1_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_1_MI_xmem_isp_std_master.base_info_seg_1_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 1 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340094);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_1_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_1_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_xmem_isp_std_master.base_addr_seg_1_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340090);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_0_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_info_override_seg_0_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_xmem_isp_std_master.base_info_override_seg_0_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x34008c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_0_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_info_seg_0_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_xmem_isp_std_master.base_info_seg_0_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340088);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_0_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_xmem_isp_std_master.base_addr_seg_0_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x34007c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_7_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_7_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_7_MI_cmem_isp_std_master.base_addr_seg_7_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 7 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_6_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_6_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_6_MI_cmem_isp_std_master.base_addr_seg_6_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 6 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340064);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_5_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_5_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_5_MI_cmem_isp_std_master.base_addr_seg_5_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 5 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_4_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_4_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_4_MI_cmem_isp_std_master.base_addr_seg_4_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 4 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x34004c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_3_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_3_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_cmem_isp_std_master.base_addr_seg_3_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_2_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_2_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_cmem_isp_std_master.base_addr_seg_2_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_1_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_1_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_cmem_isp_std_master.base_addr_seg_1_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340028);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_0_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_cmem_isp_std_master.base_addr_seg_0_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x34001c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_qmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_0_MI_qmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_qmem_isp_std_master.base_addr_seg_0_MI_qmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface qmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_0_MI_base_config_mem_master                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_info_override_seg_0_MI_base_config_mem_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_base_config_mem_master.base_info_override_seg_0_MI_base_config_mem_master  |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface base_config_mem_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_0_MI_base_config_mem_master                                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_info_seg_0_MI_base_config_mem_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_base_config_mem_master.base_info_seg_0_MI_base_config_mem_master                    |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface base_config_mem_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_base_config_mem_master                                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_addr_seg_0_MI_base_config_mem_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_base_config_mem_master.base_addr_seg_0_MI_base_config_mem_master                    |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface base_config_mem_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.start_address                                                                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_start_address_type */
	REG_DUMP_PRINT_1("   -start_address.start_address                                                                            |  0x%08X  |  [RW][31:00]""Program start address. Specifies the address in the program memory from which the program execution starts when a start signal is issued to the core being in IDLE state.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x340000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_config_mem_stat_ctrl_reg_0                                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile3_logic_isp_base_config_mem_stat_ctrl_reg_0_type */
	/* skip, unused field unused_base_config_mem_stat_ctrl_reg_0 (base_config_mem_stat_ctrl_reg_0) */
	/* skip, WO field reset_flag */
	/* skip, WO field start_flag */
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.run_flag                                                               |         0x%01X  |  [RW][03:03]""Run flag. Enables program execution (high) or stall the cell, disabling it from continuing program execution (low).""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.ready_flag                                                             |         0x%01X  |  [RO][05:05]""Ready flag. Set to '1' when not executing a program. This state is entered after a (soft) reset or when the 'std_idle' operation has been issued. To (re)start execution from the start address (in the following register), the start control flag must be set to high.""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.sleeping_flag                                                          |         0x%01X  |  [RO][06:06]""Sleeping flag. The cell is in sleep mode, i.e. when the 'std_sleep' operation has been issued. To resume execution, the start control flag must be set to high.""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.stalling_flag                                                          |         0x%01X  |  [RO][07:07]""Stalling flag. Set to '1' when not executing an instruction. Happens when the run control signal has been set to low, or when an LSU or the CoreIO cannot access data (e.g. cache miss, arbitration conflict or FIFO full).""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.irq_clear_flag                                                         |         0x%01X  |  [RW][08:08]""IRQ clear flag. Clears an interrupt request sent by the cell. The cell can generate a level-shaped IRQ when it gets to the BROKEN, IDLE or SLEEP state. Interrupt generation is controlled by mask.""\n", FIELD_VALUE(val, 8, 8));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.broken_irq_mask_flag                                                   |         0x%01X  |  [RW][09:09]""Broken IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the BROKEN state.""\n", FIELD_VALUE(val, 9, 9));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.ready_irq_mask_flag                                                    |         0x%01X  |  [RW][10:10]""Ready IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the IDLE state.""\n", FIELD_VALUE(val, 10, 10));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.sleeping_irq_mask_flag                                                 |         0x%01X  |  [RW][11:11]""Sleeping IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the SLEEP state.""\n", FIELD_VALUE(val, 11, 11));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.ivalidate_cache_flag                                                   |         0x%01X  |  [RW][12:12]""Invalidate cache flag for base_config_mem_icache. The cell automatically resets the bit to '0' after one clock cycle.""\n", FIELD_VALUE(val, 12, 12));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.prefetch_enable_flag                                                   |         0x%01X  |  [RW][13:13]""Prefetch enable flag for base_config_mem_icache. Enables (high) or disables (low) prefetching of instructions by the instruction cache.""\n", FIELD_VALUE(val, 13, 13));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_period_base_dmem_Arb_data_mem_wp0                                  |         0x%01X  |  [RW][14:14]""Arbiter period for base_dmem_Arb_data_mem_wp0""\n", FIELD_VALUE(val, 14, 14));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_base_dmem_Arb_data_mem_wp0_source0                            |         0x%01X  |  [RW][15:15]""Arbiter contender group bandwidth for base_dmem_Arb_data_mem_wp0_source0""\n", FIELD_VALUE(val, 15, 15));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_base_dmem_Arb_data_mem_wp0_source1                            |         0x%01X  |  [RW][16:16]""Arbiter contender group bandwidth for base_dmem_Arb_data_mem_wp0_source1""\n", FIELD_VALUE(val, 16, 16));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_period_simd_vmem_Arb_vec_dmem_wp0                                  |         0x%01X  |  [RW][17:17]""Arbiter period for simd_vmem_Arb_vec_dmem_wp0""\n", FIELD_VALUE(val, 17, 17));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_simd_vmem_Arb_vec_dmem_wp0_source0                            |         0x%01X  |  [RW][18:18]""Arbiter contender group bandwidth for simd_vmem_Arb_vec_dmem_wp0_source0""\n", FIELD_VALUE(val, 18, 18));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_simd_vmem_Arb_vec_dmem_wp0_source1                            |         0x%01X  |  [RW][19:19]""Arbiter contender group bandwidth for simd_vmem_Arb_vec_dmem_wp0_source1""\n", FIELD_VALUE(val, 19, 19));
	val = REG_DUMP_READ_REGISTER(0x2c013c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.pmem_slave_access                                                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_pmem_slave_access_type */
	REG_DUMP_PRINT_1("   -pmem_slave_access.pmem_slave_access                                                                    |  0x%08X  |  [RW][31:00]""PMEM slave access flag. By default, the local program memory of the core can only be accessed by a slave interface when the core is idling. While running a program, by default the core has exclusive read access to its local program. Whenever, the slave interface tries to access PMEM in this default mode, it will stall. When setting this flag to '1', this default behavior can be overuled by switching exclusive access to PMEM to the slave interface. Whenever the core tries to access PMEM in this 'PMEM slave access' mode, it will be stalled. The benefit of this feature is that it allows uploading new code to PMEM while the core is running a program, for instance from its instruction cache.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0134);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_config_mem_stat_ctrl_reg_77                                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_config_mem_stat_ctrl_reg_77_type */
	/* skip, unused field unused_base_config_mem_stat_ctrl_reg_77 (base_config_mem_stat_ctrl_reg_77) */
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_base_config_mem_iam_op0                                    |         0x%01X  |  [RO][00:00]""Stalling flag for msink base_config_mem_iam_op0""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_base_config_mem_iam_op1                                    |         0x%01X  |  [RO][01:01]""Stalling flag for msink base_config_mem_iam_op1""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_base_dmem_loc_mt_am_inst_0_op0                             |         0x%01X  |  [RO][02:02]""Stalling flag for msink base_dmem_loc_mt_am_inst_0_op0""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_qmem_loc_mt_am_inst_1_op0                                  |         0x%01X  |  [RO][03:03]""Stalling flag for msink qmem_loc_mt_am_inst_1_op0""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_cmem_loc_mt_am_inst_2_op0                                  |         0x%01X  |  [RO][04:04]""Stalling flag for msink cmem_loc_mt_am_inst_2_op0""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_xmem_loc_mt_am_inst_3_op0                                  |         0x%01X  |  [RO][05:05]""Stalling flag for msink xmem_loc_mt_am_inst_3_op0""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_simd_bamem_loc_mt_am_inst_4_op0                            |         0x%01X  |  [RO][06:06]""Stalling flag for msink simd_bamem_loc_mt_am_inst_4_op0""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_simd_vmem_loc_mt_am_inst_5_op0                             |         0x%01X  |  [RO][07:07]""Stalling flag for msink simd_vmem_loc_mt_am_inst_5_op0""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_simd_vec_master_loc_mt_am_inst_6_op0                       |         0x%01X  |  [RO][08:08]""Stalling flag for msink simd_vec_master_loc_mt_am_inst_6_op0""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0x2c0130);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.debug_pc                                                                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_debug_pc_type */
	REG_DUMP_PRINT_1("   -debug_pc.debug_pc                                                                                      |  0x%08X  |  [RO][31:00]""Program counter. To observe the value of the program counter, for debug purpose.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c010c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_7_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_7_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_7_MI_simd_vec_master_isp_vec_master.base_addr_seg_7_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 7 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_6_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_6_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_6_MI_simd_vec_master_isp_vec_master.base_addr_seg_6_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 6 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c00f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_5_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_5_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_5_MI_simd_vec_master_isp_vec_master.base_addr_seg_5_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 5 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c00e8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_4_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_4_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_4_MI_simd_vec_master_isp_vec_master.base_addr_seg_4_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 4 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c00dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_3_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_3_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_simd_vec_master_isp_vec_master.base_addr_seg_3_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c00d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_2_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_2_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_simd_vec_master_isp_vec_master.base_addr_seg_2_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c00c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_1_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_1_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_simd_vec_master_isp_vec_master.base_addr_seg_1_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c00b8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_0_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_simd_vec_master_isp_vec_master.base_addr_seg_0_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c00b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_3_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_info_override_seg_3_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_3_MI_xmem_isp_std_master.base_info_override_seg_3_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 3 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c00b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_3_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_info_seg_3_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_3_MI_xmem_isp_std_master.base_info_seg_3_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 3 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c00ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_3_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_3_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_xmem_isp_std_master.base_addr_seg_3_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c00a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_2_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_info_override_seg_2_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_2_MI_xmem_isp_std_master.base_info_override_seg_2_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 2 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c00a4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_2_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_info_seg_2_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_2_MI_xmem_isp_std_master.base_info_seg_2_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 2 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c00a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_2_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_2_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_xmem_isp_std_master.base_addr_seg_2_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c009c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_1_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_info_override_seg_1_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_1_MI_xmem_isp_std_master.base_info_override_seg_1_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 1 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0098);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_1_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_info_seg_1_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_1_MI_xmem_isp_std_master.base_info_seg_1_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 1 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0094);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_1_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_1_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_xmem_isp_std_master.base_addr_seg_1_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0090);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_0_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_info_override_seg_0_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_xmem_isp_std_master.base_info_override_seg_0_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c008c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_0_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_info_seg_0_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_xmem_isp_std_master.base_info_seg_0_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0088);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_0_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_xmem_isp_std_master.base_addr_seg_0_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c007c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_7_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_7_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_7_MI_cmem_isp_std_master.base_addr_seg_7_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 7 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_6_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_6_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_6_MI_cmem_isp_std_master.base_addr_seg_6_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 6 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0064);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_5_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_5_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_5_MI_cmem_isp_std_master.base_addr_seg_5_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 5 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_4_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_4_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_4_MI_cmem_isp_std_master.base_addr_seg_4_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 4 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c004c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_3_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_3_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_cmem_isp_std_master.base_addr_seg_3_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_2_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_2_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_cmem_isp_std_master.base_addr_seg_2_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_1_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_1_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_cmem_isp_std_master.base_addr_seg_1_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0028);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_0_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_cmem_isp_std_master.base_addr_seg_0_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c001c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_qmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_0_MI_qmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_qmem_isp_std_master.base_addr_seg_0_MI_qmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface qmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_0_MI_base_config_mem_master                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_info_override_seg_0_MI_base_config_mem_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_base_config_mem_master.base_info_override_seg_0_MI_base_config_mem_master  |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface base_config_mem_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_0_MI_base_config_mem_master                                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_info_seg_0_MI_base_config_mem_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_base_config_mem_master.base_info_seg_0_MI_base_config_mem_master                    |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface base_config_mem_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_base_config_mem_master                                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_addr_seg_0_MI_base_config_mem_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_base_config_mem_master.base_addr_seg_0_MI_base_config_mem_master                    |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface base_config_mem_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.start_address                                                                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_start_address_type */
	REG_DUMP_PRINT_1("   -start_address.start_address                                                                            |  0x%08X  |  [RW][31:00]""Program start address. Specifies the address in the program memory from which the program execution starts when a start signal is issued to the core being in IDLE state.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2c0000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_config_mem_stat_ctrl_reg_0                                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile2_logic_isp_base_config_mem_stat_ctrl_reg_0_type */
	/* skip, unused field unused_base_config_mem_stat_ctrl_reg_0 (base_config_mem_stat_ctrl_reg_0) */
	/* skip, WO field reset_flag */
	/* skip, WO field start_flag */
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.run_flag                                                               |         0x%01X  |  [RW][03:03]""Run flag. Enables program execution (high) or stall the cell, disabling it from continuing program execution (low).""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.ready_flag                                                             |         0x%01X  |  [RO][05:05]""Ready flag. Set to '1' when not executing a program. This state is entered after a (soft) reset or when the 'std_idle' operation has been issued. To (re)start execution from the start address (in the following register), the start control flag must be set to high.""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.sleeping_flag                                                          |         0x%01X  |  [RO][06:06]""Sleeping flag. The cell is in sleep mode, i.e. when the 'std_sleep' operation has been issued. To resume execution, the start control flag must be set to high.""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.stalling_flag                                                          |         0x%01X  |  [RO][07:07]""Stalling flag. Set to '1' when not executing an instruction. Happens when the run control signal has been set to low, or when an LSU or the CoreIO cannot access data (e.g. cache miss, arbitration conflict or FIFO full).""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.irq_clear_flag                                                         |         0x%01X  |  [RW][08:08]""IRQ clear flag. Clears an interrupt request sent by the cell. The cell can generate a level-shaped IRQ when it gets to the BROKEN, IDLE or SLEEP state. Interrupt generation is controlled by mask.""\n", FIELD_VALUE(val, 8, 8));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.broken_irq_mask_flag                                                   |         0x%01X  |  [RW][09:09]""Broken IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the BROKEN state.""\n", FIELD_VALUE(val, 9, 9));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.ready_irq_mask_flag                                                    |         0x%01X  |  [RW][10:10]""Ready IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the IDLE state.""\n", FIELD_VALUE(val, 10, 10));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.sleeping_irq_mask_flag                                                 |         0x%01X  |  [RW][11:11]""Sleeping IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the SLEEP state.""\n", FIELD_VALUE(val, 11, 11));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.ivalidate_cache_flag                                                   |         0x%01X  |  [RW][12:12]""Invalidate cache flag for base_config_mem_icache. The cell automatically resets the bit to '0' after one clock cycle.""\n", FIELD_VALUE(val, 12, 12));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.prefetch_enable_flag                                                   |         0x%01X  |  [RW][13:13]""Prefetch enable flag for base_config_mem_icache. Enables (high) or disables (low) prefetching of instructions by the instruction cache.""\n", FIELD_VALUE(val, 13, 13));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_period_base_dmem_Arb_data_mem_wp0                                  |         0x%01X  |  [RW][14:14]""Arbiter period for base_dmem_Arb_data_mem_wp0""\n", FIELD_VALUE(val, 14, 14));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_base_dmem_Arb_data_mem_wp0_source0                            |         0x%01X  |  [RW][15:15]""Arbiter contender group bandwidth for base_dmem_Arb_data_mem_wp0_source0""\n", FIELD_VALUE(val, 15, 15));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_base_dmem_Arb_data_mem_wp0_source1                            |         0x%01X  |  [RW][16:16]""Arbiter contender group bandwidth for base_dmem_Arb_data_mem_wp0_source1""\n", FIELD_VALUE(val, 16, 16));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_period_simd_vmem_Arb_vec_dmem_wp0                                  |         0x%01X  |  [RW][17:17]""Arbiter period for simd_vmem_Arb_vec_dmem_wp0""\n", FIELD_VALUE(val, 17, 17));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_simd_vmem_Arb_vec_dmem_wp0_source0                            |         0x%01X  |  [RW][18:18]""Arbiter contender group bandwidth for simd_vmem_Arb_vec_dmem_wp0_source0""\n", FIELD_VALUE(val, 18, 18));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_simd_vmem_Arb_vec_dmem_wp0_source1                            |         0x%01X  |  [RW][19:19]""Arbiter contender group bandwidth for simd_vmem_Arb_vec_dmem_wp0_source1""\n", FIELD_VALUE(val, 19, 19));
	val = REG_DUMP_READ_REGISTER(0x24013c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.pmem_slave_access                                                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_pmem_slave_access_type */
	REG_DUMP_PRINT_1("   -pmem_slave_access.pmem_slave_access                                                                    |  0x%08X  |  [RW][31:00]""PMEM slave access flag. By default, the local program memory of the core can only be accessed by a slave interface when the core is idling. While running a program, by default the core has exclusive read access to its local program. Whenever, the slave interface tries to access PMEM in this default mode, it will stall. When setting this flag to '1', this default behavior can be overuled by switching exclusive access to PMEM to the slave interface. Whenever the core tries to access PMEM in this 'PMEM slave access' mode, it will be stalled. The benefit of this feature is that it allows uploading new code to PMEM while the core is running a program, for instance from its instruction cache.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240134);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_config_mem_stat_ctrl_reg_77                                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_config_mem_stat_ctrl_reg_77_type */
	/* skip, unused field unused_base_config_mem_stat_ctrl_reg_77 (base_config_mem_stat_ctrl_reg_77) */
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_base_config_mem_iam_op0                                    |         0x%01X  |  [RO][00:00]""Stalling flag for msink base_config_mem_iam_op0""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_base_config_mem_iam_op1                                    |         0x%01X  |  [RO][01:01]""Stalling flag for msink base_config_mem_iam_op1""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_base_dmem_loc_mt_am_inst_0_op0                             |         0x%01X  |  [RO][02:02]""Stalling flag for msink base_dmem_loc_mt_am_inst_0_op0""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_qmem_loc_mt_am_inst_1_op0                                  |         0x%01X  |  [RO][03:03]""Stalling flag for msink qmem_loc_mt_am_inst_1_op0""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_cmem_loc_mt_am_inst_2_op0                                  |         0x%01X  |  [RO][04:04]""Stalling flag for msink cmem_loc_mt_am_inst_2_op0""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_xmem_loc_mt_am_inst_3_op0                                  |         0x%01X  |  [RO][05:05]""Stalling flag for msink xmem_loc_mt_am_inst_3_op0""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_simd_bamem_loc_mt_am_inst_4_op0                            |         0x%01X  |  [RO][06:06]""Stalling flag for msink simd_bamem_loc_mt_am_inst_4_op0""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_simd_vmem_loc_mt_am_inst_5_op0                             |         0x%01X  |  [RO][07:07]""Stalling flag for msink simd_vmem_loc_mt_am_inst_5_op0""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_simd_vec_master_loc_mt_am_inst_6_op0                       |         0x%01X  |  [RO][08:08]""Stalling flag for msink simd_vec_master_loc_mt_am_inst_6_op0""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0x240130);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.debug_pc                                                                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_debug_pc_type */
	REG_DUMP_PRINT_1("   -debug_pc.debug_pc                                                                                      |  0x%08X  |  [RO][31:00]""Program counter. To observe the value of the program counter, for debug purpose.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x24010c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_7_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_7_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_7_MI_simd_vec_master_isp_vec_master.base_addr_seg_7_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 7 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_6_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_6_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_6_MI_simd_vec_master_isp_vec_master.base_addr_seg_6_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 6 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2400f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_5_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_5_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_5_MI_simd_vec_master_isp_vec_master.base_addr_seg_5_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 5 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2400e8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_4_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_4_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_4_MI_simd_vec_master_isp_vec_master.base_addr_seg_4_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 4 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2400dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_3_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_3_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_simd_vec_master_isp_vec_master.base_addr_seg_3_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2400d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_2_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_2_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_simd_vec_master_isp_vec_master.base_addr_seg_2_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2400c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_1_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_1_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_simd_vec_master_isp_vec_master.base_addr_seg_1_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2400b8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_0_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_simd_vec_master_isp_vec_master.base_addr_seg_0_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2400b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_3_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_info_override_seg_3_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_3_MI_xmem_isp_std_master.base_info_override_seg_3_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 3 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2400b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_3_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_info_seg_3_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_3_MI_xmem_isp_std_master.base_info_seg_3_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 3 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2400ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_3_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_3_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_xmem_isp_std_master.base_addr_seg_3_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2400a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_2_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_info_override_seg_2_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_2_MI_xmem_isp_std_master.base_info_override_seg_2_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 2 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2400a4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_2_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_info_seg_2_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_2_MI_xmem_isp_std_master.base_info_seg_2_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 2 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2400a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_2_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_2_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_xmem_isp_std_master.base_addr_seg_2_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x24009c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_1_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_info_override_seg_1_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_1_MI_xmem_isp_std_master.base_info_override_seg_1_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 1 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240098);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_1_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_info_seg_1_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_1_MI_xmem_isp_std_master.base_info_seg_1_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 1 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240094);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_1_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_1_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_xmem_isp_std_master.base_addr_seg_1_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240090);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_0_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_info_override_seg_0_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_xmem_isp_std_master.base_info_override_seg_0_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x24008c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_0_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_info_seg_0_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_xmem_isp_std_master.base_info_seg_0_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240088);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_0_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_xmem_isp_std_master.base_addr_seg_0_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x24007c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_7_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_7_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_7_MI_cmem_isp_std_master.base_addr_seg_7_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 7 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_6_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_6_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_6_MI_cmem_isp_std_master.base_addr_seg_6_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 6 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240064);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_5_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_5_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_5_MI_cmem_isp_std_master.base_addr_seg_5_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 5 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_4_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_4_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_4_MI_cmem_isp_std_master.base_addr_seg_4_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 4 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x24004c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_3_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_3_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_cmem_isp_std_master.base_addr_seg_3_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_2_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_2_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_cmem_isp_std_master.base_addr_seg_2_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_1_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_1_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_cmem_isp_std_master.base_addr_seg_1_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240028);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_0_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_cmem_isp_std_master.base_addr_seg_0_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x24001c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_qmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_0_MI_qmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_qmem_isp_std_master.base_addr_seg_0_MI_qmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface qmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_0_MI_base_config_mem_master                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_info_override_seg_0_MI_base_config_mem_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_base_config_mem_master.base_info_override_seg_0_MI_base_config_mem_master  |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface base_config_mem_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_0_MI_base_config_mem_master                                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_info_seg_0_MI_base_config_mem_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_base_config_mem_master.base_info_seg_0_MI_base_config_mem_master                    |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface base_config_mem_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_base_config_mem_master                                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_addr_seg_0_MI_base_config_mem_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_base_config_mem_master.base_addr_seg_0_MI_base_config_mem_master                    |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface base_config_mem_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.start_address                                                                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_start_address_type */
	REG_DUMP_PRINT_1("   -start_address.start_address                                                                            |  0x%08X  |  [RW][31:00]""Program start address. Specifies the address in the program memory from which the program execution starts when a start signal is issued to the core being in IDLE state.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x240000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_config_mem_stat_ctrl_reg_0                                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile1_logic_isp_base_config_mem_stat_ctrl_reg_0_type */
	/* skip, unused field unused_base_config_mem_stat_ctrl_reg_0 (base_config_mem_stat_ctrl_reg_0) */
	/* skip, WO field reset_flag */
	/* skip, WO field start_flag */
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.run_flag                                                               |         0x%01X  |  [RW][03:03]""Run flag. Enables program execution (high) or stall the cell, disabling it from continuing program execution (low).""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.ready_flag                                                             |         0x%01X  |  [RO][05:05]""Ready flag. Set to '1' when not executing a program. This state is entered after a (soft) reset or when the 'std_idle' operation has been issued. To (re)start execution from the start address (in the following register), the start control flag must be set to high.""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.sleeping_flag                                                          |         0x%01X  |  [RO][06:06]""Sleeping flag. The cell is in sleep mode, i.e. when the 'std_sleep' operation has been issued. To resume execution, the start control flag must be set to high.""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.stalling_flag                                                          |         0x%01X  |  [RO][07:07]""Stalling flag. Set to '1' when not executing an instruction. Happens when the run control signal has been set to low, or when an LSU or the CoreIO cannot access data (e.g. cache miss, arbitration conflict or FIFO full).""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.irq_clear_flag                                                         |         0x%01X  |  [RW][08:08]""IRQ clear flag. Clears an interrupt request sent by the cell. The cell can generate a level-shaped IRQ when it gets to the BROKEN, IDLE or SLEEP state. Interrupt generation is controlled by mask.""\n", FIELD_VALUE(val, 8, 8));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.broken_irq_mask_flag                                                   |         0x%01X  |  [RW][09:09]""Broken IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the BROKEN state.""\n", FIELD_VALUE(val, 9, 9));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.ready_irq_mask_flag                                                    |         0x%01X  |  [RW][10:10]""Ready IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the IDLE state.""\n", FIELD_VALUE(val, 10, 10));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.sleeping_irq_mask_flag                                                 |         0x%01X  |  [RW][11:11]""Sleeping IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the SLEEP state.""\n", FIELD_VALUE(val, 11, 11));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.ivalidate_cache_flag                                                   |         0x%01X  |  [RW][12:12]""Invalidate cache flag for base_config_mem_icache. The cell automatically resets the bit to '0' after one clock cycle.""\n", FIELD_VALUE(val, 12, 12));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.prefetch_enable_flag                                                   |         0x%01X  |  [RW][13:13]""Prefetch enable flag for base_config_mem_icache. Enables (high) or disables (low) prefetching of instructions by the instruction cache.""\n", FIELD_VALUE(val, 13, 13));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_period_base_dmem_Arb_data_mem_wp0                                  |         0x%01X  |  [RW][14:14]""Arbiter period for base_dmem_Arb_data_mem_wp0""\n", FIELD_VALUE(val, 14, 14));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_base_dmem_Arb_data_mem_wp0_source0                            |         0x%01X  |  [RW][15:15]""Arbiter contender group bandwidth for base_dmem_Arb_data_mem_wp0_source0""\n", FIELD_VALUE(val, 15, 15));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_base_dmem_Arb_data_mem_wp0_source1                            |         0x%01X  |  [RW][16:16]""Arbiter contender group bandwidth for base_dmem_Arb_data_mem_wp0_source1""\n", FIELD_VALUE(val, 16, 16));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_period_simd_vmem_Arb_vec_dmem_wp0                                  |         0x%01X  |  [RW][17:17]""Arbiter period for simd_vmem_Arb_vec_dmem_wp0""\n", FIELD_VALUE(val, 17, 17));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_simd_vmem_Arb_vec_dmem_wp0_source0                            |         0x%01X  |  [RW][18:18]""Arbiter contender group bandwidth for simd_vmem_Arb_vec_dmem_wp0_source0""\n", FIELD_VALUE(val, 18, 18));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_simd_vmem_Arb_vec_dmem_wp0_source1                            |         0x%01X  |  [RW][19:19]""Arbiter contender group bandwidth for simd_vmem_Arb_vec_dmem_wp0_source1""\n", FIELD_VALUE(val, 19, 19));
	val = REG_DUMP_READ_REGISTER(0x1c013c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.pmem_slave_access                                                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_pmem_slave_access_type */
	REG_DUMP_PRINT_1("   -pmem_slave_access.pmem_slave_access                                                                    |  0x%08X  |  [RW][31:00]""PMEM slave access flag. By default, the local program memory of the core can only be accessed by a slave interface when the core is idling. While running a program, by default the core has exclusive read access to its local program. Whenever, the slave interface tries to access PMEM in this default mode, it will stall. When setting this flag to '1', this default behavior can be overuled by switching exclusive access to PMEM to the slave interface. Whenever the core tries to access PMEM in this 'PMEM slave access' mode, it will be stalled. The benefit of this feature is that it allows uploading new code to PMEM while the core is running a program, for instance from its instruction cache.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0134);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_config_mem_stat_ctrl_reg_77                                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_config_mem_stat_ctrl_reg_77_type */
	/* skip, unused field unused_base_config_mem_stat_ctrl_reg_77 (base_config_mem_stat_ctrl_reg_77) */
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_base_config_mem_iam_op0                                    |         0x%01X  |  [RO][00:00]""Stalling flag for msink base_config_mem_iam_op0""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_base_config_mem_iam_op1                                    |         0x%01X  |  [RO][01:01]""Stalling flag for msink base_config_mem_iam_op1""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_base_dmem_loc_mt_am_inst_0_op0                             |         0x%01X  |  [RO][02:02]""Stalling flag for msink base_dmem_loc_mt_am_inst_0_op0""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_qmem_loc_mt_am_inst_1_op0                                  |         0x%01X  |  [RO][03:03]""Stalling flag for msink qmem_loc_mt_am_inst_1_op0""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_cmem_loc_mt_am_inst_2_op0                                  |         0x%01X  |  [RO][04:04]""Stalling flag for msink cmem_loc_mt_am_inst_2_op0""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_xmem_loc_mt_am_inst_3_op0                                  |         0x%01X  |  [RO][05:05]""Stalling flag for msink xmem_loc_mt_am_inst_3_op0""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_simd_bamem_loc_mt_am_inst_4_op0                            |         0x%01X  |  [RO][06:06]""Stalling flag for msink simd_bamem_loc_mt_am_inst_4_op0""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_simd_vmem_loc_mt_am_inst_5_op0                             |         0x%01X  |  [RO][07:07]""Stalling flag for msink simd_vmem_loc_mt_am_inst_5_op0""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_77.stall_stat_simd_vec_master_loc_mt_am_inst_6_op0                       |         0x%01X  |  [RO][08:08]""Stalling flag for msink simd_vec_master_loc_mt_am_inst_6_op0""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0x1c0130);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.debug_pc                                                                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_debug_pc_type */
	REG_DUMP_PRINT_1("   -debug_pc.debug_pc                                                                                      |  0x%08X  |  [RO][31:00]""Program counter. To observe the value of the program counter, for debug purpose.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c010c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_7_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_7_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_7_MI_simd_vec_master_isp_vec_master.base_addr_seg_7_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 7 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_6_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_6_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_6_MI_simd_vec_master_isp_vec_master.base_addr_seg_6_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 6 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c00f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_5_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_5_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_5_MI_simd_vec_master_isp_vec_master.base_addr_seg_5_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 5 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c00e8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_4_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_4_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_4_MI_simd_vec_master_isp_vec_master.base_addr_seg_4_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 4 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c00dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_3_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_3_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_simd_vec_master_isp_vec_master.base_addr_seg_3_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c00d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_2_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_2_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_simd_vec_master_isp_vec_master.base_addr_seg_2_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c00c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_1_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_1_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_simd_vec_master_isp_vec_master.base_addr_seg_1_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c00b8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_simd_vec_master_isp_vec_master                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_0_MI_simd_vec_master_isp_vec_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_simd_vec_master_isp_vec_master.base_addr_seg_0_MI_simd_vec_master_isp_vec_master    |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface simd_vec_master_isp_vec_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c00b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_3_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_info_override_seg_3_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_3_MI_xmem_isp_std_master.base_info_override_seg_3_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 3 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c00b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_3_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_info_seg_3_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_3_MI_xmem_isp_std_master.base_info_seg_3_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 3 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c00ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_3_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_3_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_xmem_isp_std_master.base_addr_seg_3_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c00a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_2_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_info_override_seg_2_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_2_MI_xmem_isp_std_master.base_info_override_seg_2_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 2 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c00a4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_2_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_info_seg_2_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_2_MI_xmem_isp_std_master.base_info_seg_2_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 2 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c00a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_2_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_2_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_xmem_isp_std_master.base_addr_seg_2_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c009c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_1_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_info_override_seg_1_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_1_MI_xmem_isp_std_master.base_info_override_seg_1_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 1 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0098);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_1_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_info_seg_1_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_1_MI_xmem_isp_std_master.base_info_seg_1_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 1 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0094);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_1_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_1_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_xmem_isp_std_master.base_addr_seg_1_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0090);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_0_MI_xmem_isp_std_master                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_info_override_seg_0_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_xmem_isp_std_master.base_info_override_seg_0_MI_xmem_isp_std_master        |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c008c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_0_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_info_seg_0_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_xmem_isp_std_master.base_info_seg_0_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0088);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_xmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_0_MI_xmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_xmem_isp_std_master.base_addr_seg_0_MI_xmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface xmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c007c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_7_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_7_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_7_MI_cmem_isp_std_master.base_addr_seg_7_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 7 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_6_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_6_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_6_MI_cmem_isp_std_master.base_addr_seg_6_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 6 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0064);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_5_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_5_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_5_MI_cmem_isp_std_master.base_addr_seg_5_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 5 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_4_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_4_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_4_MI_cmem_isp_std_master.base_addr_seg_4_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 4 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c004c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_3_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_3_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_cmem_isp_std_master.base_addr_seg_3_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_2_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_2_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_cmem_isp_std_master.base_addr_seg_2_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_1_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_1_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_cmem_isp_std_master.base_addr_seg_1_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0028);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_cmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_0_MI_cmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_cmem_isp_std_master.base_addr_seg_0_MI_cmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface cmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c001c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_qmem_isp_std_master                                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_0_MI_qmem_isp_std_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_qmem_isp_std_master.base_addr_seg_0_MI_qmem_isp_std_master                          |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface qmem_isp_std_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_override_seg_0_MI_base_config_mem_master                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_info_override_seg_0_MI_base_config_mem_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_base_config_mem_master.base_info_override_seg_0_MI_base_config_mem_master  |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface base_config_mem_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_info_seg_0_MI_base_config_mem_master                                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_info_seg_0_MI_base_config_mem_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_base_config_mem_master.base_info_seg_0_MI_base_config_mem_master                    |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface base_config_mem_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_addr_seg_0_MI_base_config_mem_master                                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_addr_seg_0_MI_base_config_mem_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_base_config_mem_master.base_addr_seg_0_MI_base_config_mem_master                    |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface base_config_mem_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.start_address                                                                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_start_address_type */
	REG_DUMP_PRINT_1("   -start_address.start_address                                                                            |  0x%08X  |  [RW][31:00]""Program start address. Specifies the address in the program memory from which the program execution starts when a start signal is issued to the core being in IDLE state.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x1c0000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  isp.base_config_mem_stat_ctrl_reg_0                                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_isp_tile0_logic_isp_base_config_mem_stat_ctrl_reg_0_type */
	/* skip, unused field unused_base_config_mem_stat_ctrl_reg_0 (base_config_mem_stat_ctrl_reg_0) */
	/* skip, WO field reset_flag */
	/* skip, WO field start_flag */
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.run_flag                                                               |         0x%01X  |  [RW][03:03]""Run flag. Enables program execution (high) or stall the cell, disabling it from continuing program execution (low).""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.ready_flag                                                             |         0x%01X  |  [RO][05:05]""Ready flag. Set to '1' when not executing a program. This state is entered after a (soft) reset or when the 'std_idle' operation has been issued. To (re)start execution from the start address (in the following register), the start control flag must be set to high.""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.sleeping_flag                                                          |         0x%01X  |  [RO][06:06]""Sleeping flag. The cell is in sleep mode, i.e. when the 'std_sleep' operation has been issued. To resume execution, the start control flag must be set to high.""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.stalling_flag                                                          |         0x%01X  |  [RO][07:07]""Stalling flag. Set to '1' when not executing an instruction. Happens when the run control signal has been set to low, or when an LSU or the CoreIO cannot access data (e.g. cache miss, arbitration conflict or FIFO full).""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.irq_clear_flag                                                         |         0x%01X  |  [RW][08:08]""IRQ clear flag. Clears an interrupt request sent by the cell. The cell can generate a level-shaped IRQ when it gets to the BROKEN, IDLE or SLEEP state. Interrupt generation is controlled by mask.""\n", FIELD_VALUE(val, 8, 8));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.broken_irq_mask_flag                                                   |         0x%01X  |  [RW][09:09]""Broken IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the BROKEN state.""\n", FIELD_VALUE(val, 9, 9));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.ready_irq_mask_flag                                                    |         0x%01X  |  [RW][10:10]""Ready IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the IDLE state.""\n", FIELD_VALUE(val, 10, 10));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.sleeping_irq_mask_flag                                                 |         0x%01X  |  [RW][11:11]""Sleeping IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the SLEEP state.""\n", FIELD_VALUE(val, 11, 11));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.ivalidate_cache_flag                                                   |         0x%01X  |  [RW][12:12]""Invalidate cache flag for base_config_mem_icache. The cell automatically resets the bit to '0' after one clock cycle.""\n", FIELD_VALUE(val, 12, 12));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.prefetch_enable_flag                                                   |         0x%01X  |  [RW][13:13]""Prefetch enable flag for base_config_mem_icache. Enables (high) or disables (low) prefetching of instructions by the instruction cache.""\n", FIELD_VALUE(val, 13, 13));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_period_base_dmem_Arb_data_mem_wp0                                  |         0x%01X  |  [RW][14:14]""Arbiter period for base_dmem_Arb_data_mem_wp0""\n", FIELD_VALUE(val, 14, 14));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_base_dmem_Arb_data_mem_wp0_source0                            |         0x%01X  |  [RW][15:15]""Arbiter contender group bandwidth for base_dmem_Arb_data_mem_wp0_source0""\n", FIELD_VALUE(val, 15, 15));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_base_dmem_Arb_data_mem_wp0_source1                            |         0x%01X  |  [RW][16:16]""Arbiter contender group bandwidth for base_dmem_Arb_data_mem_wp0_source1""\n", FIELD_VALUE(val, 16, 16));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_period_simd_vmem_Arb_vec_dmem_wp0                                  |         0x%01X  |  [RW][17:17]""Arbiter period for simd_vmem_Arb_vec_dmem_wp0""\n", FIELD_VALUE(val, 17, 17));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_simd_vmem_Arb_vec_dmem_wp0_source0                            |         0x%01X  |  [RW][18:18]""Arbiter contender group bandwidth for simd_vmem_Arb_vec_dmem_wp0_source0""\n", FIELD_VALUE(val, 18, 18));
	REG_DUMP_PRINT_1("   -base_config_mem_stat_ctrl_reg_0.arb_cont_simd_vmem_Arb_vec_dmem_wp0_source1                            |         0x%01X  |  [RW][19:19]""Arbiter contender group bandwidth for simd_vmem_Arb_vec_dmem_wp0_source1""\n", FIELD_VALUE(val, 19, 19));
} /* end isp */

/* Generated Debug Code: Device ibuf_ctrl */
void ia_css_debug_dump_ibuf_ctrl(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xfc7b8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_cur_rcvd_acks                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_cur_rcvd_acks_type */
	/* skip, unused field unused_feed3_cur_rcvd_acks (feed3_cur_rcvd_acks) */
	REG_DUMP_PRINT_1("   -feed3_cur_rcvd_acks.feed3_cur_rcvd_acks                          |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc7b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_cur_snd_cmds                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_cur_snd_cmds_type */
	/* skip, unused field unused_feed3_cur_snd_cmds (feed3_cur_snd_cmds) */
	REG_DUMP_PRINT_1("   -feed3_cur_snd_cmds.feed3_cur_snd_cmds                            |    0x%06X  |  [RO][20:00]""The number of commands send for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc7b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_cur_line_in                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_cur_line_in_type */
	/* skip, unused field unused_feed3_cur_line_in (feed3_cur_line_in) */
	REG_DUMP_PRINT_1("   -feed3_cur_line_in.feed3_cur_line_in                              |         0x%01X  |  [RO][03:00]""The current number of lines in a 2D block that not have been transferred""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xfc7ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_cur_unit_in_line_in                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_cur_unit_in_line_in_type */
	/* skip, unused field unused_feed3_cur_unit_in_line_in (feed3_cur_unit_in_line_in) */
	REG_DUMP_PRINT_1("   -feed3_cur_unit_in_line_in.feed3_cur_unit_in_line_in              |        0x%02X  |  [RO][07:00]""The current number of units from the input in the line of a 2D block""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc7a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_wait_on_other_feeders                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_wait_on_other_feeders_type */
	/* skip, unused field unused_feed3_wait_on_other_feeders (feed3_wait_on_other_feeders) */
	REG_DUMP_PRINT_1("   -feed3_wait_on_other_feeders.feed3_wait_on_other_feeders          |         0x%01X  |  [RW][00:00]""The feeder will wait for other feeders when they also have this bit set and are already transferring a line""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc7a4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_eventque_sidpid                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_eventque_sidpid_type */
	/* skip, unused field unused_feed3_eventque_sidpid (feed3_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -feed3_eventque_sidpid.feed3_eventque_sidpid                      |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xfc7a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_height                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_height_type */
	/* skip, unused field unused_feed3_height (feed3_height) */
	REG_DUMP_PRINT_1("   -feed3_height.feed3_height                                        |         0x%01X  |  [RW][03:00]""The number of lines needed for a 2D unit block. A transfer will only begin when receiving cmd number (units_p_line_in * (height - 1)) + 1""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xfc79c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_last_units_out                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_last_units_out_type */
	/* skip, unused field unused_feed3_last_units_out (feed3_last_units_out) */
	REG_DUMP_PRINT_1("   -feed3_last_units_out.feed3_last_units_out                        |        0x%02X  |  [RW][06:00]""The last unit number to the DMA for the last unit from the input buffer in a line.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xfc798);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_units_out_p_in                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_units_out_p_in_type */
	/* skip, unused field unused_feed3_units_out_p_in (feed3_units_out_p_in) */
	REG_DUMP_PRINT_1("   -feed3_units_out_p_in.feed3_units_out_p_in                        |        0x%02X  |  [RW][06:00]""The number of units being transferred by the DMA that fit (width wise) in a unit from the input buffer""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xfc794);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_units_p_line_in                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_units_p_line_in_type */
	/* skip, unused field unused_feed3_units_p_line_in (feed3_units_p_line_in) */
	REG_DUMP_PRINT_1("   -feed3_units_p_line_in.feed3_units_p_line_in                      |        0x%02X  |  [RW][07:00]""The number of units per line at the input buffer""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc790);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_channel_addr                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_channel_addr_type */
	/* skip, unused field unused_feed3_channel_addr (feed3_channel_addr) */
	REG_DUMP_PRINT_1("   -feed3_channel_addr.feed3_channel_addr                            |  0x%08X  |  [RW][29:00]""The address where the channel in the DMA is located""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc78c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_requester_addr                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_requester_addr_type */
	/* skip, unused field unused_feed3_requester_addr (feed3_requester_addr) */
	REG_DUMP_PRINT_1("   -feed3_requester_addr.feed3_requester_addr                        |  0x%08X  |  [RW][29:00]""The address where the requester in the DMA is located""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc788);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed3_ack_addr                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed3_ack_addr_type */
	/* skip, unused field unused_feed3_ack_addr (feed3_ack_addr) */
	REG_DUMP_PRINT_1("   -feed3_ack_addr.feed3_ack_addr                                    |  0x%08X  |  [RW][29:00]""The address where the acknowledgement has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc724);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest3_iwake_threshold                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest3_iwake_threshold_type */
	/* skip, unused field unused_dest3_iwake_threshold (dest3_iwake_threshold) */
	REG_DUMP_PRINT_1("   -dest3_iwake_threshold.dest3_iwake_threshold                      |        0x%02X  |  [RW][06:00]""The threshold of the number of units before sending an Iwake. This is only used when iwake is enabled for the destination""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xfc720);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest3_dest_num_units                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest3_dest_num_units_type */
	/* skip, unused field unused_dest3_dest_num_units (dest3_dest_num_units) */
	REG_DUMP_PRINT_1("   -dest3_dest_num_units.dest3_dest_num_units                        |    0x%06X  |  [RW][20:00]""The number of units that can be stored at the destination. This number is only used in the case of 2nd buffer / online mode""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc71c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest3_st_addr                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest3_st_addr_type */
	REG_DUMP_PRINT_1("   -dest3_st_addr.dest3_st_addr                                      |  0x%08X  |  [RW][31:00]""The start address, when the start address token is not used (cmd 0x2 & 0x3). This is a byte addressable value""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc718);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest3_dest_mode                                          |  0x%08X  |  ""The mode of the destination: if the destination is a DMA or IBufCntrl, if the DMA has to be configured etc""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest3_dest_mode_type */
	/* skip, unused field unused_dest3_dest_mode (dest3_dest_mode) */
	REG_DUMP_PRINT_1("   -dest3_dest_mode.is_ibuf_cntrl_feeder                             |         0x%01X  |  [RW][00:00]""when set the destination is a IBufCntrl feeder and not a DMA""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -dest3_dest_mode.config_dma                                       |         0x%01X  |  [RW][01:01]""Configure the DMA when a init command is received when enabled: Region origins *1, Active ack mode*2, Ack data*2. *1: the origin of B is always configured after receiving a store frame command as this value is part of the command. *2: The active ack mode and ack data is set before each store command when IWake is enabled as the amount of data moved is not static""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -dest3_dest_mode.iwake_enable                                     |         0x%01X  |  [RW][02:02]""Enable the power management by enable the Iwake for the current destination""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -dest3_dest_mode.disable_spana_rst                                |         0x%01X  |  [RW][03:03]""disable_spana_rst: don't reset span A at the start of a new frame""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -dest3_dest_mode.disable_spanb_rst                                |         0x%01X  |  [RW][04:04]""disable_spanb_rst: don't reset span B at the start of a new frame""\n", FIELD_VALUE(val, 4, 4));
	val = REG_DUMP_READ_REGISTER(0xfc714);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest3_term_b_addr                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest3_term_b_addr_type */
	/* skip, unused field unused_dest3_term_b_addr (dest3_term_b_addr) */
	REG_DUMP_PRINT_1("   -dest3_term_b_addr.dest3_term_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA terminal b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc710);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest3_span_b_addr                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest3_span_b_addr_type */
	/* skip, unused field unused_dest3_span_b_addr (dest3_span_b_addr) */
	REG_DUMP_PRINT_1("   -dest3_span_b_addr.dest3_span_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc70c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest3_span_a_addr                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest3_span_a_addr_type */
	/* skip, unused field unused_dest3_span_a_addr (dest3_span_a_addr) */
	REG_DUMP_PRINT_1("   -dest3_span_a_addr.dest3_span_a_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span a register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc708);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest3_channel_addr                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest3_channel_addr_type */
	/* skip, unused field unused_dest3_channel_addr (dest3_channel_addr) */
	REG_DUMP_PRINT_1("   -dest3_channel_addr.dest3_channel_addr                            |  0x%08X  |  [RW][29:00]""The address of the DMA channel register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc704);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest3_requester_addr                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest3_requester_addr_type */
	/* skip, unused field unused_dest3_requester_addr (dest3_requester_addr) */
	REG_DUMP_PRINT_1("   -dest3_requester_addr.dest3_requester_addr                        |  0x%08X  |  [RW][29:00]""The address of the DMA requester register set""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc700);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest3_feed_addr                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest3_feed_addr_type */
	/* skip, unused field unused_dest3_feed_addr (dest3_feed_addr) */
	REG_DUMP_PRINT_1("   -dest3_feed_addr.dest3_feed_addr                                  |  0x%08X  |  [RW][29:00]""The address where the IBufCntrl feeder is located (in case the destination is a feeder)""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc6e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_dest0_cur_cmds                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_dest0_cur_cmds_type */
	/* skip, unused field unused_sid3_dest0_cur_cmds (sid3_dest0_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid3_dest0_cur_cmds.sid3_dest0_cur_cmds                          |    0x%06X  |  [RO][20:00]""The number of commands issued for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc6e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_dest0_sync_state                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_dest0_sync_state_type */
	REG_DUMP_PRINT_1("   -sid3_dest0_sync_state.sid3_dest0_sync_state                      |  0x%08X  |  [RO][31:00]""The status of the event controller that is used to sync with destination 0. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD;""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc6dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_dest0_cur_ack_line                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_dest0_cur_ack_line_type */
	/* skip, unused field unused_sid3_dest0_cur_ack_line (sid3_dest0_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid3_dest0_cur_ack_line.sid3_dest0_cur_ack_line                  |      0x%04X  |  [RO][13:00]""The number of acked lines for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xfc6d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_dest0_cur_ack_unit_in_line                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_dest0_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid3_dest0_cur_ack_unit_in_line (sid3_dest0_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid3_dest0_cur_ack_unit_in_line.sid3_dest0_cur_ack_unit_in_line  |        0x%02X  |  [RO][07:00]""The number of acked units for the current line in a frame for destination 0""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc6d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_dest0_cur_ack_unit                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_dest0_cur_ack_unit_type */
	/* skip, unused field unused_sid3_dest0_cur_ack_unit (sid3_dest0_cur_ack_unit) */
	REG_DUMP_PRINT_1("   -sid3_dest0_cur_ack_unit.sid3_dest0_cur_ack_unit                  |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc6cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_main_control_state                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_main_control_state_type */
	/* skip, unused field unused_sid3_main_control_state (sid3_main_control_state) */
	REG_DUMP_PRINT_1("   -sid3_main_control_state.sid3_main_control_state                  |       0x%03X  |  [RO][09:00]""The status of the main controller that is used to receive and process the commands, return acknowledgements and sync with the Str2MMIO. [3..0] Main control state: 0 IDLE; 1 INIT; 2 INIT COPY CFG; 3 INIT ACK; 4 STORE SYNC; 5 SET ADDR; 6 CHECK LINES; 7 STORE LINE, check if cmd can be send; 12 STORE CMD; 8 NXT CMD CHECK; 9 NXT CMD IS STORE; 10 NXT CMD WAIT, wait until prev cmd done; 11 SEND ACK; [4] Ibuf_busy, input buffer has data present that still has to be stored; [5] wire_max_cmds_reached, maximum outstanding Str2MMIO commands reached; [6] wire_ack_accept, acknowledgement accept for internal acks generated by main cntrl; [7] in_false_cmd, false command being streamed in the ack fifo selection; [8]wire_sel_ack_selected[0], 0: false ack; 1: internal main cntrl ack; [9] wire_lpf_error_rcvd, received empty Str2MMIO ack, stop processing.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xfc6c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_s2m_cur_ack_line                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_s2m_cur_ack_line_type */
	/* skip, unused field unused_sid3_s2m_cur_ack_line (sid3_s2m_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid3_s2m_cur_ack_line.sid3_s2m_cur_ack_line                      |      0x%04X  |  [RO][13:00]""The number of acked lines by the Str2MMIO for the current frame""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xfc6c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_s2m_cur_ack_unit_in_line                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_s2m_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid3_s2m_cur_ack_unit_in_line (sid3_s2m_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid3_s2m_cur_ack_unit_in_line.sid3_s2m_cur_ack_unit_in_line      |        0x%02X  |  [RO][07:00]""The number of acked units by the Str2MMIO for the current line in a frame""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc6c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_s2m_cur_cmds                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_s2m_cur_cmds_type */
	/* skip, unused field unused_sid3_s2m_cur_cmds (sid3_s2m_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid3_s2m_cur_cmds.sid3_s2m_cur_cmds                              |    0x%06X  |  [RO][20:00]""The number of send commands to the Str2MMIO for the current frame. ""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc698);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_error_reg                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_error_reg_type */
	REG_DUMP_PRINT_1("   -sid3_error_reg.sid3_error_reg                                    |  0x%08X  |  [RO][31:00]""The error code and data is present in this register after an error. The content can only be clear by srst and writing a '1' into sid#_clear_error_reg""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc688);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_eventque_sidpid                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_eventque_sidpid_type */
	/* skip, unused field unused_sid3_eventque_sidpid (sid3_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -sid3_eventque_sidpid.sid3_eventque_sidpid                        |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xfc684);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_ack_addr                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_ack_addr_type */
	/* skip, unused field unused_sid3_ack_addr (sid3_ack_addr) */
	REG_DUMP_PRINT_1("   -sid3_ack_addr.sid3_ack_addr                                      |  0x%08X  |  [RW][29:00]""The address where the acknowledge has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc65c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_dest0_enabled                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_dest0_enabled_type */
	/* skip, unused field unused_sid3_dest0_enabled (sid3_dest0_enabled) */
	REG_DUMP_PRINT_1("   -sid3_dest0_enabled.sid3_dest0_enabled                            |         0x%01X  |  [RW][00:00]""If the destination sync controller 0 is enabled, not present when only one destination sync is there for SID proc 3""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc658);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_sync_frame                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_sync_frame_type */
	/* skip, unused field unused_sid3_sync_frame (sid3_sync_frame) */
	REG_DUMP_PRINT_1("   -sid3_sync_frame.sid3_sync_frame                                  |         0x%01X  |  [RW][00:00]""Use a sync frame command for each frame. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc654);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_units_p_ibuf                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_units_p_ibuf_type */
	/* skip, unused field unused_sid3_units_p_ibuf (sid3_units_p_ibuf) */
	REG_DUMP_PRINT_1("   -sid3_units_p_ibuf.sid3_units_p_ibuf                              |       0x%03X  |  [RW][10:00]""The number of units that fit in the input buffer for proc #. This number should equal the total number of units covered by the span in the DMA""\n", FIELD_VALUE(val, 0, 10));
	val = REG_DUMP_READ_REGISTER(0xfc650);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_lines_p_frame                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_lines_p_frame_type */
	/* skip, unused field unused_sid3_lines_p_frame (sid3_lines_p_frame) */
	REG_DUMP_PRINT_1("   -sid3_lines_p_frame.sid3_lines_p_frame                            |      0x%04X  |  [RW][13:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xfc64c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_units_p_line                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_units_p_line_type */
	/* skip, unused field unused_sid3_units_p_line (sid3_units_p_line) */
	REG_DUMP_PRINT_1("   -sid3_units_p_line.sid3_units_p_line                              |        0x%02X  |  [RW][07:00]""The number of units per line. This is how many stores have to be given to the Str2MMIO for one line. ""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc648);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_items_p_unit                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_items_p_unit_type */
	/* skip, unused field unused_sid3_items_p_unit (sid3_items_p_unit) */
	REG_DUMP_PRINT_1("   -sid3_items_p_unit.sid3_items_p_unit                              |      0x%04X  |  [RW][15:00]""The number of items per unit. Per store one unit will be transferred by the Str2MMIO. This value will also be copied to the Str2MMIO num_items register. ""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xfc644);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_str2mmio_store_cmd                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_str2mmio_store_cmd_type */
	/* skip, unused field unused_sid3_str2mmio_store_cmd (sid3_str2mmio_store_cmd) */
	REG_DUMP_PRINT_1("   -sid3_str2mmio_store_cmd.sid3_str2mmio_store_cmd                  |         0x%01X  |  [RW][00:00]""The store command to the Str2MMIO; 1: store packets; 0: store words""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc640);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid3_str2mmio_proc_addr                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid3_str2mmio_proc_addr_type */
	/* skip, unused field unused_sid3_str2mmio_proc_addr (sid3_str2mmio_proc_addr) */
	REG_DUMP_PRINT_1("   -sid3_str2mmio_proc_addr.sid3_str2mmio_proc_addr                  |  0x%08X  |  [RW][29:00]""The address where the SID reg bank location in the Str2MMIO is located, this a word addressable value""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc5b8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_cur_rcvd_acks                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_cur_rcvd_acks_type */
	/* skip, unused field unused_feed2_cur_rcvd_acks (feed2_cur_rcvd_acks) */
	REG_DUMP_PRINT_1("   -feed2_cur_rcvd_acks.feed2_cur_rcvd_acks                          |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc5b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_cur_snd_cmds                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_cur_snd_cmds_type */
	/* skip, unused field unused_feed2_cur_snd_cmds (feed2_cur_snd_cmds) */
	REG_DUMP_PRINT_1("   -feed2_cur_snd_cmds.feed2_cur_snd_cmds                            |    0x%06X  |  [RO][20:00]""The number of commands send for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc5b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_cur_line_in                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_cur_line_in_type */
	/* skip, unused field unused_feed2_cur_line_in (feed2_cur_line_in) */
	REG_DUMP_PRINT_1("   -feed2_cur_line_in.feed2_cur_line_in                              |         0x%01X  |  [RO][03:00]""The current number of lines in a 2D block that not have been transferred""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xfc5ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_cur_unit_in_line_in                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_cur_unit_in_line_in_type */
	/* skip, unused field unused_feed2_cur_unit_in_line_in (feed2_cur_unit_in_line_in) */
	REG_DUMP_PRINT_1("   -feed2_cur_unit_in_line_in.feed2_cur_unit_in_line_in              |        0x%02X  |  [RO][07:00]""The current number of units from the input in the line of a 2D block""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc5a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_wait_on_other_feeders                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_wait_on_other_feeders_type */
	/* skip, unused field unused_feed2_wait_on_other_feeders (feed2_wait_on_other_feeders) */
	REG_DUMP_PRINT_1("   -feed2_wait_on_other_feeders.feed2_wait_on_other_feeders          |         0x%01X  |  [RW][00:00]""The feeder will wait for other feeders when they also have this bit set and are already transferring a line""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc5a4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_eventque_sidpid                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_eventque_sidpid_type */
	/* skip, unused field unused_feed2_eventque_sidpid (feed2_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -feed2_eventque_sidpid.feed2_eventque_sidpid                      |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xfc5a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_height                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_height_type */
	/* skip, unused field unused_feed2_height (feed2_height) */
	REG_DUMP_PRINT_1("   -feed2_height.feed2_height                                        |         0x%01X  |  [RW][03:00]""The number of lines needed for a 2D unit block. A transfer will only begin when receiving cmd number (units_p_line_in * (height - 1)) + 1""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xfc59c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_last_units_out                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_last_units_out_type */
	/* skip, unused field unused_feed2_last_units_out (feed2_last_units_out) */
	REG_DUMP_PRINT_1("   -feed2_last_units_out.feed2_last_units_out                        |        0x%02X  |  [RW][06:00]""The last unit number to the DMA for the last unit from the input buffer in a line.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xfc598);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_units_out_p_in                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_units_out_p_in_type */
	/* skip, unused field unused_feed2_units_out_p_in (feed2_units_out_p_in) */
	REG_DUMP_PRINT_1("   -feed2_units_out_p_in.feed2_units_out_p_in                        |        0x%02X  |  [RW][06:00]""The number of units being transferred by the DMA that fit (width wise) in a unit from the input buffer""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xfc594);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_units_p_line_in                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_units_p_line_in_type */
	/* skip, unused field unused_feed2_units_p_line_in (feed2_units_p_line_in) */
	REG_DUMP_PRINT_1("   -feed2_units_p_line_in.feed2_units_p_line_in                      |        0x%02X  |  [RW][07:00]""The number of units per line at the input buffer""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc590);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_channel_addr                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_channel_addr_type */
	/* skip, unused field unused_feed2_channel_addr (feed2_channel_addr) */
	REG_DUMP_PRINT_1("   -feed2_channel_addr.feed2_channel_addr                            |  0x%08X  |  [RW][29:00]""The address where the channel in the DMA is located""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc58c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_requester_addr                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_requester_addr_type */
	/* skip, unused field unused_feed2_requester_addr (feed2_requester_addr) */
	REG_DUMP_PRINT_1("   -feed2_requester_addr.feed2_requester_addr                        |  0x%08X  |  [RW][29:00]""The address where the requester in the DMA is located""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc588);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed2_ack_addr                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed2_ack_addr_type */
	/* skip, unused field unused_feed2_ack_addr (feed2_ack_addr) */
	REG_DUMP_PRINT_1("   -feed2_ack_addr.feed2_ack_addr                                    |  0x%08X  |  [RW][29:00]""The address where the acknowledgement has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc524);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest2_iwake_threshold                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest2_iwake_threshold_type */
	/* skip, unused field unused_dest2_iwake_threshold (dest2_iwake_threshold) */
	REG_DUMP_PRINT_1("   -dest2_iwake_threshold.dest2_iwake_threshold                      |        0x%02X  |  [RW][06:00]""The threshold of the number of units before sending an Iwake. This is only used when iwake is enabled for the destination""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xfc520);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest2_dest_num_units                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest2_dest_num_units_type */
	/* skip, unused field unused_dest2_dest_num_units (dest2_dest_num_units) */
	REG_DUMP_PRINT_1("   -dest2_dest_num_units.dest2_dest_num_units                        |    0x%06X  |  [RW][20:00]""The number of units that can be stored at the destination. This number is only used in the case of 2nd buffer / online mode""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc51c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest2_st_addr                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest2_st_addr_type */
	REG_DUMP_PRINT_1("   -dest2_st_addr.dest2_st_addr                                      |  0x%08X  |  [RW][31:00]""The start address, when the start address token is not used (cmd 0x2 & 0x3). This is a byte addressable value""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc518);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest2_dest_mode                                          |  0x%08X  |  ""The mode of the destination: if the destination is a DMA or IBufCntrl, if the DMA has to be configured etc""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest2_dest_mode_type */
	/* skip, unused field unused_dest2_dest_mode (dest2_dest_mode) */
	REG_DUMP_PRINT_1("   -dest2_dest_mode.is_ibuf_cntrl_feeder                             |         0x%01X  |  [RW][00:00]""when set the destination is a IBufCntrl feeder and not a DMA""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -dest2_dest_mode.config_dma                                       |         0x%01X  |  [RW][01:01]""Configure the DMA when a init command is received when enabled: Region origins *1, Active ack mode*2, Ack data*2. *1: the origin of B is always configured after receiving a store frame command as this value is part of the command. *2: The active ack mode and ack data is set before each store command when IWake is enabled as the amount of data moved is not static""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -dest2_dest_mode.iwake_enable                                     |         0x%01X  |  [RW][02:02]""Enable the power management by enable the Iwake for the current destination""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -dest2_dest_mode.disable_spana_rst                                |         0x%01X  |  [RW][03:03]""disable_spana_rst: don't reset span A at the start of a new frame""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -dest2_dest_mode.disable_spanb_rst                                |         0x%01X  |  [RW][04:04]""disable_spanb_rst: don't reset span B at the start of a new frame""\n", FIELD_VALUE(val, 4, 4));
	val = REG_DUMP_READ_REGISTER(0xfc514);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest2_term_b_addr                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest2_term_b_addr_type */
	/* skip, unused field unused_dest2_term_b_addr (dest2_term_b_addr) */
	REG_DUMP_PRINT_1("   -dest2_term_b_addr.dest2_term_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA terminal b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc510);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest2_span_b_addr                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest2_span_b_addr_type */
	/* skip, unused field unused_dest2_span_b_addr (dest2_span_b_addr) */
	REG_DUMP_PRINT_1("   -dest2_span_b_addr.dest2_span_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc50c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest2_span_a_addr                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest2_span_a_addr_type */
	/* skip, unused field unused_dest2_span_a_addr (dest2_span_a_addr) */
	REG_DUMP_PRINT_1("   -dest2_span_a_addr.dest2_span_a_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span a register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc508);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest2_channel_addr                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest2_channel_addr_type */
	/* skip, unused field unused_dest2_channel_addr (dest2_channel_addr) */
	REG_DUMP_PRINT_1("   -dest2_channel_addr.dest2_channel_addr                            |  0x%08X  |  [RW][29:00]""The address of the DMA channel register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc504);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest2_requester_addr                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest2_requester_addr_type */
	/* skip, unused field unused_dest2_requester_addr (dest2_requester_addr) */
	REG_DUMP_PRINT_1("   -dest2_requester_addr.dest2_requester_addr                        |  0x%08X  |  [RW][29:00]""The address of the DMA requester register set""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc500);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest2_feed_addr                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest2_feed_addr_type */
	/* skip, unused field unused_dest2_feed_addr (dest2_feed_addr) */
	REG_DUMP_PRINT_1("   -dest2_feed_addr.dest2_feed_addr                                  |  0x%08X  |  [RW][29:00]""The address where the IBufCntrl feeder is located (in case the destination is a feeder)""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc4e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_dest0_cur_cmds                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_dest0_cur_cmds_type */
	/* skip, unused field unused_sid2_dest0_cur_cmds (sid2_dest0_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid2_dest0_cur_cmds.sid2_dest0_cur_cmds                          |    0x%06X  |  [RO][20:00]""The number of commands issued for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc4e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_dest0_sync_state                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_dest0_sync_state_type */
	REG_DUMP_PRINT_1("   -sid2_dest0_sync_state.sid2_dest0_sync_state                      |  0x%08X  |  [RO][31:00]""The status of the event controller that is used to sync with destination 0. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD;""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc4dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_dest0_cur_ack_line                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_dest0_cur_ack_line_type */
	/* skip, unused field unused_sid2_dest0_cur_ack_line (sid2_dest0_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid2_dest0_cur_ack_line.sid2_dest0_cur_ack_line                  |      0x%04X  |  [RO][13:00]""The number of acked lines for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xfc4d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_dest0_cur_ack_unit_in_line                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_dest0_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid2_dest0_cur_ack_unit_in_line (sid2_dest0_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid2_dest0_cur_ack_unit_in_line.sid2_dest0_cur_ack_unit_in_line  |        0x%02X  |  [RO][07:00]""The number of acked units for the current line in a frame for destination 0""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc4d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_dest0_cur_ack_unit                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_dest0_cur_ack_unit_type */
	/* skip, unused field unused_sid2_dest0_cur_ack_unit (sid2_dest0_cur_ack_unit) */
	REG_DUMP_PRINT_1("   -sid2_dest0_cur_ack_unit.sid2_dest0_cur_ack_unit                  |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc4cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_main_control_state                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_main_control_state_type */
	/* skip, unused field unused_sid2_main_control_state (sid2_main_control_state) */
	REG_DUMP_PRINT_1("   -sid2_main_control_state.sid2_main_control_state                  |       0x%03X  |  [RO][09:00]""The status of the main controller that is used to receive and process the commands, return acknowledgements and sync with the Str2MMIO. [3..0] Main control state: 0 IDLE; 1 INIT; 2 INIT COPY CFG; 3 INIT ACK; 4 STORE SYNC; 5 SET ADDR; 6 CHECK LINES; 7 STORE LINE, check if cmd can be send; 12 STORE CMD; 8 NXT CMD CHECK; 9 NXT CMD IS STORE; 10 NXT CMD WAIT, wait until prev cmd done; 11 SEND ACK; [4] Ibuf_busy, input buffer has data present that still has to be stored; [5] wire_max_cmds_reached, maximum outstanding Str2MMIO commands reached; [6] wire_ack_accept, acknowledgement accept for internal acks generated by main cntrl; [7] in_false_cmd, false command being streamed in the ack fifo selection; [8]wire_sel_ack_selected[0], 0: false ack; 1: internal main cntrl ack; [9] wire_lpf_error_rcvd, received empty Str2MMIO ack, stop processing.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xfc4c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_s2m_cur_ack_line                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_s2m_cur_ack_line_type */
	/* skip, unused field unused_sid2_s2m_cur_ack_line (sid2_s2m_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid2_s2m_cur_ack_line.sid2_s2m_cur_ack_line                      |      0x%04X  |  [RO][13:00]""The number of acked lines by the Str2MMIO for the current frame""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xfc4c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_s2m_cur_ack_unit_in_line                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_s2m_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid2_s2m_cur_ack_unit_in_line (sid2_s2m_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid2_s2m_cur_ack_unit_in_line.sid2_s2m_cur_ack_unit_in_line      |        0x%02X  |  [RO][07:00]""The number of acked units by the Str2MMIO for the current line in a frame""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc4c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_s2m_cur_cmds                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_s2m_cur_cmds_type */
	/* skip, unused field unused_sid2_s2m_cur_cmds (sid2_s2m_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid2_s2m_cur_cmds.sid2_s2m_cur_cmds                              |    0x%06X  |  [RO][20:00]""The number of send commands to the Str2MMIO for the current frame. ""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc498);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_error_reg                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_error_reg_type */
	REG_DUMP_PRINT_1("   -sid2_error_reg.sid2_error_reg                                    |  0x%08X  |  [RO][31:00]""The error code and data is present in this register after an error. The content can only be clear by srst and writing a '1' into sid#_clear_error_reg""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc488);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_eventque_sidpid                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_eventque_sidpid_type */
	/* skip, unused field unused_sid2_eventque_sidpid (sid2_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -sid2_eventque_sidpid.sid2_eventque_sidpid                        |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xfc484);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_ack_addr                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_ack_addr_type */
	/* skip, unused field unused_sid2_ack_addr (sid2_ack_addr) */
	REG_DUMP_PRINT_1("   -sid2_ack_addr.sid2_ack_addr                                      |  0x%08X  |  [RW][29:00]""The address where the acknowledge has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc45c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_dest0_enabled                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_dest0_enabled_type */
	/* skip, unused field unused_sid2_dest0_enabled (sid2_dest0_enabled) */
	REG_DUMP_PRINT_1("   -sid2_dest0_enabled.sid2_dest0_enabled                            |         0x%01X  |  [RW][00:00]""If the destination sync controller 0 is enabled, not present when only one destination sync is there for SID proc 2""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc458);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_sync_frame                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_sync_frame_type */
	/* skip, unused field unused_sid2_sync_frame (sid2_sync_frame) */
	REG_DUMP_PRINT_1("   -sid2_sync_frame.sid2_sync_frame                                  |         0x%01X  |  [RW][00:00]""Use a sync frame command for each frame. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc454);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_units_p_ibuf                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_units_p_ibuf_type */
	/* skip, unused field unused_sid2_units_p_ibuf (sid2_units_p_ibuf) */
	REG_DUMP_PRINT_1("   -sid2_units_p_ibuf.sid2_units_p_ibuf                              |       0x%03X  |  [RW][10:00]""The number of units that fit in the input buffer for proc #. This number should equal the total number of units covered by the span in the DMA""\n", FIELD_VALUE(val, 0, 10));
	val = REG_DUMP_READ_REGISTER(0xfc450);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_lines_p_frame                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_lines_p_frame_type */
	/* skip, unused field unused_sid2_lines_p_frame (sid2_lines_p_frame) */
	REG_DUMP_PRINT_1("   -sid2_lines_p_frame.sid2_lines_p_frame                            |      0x%04X  |  [RW][13:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xfc44c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_units_p_line                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_units_p_line_type */
	/* skip, unused field unused_sid2_units_p_line (sid2_units_p_line) */
	REG_DUMP_PRINT_1("   -sid2_units_p_line.sid2_units_p_line                              |        0x%02X  |  [RW][07:00]""The number of units per line. This is how many stores have to be given to the Str2MMIO for one line. ""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc448);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_items_p_unit                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_items_p_unit_type */
	/* skip, unused field unused_sid2_items_p_unit (sid2_items_p_unit) */
	REG_DUMP_PRINT_1("   -sid2_items_p_unit.sid2_items_p_unit                              |      0x%04X  |  [RW][15:00]""The number of items per unit. Per store one unit will be transferred by the Str2MMIO. This value will also be copied to the Str2MMIO num_items register. ""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xfc444);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_str2mmio_store_cmd                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_str2mmio_store_cmd_type */
	/* skip, unused field unused_sid2_str2mmio_store_cmd (sid2_str2mmio_store_cmd) */
	REG_DUMP_PRINT_1("   -sid2_str2mmio_store_cmd.sid2_str2mmio_store_cmd                  |         0x%01X  |  [RW][00:00]""The store command to the Str2MMIO; 1: store packets; 0: store words""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc440);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid2_str2mmio_proc_addr                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid2_str2mmio_proc_addr_type */
	/* skip, unused field unused_sid2_str2mmio_proc_addr (sid2_str2mmio_proc_addr) */
	REG_DUMP_PRINT_1("   -sid2_str2mmio_proc_addr.sid2_str2mmio_proc_addr                  |  0x%08X  |  [RW][29:00]""The address where the SID reg bank location in the Str2MMIO is located, this a word addressable value""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc3b8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_cur_rcvd_acks                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_cur_rcvd_acks_type */
	/* skip, unused field unused_feed1_cur_rcvd_acks (feed1_cur_rcvd_acks) */
	REG_DUMP_PRINT_1("   -feed1_cur_rcvd_acks.feed1_cur_rcvd_acks                          |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc3b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_cur_snd_cmds                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_cur_snd_cmds_type */
	/* skip, unused field unused_feed1_cur_snd_cmds (feed1_cur_snd_cmds) */
	REG_DUMP_PRINT_1("   -feed1_cur_snd_cmds.feed1_cur_snd_cmds                            |    0x%06X  |  [RO][20:00]""The number of commands send for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc3b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_cur_line_in                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_cur_line_in_type */
	/* skip, unused field unused_feed1_cur_line_in (feed1_cur_line_in) */
	REG_DUMP_PRINT_1("   -feed1_cur_line_in.feed1_cur_line_in                              |         0x%01X  |  [RO][03:00]""The current number of lines in a 2D block that not have been transferred""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xfc3ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_cur_unit_in_line_in                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_cur_unit_in_line_in_type */
	/* skip, unused field unused_feed1_cur_unit_in_line_in (feed1_cur_unit_in_line_in) */
	REG_DUMP_PRINT_1("   -feed1_cur_unit_in_line_in.feed1_cur_unit_in_line_in              |        0x%02X  |  [RO][07:00]""The current number of units from the input in the line of a 2D block""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc3a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_wait_on_other_feeders                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_wait_on_other_feeders_type */
	/* skip, unused field unused_feed1_wait_on_other_feeders (feed1_wait_on_other_feeders) */
	REG_DUMP_PRINT_1("   -feed1_wait_on_other_feeders.feed1_wait_on_other_feeders          |         0x%01X  |  [RW][00:00]""The feeder will wait for other feeders when they also have this bit set and are already transferring a line""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc3a4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_eventque_sidpid                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_eventque_sidpid_type */
	/* skip, unused field unused_feed1_eventque_sidpid (feed1_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -feed1_eventque_sidpid.feed1_eventque_sidpid                      |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xfc3a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_height                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_height_type */
	/* skip, unused field unused_feed1_height (feed1_height) */
	REG_DUMP_PRINT_1("   -feed1_height.feed1_height                                        |         0x%01X  |  [RW][03:00]""The number of lines needed for a 2D unit block. A transfer will only begin when receiving cmd number (units_p_line_in * (height - 1)) + 1""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xfc39c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_last_units_out                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_last_units_out_type */
	/* skip, unused field unused_feed1_last_units_out (feed1_last_units_out) */
	REG_DUMP_PRINT_1("   -feed1_last_units_out.feed1_last_units_out                        |        0x%02X  |  [RW][06:00]""The last unit number to the DMA for the last unit from the input buffer in a line.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xfc398);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_units_out_p_in                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_units_out_p_in_type */
	/* skip, unused field unused_feed1_units_out_p_in (feed1_units_out_p_in) */
	REG_DUMP_PRINT_1("   -feed1_units_out_p_in.feed1_units_out_p_in                        |        0x%02X  |  [RW][06:00]""The number of units being transferred by the DMA that fit (width wise) in a unit from the input buffer""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xfc394);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_units_p_line_in                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_units_p_line_in_type */
	/* skip, unused field unused_feed1_units_p_line_in (feed1_units_p_line_in) */
	REG_DUMP_PRINT_1("   -feed1_units_p_line_in.feed1_units_p_line_in                      |        0x%02X  |  [RW][07:00]""The number of units per line at the input buffer""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc390);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_channel_addr                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_channel_addr_type */
	/* skip, unused field unused_feed1_channel_addr (feed1_channel_addr) */
	REG_DUMP_PRINT_1("   -feed1_channel_addr.feed1_channel_addr                            |  0x%08X  |  [RW][29:00]""The address where the channel in the DMA is located""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc38c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_requester_addr                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_requester_addr_type */
	/* skip, unused field unused_feed1_requester_addr (feed1_requester_addr) */
	REG_DUMP_PRINT_1("   -feed1_requester_addr.feed1_requester_addr                        |  0x%08X  |  [RW][29:00]""The address where the requester in the DMA is located""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc388);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed1_ack_addr                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed1_ack_addr_type */
	/* skip, unused field unused_feed1_ack_addr (feed1_ack_addr) */
	REG_DUMP_PRINT_1("   -feed1_ack_addr.feed1_ack_addr                                    |  0x%08X  |  [RW][29:00]""The address where the acknowledgement has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc358);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.fr_chk1_token                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_fr_chk1_token_type */
	REG_DUMP_PRINT_1("   -fr_chk1_token.fr_chk1_token                                      |  0x%08X  |  [RW][31:00]""The token that has to be written""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc354);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.fr_chk1_addr                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_fr_chk1_addr_type */
	/* skip, unused field unused_fr_chk1_addr (fr_chk1_addr) */
	REG_DUMP_PRINT_1("   -fr_chk1_addr.fr_chk1_addr                                        |  0x%08X  |  [RW][29:00]""The address of where the IRQ token has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc350);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.fr_chk1_trigger_repeat_val                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_fr_chk1_trigger_repeat_val_type */
	/* skip, unused field unused_fr_chk1_trigger_repeat_val (fr_chk1_trigger_repeat_val) */
	REG_DUMP_PRINT_1("   -fr_chk1_trigger_repeat_val.fr_chk1_trigger_repeat_val            |    0x%06X  |  [RW][20:00]""An IRQ is send after each trigger_repeat_val value in case the repetitive enable bit in the check mode is set and the trigger offset has been reached.""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc34c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.fr_chk1_trigger_offset                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_fr_chk1_trigger_offset_type */
	/* skip, unused field unused_fr_chk1_trigger_offset (fr_chk1_trigger_offset) */
	REG_DUMP_PRINT_1("   -fr_chk1_trigger_offset.fr_chk1_trigger_offset                    |    0x%06X  |  [RW][20:00]""The value of the trigger, when the checked value becomes larger than the this value a IRQ is send""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc348);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.fr_chk1_sid_proc_id                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_fr_chk1_sid_proc_id_type */
	/* skip, unused field unused_fr_chk1_sid_proc_id (fr_chk1_sid_proc_id) */
	REG_DUMP_PRINT_1("   -fr_chk1_sid_proc_id.fr_chk1_sid_proc_id                          |         0x%01X  |  [RW][01:00]""The ID of the SID proc that has to be checked""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xfc344);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.irq1_check_mode                                          |  0x%08X  |  ""The mode of IRQ checking""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_irq1_check_mode_type */
	/* skip, unused field unused_irq1_check_mode (irq1_check_mode) */
	REG_DUMP_PRINT_1("   -irq1_check_mode.check_type                                       |         0x%01X  |  [RW][00:00]""The type of value to be checking, 0: check lines; 1: check units;""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -irq1_check_mode.repetive_enable                                  |         0x%01X  |  [RW][01:01]""Trigger and send and token after each repetitive value after the trigger offset is reached""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xfc340);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.fr_chk1_enable                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_fr_chk1_enable_type */
	/* skip, unused field unused_fr_chk1_enable (fr_chk1_enable) */
	REG_DUMP_PRINT_1("   -fr_chk1_enable.fr_chk1_enable                                    |         0x%01X  |  [RW][00:00]""Enable IRQ checking for this IRQ check unit""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc324);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest1_iwake_threshold                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest1_iwake_threshold_type */
	/* skip, unused field unused_dest1_iwake_threshold (dest1_iwake_threshold) */
	REG_DUMP_PRINT_1("   -dest1_iwake_threshold.dest1_iwake_threshold                      |        0x%02X  |  [RW][06:00]""The threshold of the number of units before sending an Iwake. This is only used when iwake is enabled for the destination""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xfc320);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest1_dest_num_units                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest1_dest_num_units_type */
	/* skip, unused field unused_dest1_dest_num_units (dest1_dest_num_units) */
	REG_DUMP_PRINT_1("   -dest1_dest_num_units.dest1_dest_num_units                        |    0x%06X  |  [RW][20:00]""The number of units that can be stored at the destination. This number is only used in the case of 2nd buffer / online mode""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc31c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest1_st_addr                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest1_st_addr_type */
	REG_DUMP_PRINT_1("   -dest1_st_addr.dest1_st_addr                                      |  0x%08X  |  [RW][31:00]""The start address, when the start address token is not used (cmd 0x2 & 0x3). This is a byte addressable value""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc318);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest1_dest_mode                                          |  0x%08X  |  ""The mode of the destination: if the destination is a DMA or IBufCntrl, if the DMA has to be configured etc""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest1_dest_mode_type */
	/* skip, unused field unused_dest1_dest_mode (dest1_dest_mode) */
	REG_DUMP_PRINT_1("   -dest1_dest_mode.is_ibuf_cntrl_feeder                             |         0x%01X  |  [RW][00:00]""when set the destination is a IBufCntrl feeder and not a DMA""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -dest1_dest_mode.config_dma                                       |         0x%01X  |  [RW][01:01]""Configure the DMA when a init command is received when enabled: Region origins *1, Active ack mode*2, Ack data*2. *1: the origin of B is always configured after receiving a store frame command as this value is part of the command. *2: The active ack mode and ack data is set before each store command when IWake is enabled as the amount of data moved is not static""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -dest1_dest_mode.iwake_enable                                     |         0x%01X  |  [RW][02:02]""Enable the power management by enable the Iwake for the current destination""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -dest1_dest_mode.disable_spana_rst                                |         0x%01X  |  [RW][03:03]""disable_spana_rst: don't reset span A at the start of a new frame""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -dest1_dest_mode.disable_spanb_rst                                |         0x%01X  |  [RW][04:04]""disable_spanb_rst: don't reset span B at the start of a new frame""\n", FIELD_VALUE(val, 4, 4));
	val = REG_DUMP_READ_REGISTER(0xfc314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest1_term_b_addr                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest1_term_b_addr_type */
	/* skip, unused field unused_dest1_term_b_addr (dest1_term_b_addr) */
	REG_DUMP_PRINT_1("   -dest1_term_b_addr.dest1_term_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA terminal b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest1_span_b_addr                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest1_span_b_addr_type */
	/* skip, unused field unused_dest1_span_b_addr (dest1_span_b_addr) */
	REG_DUMP_PRINT_1("   -dest1_span_b_addr.dest1_span_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc30c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest1_span_a_addr                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest1_span_a_addr_type */
	/* skip, unused field unused_dest1_span_a_addr (dest1_span_a_addr) */
	REG_DUMP_PRINT_1("   -dest1_span_a_addr.dest1_span_a_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span a register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest1_channel_addr                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest1_channel_addr_type */
	/* skip, unused field unused_dest1_channel_addr (dest1_channel_addr) */
	REG_DUMP_PRINT_1("   -dest1_channel_addr.dest1_channel_addr                            |  0x%08X  |  [RW][29:00]""The address of the DMA channel register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest1_requester_addr                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest1_requester_addr_type */
	/* skip, unused field unused_dest1_requester_addr (dest1_requester_addr) */
	REG_DUMP_PRINT_1("   -dest1_requester_addr.dest1_requester_addr                        |  0x%08X  |  [RW][29:00]""The address of the DMA requester register set""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest1_feed_addr                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest1_feed_addr_type */
	/* skip, unused field unused_dest1_feed_addr (dest1_feed_addr) */
	REG_DUMP_PRINT_1("   -dest1_feed_addr.dest1_feed_addr                                  |  0x%08X  |  [RW][29:00]""The address where the IBufCntrl feeder is located (in case the destination is a feeder)""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc2e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_dest0_cur_cmds                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_dest0_cur_cmds_type */
	/* skip, unused field unused_sid1_dest0_cur_cmds (sid1_dest0_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid1_dest0_cur_cmds.sid1_dest0_cur_cmds                          |    0x%06X  |  [RO][20:00]""The number of commands issued for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc2e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_dest0_sync_state                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_dest0_sync_state_type */
	REG_DUMP_PRINT_1("   -sid1_dest0_sync_state.sid1_dest0_sync_state                      |  0x%08X  |  [RO][31:00]""The status of the event controller that is used to sync with destination 0. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD;""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc2dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_dest0_cur_ack_line                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_dest0_cur_ack_line_type */
	/* skip, unused field unused_sid1_dest0_cur_ack_line (sid1_dest0_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid1_dest0_cur_ack_line.sid1_dest0_cur_ack_line                  |      0x%04X  |  [RO][13:00]""The number of acked lines for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xfc2d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_dest0_cur_ack_unit_in_line                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_dest0_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid1_dest0_cur_ack_unit_in_line (sid1_dest0_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid1_dest0_cur_ack_unit_in_line.sid1_dest0_cur_ack_unit_in_line  |        0x%02X  |  [RO][07:00]""The number of acked units for the current line in a frame for destination 0""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc2d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_dest0_cur_ack_unit                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_dest0_cur_ack_unit_type */
	/* skip, unused field unused_sid1_dest0_cur_ack_unit (sid1_dest0_cur_ack_unit) */
	REG_DUMP_PRINT_1("   -sid1_dest0_cur_ack_unit.sid1_dest0_cur_ack_unit                  |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc2cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_main_control_state                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_main_control_state_type */
	/* skip, unused field unused_sid1_main_control_state (sid1_main_control_state) */
	REG_DUMP_PRINT_1("   -sid1_main_control_state.sid1_main_control_state                  |       0x%03X  |  [RO][09:00]""The status of the main controller that is used to receive and process the commands, return acknowledgements and sync with the Str2MMIO. [3..0] Main control state: 0 IDLE; 1 INIT; 2 INIT COPY CFG; 3 INIT ACK; 4 STORE SYNC; 5 SET ADDR; 6 CHECK LINES; 7 STORE LINE, check if cmd can be send; 12 STORE CMD; 8 NXT CMD CHECK; 9 NXT CMD IS STORE; 10 NXT CMD WAIT, wait until prev cmd done; 11 SEND ACK; [4] Ibuf_busy, input buffer has data present that still has to be stored; [5] wire_max_cmds_reached, maximum outstanding Str2MMIO commands reached; [6] wire_ack_accept, acknowledgement accept for internal acks generated by main cntrl; [7] in_false_cmd, false command being streamed in the ack fifo selection; [8]wire_sel_ack_selected[0], 0: false ack; 1: internal main cntrl ack; [9] wire_lpf_error_rcvd, received empty Str2MMIO ack, stop processing.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xfc2c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_s2m_cur_ack_line                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_s2m_cur_ack_line_type */
	/* skip, unused field unused_sid1_s2m_cur_ack_line (sid1_s2m_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid1_s2m_cur_ack_line.sid1_s2m_cur_ack_line                      |      0x%04X  |  [RO][13:00]""The number of acked lines by the Str2MMIO for the current frame""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xfc2c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_s2m_cur_ack_unit_in_line                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_s2m_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid1_s2m_cur_ack_unit_in_line (sid1_s2m_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid1_s2m_cur_ack_unit_in_line.sid1_s2m_cur_ack_unit_in_line      |        0x%02X  |  [RO][07:00]""The number of acked units by the Str2MMIO for the current line in a frame""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc2c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_s2m_cur_cmds                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_s2m_cur_cmds_type */
	/* skip, unused field unused_sid1_s2m_cur_cmds (sid1_s2m_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid1_s2m_cur_cmds.sid1_s2m_cur_cmds                              |    0x%06X  |  [RO][20:00]""The number of send commands to the Str2MMIO for the current frame. ""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc298);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_error_reg                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_error_reg_type */
	REG_DUMP_PRINT_1("   -sid1_error_reg.sid1_error_reg                                    |  0x%08X  |  [RO][31:00]""The error code and data is present in this register after an error. The content can only be clear by srst and writing a '1' into sid#_clear_error_reg""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc288);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_eventque_sidpid                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_eventque_sidpid_type */
	/* skip, unused field unused_sid1_eventque_sidpid (sid1_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -sid1_eventque_sidpid.sid1_eventque_sidpid                        |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xfc284);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_ack_addr                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_ack_addr_type */
	/* skip, unused field unused_sid1_ack_addr (sid1_ack_addr) */
	REG_DUMP_PRINT_1("   -sid1_ack_addr.sid1_ack_addr                                      |  0x%08X  |  [RW][29:00]""The address where the acknowledge has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc25c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_dest0_enabled                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_dest0_enabled_type */
	/* skip, unused field unused_sid1_dest0_enabled (sid1_dest0_enabled) */
	REG_DUMP_PRINT_1("   -sid1_dest0_enabled.sid1_dest0_enabled                            |         0x%01X  |  [RW][00:00]""If the destination sync controller 0 is enabled, not present when only one destination sync is there for SID proc 1""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc258);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_sync_frame                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_sync_frame_type */
	/* skip, unused field unused_sid1_sync_frame (sid1_sync_frame) */
	REG_DUMP_PRINT_1("   -sid1_sync_frame.sid1_sync_frame                                  |         0x%01X  |  [RW][00:00]""Use a sync frame command for each frame. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc254);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_units_p_ibuf                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_units_p_ibuf_type */
	/* skip, unused field unused_sid1_units_p_ibuf (sid1_units_p_ibuf) */
	REG_DUMP_PRINT_1("   -sid1_units_p_ibuf.sid1_units_p_ibuf                              |       0x%03X  |  [RW][10:00]""The number of units that fit in the input buffer for proc #. This number should equal the total number of units covered by the span in the DMA""\n", FIELD_VALUE(val, 0, 10));
	val = REG_DUMP_READ_REGISTER(0xfc250);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_lines_p_frame                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_lines_p_frame_type */
	/* skip, unused field unused_sid1_lines_p_frame (sid1_lines_p_frame) */
	REG_DUMP_PRINT_1("   -sid1_lines_p_frame.sid1_lines_p_frame                            |      0x%04X  |  [RW][13:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xfc24c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_units_p_line                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_units_p_line_type */
	/* skip, unused field unused_sid1_units_p_line (sid1_units_p_line) */
	REG_DUMP_PRINT_1("   -sid1_units_p_line.sid1_units_p_line                              |        0x%02X  |  [RW][07:00]""The number of units per line. This is how many stores have to be given to the Str2MMIO for one line. ""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc248);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_items_p_unit                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_items_p_unit_type */
	/* skip, unused field unused_sid1_items_p_unit (sid1_items_p_unit) */
	REG_DUMP_PRINT_1("   -sid1_items_p_unit.sid1_items_p_unit                              |      0x%04X  |  [RW][15:00]""The number of items per unit. Per store one unit will be transferred by the Str2MMIO. This value will also be copied to the Str2MMIO num_items register. ""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xfc244);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_str2mmio_store_cmd                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_str2mmio_store_cmd_type */
	/* skip, unused field unused_sid1_str2mmio_store_cmd (sid1_str2mmio_store_cmd) */
	REG_DUMP_PRINT_1("   -sid1_str2mmio_store_cmd.sid1_str2mmio_store_cmd                  |         0x%01X  |  [RW][00:00]""The store command to the Str2MMIO; 1: store packets; 0: store words""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc240);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid1_str2mmio_proc_addr                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid1_str2mmio_proc_addr_type */
	/* skip, unused field unused_sid1_str2mmio_proc_addr (sid1_str2mmio_proc_addr) */
	REG_DUMP_PRINT_1("   -sid1_str2mmio_proc_addr.sid1_str2mmio_proc_addr                  |  0x%08X  |  [RW][29:00]""The address where the SID reg bank location in the Str2MMIO is located, this a word addressable value""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc1b8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_cur_rcvd_acks                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_cur_rcvd_acks_type */
	/* skip, unused field unused_feed0_cur_rcvd_acks (feed0_cur_rcvd_acks) */
	REG_DUMP_PRINT_1("   -feed0_cur_rcvd_acks.feed0_cur_rcvd_acks                          |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc1b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_cur_snd_cmds                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_cur_snd_cmds_type */
	/* skip, unused field unused_feed0_cur_snd_cmds (feed0_cur_snd_cmds) */
	REG_DUMP_PRINT_1("   -feed0_cur_snd_cmds.feed0_cur_snd_cmds                            |    0x%06X  |  [RO][20:00]""The number of commands send for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc1b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_cur_line_in                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_cur_line_in_type */
	/* skip, unused field unused_feed0_cur_line_in (feed0_cur_line_in) */
	REG_DUMP_PRINT_1("   -feed0_cur_line_in.feed0_cur_line_in                              |         0x%01X  |  [RO][03:00]""The current number of lines in a 2D block that not have been transferred""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xfc1ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_cur_unit_in_line_in                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_cur_unit_in_line_in_type */
	/* skip, unused field unused_feed0_cur_unit_in_line_in (feed0_cur_unit_in_line_in) */
	REG_DUMP_PRINT_1("   -feed0_cur_unit_in_line_in.feed0_cur_unit_in_line_in              |        0x%02X  |  [RO][07:00]""The current number of units from the input in the line of a 2D block""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc1a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_wait_on_other_feeders                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_wait_on_other_feeders_type */
	/* skip, unused field unused_feed0_wait_on_other_feeders (feed0_wait_on_other_feeders) */
	REG_DUMP_PRINT_1("   -feed0_wait_on_other_feeders.feed0_wait_on_other_feeders          |         0x%01X  |  [RW][00:00]""The feeder will wait for other feeders when they also have this bit set and are already transferring a line""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc1a4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_eventque_sidpid                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_eventque_sidpid_type */
	/* skip, unused field unused_feed0_eventque_sidpid (feed0_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -feed0_eventque_sidpid.feed0_eventque_sidpid                      |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xfc1a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_height                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_height_type */
	/* skip, unused field unused_feed0_height (feed0_height) */
	REG_DUMP_PRINT_1("   -feed0_height.feed0_height                                        |         0x%01X  |  [RW][03:00]""The number of lines needed for a 2D unit block. A transfer will only begin when receiving cmd number (units_p_line_in * (height - 1)) + 1""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xfc19c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_last_units_out                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_last_units_out_type */
	/* skip, unused field unused_feed0_last_units_out (feed0_last_units_out) */
	REG_DUMP_PRINT_1("   -feed0_last_units_out.feed0_last_units_out                        |        0x%02X  |  [RW][06:00]""The last unit number to the DMA for the last unit from the input buffer in a line.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xfc198);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_units_out_p_in                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_units_out_p_in_type */
	/* skip, unused field unused_feed0_units_out_p_in (feed0_units_out_p_in) */
	REG_DUMP_PRINT_1("   -feed0_units_out_p_in.feed0_units_out_p_in                        |        0x%02X  |  [RW][06:00]""The number of units being transferred by the DMA that fit (width wise) in a unit from the input buffer""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xfc194);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_units_p_line_in                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_units_p_line_in_type */
	/* skip, unused field unused_feed0_units_p_line_in (feed0_units_p_line_in) */
	REG_DUMP_PRINT_1("   -feed0_units_p_line_in.feed0_units_p_line_in                      |        0x%02X  |  [RW][07:00]""The number of units per line at the input buffer""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc190);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_channel_addr                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_channel_addr_type */
	/* skip, unused field unused_feed0_channel_addr (feed0_channel_addr) */
	REG_DUMP_PRINT_1("   -feed0_channel_addr.feed0_channel_addr                            |  0x%08X  |  [RW][29:00]""The address where the channel in the DMA is located""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc18c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_requester_addr                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_requester_addr_type */
	/* skip, unused field unused_feed0_requester_addr (feed0_requester_addr) */
	REG_DUMP_PRINT_1("   -feed0_requester_addr.feed0_requester_addr                        |  0x%08X  |  [RW][29:00]""The address where the requester in the DMA is located""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc188);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.feed0_ack_addr                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_feed0_ack_addr_type */
	/* skip, unused field unused_feed0_ack_addr (feed0_ack_addr) */
	REG_DUMP_PRINT_1("   -feed0_ack_addr.feed0_ack_addr                                    |  0x%08X  |  [RW][29:00]""The address where the acknowledgement has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc158);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.fr_chk0_token                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_fr_chk0_token_type */
	REG_DUMP_PRINT_1("   -fr_chk0_token.fr_chk0_token                                      |  0x%08X  |  [RW][31:00]""The token that has to be written""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc154);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.fr_chk0_addr                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_fr_chk0_addr_type */
	/* skip, unused field unused_fr_chk0_addr (fr_chk0_addr) */
	REG_DUMP_PRINT_1("   -fr_chk0_addr.fr_chk0_addr                                        |  0x%08X  |  [RW][29:00]""The address of where the IRQ token has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc150);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.fr_chk0_trigger_repeat_val                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_fr_chk0_trigger_repeat_val_type */
	/* skip, unused field unused_fr_chk0_trigger_repeat_val (fr_chk0_trigger_repeat_val) */
	REG_DUMP_PRINT_1("   -fr_chk0_trigger_repeat_val.fr_chk0_trigger_repeat_val            |    0x%06X  |  [RW][20:00]""An IRQ is send after each trigger_repeat_val value in case the repetitive enable bit in the check mode is set and the trigger offset has been reached.""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc14c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.fr_chk0_trigger_offset                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_fr_chk0_trigger_offset_type */
	/* skip, unused field unused_fr_chk0_trigger_offset (fr_chk0_trigger_offset) */
	REG_DUMP_PRINT_1("   -fr_chk0_trigger_offset.fr_chk0_trigger_offset                    |    0x%06X  |  [RW][20:00]""The value of the trigger, when the checked value becomes larger than the this value a IRQ is send""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc148);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.fr_chk0_sid_proc_id                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_fr_chk0_sid_proc_id_type */
	/* skip, unused field unused_fr_chk0_sid_proc_id (fr_chk0_sid_proc_id) */
	REG_DUMP_PRINT_1("   -fr_chk0_sid_proc_id.fr_chk0_sid_proc_id                          |         0x%01X  |  [RW][01:00]""The ID of the SID proc that has to be checked""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xfc144);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.irq0_check_mode                                          |  0x%08X  |  ""The mode of IRQ checking""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_irq0_check_mode_type */
	/* skip, unused field unused_irq0_check_mode (irq0_check_mode) */
	REG_DUMP_PRINT_1("   -irq0_check_mode.check_type                                       |         0x%01X  |  [RW][00:00]""The type of value to be checking, 0: check lines; 1: check units;""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -irq0_check_mode.repetive_enable                                  |         0x%01X  |  [RW][01:01]""Trigger and send and token after each repetitive value after the trigger offset is reached""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xfc140);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.fr_chk0_enable                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_fr_chk0_enable_type */
	/* skip, unused field unused_fr_chk0_enable (fr_chk0_enable) */
	REG_DUMP_PRINT_1("   -fr_chk0_enable.fr_chk0_enable                                    |         0x%01X  |  [RW][00:00]""Enable IRQ checking for this IRQ check unit""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc124);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest0_iwake_threshold                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest0_iwake_threshold_type */
	/* skip, unused field unused_dest0_iwake_threshold (dest0_iwake_threshold) */
	REG_DUMP_PRINT_1("   -dest0_iwake_threshold.dest0_iwake_threshold                      |        0x%02X  |  [RW][06:00]""The threshold of the number of units before sending an Iwake. This is only used when iwake is enabled for the destination""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xfc120);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest0_dest_num_units                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest0_dest_num_units_type */
	/* skip, unused field unused_dest0_dest_num_units (dest0_dest_num_units) */
	REG_DUMP_PRINT_1("   -dest0_dest_num_units.dest0_dest_num_units                        |    0x%06X  |  [RW][20:00]""The number of units that can be stored at the destination. This number is only used in the case of 2nd buffer / online mode""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc11c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest0_st_addr                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest0_st_addr_type */
	REG_DUMP_PRINT_1("   -dest0_st_addr.dest0_st_addr                                      |  0x%08X  |  [RW][31:00]""The start address, when the start address token is not used (cmd 0x2 & 0x3). This is a byte addressable value""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc118);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest0_dest_mode                                          |  0x%08X  |  ""The mode of the destination: if the destination is a DMA or IBufCntrl, if the DMA has to be configured etc""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest0_dest_mode_type */
	/* skip, unused field unused_dest0_dest_mode (dest0_dest_mode) */
	REG_DUMP_PRINT_1("   -dest0_dest_mode.is_ibuf_cntrl_feeder                             |         0x%01X  |  [RW][00:00]""when set the destination is a IBufCntrl feeder and not a DMA""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -dest0_dest_mode.config_dma                                       |         0x%01X  |  [RW][01:01]""Configure the DMA when a init command is received when enabled: Region origins *1, Active ack mode*2, Ack data*2. *1: the origin of B is always configured after receiving a store frame command as this value is part of the command. *2: The active ack mode and ack data is set before each store command when IWake is enabled as the amount of data moved is not static""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -dest0_dest_mode.iwake_enable                                     |         0x%01X  |  [RW][02:02]""Enable the power management by enable the Iwake for the current destination""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -dest0_dest_mode.disable_spana_rst                                |         0x%01X  |  [RW][03:03]""disable_spana_rst: don't reset span A at the start of a new frame""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -dest0_dest_mode.disable_spanb_rst                                |         0x%01X  |  [RW][04:04]""disable_spanb_rst: don't reset span B at the start of a new frame""\n", FIELD_VALUE(val, 4, 4));
	val = REG_DUMP_READ_REGISTER(0xfc114);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest0_term_b_addr                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest0_term_b_addr_type */
	/* skip, unused field unused_dest0_term_b_addr (dest0_term_b_addr) */
	REG_DUMP_PRINT_1("   -dest0_term_b_addr.dest0_term_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA terminal b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc110);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest0_span_b_addr                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest0_span_b_addr_type */
	/* skip, unused field unused_dest0_span_b_addr (dest0_span_b_addr) */
	REG_DUMP_PRINT_1("   -dest0_span_b_addr.dest0_span_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc10c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest0_span_a_addr                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest0_span_a_addr_type */
	/* skip, unused field unused_dest0_span_a_addr (dest0_span_a_addr) */
	REG_DUMP_PRINT_1("   -dest0_span_a_addr.dest0_span_a_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span a register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest0_channel_addr                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest0_channel_addr_type */
	/* skip, unused field unused_dest0_channel_addr (dest0_channel_addr) */
	REG_DUMP_PRINT_1("   -dest0_channel_addr.dest0_channel_addr                            |  0x%08X  |  [RW][29:00]""The address of the DMA channel register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest0_requester_addr                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest0_requester_addr_type */
	/* skip, unused field unused_dest0_requester_addr (dest0_requester_addr) */
	REG_DUMP_PRINT_1("   -dest0_requester_addr.dest0_requester_addr                        |  0x%08X  |  [RW][29:00]""The address of the DMA requester register set""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.dest0_feed_addr                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_dest0_feed_addr_type */
	/* skip, unused field unused_dest0_feed_addr (dest0_feed_addr) */
	REG_DUMP_PRINT_1("   -dest0_feed_addr.dest0_feed_addr                                  |  0x%08X  |  [RW][29:00]""The address where the IBufCntrl feeder is located (in case the destination is a feeder)""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc0e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_dest0_cur_cmds                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_dest0_cur_cmds_type */
	/* skip, unused field unused_sid0_dest0_cur_cmds (sid0_dest0_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid0_dest0_cur_cmds.sid0_dest0_cur_cmds                          |    0x%06X  |  [RO][20:00]""The number of commands issued for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc0e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_dest0_sync_state                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_dest0_sync_state_type */
	REG_DUMP_PRINT_1("   -sid0_dest0_sync_state.sid0_dest0_sync_state                      |  0x%08X  |  [RO][31:00]""The status of the event controller that is used to sync with destination 0. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD;""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc0dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_dest0_cur_ack_line                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_dest0_cur_ack_line_type */
	/* skip, unused field unused_sid0_dest0_cur_ack_line (sid0_dest0_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid0_dest0_cur_ack_line.sid0_dest0_cur_ack_line                  |      0x%04X  |  [RO][13:00]""The number of acked lines for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xfc0d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_dest0_cur_ack_unit_in_line                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_dest0_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid0_dest0_cur_ack_unit_in_line (sid0_dest0_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid0_dest0_cur_ack_unit_in_line.sid0_dest0_cur_ack_unit_in_line  |        0x%02X  |  [RO][07:00]""The number of acked units for the current line in a frame for destination 0""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc0d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_dest0_cur_ack_unit                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_dest0_cur_ack_unit_type */
	/* skip, unused field unused_sid0_dest0_cur_ack_unit (sid0_dest0_cur_ack_unit) */
	REG_DUMP_PRINT_1("   -sid0_dest0_cur_ack_unit.sid0_dest0_cur_ack_unit                  |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc0cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_main_control_state                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_main_control_state_type */
	/* skip, unused field unused_sid0_main_control_state (sid0_main_control_state) */
	REG_DUMP_PRINT_1("   -sid0_main_control_state.sid0_main_control_state                  |       0x%03X  |  [RO][09:00]""The status of the main controller that is used to receive and process the commands, return acknowledgements and sync with the Str2MMIO. [3..0] Main control state: 0 IDLE; 1 INIT; 2 INIT COPY CFG; 3 INIT ACK; 4 STORE SYNC; 5 SET ADDR; 6 CHECK LINES; 7 STORE LINE, check if cmd can be send; 12 STORE CMD; 8 NXT CMD CHECK; 9 NXT CMD IS STORE; 10 NXT CMD WAIT, wait until prev cmd done; 11 SEND ACK; [4] Ibuf_busy, input buffer has data present that still has to be stored; [5] wire_max_cmds_reached, maximum outstanding Str2MMIO commands reached; [6] wire_ack_accept, acknowledgement accept for internal acks generated by main cntrl; [7] in_false_cmd, false command being streamed in the ack fifo selection; [8]wire_sel_ack_selected[0], 0: false ack; 1: internal main cntrl ack; [9] wire_lpf_error_rcvd, received empty Str2MMIO ack, stop processing.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xfc0c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_s2m_cur_ack_line                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_s2m_cur_ack_line_type */
	/* skip, unused field unused_sid0_s2m_cur_ack_line (sid0_s2m_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid0_s2m_cur_ack_line.sid0_s2m_cur_ack_line                      |      0x%04X  |  [RO][13:00]""The number of acked lines by the Str2MMIO for the current frame""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xfc0c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_s2m_cur_ack_unit_in_line                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_s2m_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid0_s2m_cur_ack_unit_in_line (sid0_s2m_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid0_s2m_cur_ack_unit_in_line.sid0_s2m_cur_ack_unit_in_line      |        0x%02X  |  [RO][07:00]""The number of acked units by the Str2MMIO for the current line in a frame""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc0c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_s2m_cur_cmds                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_s2m_cur_cmds_type */
	/* skip, unused field unused_sid0_s2m_cur_cmds (sid0_s2m_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid0_s2m_cur_cmds.sid0_s2m_cur_cmds                              |    0x%06X  |  [RO][20:00]""The number of send commands to the Str2MMIO for the current frame. ""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xfc098);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_error_reg                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_error_reg_type */
	REG_DUMP_PRINT_1("   -sid0_error_reg.sid0_error_reg                                    |  0x%08X  |  [RO][31:00]""The error code and data is present in this register after an error. The content can only be clear by srst and writing a '1' into sid#_clear_error_reg""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xfc088);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_eventque_sidpid                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_eventque_sidpid_type */
	/* skip, unused field unused_sid0_eventque_sidpid (sid0_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -sid0_eventque_sidpid.sid0_eventque_sidpid                        |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xfc084);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_ack_addr                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_ack_addr_type */
	/* skip, unused field unused_sid0_ack_addr (sid0_ack_addr) */
	REG_DUMP_PRINT_1("   -sid0_ack_addr.sid0_ack_addr                                      |  0x%08X  |  [RW][29:00]""The address where the acknowledge has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc05c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_dest0_enabled                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_dest0_enabled_type */
	/* skip, unused field unused_sid0_dest0_enabled (sid0_dest0_enabled) */
	REG_DUMP_PRINT_1("   -sid0_dest0_enabled.sid0_dest0_enabled                            |         0x%01X  |  [RW][00:00]""If the destination sync controller 0 is enabled, not present when only one destination sync is there for SID proc 0""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_sync_frame                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_sync_frame_type */
	/* skip, unused field unused_sid0_sync_frame (sid0_sync_frame) */
	REG_DUMP_PRINT_1("   -sid0_sync_frame.sid0_sync_frame                                  |         0x%01X  |  [RW][00:00]""Use a sync frame command for each frame. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_units_p_ibuf                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_units_p_ibuf_type */
	/* skip, unused field unused_sid0_units_p_ibuf (sid0_units_p_ibuf) */
	REG_DUMP_PRINT_1("   -sid0_units_p_ibuf.sid0_units_p_ibuf                              |       0x%03X  |  [RW][10:00]""The number of units that fit in the input buffer for proc #. This number should equal the total number of units covered by the span in the DMA""\n", FIELD_VALUE(val, 0, 10));
	val = REG_DUMP_READ_REGISTER(0xfc050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_lines_p_frame                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_lines_p_frame_type */
	/* skip, unused field unused_sid0_lines_p_frame (sid0_lines_p_frame) */
	REG_DUMP_PRINT_1("   -sid0_lines_p_frame.sid0_lines_p_frame                            |      0x%04X  |  [RW][13:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xfc04c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_units_p_line                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_units_p_line_type */
	/* skip, unused field unused_sid0_units_p_line (sid0_units_p_line) */
	REG_DUMP_PRINT_1("   -sid0_units_p_line.sid0_units_p_line                              |        0x%02X  |  [RW][07:00]""The number of units per line. This is how many stores have to be given to the Str2MMIO for one line. ""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xfc048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_items_p_unit                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_items_p_unit_type */
	/* skip, unused field unused_sid0_items_p_unit (sid0_items_p_unit) */
	REG_DUMP_PRINT_1("   -sid0_items_p_unit.sid0_items_p_unit                              |      0x%04X  |  [RW][15:00]""The number of items per unit. Per store one unit will be transferred by the Str2MMIO. This value will also be copied to the Str2MMIO num_items register. ""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xfc044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_str2mmio_store_cmd                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_str2mmio_store_cmd_type */
	/* skip, unused field unused_sid0_str2mmio_store_cmd (sid0_str2mmio_store_cmd) */
	REG_DUMP_PRINT_1("   -sid0_str2mmio_store_cmd.sid0_str2mmio_store_cmd                  |         0x%01X  |  [RW][00:00]""The store command to the Str2MMIO; 1: store packets; 0: store words""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.sid0_str2mmio_proc_addr                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_sid0_str2mmio_proc_addr_type */
	/* skip, unused field unused_sid0_str2mmio_proc_addr (sid0_str2mmio_proc_addr) */
	REG_DUMP_PRINT_1("   -sid0_str2mmio_proc_addr.sid0_str2mmio_proc_addr                  |  0x%08X  |  [RW][29:00]""The address where the SID reg bank location in the Str2MMIO is located, this a word addressable value""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xfc020);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.secure_touch_handling                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_secure_touch_handling_type */
	/* skip, unused field unused_secure_touch_handling (secure_touch_handling) */
	REG_DUMP_PRINT_1("   -secure_touch_handling.secure_touch_handling                      |         0x%01X  |  [RW][01:00]""The mode of how the commands are being handled when secure touch is enabled for a SID processor. 0: fetch next command and process normally; 1: fetch next command and ACK immediatly without processing; 2: wait for fetching the next command until secure touch is disabled""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xfc01c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.secure_touch_en                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_secure_touch_en_type */
	/* skip, unused field unused_secure_touch_en (secure_touch_en) */
	REG_DUMP_PRINT_1("   -secure_touch_en.secure_touch_en                                  |         0x%01X  |  [RW][00:00]""Enable secure touch, the current command of every SID will be finished as usual but no new command will be started.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xfc018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.error_irq_en                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_error_irq_en_type */
	/* skip, unused field unused_error_irq_en (error_irq_en) */
	REG_DUMP_PRINT_1("   -error_irq_en.error_irq_en                                        |         0x%01X  |  [RW][03:00]""This register specifies for which SID processor the irq is enabled""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xfc014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.error_reg_set                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_error_reg_set_type */
	/* skip, unused field unused_error_reg_set (error_reg_set) */
	REG_DUMP_PRINT_1("   -error_reg_set.error_reg_set                                      |         0x%01X  |  [RO][03:00]""This register specifies which SID processor raised an interrupt and set its error register; the error register of SID x is set when bit x is set""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xfc010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.arbiter_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_arbiter_status_type */
	/* skip, unused field unused_arbiter_status (arbiter_status) */
	REG_DUMP_PRINT_1("   -arbiter_status.arbiter_status                                    |       0x%03X  |  [RO][08:00]""The status of the arbiter in the IBufCntrl. [0 .. 3] SID proc 0 .. 3;  [4 .. 7] Feeder 0 .. 3; [8] Power Management; [9] Frame Monitor""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xfc004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ibuf_ctrl.iwake_addr                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_ibuf_ctrl_iwake_addr_type */
	/* skip, unused field unused_iwake_addr (iwake_addr) */
	REG_DUMP_PRINT_1("   -iwake_addr.iwake_addr                                            |  0x%08X  |  [RW][29:00]""The address of where the Iwake and Idone have to be written to. Internally is made sure that all SID procs are done before sending an Idone""\n", FIELD_VALUE(val, 0, 29));
} /* end ibuf_ctrl */

/* Generated Debug Code: Device eqc */
void ia_css_debug_dump_eqc(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x102880);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.back_off_timer                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_back_off_timer_type */
	/* skip, unused field unused_back_off_timer (back_off_timer) */
	REG_DUMP_PRINT_1("   -back_off_timer.back_off_timer          |        0x%02X  |  [RW][05:00]""Back_off timer register, holds off new queue reservation for the specified time""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x102878);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.queue_reserve_map7                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_queue_reserve_map7_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map7.queue_reserve_map7  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102874);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.ahigh_map7                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_ahigh_map7_type */
	REG_DUMP_PRINT_1("   -ahigh_map7.ahigh_map7                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102870);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.alow_map7                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_alow_map7_type */
	REG_DUMP_PRINT_1("   -alow_map7.alow_map7                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102868);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.queue_reserve_map6                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_queue_reserve_map6_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map6.queue_reserve_map6  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102864);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.ahigh_map6                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_ahigh_map6_type */
	REG_DUMP_PRINT_1("   -ahigh_map6.ahigh_map6                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102860);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.alow_map6                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_alow_map6_type */
	REG_DUMP_PRINT_1("   -alow_map6.alow_map6                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102858);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.queue_reserve_map5                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_queue_reserve_map5_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map5.queue_reserve_map5  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102854);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.ahigh_map5                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_ahigh_map5_type */
	REG_DUMP_PRINT_1("   -ahigh_map5.ahigh_map5                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102850);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.alow_map5                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_alow_map5_type */
	REG_DUMP_PRINT_1("   -alow_map5.alow_map5                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102848);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.queue_reserve_map4                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_queue_reserve_map4_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map4.queue_reserve_map4  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102844);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.ahigh_map4                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_ahigh_map4_type */
	REG_DUMP_PRINT_1("   -ahigh_map4.ahigh_map4                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102840);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.alow_map4                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_alow_map4_type */
	REG_DUMP_PRINT_1("   -alow_map4.alow_map4                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102838);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.queue_reserve_map3                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_queue_reserve_map3_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map3.queue_reserve_map3  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102834);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.ahigh_map3                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_ahigh_map3_type */
	REG_DUMP_PRINT_1("   -ahigh_map3.ahigh_map3                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102830);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.alow_map3                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_alow_map3_type */
	REG_DUMP_PRINT_1("   -alow_map3.alow_map3                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102828);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.queue_reserve_map2                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_queue_reserve_map2_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map2.queue_reserve_map2  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102824);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.ahigh_map2                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_ahigh_map2_type */
	REG_DUMP_PRINT_1("   -ahigh_map2.ahigh_map2                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102820);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.alow_map2                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_alow_map2_type */
	REG_DUMP_PRINT_1("   -alow_map2.alow_map2                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102818);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.queue_reserve_map1                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_queue_reserve_map1_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map1.queue_reserve_map1  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102814);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.ahigh_map1                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_ahigh_map1_type */
	REG_DUMP_PRINT_1("   -ahigh_map1.ahigh_map1                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102810);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.alow_map1                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_alow_map1_type */
	REG_DUMP_PRINT_1("   -alow_map1.alow_map1                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102808);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.queue_reserve_map0                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_queue_reserve_map0_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map0.queue_reserve_map0  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102804);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.ahigh_map0                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_ahigh_map0_type */
	REG_DUMP_PRINT_1("   -ahigh_map0.ahigh_map0                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x102800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.alow_map0                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_eqc_alow_map0_type */
	REG_DUMP_PRINT_1("   -alow_map0.alow_map0                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8840);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.back_off_timer                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_back_off_timer_type */
	/* skip, unused field unused_back_off_timer (back_off_timer) */
	REG_DUMP_PRINT_1("   -back_off_timer.back_off_timer          |        0x%02X  |  [RW][05:00]""Back_off timer register, holds off new queue reservation for the specified time""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xf8838);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.queue_reserve_map3                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_queue_reserve_map3_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map3.queue_reserve_map3  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8834);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.ahigh_map3                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_ahigh_map3_type */
	REG_DUMP_PRINT_1("   -ahigh_map3.ahigh_map3                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8830);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.alow_map3                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_alow_map3_type */
	REG_DUMP_PRINT_1("   -alow_map3.alow_map3                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8828);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.queue_reserve_map2                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_queue_reserve_map2_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map2.queue_reserve_map2  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8824);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.ahigh_map2                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_ahigh_map2_type */
	REG_DUMP_PRINT_1("   -ahigh_map2.ahigh_map2                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8820);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.alow_map2                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_alow_map2_type */
	REG_DUMP_PRINT_1("   -alow_map2.alow_map2                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8818);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.queue_reserve_map1                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_queue_reserve_map1_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map1.queue_reserve_map1  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8814);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.ahigh_map1                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_ahigh_map1_type */
	REG_DUMP_PRINT_1("   -ahigh_map1.ahigh_map1                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8810);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.alow_map1                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_alow_map1_type */
	REG_DUMP_PRINT_1("   -alow_map1.alow_map1                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8808);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.queue_reserve_map0                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_queue_reserve_map0_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map0.queue_reserve_map0  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8804);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.ahigh_map0                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_ahigh_map0_type */
	REG_DUMP_PRINT_1("   -ahigh_map0.ahigh_map0                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc.alow_map0                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_eqc_alow_map0_type */
	REG_DUMP_PRINT_1("   -alow_map0.alow_map0                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
} /* end eqc */

/* Generated Debug Code: Device cio2str */
void ia_css_debug_dump_cio2str(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xf8730);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.sl_vec_status_reg                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_sl_vec_status_reg_type */
	REG_DUMP_PRINT_1("   -sl_vec_status_reg.sl_vec_status_reg      |  0x%08X  |  [RO][31:00]""The status of the vector slave port. Bit 31 = CS; bit 30 = WE_N; bit [29:0] = ADDR [29:0].""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf872c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.str_status_reg1                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_str_status_reg1_type */
	/* skip, unused field unused_str_status_reg1 (str_status_reg1) */
	REG_DUMP_PRINT_1("   -str_status_reg1.str_status_reg1          |         0x%01X  |  [RO][01:00]""The status of the stream out port B, i.e. valid and accept.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf8728);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.str_out_cnt_reg1                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_str_out_cnt_reg1_type */
	/* skip, unused field unused_str_out_cnt_reg1 (str_out_cnt_reg1) */
	REG_DUMP_PRINT_1("   -str_out_cnt_reg1.str_out_cnt_reg1        |        0x%02X  |  [RO][06:00]""Port B counter for the valid number of stream out transfers.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xf8724);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.sl_vec_valid_reg1                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_sl_vec_valid_reg1_type */
	REG_DUMP_PRINT_1("   -sl_vec_valid_reg1.sl_vec_valid_reg1      |  0x%08X  |  [RO][31:00]""Index of valid data words available in the internal buffer of port B.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8720);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.sl_vec_rcv_cnt_reg1                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_sl_vec_rcv_cnt_reg1_type */
	/* skip, unused field unused_sl_vec_rcv_cnt_reg1 (sl_vec_rcv_cnt_reg1) */
	REG_DUMP_PRINT_1("   -sl_vec_rcv_cnt_reg1.sl_vec_rcv_cnt_reg1  |        0x%02X  |  [RO][05:00]""Port B counter for the number of vector words received.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xf871c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.sl_addr_cmpv_reg1                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_sl_addr_cmpv_reg1_type */
	REG_DUMP_PRINT_1("   -sl_addr_cmpv_reg1.sl_addr_cmpv_reg1      |  0x%08X  |  [RW][31:00]""Port B address compare register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8718);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.sl_addr_mask_reg1                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_sl_addr_mask_reg1_type */
	REG_DUMP_PRINT_1("   -sl_addr_mask_reg1.sl_addr_mask_reg1      |  0x%08X  |  [RW][31:00]""Port B address mask register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8714);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.str_status_reg0                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_str_status_reg0_type */
	/* skip, unused field unused_str_status_reg0 (str_status_reg0) */
	REG_DUMP_PRINT_1("   -str_status_reg0.str_status_reg0          |         0x%01X  |  [RO][01:00]""The status of the stream out port A, i.e. valid and accept.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf8710);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.str_out_cnt_reg0                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_str_out_cnt_reg0_type */
	/* skip, unused field unused_str_out_cnt_reg0 (str_out_cnt_reg0) */
	REG_DUMP_PRINT_1("   -str_out_cnt_reg0.str_out_cnt_reg0        |        0x%02X  |  [RO][06:00]""Port A counter for the valid number of stream out transfers.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xf870c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.sl_vec_valid_reg0                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_sl_vec_valid_reg0_type */
	REG_DUMP_PRINT_1("   -sl_vec_valid_reg0.sl_vec_valid_reg0      |  0x%08X  |  [RO][31:00]""Index of valid data words available in the internal buffer of port A.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8708);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.sl_vec_rcv_cnt_reg0                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_sl_vec_rcv_cnt_reg0_type */
	/* skip, unused field unused_sl_vec_rcv_cnt_reg0 (sl_vec_rcv_cnt_reg0) */
	REG_DUMP_PRINT_1("   -sl_vec_rcv_cnt_reg0.sl_vec_rcv_cnt_reg0  |        0x%02X  |  [RO][05:00]""Port A counter for the number of vector words received.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xf8704);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.sl_addr_cmpv_reg0                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_sl_addr_cmpv_reg0_type */
	REG_DUMP_PRINT_1("   -sl_addr_cmpv_reg0.sl_addr_cmpv_reg0      |  0x%08X  |  [RW][31:00]""Port A address compare register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8700);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  cio2str.sl_addr_mask_reg0                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_cio2str_sl_addr_mask_reg0_type */
	REG_DUMP_PRINT_1("   -sl_addr_mask_reg0.sl_addr_mask_reg0      |  0x%08X  |  [RW][31:00]""Port A address mask register.""\n", FIELD_VALUE(val, 0, 31));
} /* end cio2str */

/* Generated Debug Code: Device pf */
void ia_css_debug_dump_pf(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xf865c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.pad_set4                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_pad_set4_type */
	/* skip, unused field unused_pad_set4 (pad_set4) */
	REG_DUMP_PRINT_1("   -pad_set4.pad_set4                  |         0x%01X  |  [RW][01:00]""Horizontal padding definition""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf8658);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.out_set4                          |  0x%08X  |  ""Output definition register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_out_set4_type */
	/* skip, unused field unused_out_set4 (out_set4) */
	REG_DUMP_PRINT_1("   -out_set4.stream                    |         0x%01X  |  [RW][01:00]""PIF output setting""\n", FIELD_VALUE(val, 0, 1));
	REG_DUMP_PRINT_1("   -out_set4.mode                      |         0x%01X  |  [RW][03:02]""Mux output setting""\n", FIELD_VALUE(val, 2, 3));
	val = REG_DUMP_READ_REGISTER(0xf8654);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.size_set4                         |  0x%08X  |  ""Horizontal/Vertical size register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_size_set4_type */
	REG_DUMP_PRINT_1("   -size_set4.stream                   |      0x%04X  |  [RW][15:00]""Horizontal size value""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -size_set4.mode                     |      0x%04X  |  [RW][31:16]""Vertical size value""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xf8650);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.start_set3                        |  0x%08X  |  ""Horizontal/Vertical start register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_start_set3_type */
	REG_DUMP_PRINT_1("   -start_set3.stream                  |      0x%04X  |  [RW][15:00]""Horizontal start value""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -start_set3.mode                    |      0x%04X  |  [RW][31:16]""Vertical start value""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xf864c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.pad_set2                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_pad_set2_type */
	/* skip, unused field unused_pad_set2 (pad_set2) */
	REG_DUMP_PRINT_1("   -pad_set2.pad_set2                  |         0x%01X  |  [RW][01:00]""Horizontal padding definition""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf8648);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.out_set2                          |  0x%08X  |  ""Output definition register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_out_set2_type */
	/* skip, unused field unused_out_set2 (out_set2) */
	REG_DUMP_PRINT_1("   -out_set2.stream                    |         0x%01X  |  [RW][01:00]""PIF output setting""\n", FIELD_VALUE(val, 0, 1));
	REG_DUMP_PRINT_1("   -out_set2.mode                      |         0x%01X  |  [RW][03:02]""Mux output setting""\n", FIELD_VALUE(val, 2, 3));
	val = REG_DUMP_READ_REGISTER(0xf8644);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.size_set2                         |  0x%08X  |  ""Horizontal/Vertical size register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_size_set2_type */
	REG_DUMP_PRINT_1("   -size_set2.stream                   |      0x%04X  |  [RW][15:00]""Horizontal size value""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -size_set2.mode                     |      0x%04X  |  [RW][31:16]""Vertical size value""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xf8640);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.start_set2                        |  0x%08X  |  ""Horizontal/Vertical start register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_start_set2_type */
	REG_DUMP_PRINT_1("   -start_set2.stream                  |      0x%04X  |  [RW][15:00]""Horizontal start value""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -start_set2.mode                    |      0x%04X  |  [RW][31:16]""Vertical start value""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xf863c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.pad_set1                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_pad_set1_type */
	/* skip, unused field unused_pad_set1 (pad_set1) */
	REG_DUMP_PRINT_1("   -pad_set1.pad_set1                  |         0x%01X  |  [RW][01:00]""Horizontal padding definition""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf8638);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.out_set1                          |  0x%08X  |  ""Output definition register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_out_set1_type */
	/* skip, unused field unused_out_set1 (out_set1) */
	REG_DUMP_PRINT_1("   -out_set1.stream                    |         0x%01X  |  [RW][01:00]""PIF output setting""\n", FIELD_VALUE(val, 0, 1));
	REG_DUMP_PRINT_1("   -out_set1.mode                      |         0x%01X  |  [RW][03:02]""Mux output setting""\n", FIELD_VALUE(val, 2, 3));
	val = REG_DUMP_READ_REGISTER(0xf8634);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.size_set1                         |  0x%08X  |  ""Horizontal/Vertical size register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_size_set1_type */
	REG_DUMP_PRINT_1("   -size_set1.stream                   |      0x%04X  |  [RW][15:00]""Horizontal size value""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -size_set1.mode                     |      0x%04X  |  [RW][31:16]""Vertical size value""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xf8630);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.start_set1                        |  0x%08X  |  ""Horizontal/Vertical start register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_start_set1_type */
	REG_DUMP_PRINT_1("   -start_set1.stream                  |      0x%04X  |  [RW][15:00]""Horizontal start value""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -start_set1.mode                    |      0x%04X  |  [RW][31:16]""Vertical start value""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xf862c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.pad_set0                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_pad_set0_type */
	/* skip, unused field unused_pad_set0 (pad_set0) */
	REG_DUMP_PRINT_1("   -pad_set0.pad_set0                  |         0x%01X  |  [RW][01:00]""Horizontal padding definition""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf8628);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.out_set0                          |  0x%08X  |  ""Output definition register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_out_set0_type */
	/* skip, unused field unused_out_set0 (out_set0) */
	REG_DUMP_PRINT_1("   -out_set0.stream                    |         0x%01X  |  [RW][01:00]""PIF output setting""\n", FIELD_VALUE(val, 0, 1));
	REG_DUMP_PRINT_1("   -out_set0.mode                      |         0x%01X  |  [RW][03:02]""Mux output setting""\n", FIELD_VALUE(val, 2, 3));
	val = REG_DUMP_READ_REGISTER(0xf8624);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.size_set0                         |  0x%08X  |  ""Horizontal/Vertical size register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_size_set0_type */
	REG_DUMP_PRINT_1("   -size_set0.stream                   |      0x%04X  |  [RW][15:00]""Horizontal size value""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -size_set0.mode                     |      0x%04X  |  [RW][31:16]""Vertical size value""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xf8620);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.start_set0                        |  0x%08X  |  ""Horizontal/Vertical start register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_start_set0_type */
	REG_DUMP_PRINT_1("   -start_set0.stream                  |      0x%04X  |  [RW][15:00]""Horizontal start value""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -start_set0.mode                    |      0x%04X  |  [RW][31:16]""Vertical start value""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xf861c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.interrupt_enable                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_interrupt_enable_type */
	REG_DUMP_PRINT_1("   -interrupt_enable.interrupt_enable  |  0x%08X  |  [RW][31:00]""Interrupt enable register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8618);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.interrupt_status                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_interrupt_status_type */
	REG_DUMP_PRINT_1("   -interrupt_status.interrupt_status  |  0x%08X  |  [RO][31:00]""Interrupt status register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf8600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  pf.configuration                     |  0x%08X  |  ""Configuration register""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_pf_configuration_type */
	/* skip, unused field unused_configuration (configuration) */
	REG_DUMP_PRINT_1("   -configuration.stream               |         0x%01X  |  [RW][00:00]""Single stream mode (0) or double stream mode (1)""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -configuration.mode                 |         0x%01X  |  [RW][02:01]""Bayer Quad Merge mode (00), mux mode (01) or bypass mode (10)""\n", FIELD_VALUE(val, 1, 2));
	REG_DUMP_PRINT_1("   -configuration.set_usage_01         |         0x%01X  |  [RW][03:03]""Use register set 0 (0) or register set 1 (1)""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -configuration.set_usage_23         |         0x%01X  |  [RW][04:04]""Use register set 2 (0) or register set 3 (1)""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -configuration.copy_size_1          |         0x%01X  |  [RW][05:05]""Run mux mode of stream 1 in copy mode (0) or size mode (1)""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -configuration.copy_size_2          |         0x%01X  |  [RW][06:06]""Run mux mode of stream 2 in copy mode (0) or size mode (1)""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -configuration.bypass_pix_size      |         0x%01X  |  [RW][07:07]""Bypass pixel size 8-bit (0) or 16-bit (1)""\n", FIELD_VALUE(val, 7, 7));
} /* end pf */

/* Generated Debug Code: Device irq_ctrl */
void ia_css_debug_dump_irq_ctrl(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x101814);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  irq_ctrl.reg_irq_level_not_pulse                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_irq_ctrl_reg_irq_level_not_pulse_type */
	/* skip, unused field unused_reg_irq_level_not_pulse (reg_irq_level_not_pulse) */
	REG_DUMP_PRINT_1("   -reg_irq_level_not_pulse.reg_irq_level_not_pulse  |         0x%01X  |  [RW][02:00]""Indicates for each bit whether an interrupt cause is translated into a pulse (value='0') or into a constant level '1' (value='1') on the IRQ pin""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x101810);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  irq_ctrl.reg_irq_enable                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_irq_ctrl_reg_irq_enable_type */
	/* skip, unused field unused_reg_irq_enable (reg_irq_enable) */
	REG_DUMP_PRINT_1("   -reg_irq_enable.reg_irq_enable                    |         0x%01X  |  [RW][02:00]""Indicates for each bit whether an interrupt cause as monitored by the req_irq_status register also affects the IRQ pin (value='1') or not (value='0')""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x101808);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  irq_ctrl.reg_irq_status                            |  0x%08X  |  ""Indicates for each bit whether a non-masked interrupt has been generated (value='1'). Can be cleared by writing a '1' into the the corresponding bit of the req_irq_clear register.""\n", val);
/* reg_type: reg_processing_system_ofs_logic_irq_ctrl_reg_irq_status_type */
	/* skip, unused field unused_reg_irq_status (reg_irq_status) */
	REG_DUMP_PRINT_1("   -reg_irq_status.irq_stat_irq_scaler0              |         0x%01X  |  [RO][00:00]""Represents the irq status of the interrupt generated by the Scaler 0""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_irq_status.irq_stat_irq_scaler1              |         0x%01X  |  [RO][01:01]""Represents the irq status of the interrupt generated by the Scaler 1""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -reg_irq_status.irq_stat_irq_output_formatter     |         0x%01X  |  [RO][02:02]""Represents the irq status of the interrupt generated by the Output Formatter""\n", FIELD_VALUE(val, 2, 2));
	val = REG_DUMP_READ_REGISTER(0x101804);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  irq_ctrl.reg_irq_mask                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_irq_ctrl_reg_irq_mask_type */
	/* skip, unused field unused_reg_irq_mask (reg_irq_mask) */
	REG_DUMP_PRINT_1("   -reg_irq_mask.reg_irq_mask                        |         0x%01X  |  [RW][02:00]""indicates for each bit of irq_di whether it can generate an interrupt request (value='1') or not (value='0'). Setting will affect reg_irq_value as well as IRQ output pin""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x101800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  irq_ctrl.reg_irq_edge                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_ofs_logic_irq_ctrl_reg_irq_edge_type */
	/* skip, unused field unused_reg_irq_edge (reg_irq_edge) */
	REG_DUMP_PRINT_1("   -reg_irq_edge.reg_irq_edge                        |         0x%01X  |  [RW][02:00]""indicates for each bit whether an interrupt request should be generated on a falling edge (value='0') or a rising edge (value='1').""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0xf8514);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  irq_ctrl.irq_level_not_pulse                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_irq_ctrl_irq_level_not_pulse_type */
	/* skip, unused field unused_irq_level_not_pulse (irq_level_not_pulse) */
	REG_DUMP_PRINT_1("   -irq_level_not_pulse.irq_level_not_pulse          |        0x%02X  |  [RW][07:00]""Indicates for each bit whether an interrupt cause is translated into a pulse (value='0') or into a constant level '1' (value='1') on the IRQ pin.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xf8510);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  irq_ctrl.irq_enable                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_irq_ctrl_irq_enable_type */
	/* skip, unused field unused_irq_enable (irq_enable) */
	REG_DUMP_PRINT_1("   -irq_enable.irq_enable                            |        0x%02X  |  [RW][07:00]""Indicates for each bit whether an interrupt cause as monitored by the req_irq_status register also affects the IRQ pin (value='1') or not (value='0').""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xf8508);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  irq_ctrl.irq_status                                |  0x%08X  |  ""Indicates for each bit whether a non-masked interrupt has been generated (value='1'). Can be cleared by writing a '1' into the the corresponding bit of the req_irq_clear register.""\n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_irq_ctrl_irq_status_type */
	/* skip, unused field unused_irq_status (irq_status) */
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_DMA                          |         0x%01X  |  [RO][00:00]""Represents the status of the irq from  dma.""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_MIPI_BE0                     |         0x%01X  |  [RO][01:01]""Represents the status of the irq from  mipi_be0.""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_MIPI_BE1                     |         0x%01X  |  [RO][02:02]""Represents the status of the irq from  mipi_be1.""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_S2M0                         |         0x%01X  |  [RO][03:03]""Represents the status of the irq from  s2m0.""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_S2M1                         |         0x%01X  |  [RO][04:04]""Represents the status of the irq from  s2m1.""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_ISA                          |         0x%01X  |  [RO][05:05]""Represents the status of the irq from  isa.""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_IBUF_CTRL                    |         0x%01X  |  [RO][06:06]""Represents the status of the irq from  ibuf_ctrl.""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_PF                           |         0x%01X  |  [RO][07:07]""Represents the status of the irq from  pixel formatter.""\n", FIELD_VALUE(val, 7, 7));
	val = REG_DUMP_READ_REGISTER(0xf8504);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  irq_ctrl.irq_mask                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_irq_ctrl_irq_mask_type */
	/* skip, unused field unused_irq_mask (irq_mask) */
	REG_DUMP_PRINT_1("   -irq_mask.irq_mask                                |        0x%02X  |  [RW][07:00]""Indicates for each bit of irq_di whether it can generate an interrupt request (value='1') or not (value='0'). Setting will affect irq_value as well as IRQ output pin.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xf8500);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  irq_ctrl.irq_edge                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_irq_ctrl_irq_edge_type */
	/* skip, unused field unused_irq_edge (irq_edge) */
	REG_DUMP_PRINT_1("   -irq_edge.irq_edge                                |        0x%02X  |  [RW][07:00]""Indicates for each bit whether an interrupt request should be generated on a falling edge (value='0') or a rising edge (value='1').""\n", FIELD_VALUE(val, 0, 7));
} /* end irq_ctrl */

/* Generated Debug Code: Device gpreg */
void ia_css_debug_dump_gpreg(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xf8408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gpreg.isgpreg2       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_gpreg_isgpreg2_type */
	/* skip, unused field unused_isgpreg2 (isgpreg2) */
	REG_DUMP_PRINT_1("   -isgpreg2.isgpreg2  |         0x%01X  |  [RW][00:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 0));
} /* end gpreg */

/* Generated Debug Code: Device dma */
void ia_css_debug_dump_dma(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xf06f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal3_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal3_lock_status_type */
	/* skip, unused field unused_terminal3_lock_status (terminal3_lock_status) */
	REG_DUMP_PRINT_1("   -terminal3_lock_status.terminal3_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf06f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal3_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal3_pending_counter_type */
	/* skip, unused field unused_terminal3_pending_counter (terminal3_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal3_pending_counter.terminal3_pending_counter                    |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xf06d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal3_port_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal3_port_mode_type */
	/* skip, unused field unused_terminal3_port_mode (terminal3_port_mode) */
	REG_DUMP_PRINT_1("   -terminal3_port_mode.terminal3_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf06cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal3_element_setup                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal3_element_setup_type */
	/* skip, unused field unused_terminal3_element_setup (terminal3_element_setup) */
	REG_DUMP_PRINT_1("   -terminal3_element_setup.terminal3_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf06c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal3_region_stride                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal3_region_stride_type */
	/* skip, unused field unused_terminal3_region_stride (terminal3_region_stride) */
	REG_DUMP_PRINT_1("   -terminal3_region_stride.terminal3_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xf06c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal3_region_width                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal3_region_width_type */
	/* skip, unused field unused_terminal3_region_width (terminal3_region_width) */
	REG_DUMP_PRINT_1("   -terminal3_region_width.terminal3_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xf06c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal3_region_origin                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal3_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal3_region_origin.terminal3_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf06b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal2_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal2_lock_status_type */
	/* skip, unused field unused_terminal2_lock_status (terminal2_lock_status) */
	REG_DUMP_PRINT_1("   -terminal2_lock_status.terminal2_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf06b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal2_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal2_pending_counter_type */
	/* skip, unused field unused_terminal2_pending_counter (terminal2_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal2_pending_counter.terminal2_pending_counter                    |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xf0694);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal2_port_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal2_port_mode_type */
	/* skip, unused field unused_terminal2_port_mode (terminal2_port_mode) */
	REG_DUMP_PRINT_1("   -terminal2_port_mode.terminal2_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf068c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal2_element_setup                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal2_element_setup_type */
	/* skip, unused field unused_terminal2_element_setup (terminal2_element_setup) */
	REG_DUMP_PRINT_1("   -terminal2_element_setup.terminal2_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0688);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal2_region_stride                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal2_region_stride_type */
	/* skip, unused field unused_terminal2_region_stride (terminal2_region_stride) */
	REG_DUMP_PRINT_1("   -terminal2_region_stride.terminal2_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xf0684);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal2_region_width                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal2_region_width_type */
	/* skip, unused field unused_terminal2_region_width (terminal2_region_width) */
	REG_DUMP_PRINT_1("   -terminal2_region_width.terminal2_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xf0680);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal2_region_origin                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal2_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal2_region_origin.terminal2_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0674);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal1_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal1_lock_status_type */
	/* skip, unused field unused_terminal1_lock_status (terminal1_lock_status) */
	REG_DUMP_PRINT_1("   -terminal1_lock_status.terminal1_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0670);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal1_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal1_pending_counter_type */
	/* skip, unused field unused_terminal1_pending_counter (terminal1_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal1_pending_counter.terminal1_pending_counter                    |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xf0654);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal1_port_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal1_port_mode_type */
	/* skip, unused field unused_terminal1_port_mode (terminal1_port_mode) */
	REG_DUMP_PRINT_1("   -terminal1_port_mode.terminal1_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf064c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal1_element_setup                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal1_element_setup_type */
	/* skip, unused field unused_terminal1_element_setup (terminal1_element_setup) */
	REG_DUMP_PRINT_1("   -terminal1_element_setup.terminal1_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0648);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal1_region_stride                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal1_region_stride_type */
	/* skip, unused field unused_terminal1_region_stride (terminal1_region_stride) */
	REG_DUMP_PRINT_1("   -terminal1_region_stride.terminal1_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xf0644);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal1_region_width                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal1_region_width_type */
	/* skip, unused field unused_terminal1_region_width (terminal1_region_width) */
	REG_DUMP_PRINT_1("   -terminal1_region_width.terminal1_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xf0640);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal1_region_origin                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal1_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal1_region_origin.terminal1_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0634);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal0_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal0_lock_status_type */
	/* skip, unused field unused_terminal0_lock_status (terminal0_lock_status) */
	REG_DUMP_PRINT_1("   -terminal0_lock_status.terminal0_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0630);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal0_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal0_pending_counter_type */
	/* skip, unused field unused_terminal0_pending_counter (terminal0_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal0_pending_counter.terminal0_pending_counter                    |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xf0614);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal0_port_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal0_port_mode_type */
	/* skip, unused field unused_terminal0_port_mode (terminal0_port_mode) */
	REG_DUMP_PRINT_1("   -terminal0_port_mode.terminal0_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf060c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal0_element_setup                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal0_element_setup_type */
	/* skip, unused field unused_terminal0_element_setup (terminal0_element_setup) */
	REG_DUMP_PRINT_1("   -terminal0_element_setup.terminal0_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0608);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal0_region_stride                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal0_region_stride_type */
	/* skip, unused field unused_terminal0_region_stride (terminal0_region_stride) */
	REG_DUMP_PRINT_1("   -terminal0_region_stride.terminal0_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xf0604);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal0_region_width                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal0_region_width_type */
	/* skip, unused field unused_terminal0_region_width (terminal0_region_width) */
	REG_DUMP_PRINT_1("   -terminal0_region_width.terminal0_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xf0600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal0_region_origin                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal0_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal0_region_origin.terminal0_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0574);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.unit1_lock_status                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_unit1_lock_status_type */
	/* skip, unused field unused_unit1_lock_status (unit1_lock_status) */
	REG_DUMP_PRINT_1("   -unit1_lock_status.unit1_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0570);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.unit1_pending_counter                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_unit1_pending_counter_type */
	/* skip, unused field unused_unit1_pending_counter (unit1_pending_counter) */
	REG_DUMP_PRINT_1("   -unit1_pending_counter.unit1_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xf0544);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.unit1_unit_height                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_unit1_unit_height_type */
	/* skip, unused field unused_unit1_unit_height (unit1_unit_height) */
	REG_DUMP_PRINT_1("   -unit1_unit_height.unit1_unit_height                                    |         0x%01X  |  [RW][01:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf0540);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.unit1_unit_width                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_unit1_unit_width_type */
	/* skip, unused field unused_unit1_unit_width (unit1_unit_width) */
	REG_DUMP_PRINT_1("   -unit1_unit_width.unit1_unit_width                                      |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf0534);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.unit0_lock_status                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_unit0_lock_status_type */
	/* skip, unused field unused_unit0_lock_status (unit0_lock_status) */
	REG_DUMP_PRINT_1("   -unit0_lock_status.unit0_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0530);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.unit0_pending_counter                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_unit0_pending_counter_type */
	/* skip, unused field unused_unit0_pending_counter (unit0_pending_counter) */
	REG_DUMP_PRINT_1("   -unit0_pending_counter.unit0_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xf0504);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.unit0_unit_height                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_unit0_unit_height_type */
	/* skip, unused field unused_unit0_unit_height (unit0_unit_height) */
	REG_DUMP_PRINT_1("   -unit0_unit_height.unit0_unit_height                                    |         0x%01X  |  [RW][01:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf0500);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.unit0_unit_width                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_unit0_unit_width_type */
	/* skip, unused field unused_unit0_unit_width (unit0_unit_width) */
	REG_DUMP_PRINT_1("   -unit0_unit_width.unit0_unit_width                                      |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf04f8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span3_dirty_status                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span3_dirty_status_type */
	/* skip, unused field unused_span3_dirty_status (span3_dirty_status) */
	REG_DUMP_PRINT_1("   -span3_dirty_status.span3_dirty_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether any contents of this bank have been modified since they were read from external memory mapped I/O through a cache refill.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf04f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span3_lock_status                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span3_lock_status_type */
	/* skip, unused field unused_span3_lock_status (span3_lock_status) */
	REG_DUMP_PRINT_1("   -span3_lock_status.span3_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf04f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span3_pending_counter                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span3_pending_counter_type */
	/* skip, unused field unused_span3_pending_counter (span3_pending_counter) */
	REG_DUMP_PRINT_1("   -span3_pending_counter.span3_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xf04d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span3_span_mode                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span3_span_mode_type */
	/* skip, unused field unused_span3_span_mode (span3_span_mode) */
	REG_DUMP_PRINT_1("   -span3_span_mode.span3_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf04d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span3_span_height                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span3_span_height_type */
	/* skip, unused field unused_span3_span_height (span3_span_height) */
	REG_DUMP_PRINT_1("   -span3_span_height.span3_span_height                                    |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf04cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span3_span_width                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span3_span_width_type */
	/* skip, unused field unused_span3_span_width (span3_span_width) */
	REG_DUMP_PRINT_1("   -span3_span_width.span3_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xf04c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span3_span_column                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span3_span_column_type */
	/* skip, unused field unused_span3_span_column (span3_span_column) */
	REG_DUMP_PRINT_1("   -span3_span_column.span3_span_column                                    |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf04c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span3_span_row                                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span3_span_row_type */
	/* skip, unused field unused_span3_span_row (span3_span_row) */
	REG_DUMP_PRINT_1("   -span3_span_row.span3_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xf04c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span3_unit_location                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span3_unit_location_type */
	REG_DUMP_PRINT_1("   -span3_unit_location.span3_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf04b8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span2_dirty_status                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span2_dirty_status_type */
	/* skip, unused field unused_span2_dirty_status (span2_dirty_status) */
	REG_DUMP_PRINT_1("   -span2_dirty_status.span2_dirty_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether any contents of this bank have been modified since they were read from external memory mapped I/O through a cache refill.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf04b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span2_lock_status                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span2_lock_status_type */
	/* skip, unused field unused_span2_lock_status (span2_lock_status) */
	REG_DUMP_PRINT_1("   -span2_lock_status.span2_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf04b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span2_pending_counter                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span2_pending_counter_type */
	/* skip, unused field unused_span2_pending_counter (span2_pending_counter) */
	REG_DUMP_PRINT_1("   -span2_pending_counter.span2_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xf0494);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span2_span_mode                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span2_span_mode_type */
	/* skip, unused field unused_span2_span_mode (span2_span_mode) */
	REG_DUMP_PRINT_1("   -span2_span_mode.span2_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf0490);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span2_span_height                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span2_span_height_type */
	/* skip, unused field unused_span2_span_height (span2_span_height) */
	REG_DUMP_PRINT_1("   -span2_span_height.span2_span_height                                    |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf048c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span2_span_width                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span2_span_width_type */
	/* skip, unused field unused_span2_span_width (span2_span_width) */
	REG_DUMP_PRINT_1("   -span2_span_width.span2_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xf0488);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span2_span_column                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span2_span_column_type */
	/* skip, unused field unused_span2_span_column (span2_span_column) */
	REG_DUMP_PRINT_1("   -span2_span_column.span2_span_column                                    |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf0484);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span2_span_row                                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span2_span_row_type */
	/* skip, unused field unused_span2_span_row (span2_span_row) */
	REG_DUMP_PRINT_1("   -span2_span_row.span2_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xf0480);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span2_unit_location                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span2_unit_location_type */
	REG_DUMP_PRINT_1("   -span2_unit_location.span2_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0478);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span1_dirty_status                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span1_dirty_status_type */
	/* skip, unused field unused_span1_dirty_status (span1_dirty_status) */
	REG_DUMP_PRINT_1("   -span1_dirty_status.span1_dirty_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether any contents of this bank have been modified since they were read from external memory mapped I/O through a cache refill.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0474);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span1_lock_status                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span1_lock_status_type */
	/* skip, unused field unused_span1_lock_status (span1_lock_status) */
	REG_DUMP_PRINT_1("   -span1_lock_status.span1_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0470);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span1_pending_counter                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span1_pending_counter_type */
	/* skip, unused field unused_span1_pending_counter (span1_pending_counter) */
	REG_DUMP_PRINT_1("   -span1_pending_counter.span1_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xf0454);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span1_span_mode                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span1_span_mode_type */
	/* skip, unused field unused_span1_span_mode (span1_span_mode) */
	REG_DUMP_PRINT_1("   -span1_span_mode.span1_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf0450);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span1_span_height                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span1_span_height_type */
	/* skip, unused field unused_span1_span_height (span1_span_height) */
	REG_DUMP_PRINT_1("   -span1_span_height.span1_span_height                                    |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf044c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span1_span_width                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span1_span_width_type */
	/* skip, unused field unused_span1_span_width (span1_span_width) */
	REG_DUMP_PRINT_1("   -span1_span_width.span1_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xf0448);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span1_span_column                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span1_span_column_type */
	/* skip, unused field unused_span1_span_column (span1_span_column) */
	REG_DUMP_PRINT_1("   -span1_span_column.span1_span_column                                    |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf0444);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span1_span_row                                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span1_span_row_type */
	/* skip, unused field unused_span1_span_row (span1_span_row) */
	REG_DUMP_PRINT_1("   -span1_span_row.span1_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xf0440);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span1_unit_location                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span1_unit_location_type */
	REG_DUMP_PRINT_1("   -span1_unit_location.span1_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0438);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span0_dirty_status                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span0_dirty_status_type */
	/* skip, unused field unused_span0_dirty_status (span0_dirty_status) */
	REG_DUMP_PRINT_1("   -span0_dirty_status.span0_dirty_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether any contents of this bank have been modified since they were read from external memory mapped I/O through a cache refill.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0434);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span0_lock_status                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span0_lock_status_type */
	/* skip, unused field unused_span0_lock_status (span0_lock_status) */
	REG_DUMP_PRINT_1("   -span0_lock_status.span0_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0430);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span0_pending_counter                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span0_pending_counter_type */
	/* skip, unused field unused_span0_pending_counter (span0_pending_counter) */
	REG_DUMP_PRINT_1("   -span0_pending_counter.span0_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xf0414);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span0_span_mode                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span0_span_mode_type */
	/* skip, unused field unused_span0_span_mode (span0_span_mode) */
	REG_DUMP_PRINT_1("   -span0_span_mode.span0_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf0410);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span0_span_height                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span0_span_height_type */
	/* skip, unused field unused_span0_span_height (span0_span_height) */
	REG_DUMP_PRINT_1("   -span0_span_height.span0_span_height                                    |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf040c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span0_span_width                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span0_span_width_type */
	/* skip, unused field unused_span0_span_width (span0_span_width) */
	REG_DUMP_PRINT_1("   -span0_span_width.span0_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xf0408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span0_span_column                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span0_span_column_type */
	/* skip, unused field unused_span0_span_column (span0_span_column) */
	REG_DUMP_PRINT_1("   -span0_span_column.span0_span_column                                    |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf0404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span0_span_row                                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span0_span_row_type */
	/* skip, unused field unused_span0_span_row (span0_span_row) */
	REG_DUMP_PRINT_1("   -span0_span_row.span0_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xf0400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span0_unit_location                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span0_unit_location_type */
	REG_DUMP_PRINT_1("   -span0_unit_location.span0_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.burst_support                                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_burst_support_type */
	/* skip, unused field unused_burst_support (burst_support) */
	REG_DUMP_PRINT_1("   -burst_support.burst_support                                            |         0x%01X  |  [RW][01:00]""This register enables or disables different levels of burst support on the data master interface associated with this master register bank. The encoding of this register is explained below.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf0300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.srmd_support                                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_srmd_support_type */
	/* skip, unused field unused_srmd_support (srmd_support) */
	REG_DUMP_PRINT_1("   -srmd_support.srmd_support                                              |         0x%01X  |  [RW][00:00]""This register enables or disables support for Single-Request-Multiple-Data (SRMD) read protocol on the CIO data master interface associated with this master register bank. When set to 0, all data transfers will use Multiple-Request-Multiple-Data (MRMD) protocol. When set to 1, the master will attempt to use SRMD transfers where applicable.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0228);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.physical_block_width_2d_burst_set1                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_physical_block_width_2d_burst_set1_type */
	/* skip, unused field unused_physical_block_width_2d_burst_set1 (physical_block_width_2d_burst_set1) */
	REG_DUMP_PRINT_1("   -physical_block_width_2d_burst_set1.physical_block_width_2d_burst_set1  |      0x%04X  |  [RW][12:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height is larger than 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf0224);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.physical_block_width_1d_burst_set1                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_physical_block_width_1d_burst_set1_type */
	/* skip, unused field unused_physical_block_width_1d_burst_set1 (physical_block_width_1d_burst_set1) */
	REG_DUMP_PRINT_1("   -physical_block_width_1d_burst_set1.physical_block_width_1d_burst_set1  |      0x%04X  |  [RW][12:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height equals 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf0220);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.physical_block_width_2d_burst_set0                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_physical_block_width_2d_burst_set0_type */
	/* skip, unused field unused_physical_block_width_2d_burst_set0 (physical_block_width_2d_burst_set0) */
	REG_DUMP_PRINT_1("   -physical_block_width_2d_burst_set0.physical_block_width_2d_burst_set0  |      0x%04X  |  [RW][12:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height is larger than 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf021c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.physical_block_width_1d_burst_set0                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_physical_block_width_1d_burst_set0_type */
	/* skip, unused field unused_physical_block_width_1d_burst_set0 (physical_block_width_1d_burst_set0) */
	REG_DUMP_PRINT_1("   -physical_block_width_1d_burst_set0.physical_block_width_1d_burst_set0  |      0x%04X  |  [RW][12:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height equals 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xf0218);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.maximum_physical_block_height                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_maximum_physical_block_height_type */
	/* skip, unused field unused_maximum_physical_block_height (maximum_physical_block_height) */
	REG_DUMP_PRINT_1("   -maximum_physical_block_height.maximum_physical_block_height            |         0x%01X  |  [RW][01:00]""Maximum physical block height, encoded as number of physical block rows minus 1, to be used by the DMA masters when moving or initializing blocks of data. This value determines the splitting of data units into rows of physical blocks.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xf0214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel_descriptor_base_address                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -channel_descriptor_base_address.channel_descriptor_base_address        |  0x%08X  |  [RW][31:00]""Channel descriptor base address register holding the external memory mapped location from where channel descriptor information is to be fetched on a channel bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.terminal_descriptor_base_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_terminal_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -terminal_descriptor_base_address.terminal_descriptor_base_address      |  0x%08X  |  [RW][31:00]""Terminal descriptor base address register holding the external memory mapped location from where terminal descriptor information is to be fetched on a channel bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf020c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.span_descriptor_base_address                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_span_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -span_descriptor_base_address.span_descriptor_base_address              |  0x%08X  |  [RW][31:00]""Span descriptor base address register holding the external memory mapped location from where span descriptor information is to be fetched on a span bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.unit_descriptor_base_address                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_unit_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -unit_descriptor_base_address.unit_descriptor_base_address              |  0x%08X  |  [RW][31:00]""Unit descriptor base address register holding the external memory mapped location from where unit descriptor information is to be fetched on a unit bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.idle                                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_idle_type */
	/* skip, unused field unused_idle (idle) */
	REG_DUMP_PRINT_1("   -idle.idle                                                              |         0x%01X  |  [RO][00:00]""Idle read-only status register, indicating whether any command is in flight on the DMA or not. When the value of this register is equal to '0', instructions are in flight and/or have not been acknowledged and hence the DMA is regarded as busy. When the value of this register is equal to '1' the DMA is inactive and hence regarded as idle.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0150);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.req1_request_resourced                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_req1_request_resourced_type */
	/* skip, unused field unused_req1_request_resourced (req1_request_resourced) */
	REG_DUMP_PRINT_1("   -req1_request_resourced.req1_request_resourced                          |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf014c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.req1_request_valid                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_req1_request_valid_type */
	/* skip, unused field unused_req1_request_valid (req1_request_valid) */
	REG_DUMP_PRINT_1("   -req1_request_valid.req1_request_valid                                  |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0148);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.req1_setup_2                                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_req1_setup_2_type */
	/* skip, unused field unused_req1_setup_2 (req1_setup_2) */
	REG_DUMP_PRINT_1("   -req1_setup_2.req1_setup_2                                              |         0x%01X  |  [RW][03:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xf0144);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.req1_setup_1                                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_req1_setup_1_type */
	/* skip, unused field unused_req1_setup_1 (req1_setup_1) */
	REG_DUMP_PRINT_1("   -req1_setup_1.req1_setup_1                                              |        0x%02X  |  [RW][05:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xf0140);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.req1_instruction                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_req1_instruction_type */
	/* skip, unused field unused_req1_instruction (req1_instruction) */
	REG_DUMP_PRINT_1("   -req1_instruction.req1_instruction                                      |     0x%05X  |  [RW][17:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 17));
	val = REG_DUMP_READ_REGISTER(0xf0110);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.req0_request_resourced                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_req0_request_resourced_type */
	/* skip, unused field unused_req0_request_resourced (req0_request_resourced) */
	REG_DUMP_PRINT_1("   -req0_request_resourced.req0_request_resourced                          |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf010c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.req0_request_valid                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_req0_request_valid_type */
	/* skip, unused field unused_req0_request_valid (req0_request_valid) */
	REG_DUMP_PRINT_1("   -req0_request_valid.req0_request_valid                                  |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.req0_setup_2                                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_req0_setup_2_type */
	/* skip, unused field unused_req0_setup_2 (req0_setup_2) */
	REG_DUMP_PRINT_1("   -req0_setup_2.req0_setup_2                                              |         0x%01X  |  [RW][03:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xf0104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.req0_setup_1                                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_req0_setup_1_type */
	/* skip, unused field unused_req0_setup_1 (req0_setup_1) */
	REG_DUMP_PRINT_1("   -req0_setup_1.req0_setup_1                                              |        0x%02X  |  [RW][05:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xf0100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.req0_instruction                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_req0_instruction_type */
	/* skip, unused field unused_req0_instruction (req0_instruction) */
	REG_DUMP_PRINT_1("   -req0_instruction.req0_instruction                                      |     0x%05X  |  [RW][17:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 17));
	val = REG_DUMP_READ_REGISTER(0xf0078);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel1_dirty_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel1_dirty_status_type */
	/* skip, unused field unused_channel1_dirty_status (channel1_dirty_status) */
	REG_DUMP_PRINT_1("   -channel1_dirty_status.channel1_dirty_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether any contents of this bank have been modified since they were read from external memory mapped I/O through a cache refill.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel1_lock_status                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel1_lock_status_type */
	/* skip, unused field unused_channel1_lock_status (channel1_lock_status) */
	REG_DUMP_PRINT_1("   -channel1_lock_status.channel1_lock_status                              |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel1_pending_counter                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel1_pending_counter_type */
	/* skip, unused field unused_channel1_pending_counter (channel1_pending_counter) */
	REG_DUMP_PRINT_1("   -channel1_pending_counter.channel1_pending_counter                      |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xf006c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel1_completed_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel1_completed_counter_type */
	/* skip, unused field unused_channel1_completed_counter (channel1_completed_counter) */
	REG_DUMP_PRINT_1("   -channel1_completed_counter.channel1_completed_counter                  |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xf005c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel1_acknowledge_data                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel1_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel1_acknowledge_data.channel1_acknowledge_data                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel1_acknowledge_address                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel1_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel1_acknowledge_address.channel1_acknowledge_address              |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel1_acknowledge_mode                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel1_acknowledge_mode_type */
	/* skip, unused field unused_channel1_acknowledge_mode (channel1_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel1_acknowledge_mode.channel1_acknowledge_mode                    |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xf0050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel1_global_set_id                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel1_global_set_id_type */
	/* skip, unused field unused_channel1_global_set_id (channel1_global_set_id) */
	REG_DUMP_PRINT_1("   -channel1_global_set_id.channel1_global_set_id                          |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel1_padding_mode                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel1_padding_mode_type */
	/* skip, unused field unused_channel1_padding_mode (channel1_padding_mode) */
	REG_DUMP_PRINT_1("   -channel1_padding_mode.channel1_padding_mode                            |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0xf0040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel1_element_extend_mode                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel1_element_extend_mode_type */
	/* skip, unused field unused_channel1_element_extend_mode (channel1_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel1_element_extend_mode.channel1_element_extend_mode              |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0038);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel0_dirty_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel0_dirty_status_type */
	/* skip, unused field unused_channel0_dirty_status (channel0_dirty_status) */
	REG_DUMP_PRINT_1("   -channel0_dirty_status.channel0_dirty_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether any contents of this bank have been modified since they were read from external memory mapped I/O through a cache refill.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel0_lock_status                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel0_lock_status_type */
	/* skip, unused field unused_channel0_lock_status (channel0_lock_status) */
	REG_DUMP_PRINT_1("   -channel0_lock_status.channel0_lock_status                              |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel0_pending_counter                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel0_pending_counter_type */
	/* skip, unused field unused_channel0_pending_counter (channel0_pending_counter) */
	REG_DUMP_PRINT_1("   -channel0_pending_counter.channel0_pending_counter                      |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xf002c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel0_completed_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel0_completed_counter_type */
	/* skip, unused field unused_channel0_completed_counter (channel0_completed_counter) */
	REG_DUMP_PRINT_1("   -channel0_completed_counter.channel0_completed_counter                  |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xf001c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel0_acknowledge_data                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel0_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel0_acknowledge_data.channel0_acknowledge_data                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel0_acknowledge_address                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel0_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel0_acknowledge_address.channel0_acknowledge_address              |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xf0014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel0_acknowledge_mode                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel0_acknowledge_mode_type */
	/* skip, unused field unused_channel0_acknowledge_mode (channel0_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel0_acknowledge_mode.channel0_acknowledge_mode                    |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xf0010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel0_global_set_id                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel0_global_set_id_type */
	/* skip, unused field unused_channel0_global_set_id (channel0_global_set_id) */
	REG_DUMP_PRINT_1("   -channel0_global_set_id.channel0_global_set_id                          |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xf0008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel0_padding_mode                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel0_padding_mode_type */
	/* skip, unused field unused_channel0_padding_mode (channel0_padding_mode) */
	REG_DUMP_PRINT_1("   -channel0_padding_mode.channel0_padding_mode                            |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0xf0000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma.channel0_element_extend_mode                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_input_slice_light_logic_dma_channel0_element_extend_mode_type */
	/* skip, unused field unused_channel0_element_extend_mode (channel0_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel0_element_extend_mode.channel0_element_extend_mode              |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
} /* end dma */

/* Generated Debug Code: Device PSA_Cluster_CCM_CCM */
void ia_css_debug_dump_PSA_Cluster_CCM_CCM(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xdd644);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                       |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdd640);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                           |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdd63c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                           |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdd638);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                         |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdd634);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                     |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdd630);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp            |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdd62c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid            |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdd628);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data             |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xdd624);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                 |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdd620);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                               |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                  |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                 |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xdd61c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                        |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                          |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xdd618);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_FF_CCM_GEN_CTRL_Info           |  0x%08X  |  ""CCM General control register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_FF_CCM_GEN_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_CCM_GEN_CTRL_Info (reg_FF_CCM_GEN_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_CCM_GEN_CTRL_Info.Ccm_En                      |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdd614);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_FF_CCM_MAT_COEFF_5_Info        |  0x%08X  |  ""CCM Matrix coefficients 5""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_FF_CCM_MAT_COEFF_5_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_CCM_MAT_COEFF_5_Info.Coeff_m33                |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_FF_CCM_MAT_COEFF_5_Info.Coeff_Ob                 |      0x%04X  |  [RW][31:16]""""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xdd610);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_FF_CCM_MAT_COEFF_4_Info        |  0x%08X  |  ""CCM Matrix coefficients 4""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_FF_CCM_MAT_COEFF_4_Info_type */
	/* skip, unused field unused_reg_FF_CCM_MAT_COEFF_4_Info (reg_FF_CCM_MAT_COEFF_4_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_CCM_MAT_COEFF_4_Info.Coeff_m31                |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_FF_CCM_MAT_COEFF_4_Info.Coeff_m32                |      0x%04X  |  [RW][30:16]""""\n", FIELD_VALUE(val, 16, 30));
	val = REG_DUMP_READ_REGISTER(0xdd60c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_FF_CCM_MAT_COEFF_3_Info        |  0x%08X  |  ""CCM Matrix coefficients 3""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_FF_CCM_MAT_COEFF_3_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_CCM_MAT_COEFF_3_Info.Coeff_m23                |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_FF_CCM_MAT_COEFF_3_Info.Coeff_Og                 |      0x%04X  |  [RW][31:16]""""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xdd608);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_FF_CCM_MAT_COEFF_2_Info        |  0x%08X  |  ""CCM Matrix coefficients 2""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_FF_CCM_MAT_COEFF_2_Info_type */
	/* skip, unused field unused_reg_FF_CCM_MAT_COEFF_2_Info (reg_FF_CCM_MAT_COEFF_2_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_CCM_MAT_COEFF_2_Info.Coeff_m21                |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_FF_CCM_MAT_COEFF_2_Info.Coeff_m22                |      0x%04X  |  [RW][30:16]""""\n", FIELD_VALUE(val, 16, 30));
	val = REG_DUMP_READ_REGISTER(0xdd604);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_FF_CCM_MAT_COEFF_1_Info        |  0x%08X  |  ""CCM Matrix coefficients 1""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_FF_CCM_MAT_COEFF_1_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_CCM_MAT_COEFF_1_Info.Coeff_m13                |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_FF_CCM_MAT_COEFF_1_Info.Coeff_Or                 |      0x%04X  |  [RW][31:16]""""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xdd600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_CCM.reg_FF_CCM_MAT_COEFF_0_Info        |  0x%08X  |  ""CCM Matrix coefficients 0""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_CCM_reg_FF_CCM_MAT_COEFF_0_Info_type */
	/* skip, unused field unused_reg_FF_CCM_MAT_COEFF_0_Info (reg_FF_CCM_MAT_COEFF_0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_CCM_MAT_COEFF_0_Info.Coeff_m11                |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_FF_CCM_MAT_COEFF_0_Info.Coeff_m12                |      0x%04X  |  [RW][30:16]""""\n", FIELD_VALUE(val, 16, 30));
} /* end PSA_Cluster_CCM_CCM */

/* Generated Debug Code: Device PSA_Cluster_CCM_BDC */
void ia_css_debug_dump_PSA_Cluster_CCM_BDC(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xdd54c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                       |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdd548);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                           |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdd544);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                           |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdd540);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                         |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdd53c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                     |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdd538);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp            |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdd534);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid            |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdd530);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data             |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xdd52c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                 |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdd528);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                               |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                  |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                 |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xdd524);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                        |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                          |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xdd520);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_FF_BDC_CTRL_Info               |  0x%08X  |  ""General control register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_FF_BDC_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BDC_CTRL_Info (reg_FF_BDC_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BDC_CTRL_Info.LUT_SIZE                        |       0x%03X  |  [RW][08:00]""Number of used entries in the table""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_CTRL_Info.En                              |         0x%01X  |  [RW][16:16]""BDC enable bit""\n", FIELD_VALUE(val, 16, 16));
	val = REG_DUMP_READ_REGISTER(0xdd51c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_FF_BDC_SEG_7_CTRL_Info         |  0x%08X  |  ""Segment 7 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_FF_BDC_SEG_7_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BDC_SEG_7_CTRL_Info (reg_FF_BDC_SEG_7_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_7_CTRL_Info.BASE_LEVEL                |      0x%04X  |  [RW][13:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 13));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_7_CTRL_Info.STEP_SIZE                 |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_7_CTRL_Info.START_BIN                 |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdd518);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_FF_BDC_SEG_6_CTRL_Info         |  0x%08X  |  ""Segment 6 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_FF_BDC_SEG_6_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BDC_SEG_6_CTRL_Info (reg_FF_BDC_SEG_6_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_6_CTRL_Info.BASE_LEVEL                |      0x%04X  |  [RW][13:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 13));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_6_CTRL_Info.STEP_SIZE                 |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_6_CTRL_Info.START_BIN                 |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdd514);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_FF_BDC_SEG_5_CTRL_Info         |  0x%08X  |  ""Segment 5 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_FF_BDC_SEG_5_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BDC_SEG_5_CTRL_Info (reg_FF_BDC_SEG_5_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_5_CTRL_Info.BASE_LEVEL                |      0x%04X  |  [RW][13:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 13));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_5_CTRL_Info.STEP_SIZE                 |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_5_CTRL_Info.START_BIN                 |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdd510);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_FF_BDC_SEG_4_CTRL_Info         |  0x%08X  |  ""Segment 4 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_FF_BDC_SEG_4_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BDC_SEG_4_CTRL_Info (reg_FF_BDC_SEG_4_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_4_CTRL_Info.BASE_LEVEL                |      0x%04X  |  [RW][13:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 13));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_4_CTRL_Info.STEP_SIZE                 |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_4_CTRL_Info.START_BIN                 |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdd50c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_FF_BDC_SEG_3_CTRL_Info         |  0x%08X  |  ""Segment 3 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_FF_BDC_SEG_3_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BDC_SEG_3_CTRL_Info (reg_FF_BDC_SEG_3_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_3_CTRL_Info.BASE_LEVEL                |      0x%04X  |  [RW][13:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 13));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_3_CTRL_Info.STEP_SIZE                 |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_3_CTRL_Info.START_BIN                 |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdd508);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_FF_BDC_SEG_2_CTRL_Info         |  0x%08X  |  ""Segment 2 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_FF_BDC_SEG_2_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BDC_SEG_2_CTRL_Info (reg_FF_BDC_SEG_2_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_2_CTRL_Info.BASE_LEVEL                |      0x%04X  |  [RW][13:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 13));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_2_CTRL_Info.STEP_SIZE                 |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_2_CTRL_Info.START_BIN                 |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdd504);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_FF_BDC_SEG_1_CTRL_Info         |  0x%08X  |  ""Segment 1 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_FF_BDC_SEG_1_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BDC_SEG_1_CTRL_Info (reg_FF_BDC_SEG_1_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_1_CTRL_Info.BASE_LEVEL                |      0x%04X  |  [RW][13:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 13));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_1_CTRL_Info.STEP_SIZE                 |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_1_CTRL_Info.START_BIN                 |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdd500);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC.reg_FF_BDC_SEG_0_CTRL_Info         |  0x%08X  |  ""Segment 0 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_reg_FF_BDC_SEG_0_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BDC_SEG_0_CTRL_Info (reg_FF_BDC_SEG_0_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_0_CTRL_Info.BASE_LEVEL                |      0x%04X  |  [RW][13:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 13));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_0_CTRL_Info.STEP_SIZE                 |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BDC_SEG_0_CTRL_Info.START_BIN                 |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
} /* end PSA_Cluster_CCM_BDC */

/* Generated Debug Code: Device PSA_Cluster_CCM_BDC_ff_bitdecomp_evenodd_lut */
void ia_css_debug_dump_PSA_Cluster_CCM_BDC_ff_bitdecomp_evenodd_lut(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xdd4fc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC_ff_bitdecomp_evenodd_lut.ff_bitdecomp_evenodd_lut_last   |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_ff_bitdecomp_evenodd_lut_ff_bitdecomp_evenodd_lut_last_type */
	REG_DUMP_PRINT_1("   -ff_bitdecomp_evenodd_lut_last.ff_bitdecomp_evenodd_lut_last                |  0x%08X  |  [RW][31:00]""FF_BDC_EVENODD_LUT""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xdd300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_BDC_ff_bitdecomp_evenodd_lut.ff_bitdecomp_evenodd_lut_first  |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_CCM_BDC_ff_bitdecomp_evenodd_lut_ff_bitdecomp_evenodd_lut_first_type */
	REG_DUMP_PRINT_1("   -ff_bitdecomp_evenodd_lut_first.ff_bitdecomp_evenodd_lut_first              |  0x%08X  |  [RW][31:00]""FF_BDC_EVENODD_LUT""\n", FIELD_VALUE(val, 0, 31));
} /* end PSA_Cluster_CCM_BDC_ff_bitdecomp_evenodd_lut */

/* Generated Debug Code: Device PSA_Cluster_CCM_AckConv */
void ia_css_debug_dump_PSA_Cluster_CCM_AckConv(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xdd204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_AckConv.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_AckConv_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info      |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xdd200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_CCM_AckConv.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_CCM_AckConv_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                 |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                     |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                     |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                     |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_CCM_AckConv */

/* Generated Debug Code: Device PSA_Cluster_Advanced_Demosaic_DM */
void ia_css_debug_dump_PSA_Cluster_Advanced_Demosaic_DM(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xdc094);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                                    |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdc090);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                                        |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdc08c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                                        |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdc088);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                                      |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdc084);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                                  |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdc080);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp                         |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdc07c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid                         |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdc078);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data                          |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xdc074);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                              |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdc070);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                            |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                               |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                              |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xdc06c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                                     |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                                       |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xdc068);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_FF_DM_CTRL2_Info               |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_FF_DM_CTRL2_Info_type */
	/* skip, unused field unused_reg_FF_DM_CTRL2_Info (reg_FF_DM_CTRL2_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_DM_CTRL2_Info.Coring_Param                                 |        0x%02X  |  [RW][04:00]""False color correction control : UNSIGNED : Range[0..31]""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xdc064);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_FF_DM_CTRL1_Info               |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_FF_DM_CTRL1_Info_type */
	/* skip, unused field unused_reg_FF_DM_CTRL1_Info (reg_FF_DM_CTRL1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_DM_CTRL1_Info.gamma_sc                                     |        0x%02X  |  [RW][04:00]""Sharpening coefficient for GREEN calculations : UNSIGNED : Range[0..31]""\n", FIELD_VALUE(val, 0, 4));
	REG_DUMP_PRINT_1("   -reg_FF_DM_CTRL1_Info.LC_ctrl                                      |        0x%02X  |  [RW][12:08]""Parameter that controls weights of Chroma Homogeneity metric : UNSIGNED: Range[0..31]""\n", FIELD_VALUE(val, 8, 12));
	REG_DUMP_PRINT_1("   -reg_FF_DM_CTRL1_Info.CR_Param1                                    |        0x%02X  |  [RW][20:16]""Control for Checker Artifact Removal : UNSIGNED: Range[0..31]""\n", FIELD_VALUE(val, 16, 20));
	REG_DUMP_PRINT_1("   -reg_FF_DM_CTRL1_Info.CR_Param2                                    |        0x%02X  |  [RW][28:24]""Control for Checker Artifact Removal : UNSIGNED: Range[0..31]""\n", FIELD_VALUE(val, 24, 28));
	val = REG_DUMP_READ_REGISTER(0xdc060);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_DM.reg_FF_DM_CTRL0_Info               |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_DM_reg_FF_DM_CTRL0_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_DM_CTRL0_Info.FF_En                                        |         0x%01X  |  [RW][00:00]""Fixed function enabled, not bypassed""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_FF_DM_CTRL0_Info.ChAR_En                                      |         0x%01X  |  [RW][01:01]""Checker Artifact Removal enable""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -reg_FF_DM_CTRL0_Info.FCC_En                                       |         0x%01X  |  [RW][02:02]""False Color Correction enable""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -reg_FF_DM_CTRL0_Info.Frame_Width                                  |      0x%04X  |  [RW][31:16]""Represents the number of pixels in each column, value: Col_Size==Frame_Width""\n", FIELD_VALUE(val, 16, 31));
} /* end PSA_Cluster_Advanced_Demosaic_DM */

/* Generated Debug Code: Device PSA_Cluster_Advanced_Demosaic_AckConv */
void ia_css_debug_dump_PSA_Cluster_Advanced_Demosaic_AckConv(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xdc054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_AckConv.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_AckConv_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info                    |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xdc050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Advanced_Demosaic_AckConv.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Advanced_Demosaic_AckConv_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                               |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                                   |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                                   |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                                   |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_Advanced_Demosaic_AckConv */

/* Generated Debug Code: Device PSA_Cluster_Bayer_WB_WBA */
void ia_css_debug_dump_PSA_Cluster_Bayer_WB_WBA(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xdb548);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                            |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdb544);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                                |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdb540);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                                |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdb53c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                              |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdb538);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                          |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdb534);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp                 |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdb530);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid                 |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdb52c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data                  |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xdb528);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                    |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                       |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                      |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xdb524);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                             |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                               |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xdb520);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                      |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdb51c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_FF_WBA_GEN_CTRL_Info           |  0x%08X  |  ""white balance enable""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_FF_WBA_GEN_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_WBA_GEN_CTRL_Info (reg_FF_WBA_GEN_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_WBA_GEN_CTRL_Info.WB_En                            |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdb518);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_FF_WBA_SENSOR_CFG_2_Info       |  0x%08X  |  ""Defines the Color ID of the pixel in the CFA pattern""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_FF_WBA_SENSOR_CFG_2_Info_type */
	/* skip, unused field unused_reg_FF_WBA_SENSOR_CFG_2_Info (reg_FF_WBA_SENSOR_CFG_2_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_2_Info.Pat_20                       |         0x%01X  |  [RW][02:00]""color id of row 2 column 0""\n", FIELD_VALUE(val, 0, 2));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_2_Info.Pat_21                       |         0x%01X  |  [RW][06:04]""color id of row 2 column 1""\n", FIELD_VALUE(val, 4, 6));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_2_Info.Pat_22                       |         0x%01X  |  [RW][10:08]""color id of row 2 column 2""\n", FIELD_VALUE(val, 8, 10));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_2_Info.Pat_23                       |         0x%01X  |  [RW][14:12]""color id of row 2 column 3""\n", FIELD_VALUE(val, 12, 14));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_2_Info.Pat_30                       |         0x%01X  |  [RW][18:16]""color id of row 3 column 0""\n", FIELD_VALUE(val, 16, 18));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_2_Info.Pat_31                       |         0x%01X  |  [RW][22:20]""color id of row 3 column 1""\n", FIELD_VALUE(val, 20, 22));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_2_Info.Pat_32                       |         0x%01X  |  [RW][26:24]""color id of row 3 column 2""\n", FIELD_VALUE(val, 24, 26));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_2_Info.Pat_33                       |         0x%01X  |  [RW][30:28]""color id of row 3 column 3""\n", FIELD_VALUE(val, 28, 30));
	val = REG_DUMP_READ_REGISTER(0xdb514);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_FF_WBA_SENSOR_CFG_1_Info       |  0x%08X  |  ""Defines the Color ID of the pixel in the CFA pattern""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_FF_WBA_SENSOR_CFG_1_Info_type */
	/* skip, unused field unused_reg_FF_WBA_SENSOR_CFG_1_Info (reg_FF_WBA_SENSOR_CFG_1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_1_Info.Pat_00                       |         0x%01X  |  [RW][02:00]""color id of row 0 column 0""\n", FIELD_VALUE(val, 0, 2));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_1_Info.Pat_01                       |         0x%01X  |  [RW][06:04]""color id of row 0 column 1""\n", FIELD_VALUE(val, 4, 6));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_1_Info.Pat_02                       |         0x%01X  |  [RW][10:08]""color id of row 0 column 2""\n", FIELD_VALUE(val, 8, 10));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_1_Info.Pat_03                       |         0x%01X  |  [RW][14:12]""color id of row 0 column 3""\n", FIELD_VALUE(val, 12, 14));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_1_Info.Pat_10                       |         0x%01X  |  [RW][18:16]""color id of row 1 column 0""\n", FIELD_VALUE(val, 16, 18));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_1_Info.Pat_11                       |         0x%01X  |  [RW][22:20]""color id of row 1 column 1""\n", FIELD_VALUE(val, 20, 22));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_1_Info.Pat_12                       |         0x%01X  |  [RW][26:24]""color id of row 1 column 2""\n", FIELD_VALUE(val, 24, 26));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_1_Info.Pat_13                       |         0x%01X  |  [RW][30:28]""color id of row 1 column 3""\n", FIELD_VALUE(val, 28, 30));
	val = REG_DUMP_READ_REGISTER(0xdb510);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_FF_WBA_SENSOR_CFG_0_Info       |  0x%08X  |  ""CFA sensor mode""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_FF_WBA_SENSOR_CFG_0_Info_type */
	/* skip, unused field unused_reg_FF_WBA_SENSOR_CFG_0_Info (reg_FF_WBA_SENSOR_CFG_0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_WBA_SENSOR_CFG_0_Info.Sensor_mode                  |         0x%01X  |  [RW][01:00]""""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xdb50c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_FF_WBA_GAIN_CTRL3_Info         |  0x%08X  |  ""WB gains for color channels 6,7 Unsigned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_FF_WBA_GAIN_CTRL3_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_WBA_GAIN_CTRL3_Info.Gch6                           |      0x%04X  |  [RW][15:00]""WB gains for color channel 6 Unsigned""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_GAIN_CTRL3_Info.Gch7                           |      0x%04X  |  [RW][31:16]""WB gains for color channel 7 Unsigned""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xdb508);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_FF_WBA_GAIN_CTRL2_Info         |  0x%08X  |  ""WB gains for color channels 4,5 Unsigned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_FF_WBA_GAIN_CTRL2_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_WBA_GAIN_CTRL2_Info.Gch4                           |      0x%04X  |  [RW][15:00]""WB gains for color channel 4 Unsigned""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_GAIN_CTRL2_Info.Gch5                           |      0x%04X  |  [RW][31:16]""WB gains for color channel 5 Unsigned""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xdb504);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_FF_WBA_GAIN_CTRL1_Info         |  0x%08X  |  ""WB gains for color channels 2,3 Unsigned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_FF_WBA_GAIN_CTRL1_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_WBA_GAIN_CTRL1_Info.Gch2                           |      0x%04X  |  [RW][15:00]""WB gains for color channel 2 Unsigned""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_GAIN_CTRL1_Info.Gch3                           |      0x%04X  |  [RW][31:16]""WB gains for color channel 3 Unsigned""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xdb500);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_WBA.reg_FF_WBA_GAIN_CTRL0_Info         |  0x%08X  |  ""WB gains for color channels 0,1 Unsigned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_WBA_reg_FF_WBA_GAIN_CTRL0_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_WBA_GAIN_CTRL0_Info.Gch0                           |      0x%04X  |  [RW][15:00]""WB gains for color channel 0 Unsigned""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_WBA_GAIN_CTRL0_Info.Gch1                           |      0x%04X  |  [RW][31:16]""WB gains for color channel 1 Unsigned""\n", FIELD_VALUE(val, 16, 31));
} /* end PSA_Cluster_Bayer_WB_WBA */

/* Generated Debug Code: Device PSA_Cluster_Bayer_WB_AckConv */
void ia_css_debug_dump_PSA_Cluster_Bayer_WB_AckConv(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xdb404);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_AckConv.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_AckConv_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info           |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xdb400);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_AckConv.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_AckConv_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                      |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                          |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                          |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                          |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_Bayer_WB_AckConv */

/* Generated Debug Code: Device PSA_Cluster_Bayer_WB_BC */
void ia_css_debug_dump_PSA_Cluster_Bayer_WB_BC(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xdb24c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                           |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdb248);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                               |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdb244);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                               |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdb240);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                             |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdb23c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                         |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdb238);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp                |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdb234);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid                |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdb230);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data                 |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xdb22c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                     |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdb228);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                   |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                      |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                     |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xdb224);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                            |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                              |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xdb220);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_FF_BC_CTRL_Info                |  0x%08X  |  ""General control register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_FF_BC_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BC_CTRL_Info (reg_FF_BC_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BC_CTRL_Info.LUT_SIZE                             |       0x%03X  |  [RW][08:00]""Number of used entries in the table""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_BC_CTRL_Info.En                                   |         0x%01X  |  [RW][16:16]""BC enable bit""\n", FIELD_VALUE(val, 16, 16));
	val = REG_DUMP_READ_REGISTER(0xdb21c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_FF_BC_SEG_7_CTRL_Info          |  0x%08X  |  ""Segment 7 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_FF_BC_SEG_7_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BC_SEG_7_CTRL_Info (reg_FF_BC_SEG_7_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_7_CTRL_Info.BASE_LEVEL                     |      0x%04X  |  [RW][15:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_7_CTRL_Info.STEP_SIZE                      |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_7_CTRL_Info.START_BIN                      |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdb218);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_FF_BC_SEG_6_CTRL_Info          |  0x%08X  |  ""Segment 6 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_FF_BC_SEG_6_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BC_SEG_6_CTRL_Info (reg_FF_BC_SEG_6_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_6_CTRL_Info.BASE_LEVEL                     |      0x%04X  |  [RW][15:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_6_CTRL_Info.STEP_SIZE                      |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_6_CTRL_Info.START_BIN                      |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdb214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_FF_BC_SEG_5_CTRL_Info          |  0x%08X  |  ""Segment 5 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_FF_BC_SEG_5_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BC_SEG_5_CTRL_Info (reg_FF_BC_SEG_5_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_5_CTRL_Info.BASE_LEVEL                     |      0x%04X  |  [RW][15:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_5_CTRL_Info.STEP_SIZE                      |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_5_CTRL_Info.START_BIN                      |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdb210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_FF_BC_SEG_4_CTRL_Info          |  0x%08X  |  ""Segment 4 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_FF_BC_SEG_4_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BC_SEG_4_CTRL_Info (reg_FF_BC_SEG_4_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_4_CTRL_Info.BASE_LEVEL                     |      0x%04X  |  [RW][15:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_4_CTRL_Info.STEP_SIZE                      |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_4_CTRL_Info.START_BIN                      |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdb20c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_FF_BC_SEG_3_CTRL_Info          |  0x%08X  |  ""Segment 3 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_FF_BC_SEG_3_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BC_SEG_3_CTRL_Info (reg_FF_BC_SEG_3_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_3_CTRL_Info.BASE_LEVEL                     |      0x%04X  |  [RW][15:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_3_CTRL_Info.STEP_SIZE                      |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_3_CTRL_Info.START_BIN                      |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdb208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_FF_BC_SEG_2_CTRL_Info          |  0x%08X  |  ""Segment 2 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_FF_BC_SEG_2_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BC_SEG_2_CTRL_Info (reg_FF_BC_SEG_2_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_2_CTRL_Info.BASE_LEVEL                     |      0x%04X  |  [RW][15:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_2_CTRL_Info.STEP_SIZE                      |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_2_CTRL_Info.START_BIN                      |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdb204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_FF_BC_SEG_1_CTRL_Info          |  0x%08X  |  ""Segment 1 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_FF_BC_SEG_1_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BC_SEG_1_CTRL_Info (reg_FF_BC_SEG_1_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_1_CTRL_Info.BASE_LEVEL                     |      0x%04X  |  [RW][15:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_1_CTRL_Info.STEP_SIZE                      |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_1_CTRL_Info.START_BIN                      |        0x%02X  |  [RW][27:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 27));
	val = REG_DUMP_READ_REGISTER(0xdb200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC.reg_FF_BC_SEG_0_CTRL_Info          |  0x%08X  |  ""Segment 0 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_reg_FF_BC_SEG_0_CTRL_Info_type */
	/* skip, unused field unused_reg_FF_BC_SEG_0_CTRL_Info (reg_FF_BC_SEG_0_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_0_CTRL_Info.BASE_LEVEL                     |      0x%04X  |  [RW][15:00]""""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_0_CTRL_Info.STEP_SIZE                      |         0x%01X  |  [RW][19:16]""""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_FF_BC_SEG_0_CTRL_Info.START_BIN                      |        0x%02X  |  [RW][27:20]""""\n", FIELD_VALUE(val, 20, 27));
} /* end PSA_Cluster_Bayer_WB_BC */

/* Generated Debug Code: Device PSA_Cluster_Bayer_WB_BC_ff_bitcomp_evenodd_lut */
void ia_css_debug_dump_PSA_Cluster_Bayer_WB_BC_ff_bitcomp_evenodd_lut(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xdb1fc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC_ff_bitcomp_evenodd_lut.ff_bitcomp_evenodd_lut_last   |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_ff_bitcomp_evenodd_lut_ff_bitcomp_evenodd_lut_last_type */
	REG_DUMP_PRINT_1("   -ff_bitcomp_evenodd_lut_last.ff_bitcomp_evenodd_lut_last                    |  0x%08X  |  [RW][31:00]""FF_BC_EVENODD_LUT""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xdb000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_WB_BC_ff_bitcomp_evenodd_lut.ff_bitcomp_evenodd_lut_first  |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_Bayer_WB_BC_ff_bitcomp_evenodd_lut_ff_bitcomp_evenodd_lut_first_type */
	REG_DUMP_PRINT_1("   -ff_bitcomp_evenodd_lut_first.ff_bitcomp_evenodd_lut_first                  |  0x%08X  |  [RW][31:00]""FF_BC_EVENODD_LUT""\n", FIELD_VALUE(val, 0, 31));
} /* end PSA_Cluster_Bayer_WB_BC_ff_bitcomp_evenodd_lut */

/* Generated Debug Code: Device PSA_Cluster_Bayer_ANR_TILE */
void ia_css_debug_dump_PSA_Cluster_Bayer_ANR_TILE(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xdab2c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TILE.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TILE_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                              |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdab28);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TILE.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TILE_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                                  |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdab24);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TILE.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TILE_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                                  |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdab20);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TILE.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TILE_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                                |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xdab1c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TILE.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TILE_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                            |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdab18);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TILE.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TILE_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp                   |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdab14);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TILE.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TILE_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid                   |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdab10);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TILE.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TILE_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data                    |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xdab0c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TILE.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TILE_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                        |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xdab08);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TILE.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TILE_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                      |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                         |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                        |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xdab04);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TILE.reg_FF_TILE_TO_STRM_CFG1_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TILE_reg_FF_TILE_TO_STRM_CFG1_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_TILE_TO_STRM_CFG1_Info.Frame_Width                   |      0x%04X  |  [RW][15:00]""Represents the number of pixels in each column, value: Col_Size==Frame_Width""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_TILE_TO_STRM_CFG1_Info.Frame_Height                  |      0x%04X  |  [RW][31:16]""Represents the number of rows in each frame, value: Row_Size==Frame_Height""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xdab00);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TILE.reg_FF_TILE_TO_STRM_CFG0_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TILE_reg_FF_TILE_TO_STRM_CFG0_Info_type */
	/* skip, unused field unused_reg_FF_TILE_TO_STRM_CFG0_Info (reg_FF_TILE_TO_STRM_CFG0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_TILE_TO_STRM_CFG0_Info.FF_En                         |         0x%01X  |  [RW][00:00]""Fixed function enabled, not bypassed""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_FF_TILE_TO_STRM_CFG0_Info.Fifo_Full_Chicken             |         0x%01X  |  [RW][01:01]""Fifo full counter threshold chicken bit: Will put MAX-2 as threshold when enabled""\n", FIELD_VALUE(val, 1, 1));
} /* end PSA_Cluster_Bayer_ANR_TILE */

/* Generated Debug Code: Device PSA_Cluster_Bayer_ANR_STITCH */
void ia_css_debug_dump_PSA_Cluster_Bayer_ANR_STITCH(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xda984);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_21_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_21_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_21_Info (reg_FF_ANR_STITCH_REG_21_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_21_Info.Entry_0                         |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_21_Info.Entry_1                         |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_21_Info.Entry_2                         |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda980);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_20_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_20_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_20_Info (reg_FF_ANR_STITCH_REG_20_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_20_Info.Entry_0                         |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_20_Info.Entry_1                         |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_20_Info.Entry_2                         |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda97c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_19_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_19_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_19_Info (reg_FF_ANR_STITCH_REG_19_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_19_Info.Entry_0                         |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_19_Info.Entry_1                         |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_19_Info.Entry_2                         |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda978);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_18_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_18_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_18_Info (reg_FF_ANR_STITCH_REG_18_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_18_Info.Entry_0                         |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_18_Info.Entry_1                         |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_18_Info.Entry_2                         |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda974);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_17_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_17_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_17_Info (reg_FF_ANR_STITCH_REG_17_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_17_Info.Entry_0                         |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_17_Info.Entry_1                         |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_17_Info.Entry_2                         |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda970);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_16_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_16_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_16_Info (reg_FF_ANR_STITCH_REG_16_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_16_Info.Entry_0                         |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_16_Info.Entry_1                         |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_16_Info.Entry_2                         |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda96c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_15_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_15_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_15_Info (reg_FF_ANR_STITCH_REG_15_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_15_Info.Entry_0                         |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_15_Info.Entry_1                         |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_15_Info.Entry_2                         |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda968);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_14_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_14_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_14_Info (reg_FF_ANR_STITCH_REG_14_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_14_Info.Entry_0                         |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_14_Info.Entry_1                         |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_14_Info.Entry_2                         |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda964);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_13_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_13_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_13_Info (reg_FF_ANR_STITCH_REG_13_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_13_Info.Entry_0                         |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_13_Info.Entry_1                         |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_13_Info.Entry_2                         |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda960);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_12_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_12_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_12_Info (reg_FF_ANR_STITCH_REG_12_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_12_Info.Entry_0                         |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_12_Info.Entry_1                         |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_12_Info.Entry_2                         |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda95c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_11_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_11_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_11_Info (reg_FF_ANR_STITCH_REG_11_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_11_Info.Entry_0                         |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_11_Info.Entry_1                         |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_11_Info.Entry_2                         |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda958);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_10_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_10_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_10_Info (reg_FF_ANR_STITCH_REG_10_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_10_Info.Entry_0                         |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_10_Info.Entry_1                         |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_10_Info.Entry_2                         |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda954);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_9_Info       |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_9_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_9_Info (reg_FF_ANR_STITCH_REG_9_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_9_Info.Entry_0                          |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_9_Info.Entry_1                          |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_9_Info.Entry_2                          |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda950);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_8_Info       |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_8_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_8_Info (reg_FF_ANR_STITCH_REG_8_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_8_Info.Entry_0                          |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_8_Info.Entry_1                          |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_8_Info.Entry_2                          |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda94c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_7_Info       |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_7_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_7_Info (reg_FF_ANR_STITCH_REG_7_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_7_Info.Entry_0                          |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_7_Info.Entry_1                          |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_7_Info.Entry_2                          |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda948);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_6_Info       |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_6_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_6_Info (reg_FF_ANR_STITCH_REG_6_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_6_Info.Entry_0                          |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_6_Info.Entry_1                          |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_6_Info.Entry_2                          |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda944);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_5_Info       |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_5_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_5_Info (reg_FF_ANR_STITCH_REG_5_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_5_Info.Entry_0                          |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_5_Info.Entry_1                          |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_5_Info.Entry_2                          |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda940);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_4_Info       |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_4_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_4_Info (reg_FF_ANR_STITCH_REG_4_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_4_Info.Entry_0                          |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_4_Info.Entry_1                          |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_4_Info.Entry_2                          |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda93c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_3_Info       |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_3_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_3_Info (reg_FF_ANR_STITCH_REG_3_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_3_Info.Entry_0                          |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_3_Info.Entry_1                          |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_3_Info.Entry_2                          |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda938);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_2_Info       |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_2_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_2_Info (reg_FF_ANR_STITCH_REG_2_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_2_Info.Entry_0                          |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_2_Info.Entry_1                          |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_2_Info.Entry_2                          |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda934);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_1_Info       |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_1_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_1_Info (reg_FF_ANR_STITCH_REG_1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_1_Info.Entry_0                          |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_1_Info.Entry_1                          |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_1_Info.Entry_2                          |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda930);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_REG_0_Info       |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_REG_0_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_REG_0_Info (reg_FF_ANR_STITCH_REG_0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_0_Info.Entry_0                          |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_0_Info.Entry_1                          |        0x%02X  |  [RW][11:06]""""\n", FIELD_VALUE(val, 6, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_REG_0_Info.Entry_2                          |        0x%02X  |  [RW][17:12]""""\n", FIELD_VALUE(val, 12, 17));
	val = REG_DUMP_READ_REGISTER(0xda92c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                                |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xda928);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                                    |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xda924);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                                    |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xda920);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                                  |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xda91c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                              |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xda918);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp                     |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xda914);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid                     |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xda910);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data                      |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xda90c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                          |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xda908);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                        |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                           |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                          |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xda904);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_CFG1_Info        |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_CFG1_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_CFG1_Info.Frame_Width                       |      0x%04X  |  [RW][15:00]""Represents the number of pixels in each column, value: Col_Size==Frame_Width""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_CFG1_Info.Frame_Height                      |      0x%04X  |  [RW][31:16]""Represents the number of rows in each frame, value: Row_Size==Frame_Height""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xda900);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_STITCH.reg_FF_ANR_STITCH_CFG_Info         |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_STITCH_reg_FF_ANR_STITCH_CFG_Info_type */
	/* skip, unused field unused_reg_FF_ANR_STITCH_CFG_Info (reg_FF_ANR_STITCH_CFG_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_STITCH_CFG_Info.FF_En                              |         0x%01X  |  [RW][00:00]""Fixed function enabled, not bypassed""\n", FIELD_VALUE(val, 0, 0));
} /* end PSA_Cluster_Bayer_ANR_STITCH */

/* Generated Debug Code: Device PSA_Cluster_Bayer_ANR_TRANSFORM */
void ia_css_debug_dump_PSA_Cluster_Bayer_ANR_TRANSFORM(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xda534);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_R_CALC_3_Info            |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_R_CALC_3_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_R_CALC_3_Info.Y_Sqr_Reset                              |    0x%06X  |  [RW][23:00]""""\n", FIELD_VALUE(val, 0, 23));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_R_CALC_3_Info.a                                        |        0x%02X  |  [RW][31:24]""""\n", FIELD_VALUE(val, 24, 31));
	val = REG_DUMP_READ_REGISTER(0xda530);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_R_CALC_2_Info            |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_R_CALC_2_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_R_CALC_2_Info (reg_FF_ANR_TRANSFORM_R_CALC_2_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_R_CALC_2_Info.X_Sqr_Reset                              |    0x%06X  |  [RW][23:00]""""\n", FIELD_VALUE(val, 0, 23));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_R_CALC_2_Info.R_Norm                                   |        0x%02X  |  [RW][28:24]""Normalization factor for R""\n", FIELD_VALUE(val, 24, 28));
	val = REG_DUMP_READ_REGISTER(0xda52c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_R_CALC_1_Info            |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_R_CALC_1_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_R_CALC_1_Info (reg_FF_ANR_TRANSFORM_R_CALC_1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_R_CALC_1_Info.X_Reset                                  |      0x%04X  |  [RW][12:00]""""\n", FIELD_VALUE(val, 0, 12));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_R_CALC_1_Info.Y_Reset                                  |      0x%04X  |  [RW][28:16]""""\n", FIELD_VALUE(val, 16, 28));
	val = REG_DUMP_READ_REGISTER(0xda528);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_12_Info         |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_12_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_12_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_12_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_12_Info.Entry_0                               |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_12_Info.Entry_1                               |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda524);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_11_Info         |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_11_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_11_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_11_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_11_Info.Entry_0                               |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_11_Info.Entry_1                               |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda520);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_10_Info         |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_10_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_10_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_10_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_10_Info.Entry_0                               |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_10_Info.Entry_1                               |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda51c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_9_Info          |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_9_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_9_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_9_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_9_Info.Entry_0                                |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_9_Info.Entry_1                                |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda518);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_8_Info          |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_8_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_8_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_8_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_8_Info.Entry_0                                |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_8_Info.Entry_1                                |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda514);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_7_Info          |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_7_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_7_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_7_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_7_Info.Entry_0                                |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_7_Info.Entry_1                                |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda510);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_6_Info          |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_6_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_6_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_6_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_6_Info.Entry_0                                |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_6_Info.Entry_1                                |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda50c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_5_Info          |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_5_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_5_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_5_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_5_Info.Entry_0                                |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_5_Info.Entry_1                                |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda508);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_4_Info          |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_4_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_4_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_4_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_4_Info.Entry_0                                |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_4_Info.Entry_1                                |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda504);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_3_Info          |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_3_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_3_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_3_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_3_Info.Entry_0                                |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_3_Info.Entry_1                                |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda500);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_2_Info          |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_2_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_2_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_2_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_2_Info.Entry_0                                |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_2_Info.Entry_1                                |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda4fc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_1_Info          |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_1_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_1_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_1_Info.Entry_0                                |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_1_Info.Entry_1                                |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda4f8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_SQRT_LUT_0_Info          |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_SQRT_LUT_0_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_SQRT_LUT_0_Info (reg_FF_ANR_TRANSFORM_SQRT_LUT_0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_0_Info.Entry_0                                |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_SQRT_LUT_0_Info.Entry_1                                |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda4f4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_7_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_7_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_7_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_7_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_7_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_7_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4f0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_6_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_6_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_6_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_6_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_6_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_6_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4ec);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_5_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_5_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_5_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_5_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_5_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_5_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4e8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_4_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_4_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_4_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_4_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_4_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_4_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4e4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_3_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_3_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_3_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_3_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_3_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_3_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4e0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_2_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_2_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_2_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_2_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_2_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_2_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4dc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_1_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_1_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_1_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_1_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_1_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_1_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4d8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_0_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_0_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_0_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_0_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_0_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GB_REG_0_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4d4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_7_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_7_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_7_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_7_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_7_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_7_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4d0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_6_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_6_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_6_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_6_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_6_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_6_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4cc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_5_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_5_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_5_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_5_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_5_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_5_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4c8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_4_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_4_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_4_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_4_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_4_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_4_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4c4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_3_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_3_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_3_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_3_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_3_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_3_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4c0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_2_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_2_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_2_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_2_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_2_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_2_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4bc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_1_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_1_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_1_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_1_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_1_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_1_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4b8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_0_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_0_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_0_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_0_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_0_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_B_REG_0_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4b4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_7_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_7_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_7_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_7_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_7_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_7_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4b0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_6_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_6_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_6_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_6_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_6_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_6_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4ac);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_5_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_5_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_5_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_5_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_5_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_5_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4a8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_4_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_4_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_4_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_4_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_4_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_4_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4a4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_3_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_3_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_3_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_3_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_3_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_3_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda4a0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_2_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_2_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_2_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_2_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_2_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_2_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda49c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_1_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_1_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_1_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_1_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_1_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_1_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda498);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_0_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_0_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_0_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_0_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_0_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_R_REG_0_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda494);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_7_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_7_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_7_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_7_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_7_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_7_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda490);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_6_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_6_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_6_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_6_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_6_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_6_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda48c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_5_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_5_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_5_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_5_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_5_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_5_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda488);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_4_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_4_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_4_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_4_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_4_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_4_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda484);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_3_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_3_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_3_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_3_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_3_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_3_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda480);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_2_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_2_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_2_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_2_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_2_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_2_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda47c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_1_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_1_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_1_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_1_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_1_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_1_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda478);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_0_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_0_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_0_W_Info (reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_0_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_0_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_GR_REG_0_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda474);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_7_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_7_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_7_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_7_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_7_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_7_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda470);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_6_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_6_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_6_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_6_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_6_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_6_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda46c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_5_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_5_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_5_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_5_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_5_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_5_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda468);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_4_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_4_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_4_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_4_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_4_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_4_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda464);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_3_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_3_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_3_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_3_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_3_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_3_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda460);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_2_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_2_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_2_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_2_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_2_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_2_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda45c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_1_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_1_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_1_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_1_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_1_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_1_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda458);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_0_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_0_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_0_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_0_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_0_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GB_REG_0_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda454);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_7_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_7_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_7_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_7_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_7_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_7_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda450);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_6_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_6_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_6_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_6_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_6_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_6_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda44c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_5_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_5_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_5_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_5_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_5_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_5_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda448);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_4_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_4_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_4_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_4_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_4_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_4_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda444);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_3_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_3_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_3_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_3_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_3_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_3_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda440);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_2_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_2_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_2_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_2_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_2_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_2_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda43c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_1_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_1_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_1_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_1_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_1_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_1_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda438);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_0_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_0_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_0_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_0_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_0_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_B_REG_0_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda434);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_7_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_7_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_7_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_7_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_7_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_7_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda430);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_6_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_6_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_6_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_6_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_6_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_6_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda42c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_5_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_5_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_5_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_5_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_5_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_5_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda428);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_4_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_4_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_4_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_4_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_4_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_4_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda424);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_3_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_3_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_3_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_3_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_3_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_3_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda420);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_2_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_2_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_2_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_2_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_2_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_2_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda41c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_1_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_1_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_1_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_1_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_1_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_1_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda418);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_0_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_0_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_0_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_0_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_0_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_R_REG_0_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda414);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_7_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_7_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_7_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_7_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_7_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_7_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda410);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_6_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_6_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_6_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_6_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_6_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_6_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda40c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_5_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_5_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_5_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_5_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_5_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_5_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda408);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_4_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_4_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_4_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_4_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_4_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_4_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda404);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_3_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_3_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_3_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_3_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_3_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_3_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda400);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_2_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_2_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_2_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_2_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_2_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_2_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3fc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_1_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_1_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_1_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_1_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_1_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_1_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3f8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_0_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_0_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_0_W_Info (reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_0_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_0_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_GR_REG_0_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3f4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_7_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_7_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_7_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_7_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_7_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_7_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3f0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_6_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_6_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_6_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_6_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_6_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_6_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3ec);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_5_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_5_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_5_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_5_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_5_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_5_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3e8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_4_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_4_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_4_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_4_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_4_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_4_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3e4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_3_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_3_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_3_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_3_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_3_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_3_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3e0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_2_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_2_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_2_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_2_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_2_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_2_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3dc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_1_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_1_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_1_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_1_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_1_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_1_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3d8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_0_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_0_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_0_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_0_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_0_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GB_REG_0_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3d4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_7_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_7_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_7_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_7_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_7_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_7_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3d0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_6_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_6_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_6_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_6_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_6_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_6_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3cc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_5_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_5_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_5_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_5_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_5_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_5_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3c8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_4_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_4_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_4_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_4_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_4_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_4_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3c4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_3_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_3_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_3_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_3_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_3_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_3_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3c0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_2_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_2_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_2_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_2_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_2_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_2_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3bc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_1_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_1_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_1_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_1_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_1_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_1_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3b8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_0_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_0_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_0_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_0_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_0_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_B_REG_0_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3b4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_7_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_7_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_7_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_7_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_7_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_7_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3b0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_6_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_6_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_6_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_6_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_6_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_6_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3ac);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_5_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_5_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_5_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_5_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_5_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_5_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3a8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_4_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_4_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_4_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_4_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_4_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_4_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3a4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_3_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_3_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_3_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_3_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_3_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_3_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda3a0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_2_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_2_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_2_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_2_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_2_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_2_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda39c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_1_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_1_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_1_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_1_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_1_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_1_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda398);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_0_W_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_0_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_0_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_0_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_0_W_Info.Entry_0                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_R_REG_0_W_Info.Entry_1                         |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda394);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_7_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_7_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_7_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_7_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_7_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_7_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda390);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_6_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_6_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_6_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_6_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_6_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_6_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda38c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_5_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_5_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_5_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_5_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_5_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_5_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda388);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_4_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_4_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_4_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_4_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_4_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_4_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda384);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_3_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_3_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_3_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_3_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_3_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_3_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda380);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_2_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_2_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_2_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_2_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_2_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_2_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda37c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_1_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_1_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_1_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_1_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_1_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_1_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda378);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_0_W_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_0_W_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_0_W_Info (reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_0_W_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_0_W_Info.Entry_0                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_GR_REG_0_W_Info.Entry_1                        |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xda374);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_BETA_1_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_BETA_1_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_BETA_1_Info (reg_FF_ANR_TRANSFORM_PLANE_2_BETA_1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_BETA_1_Info.Beta_B                             |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_BETA_1_Info.Beta_Gb                            |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda370);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_BETA_0_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_BETA_0_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_BETA_0_Info (reg_FF_ANR_TRANSFORM_PLANE_2_BETA_0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_BETA_0_Info.Beta_Gr                            |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_BETA_0_Info.Beta_R                             |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda36c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_BETA_1_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_BETA_1_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_BETA_1_Info (reg_FF_ANR_TRANSFORM_PLANE_1_BETA_1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_BETA_1_Info.Beta_B                             |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_BETA_1_Info.Beta_Gb                            |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda368);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_BETA_0_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_BETA_0_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_BETA_0_Info (reg_FF_ANR_TRANSFORM_PLANE_1_BETA_0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_BETA_0_Info.Beta_Gr                            |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_BETA_0_Info.Beta_R                             |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda364);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_BETA_1_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_BETA_1_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_BETA_1_Info (reg_FF_ANR_TRANSFORM_PLANE_0_BETA_1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_BETA_1_Info.Beta_B                             |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_BETA_1_Info.Beta_Gb                            |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda360);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_BETA_0_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_BETA_0_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_BETA_0_Info (reg_FF_ANR_TRANSFORM_PLANE_0_BETA_0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_BETA_0_Info.Beta_Gr                            |       0x%03X  |  [RW][10:00]""""\n", FIELD_VALUE(val, 0, 10));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_BETA_0_Info.Beta_R                             |       0x%03X  |  [RW][26:16]""""\n", FIELD_VALUE(val, 16, 26));
	val = REG_DUMP_READ_REGISTER(0xda35c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_DC1_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_DC1_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_DC1_Info (reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_DC1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_DC1_Info.Alpha_DC_B                      |       0x%03X  |  [RW][08:00]""""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_DC1_Info.Alpha_DC_Gb                     |       0x%03X  |  [RW][24:16]""""\n", FIELD_VALUE(val, 16, 24));
	val = REG_DUMP_READ_REGISTER(0xda358);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_DC0_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_DC0_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_DC0_Info (reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_DC0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_DC0_Info.Alpha_DC_Gr                     |       0x%03X  |  [RW][08:00]""""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_DC0_Info.Alpha_DC_R                      |       0x%03X  |  [RW][24:16]""""\n", FIELD_VALUE(val, 16, 24));
	val = REG_DUMP_READ_REGISTER(0xda354);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_1_Info     |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_1_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_1_Info (reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_1_Info.Alpha_B                           |       0x%03X  |  [RW][08:00]""""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_1_Info.Alpha_Gb                          |       0x%03X  |  [RW][24:16]""""\n", FIELD_VALUE(val, 16, 24));
	val = REG_DUMP_READ_REGISTER(0xda350);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_0_Info     |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_0_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_0_Info (reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_0_Info.Alpha_Gr                          |       0x%03X  |  [RW][08:00]""""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_2_ALPHA_0_Info.Alpha_R                           |       0x%03X  |  [RW][24:16]""""\n", FIELD_VALUE(val, 16, 24));
	val = REG_DUMP_READ_REGISTER(0xda34c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_DC1_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_DC1_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_DC1_Info (reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_DC1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_DC1_Info.Alpha_DC_B                      |       0x%03X  |  [RW][08:00]""""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_DC1_Info.Alpha_DC_Gb                     |       0x%03X  |  [RW][24:16]""""\n", FIELD_VALUE(val, 16, 24));
	val = REG_DUMP_READ_REGISTER(0xda348);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_DC0_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_DC0_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_DC0_Info (reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_DC0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_DC0_Info.Alpha_DC_Gr                     |       0x%03X  |  [RW][08:00]""""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_DC0_Info.Alpha_DC_R                      |       0x%03X  |  [RW][24:16]""""\n", FIELD_VALUE(val, 16, 24));
	val = REG_DUMP_READ_REGISTER(0xda344);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_1_Info     |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_1_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_1_Info (reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_1_Info.Alpha_B                           |       0x%03X  |  [RW][08:00]""""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_1_Info.Alpha_Gb                          |       0x%03X  |  [RW][24:16]""""\n", FIELD_VALUE(val, 16, 24));
	val = REG_DUMP_READ_REGISTER(0xda340);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_0_Info     |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_0_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_0_Info (reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_0_Info.Alpha_Gr                          |       0x%03X  |  [RW][08:00]""""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_1_ALPHA_0_Info.Alpha_R                           |       0x%03X  |  [RW][24:16]""""\n", FIELD_VALUE(val, 16, 24));
	val = REG_DUMP_READ_REGISTER(0xda33c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_DC1_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_DC1_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_DC1_Info (reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_DC1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_DC1_Info.Alpha_DC_B                      |       0x%03X  |  [RW][08:00]""""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_DC1_Info.Alpha_DC_Gb                     |       0x%03X  |  [RW][24:16]""""\n", FIELD_VALUE(val, 16, 24));
	val = REG_DUMP_READ_REGISTER(0xda338);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_DC0_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_DC0_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_DC0_Info (reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_DC0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_DC0_Info.Alpha_DC_Gr                     |       0x%03X  |  [RW][08:00]""""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_DC0_Info.Alpha_DC_R                      |       0x%03X  |  [RW][24:16]""""\n", FIELD_VALUE(val, 16, 24));
	val = REG_DUMP_READ_REGISTER(0xda334);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_1_Info     |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_1_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_1_Info (reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_1_Info.Alpha_B                           |       0x%03X  |  [RW][08:00]""""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_1_Info.Alpha_Gb                          |       0x%03X  |  [RW][24:16]""""\n", FIELD_VALUE(val, 16, 24));
	val = REG_DUMP_READ_REGISTER(0xda330);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_0_Info     |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_0_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_0_Info (reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_0_Info.Alpha_Gr                          |       0x%03X  |  [RW][08:00]""""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_PLANE_0_ALPHA_0_Info.Alpha_R                           |       0x%03X  |  [RW][24:16]""""\n", FIELD_VALUE(val, 16, 24));
	val = REG_DUMP_READ_REGISTER(0xda300);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_TRANSFORM.reg_FF_ANR_TRANSFORM_CFG_Info                 |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_TRANSFORM_reg_FF_ANR_TRANSFORM_CFG_Info_type */
	/* skip, unused field unused_reg_FF_ANR_TRANSFORM_CFG_Info (reg_FF_ANR_TRANSFORM_CFG_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_CFG_Info.FF_En                                         |         0x%01X  |  [RW][00:00]""Fixed function enabled, not bypassed""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_TRANSFORM_CFG_Info.ADAPTIVE_THRESHOLD_En                         |         0x%01X  |  [RW][01:01]""Fixed function enabled, not bypassed""\n", FIELD_VALUE(val, 1, 1));
} /* end PSA_Cluster_Bayer_ANR_TRANSFORM */

/* Generated Debug Code: Device PSA_Cluster_Bayer_ANR_SEARCH */
void ia_css_debug_dump_PSA_Cluster_Bayer_ANR_SEARCH(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xda22c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_SEARCH.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_SEARCH_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                                |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xda228);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_SEARCH.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_SEARCH_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                                    |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xda224);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_SEARCH.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_SEARCH_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                                    |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xda220);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_SEARCH.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_SEARCH_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                                  |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xda21c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_SEARCH.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_SEARCH_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                              |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xda218);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_SEARCH.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_SEARCH_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp                     |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xda214);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_SEARCH.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_SEARCH_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid                     |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xda210);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_SEARCH.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_SEARCH_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data                      |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xda20c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_SEARCH.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_SEARCH_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                          |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xda208);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_SEARCH.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_SEARCH_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                        |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                           |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                          |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xda204);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_SEARCH.reg_FF_ANR_SEARCH_CFG1_Info        |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_SEARCH_reg_FF_ANR_SEARCH_CFG1_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_SEARCH_CFG1_Info.Frame_Width                       |      0x%04X  |  [RW][15:00]""Represents the number of pixels in each column, value: Col_Size==Frame_Width""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_FF_ANR_SEARCH_CFG1_Info.Frame_Height                      |      0x%04X  |  [RW][31:16]""Represents the number of rows in each frame, value: Row_Size==Frame_Height""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xda200);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_SEARCH.reg_FF_ANR_SEARCH_CFG0_Info        |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_SEARCH_reg_FF_ANR_SEARCH_CFG0_Info_type */
	/* skip, unused field unused_reg_FF_ANR_SEARCH_CFG0_Info (reg_FF_ANR_SEARCH_CFG0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_ANR_SEARCH_CFG0_Info.FF_En                             |         0x%01X  |  [RW][00:00]""Fixed function enabled, not bypassed""\n", FIELD_VALUE(val, 0, 0));
} /* end PSA_Cluster_Bayer_ANR_SEARCH */

/* Generated Debug Code: Device PSA_Cluster_Bayer_ANR_AckConv */
void ia_css_debug_dump_PSA_Cluster_Bayer_ANR_AckConv(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xda104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_AckConv.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_AckConv_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info            |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xda100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Bayer_ANR_AckConv.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Bayer_ANR_AckConv_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                       |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                           |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                           |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                           |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_Bayer_ANR_AckConv */

/* Generated Debug Code: Device PSA_Cluster_YUV1_Processing_YUV_COLLECTOR */
void ia_css_debug_dump_PSA_Cluster_YUV1_Processing_YUV_COLLECTOR(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd9804);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_COLLECTOR.reg_DFD_STREAM_SELECTOR_Info  |  0x%08X  |  ""DFD flow selector""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_COLLECTOR_reg_DFD_STREAM_SELECTOR_Info_type */
	/* skip, unused field unused_reg_DFD_STREAM_SELECTOR_Info (reg_DFD_STREAM_SELECTOR_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_STREAM_SELECTOR_Info.sel_upper_stream                         |         0x%01X  |  [RW][00:00]""when at YUV1 processing: choose the Y_EE_NR as source for DFD stream; when at YUV2 choose Y_TM as source for DFD stream""\n", FIELD_VALUE(val, 0, 0));
} /* end PSA_Cluster_YUV1_Processing_YUV_COLLECTOR */

/* Generated Debug Code: Device PSA_Cluster_YUV1_Processing_TCC_ff_tcc_gain_lut */
void ia_css_debug_dump_PSA_Cluster_YUV1_Processing_TCC_ff_tcc_gain_lut(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd979c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC_ff_tcc_gain_lut.tcc_gain_lut_last   |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_ff_tcc_gain_lut_tcc_gain_lut_last_type */
	REG_DUMP_PRINT_1("   -tcc_gain_lut_last.tcc_gain_lut_last                               |  0x%08X  |  [RW][31:00]""TCC_GAIN_LUT""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd95a0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC_ff_tcc_gain_lut.tcc_gain_lut_first  |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_ff_tcc_gain_lut_tcc_gain_lut_first_type */
	REG_DUMP_PRINT_1("   -tcc_gain_lut_first.tcc_gain_lut_first                             |  0x%08X  |  [RW][31:00]""TCC_GAIN_LUT""\n", FIELD_VALUE(val, 0, 31));
} /* end PSA_Cluster_YUV1_Processing_TCC_ff_tcc_gain_lut */

/* Generated Debug Code: Device PSA_Cluster_YUV1_Processing_TCC */
void ia_css_debug_dump_PSA_Cluster_YUV1_Processing_TCC(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd97fc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                                   |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd97f8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                                       |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd97f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                                       |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd97f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                                     |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd97ec);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                                 |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd97e8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp                        |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd97e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid                        |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd97e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data                         |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd97dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                             |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd97d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                           |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                              |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                             |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xd97d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                                    |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                                      |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xd9500);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_TCC.reg_GEN_CTRL_Info                  |  0x%08X  |  ""General control register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_TCC_reg_GEN_CTRL_Info_type */
	/* skip, unused field unused_reg_GEN_CTRL_Info (reg_GEN_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_GEN_CTRL_Info.En                                             |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_GEN_CTRL_Info.BlendShift                                     |         0x%01X  |  [RW][03:01]""""\n", FIELD_VALUE(val, 1, 3));
	REG_DUMP_PRINT_1("   -reg_GEN_CTRL_Info.GainAccordingToYOnly                           |         0x%01X  |  [RW][04:04]""If set, the gain calculation will be according to Y only, else according to YUV""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_GEN_CTRL_Info.Gamma                                          |        0x%02X  |  [RW][20:16]""""\n", FIELD_VALUE(val, 16, 20));
	REG_DUMP_PRINT_1("   -reg_GEN_CTRL_Info.Delta                                          |        0x%02X  |  [RW][28:24]""""\n", FIELD_VALUE(val, 24, 28));
} /* end PSA_Cluster_YUV1_Processing_TCC */

/* Generated Debug Code: Device PSA_Cluster_YUV1_Processing_YDS */
void ia_css_debug_dump_PSA_Cluster_YUV1_Processing_YDS(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd944c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YDS.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YDS_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                                   |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd9448);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YDS.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YDS_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                                       |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd9444);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YDS.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YDS_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                                       |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd9440);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YDS.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YDS_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                                     |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd943c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YDS.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YDS_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                                 |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd9438);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YDS.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YDS_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp                        |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd9434);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YDS.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YDS_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid                        |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd9430);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YDS.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YDS_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data                         |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd942c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YDS.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YDS_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                             |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd9428);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YDS.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YDS_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                           |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                              |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                             |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xd9404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YDS.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YDS_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                                    |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                                      |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xd9400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YDS.reg_FF_YDS_PARAM_Info              |  0x%08X  |  ""YDS control register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YDS_reg_FF_YDS_PARAM_Info_type */
	/* skip, unused field unused_reg_FF_YDS_PARAM_Info (reg_FF_YDS_PARAM_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_YDS_PARAM_Info.DS_C00                                     |         0x%01X  |  [RW][01:00]""""\n", FIELD_VALUE(val, 0, 1));
	REG_DUMP_PRINT_1("   -reg_FF_YDS_PARAM_Info.DS_C01                                     |         0x%01X  |  [RW][03:02]""""\n", FIELD_VALUE(val, 2, 3));
	REG_DUMP_PRINT_1("   -reg_FF_YDS_PARAM_Info.DS_C02                                     |         0x%01X  |  [RW][05:04]""""\n", FIELD_VALUE(val, 4, 5));
	REG_DUMP_PRINT_1("   -reg_FF_YDS_PARAM_Info.DS_C03                                     |         0x%01X  |  [RW][07:06]""""\n", FIELD_VALUE(val, 6, 7));
	REG_DUMP_PRINT_1("   -reg_FF_YDS_PARAM_Info.DS_C10                                     |         0x%01X  |  [RW][09:08]""""\n", FIELD_VALUE(val, 8, 9));
	REG_DUMP_PRINT_1("   -reg_FF_YDS_PARAM_Info.DS_C11                                     |         0x%01X  |  [RW][11:10]""""\n", FIELD_VALUE(val, 10, 11));
	REG_DUMP_PRINT_1("   -reg_FF_YDS_PARAM_Info.DS_C12                                     |         0x%01X  |  [RW][13:12]""""\n", FIELD_VALUE(val, 12, 13));
	REG_DUMP_PRINT_1("   -reg_FF_YDS_PARAM_Info.DS_C13                                     |         0x%01X  |  [RW][15:14]""""\n", FIELD_VALUE(val, 14, 15));
	REG_DUMP_PRINT_1("   -reg_FF_YDS_PARAM_Info.DS_NORM_FACTOR                             |         0x%01X  |  [RW][18:16]""""\n", FIELD_VALUE(val, 16, 18));
	REG_DUMP_PRINT_1("   -reg_FF_YDS_PARAM_Info.DS_UNUSED                                  |        0x%02X  |  [RW][23:19]""""\n", FIELD_VALUE(val, 19, 23));
	REG_DUMP_PRINT_1("   -reg_FF_YDS_PARAM_Info.YUV422_MODE                                |         0x%01X  |  [RW][25:25]""""\n", FIELD_VALUE(val, 25, 25));
} /* end PSA_Cluster_YUV1_Processing_YDS */

/* Generated Debug Code: Device PSA_Cluster_YUV1_Processing_IEFD */
void ia_css_debug_dump_PSA_Cluster_YUV1_Processing_IEFD(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd93e0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                                    |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd93dc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                                        |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd93d8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                                        |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd93d4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                                      |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd93d0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                                  |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd93cc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp                         |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd93c8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid                         |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd93c4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data                          |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd93c0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                              |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd93bc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                            |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                               |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                              |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xd93b8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                                     |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                                       |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xd93b4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_VSS_LUT_Y_Info                 |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_VSS_LUT_Y_Info_type */
	/* skip, unused field unused_reg_VSS_LUT_Y_Info (reg_VSS_LUT_Y_Info) */
	REG_DUMP_PRINT_1("   -reg_VSS_LUT_Y_Info.m_vs_y1                                        |         0x%01X  |  [RW][03:00]""Vssnlm LUT Y1""\n", FIELD_VALUE(val, 0, 3));
	REG_DUMP_PRINT_1("   -reg_VSS_LUT_Y_Info.m_vs_y2                                        |         0x%01X  |  [RW][11:08]""Vssnlm LUT Y2""\n", FIELD_VALUE(val, 8, 11));
	REG_DUMP_PRINT_1("   -reg_VSS_LUT_Y_Info.m_vs_y3                                        |         0x%01X  |  [RW][19:16]""Vssnlm LUT Y3""\n", FIELD_VALUE(val, 16, 19));
	val = REG_DUMP_READ_REGISTER(0xd93b0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_VSS_LUT_X_Info                 |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_VSS_LUT_X_Info_type */
	/* skip, unused field unused_reg_VSS_LUT_X_Info (reg_VSS_LUT_X_Info) */
	REG_DUMP_PRINT_1("   -reg_VSS_LUT_X_Info.m_vs_x0                                        |        0x%02X  |  [RW][07:00]""Vssnlm LUT X0""\n", FIELD_VALUE(val, 0, 7));
	REG_DUMP_PRINT_1("   -reg_VSS_LUT_X_Info.m_vs_x1                                        |        0x%02X  |  [RW][15:08]""Vssnlm LUT X1""\n", FIELD_VALUE(val, 8, 15));
	REG_DUMP_PRINT_1("   -reg_VSS_LUT_X_Info.m_vs_x2                                        |        0x%02X  |  [RW][23:16]""Vssnlm LUT X2""\n", FIELD_VALUE(val, 16, 23));
	val = REG_DUMP_READ_REGISTER(0xd93ac);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CUCFG1_Info                    |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CUCFG1_Info_type */
	/* skip, unused field unused_reg_CUCFG1_Info (reg_CUCFG1_Info) */
	REG_DUMP_PRINT_1("   -reg_CUCFG1_Info.m_radCU6_X1                                       |       0x%03X  |  [RW][08:00]""X1 point of CU6""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CUCFG1_Info.m_radCUUnsharp_X1                                 |       0x%03X  |  [RW][18:10]""X1 point of CUUnsharp""\n", FIELD_VALUE(val, 10, 18));
	val = REG_DUMP_READ_REGISTER(0xd93a8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CUCFG0_Info                    |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CUCFG0_Info_type */
	/* skip, unused field unused_reg_CUCFG0_Info (reg_CUCFG0_Info) */
	REG_DUMP_PRINT_1("   -reg_CUCFG0_Info.m_CU6_pow                                         |        0x%02X  |  [RW][06:00]""Power of CU6""\n", FIELD_VALUE(val, 0, 6));
	REG_DUMP_PRINT_1("   -reg_CUCFG0_Info.m_CUUnsharp_pow                                   |        0x%02X  |  [RW][13:08]""Power of CUUnsharp""\n", FIELD_VALUE(val, 8, 13));
	REG_DUMP_PRINT_1("   -reg_CUCFG0_Info.m_rad_CU6_pow                                     |        0x%02X  |  [RW][22:16]""Radial CU6 power""\n", FIELD_VALUE(val, 16, 22));
	REG_DUMP_PRINT_1("   -reg_CUCFG0_Info.m_rad_CUUnsharp_pow                               |        0x%02X  |  [RW][29:24]""Radial CUUnsharp power""\n", FIELD_VALUE(val, 24, 29));
	val = REG_DUMP_READ_REGISTER(0xd93a4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_M_RAD_FAR_W_Info               |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_M_RAD_FAR_W_Info_type */
	/* skip, unused field unused_reg_M_RAD_FAR_W_Info (reg_M_RAD_FAR_W_Info) */
	REG_DUMP_PRINT_1("   -reg_M_RAD_FAR_W_Info.dir_sharp                                    |        0x%02X  |  [RW][06:00]""Weight of wide direct sharpening""\n", FIELD_VALUE(val, 0, 6));
	REG_DUMP_PRINT_1("   -reg_M_RAD_FAR_W_Info.dir_dns                                      |        0x%02X  |  [RW][14:08]""Weight of wide direct denoising""\n", FIELD_VALUE(val, 8, 14));
	REG_DUMP_PRINT_1("   -reg_M_RAD_FAR_W_Info.m_rad_ndir_dns_powr                          |        0x%02X  |  [RW][22:16]""Power of non-direct denoising""\n", FIELD_VALUE(val, 16, 22));
	val = REG_DUMP_READ_REGISTER(0xd93a0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_RADIALCFG_Info                 |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_RADIALCFG_Info_type */
	/* skip, unused field unused_reg_RADIALCFG_Info (reg_RADIALCFG_Info) */
	REG_DUMP_PRINT_1("   -reg_RADIALCFG_Info.m_rad_nf                                       |         0x%01X  |  [RW][03:00]""Radial norm factor""\n", FIELD_VALUE(val, 0, 3));
	REG_DUMP_PRINT_1("   -reg_RADIALCFG_Info.m_rad_inv_r2                                   |        0x%02X  |  [RW][14:08]""Radial R2 norm""\n", FIELD_VALUE(val, 8, 14));
	val = REG_DUMP_READ_REGISTER(0xd939c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_RADIALRESETY2_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_RADIALRESETY2_Info_type */
	/* skip, unused field unused_reg_RADIALRESETY2_Info (reg_RADIALRESETY2_Info) */
	REG_DUMP_PRINT_1("   -reg_RADIALRESETY2_Info.y2                                         |    0x%06X  |  [RW][23:00]""Y2 reset value""\n", FIELD_VALUE(val, 0, 23));
	val = REG_DUMP_READ_REGISTER(0xd9398);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_RADIALRESETX2_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_RADIALRESETX2_Info_type */
	/* skip, unused field unused_reg_RADIALRESETX2_Info (reg_RADIALRESETX2_Info) */
	REG_DUMP_PRINT_1("   -reg_RADIALRESETX2_Info.x2                                         |    0x%06X  |  [RW][23:00]""X2 reset value""\n", FIELD_VALUE(val, 0, 23));
	val = REG_DUMP_READ_REGISTER(0xd9394);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_RADIALRESETXY_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_RADIALRESETXY_Info_type */
	/* skip, unused field unused_reg_RADIALRESETXY_Info (reg_RADIALRESETXY_Info) */
	REG_DUMP_PRINT_1("   -reg_RADIALRESETXY_Info.x                                          |      0x%04X  |  [RW][12:00]""X reset value""\n", FIELD_VALUE(val, 0, 12));
	REG_DUMP_PRINT_1("   -reg_RADIALRESETXY_Info.y                                          |      0x%04X  |  [RW][28:16]""Y reset value""\n", FIELD_VALUE(val, 16, 28));
	val = REG_DUMP_READ_REGISTER(0xd9390);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_UNSHARPCOEF1_Info              |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_UNSHARPCOEF1_Info_type */
	/* skip, unused field unused_reg_UNSHARPCOEF1_Info (reg_UNSHARPCOEF1_Info) */
	REG_DUMP_PRINT_1("   -reg_UNSHARPCOEF1_Info.c11                                         |       0x%03X  |  [RW][08:00]""Coef22""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_UNSHARPCOEF1_Info.c12                                         |       0x%03X  |  [RW][17:09]""Coef23""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_UNSHARPCOEF1_Info.c22                                         |       0x%03X  |  [RW][26:18]""Coef33""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd938c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_UNSHARPCOEF0_Info              |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_UNSHARPCOEF0_Info_type */
	/* skip, unused field unused_reg_UNSHARPCOEF0_Info (reg_UNSHARPCOEF0_Info) */
	REG_DUMP_PRINT_1("   -reg_UNSHARPCOEF0_Info.c00                                         |       0x%03X  |  [RW][08:00]""Coef11""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_UNSHARPCOEF0_Info.c01                                         |       0x%03X  |  [RW][17:09]""Coef12""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_UNSHARPCOEF0_Info.c02                                         |       0x%03X  |  [RW][26:18]""Coef13""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd9388);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_UNSHARPCFG_Info                |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_UNSHARPCFG_Info_type */
	/* skip, unused field unused_reg_UNSHARPCFG_Info (reg_UNSHARPCFG_Info) */
	REG_DUMP_PRINT_1("   -reg_UNSHARPCFG_Info.m_unsharp_weight                              |        0x%02X  |  [RW][06:00]""Unsharp mask blending weight""\n", FIELD_VALUE(val, 0, 6));
	REG_DUMP_PRINT_1("   -reg_UNSHARPCFG_Info.m_unsharp_amount                              |       0x%03X  |  [RW][16:08]""Unsharp mask amount""\n", FIELD_VALUE(val, 8, 16));
	val = REG_DUMP_READ_REGISTER(0xd9384);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_M_FAR_W_Info                   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_M_FAR_W_Info_type */
	/* skip, unused field unused_reg_M_FAR_W_Info (reg_M_FAR_W_Info) */
	REG_DUMP_PRINT_1("   -reg_M_FAR_W_Info.dir_sharp                                        |        0x%02X  |  [RW][06:00]""Weight of wide direct sharpening""\n", FIELD_VALUE(val, 0, 6));
	REG_DUMP_PRINT_1("   -reg_M_FAR_W_Info.dir_dns                                          |        0x%02X  |  [RW][14:08]""Weight of wide direct denoising""\n", FIELD_VALUE(val, 8, 14));
	REG_DUMP_PRINT_1("   -reg_M_FAR_W_Info.m_ndir_dns_powr                                  |        0x%02X  |  [RW][22:16]""Power of non-direct denoising ""\n", FIELD_VALUE(val, 16, 22));
	val = REG_DUMP_READ_REGISTER(0xd9380);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_M_SHRPN_POSI_LMT_DIR_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_M_SHRPN_POSI_LMT_DIR_Info_type */
	/* skip, unused field unused_reg_M_SHRPN_POSI_LMT_DIR_Info (reg_M_SHRPN_POSI_LMT_DIR_Info) */
	REG_DUMP_PRINT_1("   -reg_M_SHRPN_POSI_LMT_DIR_Info.value                               |      0x%04X  |  [RW][12:00]""Edges positive overshoots sharp limit""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xd937c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_M_SHRPN_NEGA_LMT_DIR_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_M_SHRPN_NEGA_LMT_DIR_Info_type */
	/* skip, unused field unused_reg_M_SHRPN_NEGA_LMT_DIR_Info (reg_M_SHRPN_NEGA_LMT_DIR_Info) */
	REG_DUMP_PRINT_1("   -reg_M_SHRPN_NEGA_LMT_DIR_Info.value                               |      0x%04X  |  [RW][12:00]""Edges negative overshoots sharp limit""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xd9378);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_M_SHRPN_POSI_LMT_TXT_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_M_SHRPN_POSI_LMT_TXT_Info_type */
	/* skip, unused field unused_reg_M_SHRPN_POSI_LMT_TXT_Info (reg_M_SHRPN_POSI_LMT_TXT_Info) */
	REG_DUMP_PRINT_1("   -reg_M_SHRPN_POSI_LMT_TXT_Info.value                               |      0x%04X  |  [RW][12:00]""Textures positive overshoots sharp limit""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xd9374);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_M_SHRPN_NEGA_LMT_TXT_Info      |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_M_SHRPN_NEGA_LMT_TXT_Info_type */
	/* skip, unused field unused_reg_M_SHRPN_NEGA_LMT_TXT_Info (reg_M_SHRPN_NEGA_LMT_TXT_Info) */
	REG_DUMP_PRINT_1("   -reg_M_SHRPN_NEGA_LMT_TXT_Info.value                               |      0x%04X  |  [RW][12:00]""Textures negative overshoots sharp limit""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xd9370);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_IEFD_CONTROL_Info              |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_IEFD_CONTROL_Info_type */
	/* skip, unused field unused_reg_IEFD_CONTROL_Info (reg_IEFD_CONTROL_Info) */
	REG_DUMP_PRINT_1("   -reg_IEFD_CONTROL_Info.m_iefd_en                                   |         0x%01X  |  [RW][00:00]""Enable device""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_IEFD_CONTROL_Info.m_denoise_en                                |         0x%01X  |  [RW][01:01]""Enable denoise""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -reg_IEFD_CONTROL_Info.m_direct_smooth_en                          |         0x%01X  |  [RW][02:02]""Enable directional smooth""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -reg_IEFD_CONTROL_Info.m_rad_enable                                |         0x%01X  |  [RW][03:03]""Enable radial update""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -reg_IEFD_CONTROL_Info.m_vssnlm_en                                 |         0x%01X  |  [RW][04:04]""Enable VSSNLM output filter""\n", FIELD_VALUE(val, 4, 4));
	val = REG_DUMP_READ_REGISTER(0xd936c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_IEFD_CONFIG_Info               |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_IEFD_CONFIG_Info_type */
	/* skip, unused field unused_reg_IEFD_CONFIG_Info (reg_IEFD_CONFIG_Info) */
	REG_DUMP_PRINT_1("   -reg_IEFD_CONFIG_Info.m_horver_diag_coeff                          |        0x%02X  |  [RW][06:00]""Gradiant compensation""\n", FIELD_VALUE(val, 0, 6));
	REG_DUMP_PRINT_1("   -reg_IEFD_CONFIG_Info.m_clamp_stitch                               |        0x%02X  |  [RW][13:08]""Slope to stitch edge""\n", FIELD_VALUE(val, 8, 13));
	REG_DUMP_PRINT_1("   -reg_IEFD_CONFIG_Info.m_direct_metric_update                       |        0x%02X  |  [RW][20:16]""Update coeff for direction metric""\n", FIELD_VALUE(val, 16, 20));
	REG_DUMP_PRINT_1("   -reg_IEFD_CONFIG_Info.m_ed_horver_diag_coeff                       |        0x%02X  |  [RW][30:24]""ED Gradiant compensation""\n", FIELD_VALUE(val, 24, 30));
	val = REG_DUMP_READ_REGISTER(0xd9368);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUV_Info               |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUV_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUV_Info (reg_CFGUNIT_CUV_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUV_Info.X0                                           |       0x%03X  |  [RW][08:00]""X coordinate of point 0""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUV_Info.X1                                           |       0x%03X  |  [RW][17:09]""X coordinate of point 1""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUV_Info.A01                                          |       0x%03X  |  [RW][26:18]""Slope A points 01""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd9364);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUR_6_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUR_6_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUR_6_Info (reg_CFGUNIT_CUR_6_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_6_Info.B34                                        |       0x%03X  |  [RW][09:00]""Slope B points 34""\n", FIELD_VALUE(val, 0, 9));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_6_Info.B45                                        |       0x%03X  |  [RW][19:10]""Slope B points 45""\n", FIELD_VALUE(val, 10, 19));
	val = REG_DUMP_READ_REGISTER(0xd9360);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUR_5_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUR_5_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUR_5_Info (reg_CFGUNIT_CUR_5_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_5_Info.B01                                        |       0x%03X  |  [RW][09:00]""Slope B points 01""\n", FIELD_VALUE(val, 0, 9));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_5_Info.B12                                        |       0x%03X  |  [RW][19:10]""Slope B points 12""\n", FIELD_VALUE(val, 10, 19));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_5_Info.B23                                        |       0x%03X  |  [RW][29:20]""Slope B points 23""\n", FIELD_VALUE(val, 20, 29));
	val = REG_DUMP_READ_REGISTER(0xd935c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUR_4_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUR_4_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUR_4_Info (reg_CFGUNIT_CUR_4_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_4_Info.A45                                        |      0x%04X  |  [RW][15:00]""Slope A points 45""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xd9358);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUR_3_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUR_3_Info_type */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_3_Info.A23                                        |      0x%04X  |  [RW][15:00]""Slope A points 23""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_3_Info.A34                                        |      0x%04X  |  [RW][31:16]""Slope A points 34""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xd9354);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUR_2_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUR_2_Info_type */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_2_Info.A01                                        |      0x%04X  |  [RW][15:00]""Slope A points 01""\n", FIELD_VALUE(val, 0, 15));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_2_Info.A12                                        |      0x%04X  |  [RW][31:16]""Slope A points 12""\n", FIELD_VALUE(val, 16, 31));
	val = REG_DUMP_READ_REGISTER(0xd9350);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUR_1_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUR_1_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUR_1_Info (reg_CFGUNIT_CUR_1_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_1_Info.X4                                         |        0x%02X  |  [RW][07:00]""X coordinate of point 4""\n", FIELD_VALUE(val, 0, 7));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_1_Info.X5                                         |        0x%02X  |  [RW][15:08]""X coordinate of point 5""\n", FIELD_VALUE(val, 8, 15));
	val = REG_DUMP_READ_REGISTER(0xd934c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUR_0_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUR_0_Info_type */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_0_Info.X0                                         |        0x%02X  |  [RW][07:00]""X coordinate of point 0""\n", FIELD_VALUE(val, 0, 7));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_0_Info.X1                                         |        0x%02X  |  [RW][15:08]""X coordinate of point 1""\n", FIELD_VALUE(val, 8, 15));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_0_Info.X2                                         |        0x%02X  |  [RW][23:16]""X coordinate of point 2""\n", FIELD_VALUE(val, 16, 23));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUR_0_Info.X3                                         |        0x%02X  |  [RW][31:24]""X coordinate of point 3""\n", FIELD_VALUE(val, 24, 31));
	val = REG_DUMP_READ_REGISTER(0xd9348);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUS_3_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUS_3_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUS_3_Info (reg_CFGUNIT_CUS_3_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUS_3_Info.B23                                        |        0x%02X  |  [RW][07:00]""Slope B points 23""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xd9344);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUS_2_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUS_2_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUS_2_Info (reg_CFGUNIT_CUS_2_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUS_2_Info.A23                                        |       0x%03X  |  [RW][08:00]""Slope A points 23""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUS_2_Info.B01                                        |        0x%02X  |  [RW][16:09]""Slope B points 01""\n", FIELD_VALUE(val, 9, 16));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUS_2_Info.B12                                        |        0x%02X  |  [RW][24:17]""Slope B points 12""\n", FIELD_VALUE(val, 17, 24));
	val = REG_DUMP_READ_REGISTER(0xd9340);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUS_1_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUS_1_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUS_1_Info (reg_CFGUNIT_CUS_1_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUS_1_Info.X3                                         |       0x%03X  |  [RW][08:00]""X coordinate of point 3""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUS_1_Info.A01                                        |       0x%03X  |  [RW][17:09]""Slope A points 01""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUS_1_Info.A12                                        |       0x%03X  |  [RW][26:18]""Slope A points 12""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd933c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUS_0_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUS_0_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUS_0_Info (reg_CFGUNIT_CUS_0_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUS_0_Info.X0                                         |       0x%03X  |  [RW][08:00]""X coordinate of point 0""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUS_0_Info.X1                                         |       0x%03X  |  [RW][17:09]""X coordinate of point 1""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUS_0_Info.X2                                         |       0x%03X  |  [RW][26:18]""X coordinate of point 2""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd9338);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CU7_Info               |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CU7_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CU7_Info (reg_CFGUNIT_CU7_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU7_Info.X0                                           |       0x%03X  |  [RW][08:00]""X coordinate of point 0""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU7_Info.X1                                           |       0x%03X  |  [RW][17:09]""X coordinate of point 1""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU7_Info.A01                                          |       0x%03X  |  [RW][26:18]""Slope A points 01""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd9334);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CU6_3_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CU6_3_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CU6_3_Info (reg_CFGUNIT_CU6_3_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU6_3_Info.B23                                        |        0x%02X  |  [RW][07:00]""Slope B points 23""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xd9330);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CU6_2_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CU6_2_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CU6_2_Info (reg_CFGUNIT_CU6_2_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU6_2_Info.A23                                        |       0x%03X  |  [RW][08:00]""Slope A points 23""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU6_2_Info.B01                                        |        0x%02X  |  [RW][16:09]""Slope B points 01""\n", FIELD_VALUE(val, 9, 16));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU6_2_Info.B12                                        |        0x%02X  |  [RW][24:17]""Slope B points 12""\n", FIELD_VALUE(val, 17, 24));
	val = REG_DUMP_READ_REGISTER(0xd932c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CU6_1_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CU6_1_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CU6_1_Info (reg_CFGUNIT_CU6_1_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU6_1_Info.X3                                         |       0x%03X  |  [RW][08:00]""X coordinate of point 3""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU6_1_Info.A01                                        |       0x%03X  |  [RW][17:09]""Slope A points 01""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU6_1_Info.A12                                        |       0x%03X  |  [RW][26:18]""Slope A points 12""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd9328);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CU6_0_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CU6_0_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CU6_0_Info (reg_CFGUNIT_CU6_0_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU6_0_Info.X0                                         |       0x%03X  |  [RW][08:00]""X coordinate of point 0""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU6_0_Info.X1                                         |       0x%03X  |  [RW][17:09]""X coordinate of point 1""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU6_0_Info.X2                                         |       0x%03X  |  [RW][26:18]""X coordinate of point 2""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd9324);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CU5_1_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CU5_1_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CU5_1_Info (reg_CFGUNIT_CU5_1_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU5_1_Info.B01                                        |        0x%02X  |  [RW][07:00]""Slope B points 01""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xd9320);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CU5_0_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CU5_0_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CU5_0_Info (reg_CFGUNIT_CU5_0_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU5_0_Info.X0                                         |       0x%03X  |  [RW][08:00]""X coordinate of point 0""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU5_0_Info.X1                                         |       0x%03X  |  [RW][17:09]""X coordinate of point 1""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU5_0_Info.A01                                        |       0x%03X  |  [RW][26:18]""Slope A points 01""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd931c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CU3_Info               |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CU3_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CU3_Info (reg_CFGUNIT_CU3_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU3_Info.X0                                           |       0x%03X  |  [RW][08:00]""X coordinate of point 0""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU3_Info.X1                                           |       0x%03X  |  [RW][17:09]""X coordinate of point 1""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU3_Info.A01                                          |       0x%03X  |  [RW][26:18]""Slope A points 01""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd9318);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUE_5_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUE_5_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUE_5_Info (reg_CFGUNIT_CUE_5_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_5_Info.B34                                        |       0x%03X  |  [RW][08:00]""Slope B points 34""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_5_Info.B45                                        |       0x%03X  |  [RW][17:09]""Slope B points 45""\n", FIELD_VALUE(val, 9, 17));
	val = REG_DUMP_READ_REGISTER(0xd9314);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUE_4_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUE_4_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUE_4_Info (reg_CFGUNIT_CUE_4_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_4_Info.B01                                        |       0x%03X  |  [RW][08:00]""Slope B points 01""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_4_Info.B12                                        |       0x%03X  |  [RW][17:09]""Slope B points 12""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_4_Info.B23                                        |       0x%03X  |  [RW][26:18]""Slope B points 23""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd9310);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUE_3_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUE_3_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUE_3_Info (reg_CFGUNIT_CUE_3_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_3_Info.A34                                        |       0x%03X  |  [RW][08:00]""Slope A points 34""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_3_Info.A45                                        |       0x%03X  |  [RW][17:09]""Slope A points 45""\n", FIELD_VALUE(val, 9, 17));
	val = REG_DUMP_READ_REGISTER(0xd930c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUE_2_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUE_2_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUE_2_Info (reg_CFGUNIT_CUE_2_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_2_Info.A01                                        |       0x%03X  |  [RW][08:00]""Slope A points 01""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_2_Info.A12                                        |       0x%03X  |  [RW][17:09]""Slope A points 12""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_2_Info.A23                                        |       0x%03X  |  [RW][26:18]""Slope A points 23""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd9308);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUE_1_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUE_1_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUE_1_Info (reg_CFGUNIT_CUE_1_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_1_Info.X3                                         |       0x%03X  |  [RW][08:00]""X coordinate of point 3""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_1_Info.X4                                         |       0x%03X  |  [RW][17:09]""X coordinate of point 4""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_1_Info.X5                                         |       0x%03X  |  [RW][26:18]""X coordinate of point 5""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd9304);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CUE_0_Info             |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CUE_0_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CUE_0_Info (reg_CFGUNIT_CUE_0_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_0_Info.X0                                         |       0x%03X  |  [RW][08:00]""X coordinate of point 0""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_0_Info.X1                                         |       0x%03X  |  [RW][17:09]""X coordinate of point 1""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CUE_0_Info.X2                                         |       0x%03X  |  [RW][26:18]""X coordinate of point 2""\n", FIELD_VALUE(val, 18, 26));
	val = REG_DUMP_READ_REGISTER(0xd9300);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_IEFD.reg_CFGUNIT_CU1_Info               |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_IEFD_reg_CFGUNIT_CU1_Info_type */
	/* skip, unused field unused_reg_CFGUNIT_CU1_Info (reg_CFGUNIT_CU1_Info) */
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU1_Info.X0                                           |       0x%03X  |  [RW][08:00]""X coordinate of point 0""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU1_Info.X1                                           |       0x%03X  |  [RW][17:09]""X coordinate of point 1""\n", FIELD_VALUE(val, 9, 17));
	REG_DUMP_PRINT_1("   -reg_CFGUNIT_CU1_Info.A01                                          |       0x%03X  |  [RW][26:18]""Slope A points 01""\n", FIELD_VALUE(val, 18, 26));
} /* end PSA_Cluster_YUV1_Processing_IEFD */

/* Generated Debug Code: Device PSA_Cluster_YUV1_Processing_YUV_SPLITTER */
void ia_css_debug_dump_PSA_Cluster_YUV1_Processing_YUV_SPLITTER(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd924c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_SPLITTER.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_SPLITTER_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                                            |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd9248);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_SPLITTER.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_SPLITTER_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                                                |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd9244);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_SPLITTER.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_SPLITTER_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                                                |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd9240);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_SPLITTER.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_SPLITTER_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                                              |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd923c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_SPLITTER.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_SPLITTER_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                                          |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd9238);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_SPLITTER.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_SPLITTER_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp                                 |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd9234);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_SPLITTER.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_SPLITTER_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid                                 |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd9230);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_SPLITTER.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_SPLITTER_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data                                  |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd922c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_SPLITTER.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_SPLITTER_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                                      |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd9228);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_SPLITTER.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_SPLITTER_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                                    |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                                       |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                                      |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xd9204);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_SPLITTER.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_SPLITTER_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                                             |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                                               |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xd9200);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_YUV_SPLITTER.reg_FF_YUV_SPLITTER_COL_SIZE_Info  |  0x%08X  |  ""Row widht - Number of columns in row""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_YUV_SPLITTER_reg_FF_YUV_SPLITTER_COL_SIZE_Info_type */
	/* skip, unused field unused_reg_FF_YUV_SPLITTER_COL_SIZE_Info (reg_FF_YUV_SPLITTER_COL_SIZE_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_YUV_SPLITTER_COL_SIZE_Info.nof_col                                 |      0x%04X  |  [RW][15:00]""""\n", FIELD_VALUE(val, 0, 15));
} /* end PSA_Cluster_YUV1_Processing_YUV_SPLITTER */

/* Generated Debug Code: Device PSA_Cluster_YUV1_Processing_AckConv */
void ia_css_debug_dump_PSA_Cluster_YUV1_Processing_AckConv(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd9104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_AckConv.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_AckConv_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info                  |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd9100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_YUV1_Processing_AckConv.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_YUV1_Processing_AckConv_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                             |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                                 |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                                 |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                                 |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_YUV1_Processing_AckConv */

/* Generated Debug Code: Device PSA_Cluster_GTC_CSC_CDS */
void ia_css_debug_dump_PSA_Cluster_GTC_CSC_CDS(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd8a4c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                           |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd8a48);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                               |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd8a44);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                               |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd8a40);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                             |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd8a3c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                         |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd8a38);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp                |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd8a34);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid                |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd8a30);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data                 |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd8a2c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                     |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd8a28);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                   |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                      |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                     |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xd8a1c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                            |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                              |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xd8a18);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_FF_UVDS_PARAM_Info             |  0x%08X  |  ""Choma DS control register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_FF_UVDS_PARAM_Info_type */
	/* skip, unused field unused_reg_FF_UVDS_PARAM_Info (reg_FF_UVDS_PARAM_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_UVDS_PARAM_Info.ds_c00                            |         0x%01X  |  [RW][01:00]""""\n", FIELD_VALUE(val, 0, 1));
	REG_DUMP_PRINT_1("   -reg_FF_UVDS_PARAM_Info.ds_c01                            |         0x%01X  |  [RW][03:02]""""\n", FIELD_VALUE(val, 2, 3));
	REG_DUMP_PRINT_1("   -reg_FF_UVDS_PARAM_Info.ds_c02                            |         0x%01X  |  [RW][05:04]""""\n", FIELD_VALUE(val, 4, 5));
	REG_DUMP_PRINT_1("   -reg_FF_UVDS_PARAM_Info.ds_c03                            |         0x%01X  |  [RW][07:06]""""\n", FIELD_VALUE(val, 6, 7));
	REG_DUMP_PRINT_1("   -reg_FF_UVDS_PARAM_Info.ds_c10                            |         0x%01X  |  [RW][09:08]""""\n", FIELD_VALUE(val, 8, 9));
	REG_DUMP_PRINT_1("   -reg_FF_UVDS_PARAM_Info.ds_c11                            |         0x%01X  |  [RW][11:10]""""\n", FIELD_VALUE(val, 10, 11));
	REG_DUMP_PRINT_1("   -reg_FF_UVDS_PARAM_Info.ds_c12                            |         0x%01X  |  [RW][13:12]""""\n", FIELD_VALUE(val, 12, 13));
	REG_DUMP_PRINT_1("   -reg_FF_UVDS_PARAM_Info.ds_c13                            |         0x%01X  |  [RW][15:14]""""\n", FIELD_VALUE(val, 14, 15));
	REG_DUMP_PRINT_1("   -reg_FF_UVDS_PARAM_Info.ds_nf                             |         0x%01X  |  [RW][18:16]""""\n", FIELD_VALUE(val, 16, 18));
	REG_DUMP_PRINT_1("   -reg_FF_UVDS_PARAM_Info.Csc_En                            |         0x%01X  |  [RW][24:24]""""\n", FIELD_VALUE(val, 24, 24));
	REG_DUMP_PRINT_1("   -reg_FF_UVDS_PARAM_Info.UV_Bin_Output                     |         0x%01X  |  [RW][25:25]""""\n", FIELD_VALUE(val, 25, 25));
	val = REG_DUMP_READ_REGISTER(0xd8a14);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_FF_CSC_MAT_COEFF_5_Info        |  0x%08X  |  ""CSC Matrix coefficients 5""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_FF_CSC_MAT_COEFF_5_Info_type */
	/* skip, unused field unused_reg_FF_CSC_MAT_COEFF_5_Info (reg_FF_CSC_MAT_COEFF_5_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_CSC_MAT_COEFF_5_Info.Coeff_c33                    |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_FF_CSC_MAT_COEFF_5_Info.Coeff_b3                     |      0x%04X  |  [RW][29:16]""""\n", FIELD_VALUE(val, 16, 29));
	val = REG_DUMP_READ_REGISTER(0xd8a10);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_FF_CSC_MAT_COEFF_4_Info        |  0x%08X  |  ""CSC Matrix coefficients 4""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_FF_CSC_MAT_COEFF_4_Info_type */
	/* skip, unused field unused_reg_FF_CSC_MAT_COEFF_4_Info (reg_FF_CSC_MAT_COEFF_4_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_CSC_MAT_COEFF_4_Info.Coeff_c31                    |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_FF_CSC_MAT_COEFF_4_Info.Coeff_c32                    |      0x%04X  |  [RW][30:16]""""\n", FIELD_VALUE(val, 16, 30));
	val = REG_DUMP_READ_REGISTER(0xd8a0c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_FF_CSC_MAT_COEFF_3_Info        |  0x%08X  |  ""CSC Matrix coefficients 3""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_FF_CSC_MAT_COEFF_3_Info_type */
	/* skip, unused field unused_reg_FF_CSC_MAT_COEFF_3_Info (reg_FF_CSC_MAT_COEFF_3_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_CSC_MAT_COEFF_3_Info.Coeff_c23                    |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_FF_CSC_MAT_COEFF_3_Info.Coeff_b2                     |      0x%04X  |  [RW][29:16]""""\n", FIELD_VALUE(val, 16, 29));
	val = REG_DUMP_READ_REGISTER(0xd8a08);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_FF_CSC_MAT_COEFF_2_Info        |  0x%08X  |  ""CSC Matrix coefficients 2""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_FF_CSC_MAT_COEFF_2_Info_type */
	/* skip, unused field unused_reg_FF_CSC_MAT_COEFF_2_Info (reg_FF_CSC_MAT_COEFF_2_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_CSC_MAT_COEFF_2_Info.Coeff_c21                    |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_FF_CSC_MAT_COEFF_2_Info.Coeff_c22                    |      0x%04X  |  [RW][30:16]""""\n", FIELD_VALUE(val, 16, 30));
	val = REG_DUMP_READ_REGISTER(0xd8a04);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_FF_CSC_MAT_COEFF_1_Info        |  0x%08X  |  ""CSC Matrix coefficients 1""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_FF_CSC_MAT_COEFF_1_Info_type */
	/* skip, unused field unused_reg_FF_CSC_MAT_COEFF_1_Info (reg_FF_CSC_MAT_COEFF_1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_CSC_MAT_COEFF_1_Info.Coeff_c13                    |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_FF_CSC_MAT_COEFF_1_Info.Coeff_b1                     |      0x%04X  |  [RW][29:16]""""\n", FIELD_VALUE(val, 16, 29));
	val = REG_DUMP_READ_REGISTER(0xd8a00);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_CSC_CDS.reg_FF_CSC_MAT_COEFF_0_Info        |  0x%08X  |  ""CSC Matrix coefficients 0""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_CSC_CDS_reg_FF_CSC_MAT_COEFF_0_Info_type */
	/* skip, unused field unused_reg_FF_CSC_MAT_COEFF_0_Info (reg_FF_CSC_MAT_COEFF_0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_CSC_MAT_COEFF_0_Info.Coeff_c11                    |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_FF_CSC_MAT_COEFF_0_Info.Coeff_c12                    |      0x%04X  |  [RW][30:16]""""\n", FIELD_VALUE(val, 16, 30));
} /* end PSA_Cluster_GTC_CSC_CDS */

/* Generated Debug Code: Device PSA_Cluster_GTC_AckConv */
void ia_css_debug_dump_PSA_Cluster_GTC_AckConv(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd8904);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_AckConv.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_AckConv_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info      |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd8900);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_AckConv.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_AckConv_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                 |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                     |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                     |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                     |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_GTC_AckConv */

/* Generated Debug Code: Device PSA_Cluster_GTC_GTM_FF_TM_LUT */
void ia_css_debug_dump_PSA_Cluster_GTC_GTM_FF_TM_LUT(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd871c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM_FF_TM_LUT.tm_evenodd_lut_last   |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_FF_TM_LUT_tm_evenodd_lut_last_type */
	REG_DUMP_PRINT_1("   -tm_evenodd_lut_last.tm_evenodd_lut_last           |  0x%08X  |  [RW][31:00]""TM_EVENODD_LUT""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd8320);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM_FF_TM_LUT.tm_evenodd_lut_first  |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_FF_TM_LUT_tm_evenodd_lut_first_type */
	REG_DUMP_PRINT_1("   -tm_evenodd_lut_first.tm_evenodd_lut_first         |  0x%08X  |  [RW][31:00]""TM_EVENODD_LUT""\n", FIELD_VALUE(val, 0, 31));
} /* end PSA_Cluster_GTC_GTM_FF_TM_LUT */

/* Generated Debug Code: Device PSA_Cluster_GTC_GTM */
void ia_css_debug_dump_PSA_Cluster_GTC_GTM(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd8788);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                       |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd8784);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                           |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd8780);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                           |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd877c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                         |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd8778);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                     |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd8774);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp            |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd8770);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid            |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd876c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data             |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd8768);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                 |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd8764);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                               |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                  |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                 |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xd8760);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                        |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                          |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xd875c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_FF_GTM_Global_Ctrl1_Info       |  0x%08X  |  ""General control register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_FF_GTM_Global_Ctrl1_Info_type */
	/* skip, unused field unused_reg_FF_GTM_Global_Ctrl1_Info (reg_FF_GTM_Global_Ctrl1_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_GTM_Global_Ctrl1_Info.GAMMA_LUT_SIZE          |       0x%03X  |  [RW][08:00]""Number of used entries in the table""\n", FIELD_VALUE(val, 0, 8));
	REG_DUMP_PRINT_1("   -reg_FF_GTM_Global_Ctrl1_Info.TM_LUT_SIZE             |       0x%03X  |  [RW][25:16]""Number of used entries in the table""\n", FIELD_VALUE(val, 16, 25));
	val = REG_DUMP_READ_REGISTER(0xd8758);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_FF_GTM_Global_Ctrl0_Info       |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_FF_GTM_Global_Ctrl0_Info_type */
	/* skip, unused field unused_reg_FF_GTM_Global_Ctrl0_Info (reg_FF_GTM_Global_Ctrl0_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_GTM_Global_Ctrl0_Info.FF_En                   |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_FF_GTM_Global_Ctrl0_Info.Gamma_En                |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -reg_FF_GTM_Global_Ctrl0_Info.TM_En                   |         0x%01X  |  [RW][02:02]""""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -reg_FF_GTM_Global_Ctrl0_Info.Gamma_Before_TM         |         0x%01X  |  [RW][03:03]""""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -reg_FF_GTM_Global_Ctrl0_Info.SR_Ctrl_a1              |         0x%01X  |  [RW][05:04]""""\n", FIELD_VALUE(val, 4, 5));
	REG_DUMP_PRINT_1("   -reg_FF_GTM_Global_Ctrl0_Info.SR_Ctrl_a2              |         0x%01X  |  [RW][09:08]""""\n", FIELD_VALUE(val, 8, 9));
	REG_DUMP_PRINT_1("   -reg_FF_GTM_Global_Ctrl0_Info.SR_Ctrl_a3              |         0x%01X  |  [RW][13:12]""""\n", FIELD_VALUE(val, 12, 13));
	val = REG_DUMP_READ_REGISTER(0xd8754);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_TM_SEG_CFG_0_Info              |  0x%08X  |  ""Segment 0 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_TM_SEG_CFG_0_Info_type */
	/* skip, unused field unused_reg_TM_SEG_CFG_0_Info (reg_TM_SEG_CFG_0_Info) */
	REG_DUMP_PRINT_1("   -reg_TM_SEG_CFG_0_Info.BASE_LEVEL                     |      0x%04X  |  [RW][14:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_TM_SEG_CFG_0_Info.STEP_SIZE                      |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_TM_SEG_CFG_0_Info.START_BIN                      |       0x%03X  |  [RW][28:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 28));
	val = REG_DUMP_READ_REGISTER(0xd8750);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_GAMMA_SEG_CFG_4_Info           |  0x%08X  |  ""Segment 4 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_GAMMA_SEG_CFG_4_Info_type */
	/* skip, unused field unused_reg_GAMMA_SEG_CFG_4_Info (reg_GAMMA_SEG_CFG_4_Info) */
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_4_Info.BASE_LEVEL                  |      0x%04X  |  [RW][14:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_4_Info.STEP_SIZE                   |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_4_Info.START_BIN                   |       0x%03X  |  [RW][28:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 28));
	val = REG_DUMP_READ_REGISTER(0xd874c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_GAMMA_SEG_CFG_3_Info           |  0x%08X  |  ""Segment 3 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_GAMMA_SEG_CFG_3_Info_type */
	/* skip, unused field unused_reg_GAMMA_SEG_CFG_3_Info (reg_GAMMA_SEG_CFG_3_Info) */
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_3_Info.BASE_LEVEL                  |      0x%04X  |  [RW][14:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_3_Info.STEP_SIZE                   |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_3_Info.START_BIN                   |       0x%03X  |  [RW][28:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 28));
	val = REG_DUMP_READ_REGISTER(0xd8748);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_GAMMA_SEG_CFG_2_Info           |  0x%08X  |  ""Segment 2 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_GAMMA_SEG_CFG_2_Info_type */
	/* skip, unused field unused_reg_GAMMA_SEG_CFG_2_Info (reg_GAMMA_SEG_CFG_2_Info) */
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_2_Info.BASE_LEVEL                  |      0x%04X  |  [RW][14:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_2_Info.STEP_SIZE                   |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_2_Info.START_BIN                   |       0x%03X  |  [RW][28:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 28));
	val = REG_DUMP_READ_REGISTER(0xd8744);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_GAMMA_SEG_CFG_1_Info           |  0x%08X  |  ""Segment 1 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_GAMMA_SEG_CFG_1_Info_type */
	/* skip, unused field unused_reg_GAMMA_SEG_CFG_1_Info (reg_GAMMA_SEG_CFG_1_Info) */
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_1_Info.BASE_LEVEL                  |      0x%04X  |  [RW][14:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_1_Info.STEP_SIZE                   |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_1_Info.START_BIN                   |       0x%03X  |  [RW][28:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 28));
	val = REG_DUMP_READ_REGISTER(0xd8740);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_GAMMA_SEG_CFG_0_Info           |  0x%08X  |  ""Segment 0 configuration""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_GAMMA_SEG_CFG_0_Info_type */
	/* skip, unused field unused_reg_GAMMA_SEG_CFG_0_Info (reg_GAMMA_SEG_CFG_0_Info) */
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_0_Info.BASE_LEVEL                  |      0x%04X  |  [RW][14:00]""The lowest input that maps to this segement""\n", FIELD_VALUE(val, 0, 14));
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_0_Info.STEP_SIZE                   |         0x%01X  |  [RW][19:16]""Distance between two bins in the segment""\n", FIELD_VALUE(val, 16, 19));
	REG_DUMP_PRINT_1("   -reg_GAMMA_SEG_CFG_0_Info.START_BIN                   |       0x%03X  |  [RW][28:20]""Starting bin of the segment Value""\n", FIELD_VALUE(val, 20, 28));
	val = REG_DUMP_READ_REGISTER(0xd8720);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_FF_TM_LUT_512_Info             |  0x%08X  |  ""Normalization TM LUT Entry 512""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_FF_TM_LUT_512_Info_type */
	/* skip, unused field unused_reg_FF_TM_LUT_512_Info (reg_FF_TM_LUT_512_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_TM_LUT_512_Info.Entry_512                     |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
	val = REG_DUMP_READ_REGISTER(0xd8300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM.reg_FF_Gamma_LUT_384_Info          |  0x%08X  |  ""Normalization Gamma LUT Entry 384""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_reg_FF_Gamma_LUT_384_Info_type */
	/* skip, unused field unused_reg_FF_Gamma_LUT_384_Info (reg_FF_Gamma_LUT_384_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_Gamma_LUT_384_Info.Entry_384                  |      0x%04X  |  [RW][14:00]""""\n", FIELD_VALUE(val, 0, 14));
} /* end PSA_Cluster_GTC_GTM */

/* Generated Debug Code: Device PSA_Cluster_GTC_GTM_FF_Gamma_LUT */
void ia_css_debug_dump_PSA_Cluster_GTC_GTM_FF_Gamma_LUT(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd82fc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM_FF_Gamma_LUT.gamma_evenodd_lut_last   |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_FF_Gamma_LUT_gamma_evenodd_lut_last_type */
	REG_DUMP_PRINT_1("   -gamma_evenodd_lut_last.gamma_evenodd_lut_last           |  0x%08X  |  [RW][31:00]""GAAMMA_EVENODD_LUT""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd8000);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_GTC_GTM_FF_Gamma_LUT.gamma_evenodd_lut_first  |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_GTC_GTM_FF_Gamma_LUT_gamma_evenodd_lut_first_type */
	REG_DUMP_PRINT_1("   -gamma_evenodd_lut_first.gamma_evenodd_lut_first         |  0x%08X  |  [RW][31:00]""GAAMMA_EVENODD_LUT""\n", FIELD_VALUE(val, 0, 31));
} /* end PSA_Cluster_GTC_GTM_FF_Gamma_LUT */

/* Generated Debug Code: Device PSA_Cluster_str2vec_ack_conv_rgb */
void ia_css_debug_dump_PSA_Cluster_str2vec_ack_conv_rgb(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd7d44);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_ack_conv_rgb.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_ack_conv_rgb_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info               |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd7d40);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_ack_conv_rgb.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_ack_conv_rgb_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                          |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                              |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                              |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                              |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_str2vec_ack_conv_rgb */

/* Generated Debug Code: Device PSA_Cluster_str2vec_ack_conv_yuv2 */
void ia_css_debug_dump_PSA_Cluster_str2vec_ack_conv_yuv2(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd7d34);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_ack_conv_yuv2.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_ack_conv_yuv2_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info                |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd7d30);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_ack_conv_yuv2.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_ack_conv_yuv2_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                           |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                               |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                               |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                               |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_str2vec_ack_conv_yuv2 */

/* Generated Debug Code: Device PSA_Cluster_str2vec_ack_conv_yuv1 */
void ia_css_debug_dump_PSA_Cluster_str2vec_ack_conv_yuv1(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd7d24);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_ack_conv_yuv1.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_ack_conv_yuv1_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info                |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd7d20);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_ack_conv_yuv1.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_ack_conv_yuv1_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                           |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                               |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                               |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                               |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_str2vec_ack_conv_yuv1 */

/* Generated Debug Code: Device PSA_Cluster_str2vec_ack_conv_bayer2 */
void ia_css_debug_dump_PSA_Cluster_str2vec_ack_conv_bayer2(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd7d14);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_ack_conv_bayer2.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_ack_conv_bayer2_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info                  |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd7d10);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_ack_conv_bayer2.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_ack_conv_bayer2_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                             |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                                 |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                                 |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                                 |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_str2vec_ack_conv_bayer2 */

/* Generated Debug Code: Device PSA_Cluster_str2vec_ack_conv_bayer1 */
void ia_css_debug_dump_PSA_Cluster_str2vec_ack_conv_bayer1(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd7d04);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_ack_conv_bayer1.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_ack_conv_bayer1_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info                  |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd7d00);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_ack_conv_bayer1.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_ack_conv_bayer1_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                             |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                                 |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                                 |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                                 |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_str2vec_ack_conv_bayer1 */

/* Generated Debug Code: Device PSA_Cluster_PSA_Irq_Ctrl */
void ia_css_debug_dump_PSA_Cluster_PSA_Irq_Ctrl(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd7c14);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_PSA_Irq_Ctrl.reg_irq_level_not_pulse   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_PSA_Irq_Ctrl_reg_irq_level_not_pulse_type */
	/* skip, unused field unused_reg_irq_level_not_pulse (reg_irq_level_not_pulse) */
	REG_DUMP_PRINT_1("   -reg_irq_level_not_pulse.reg_irq_level_not_pulse  |      0x%04X  |  [RW][12:00]""Indicates for each bit whether an interrupt cause is translated into a pulse (value='0') or into a constant level '1' (value='1') on the IRQ pin""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xd7c10);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_PSA_Irq_Ctrl.reg_irq_enable            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_PSA_Irq_Ctrl_reg_irq_enable_type */
	/* skip, unused field unused_reg_irq_enable (reg_irq_enable) */
	REG_DUMP_PRINT_1("   -reg_irq_enable.reg_irq_enable                    |      0x%04X  |  [RW][12:00]""Indicates for each bit whether an interrupt cause as monitored by the req_irq_status register also affects the IRQ pin (value='1') or not (value='0')""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xd7c08);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_PSA_Irq_Ctrl.reg_irq_status            |  0x%08X  |  ""Indicates for each bit whether a non-masked interrupt has been generated (value='1'). Can be cleared by writing a '1' into the the corresponding bit of the req_irq_clear register.""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_PSA_Irq_Ctrl_reg_irq_status_type */
	/* skip, unused field unused_reg_irq_status (reg_irq_status) */
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_WB                       |         0x%01X  |  [RO][00:00]""Represents the irq status of the irq_out from WB""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_ANR                      |         0x%01X  |  [RO][01:01]""Represents the irq status of the irq_out from ANR""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_DM                       |         0x%01X  |  [RO][02:02]""Represents the irq status of the irq_out from DM""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_CCM                      |         0x%01X  |  [RO][03:03]""Represents the irq status of the irq_out from CCM""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_YUV1                     |         0x%01X  |  [RO][04:04]""Represents the irq status of the irq_out from YUV1""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_LACE                     |         0x%01X  |  [RO][05:05]""Represents the irq status of the irq_out from LACE""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_DVS                      |         0x%01X  |  [RO][06:06]""Represents the irq status of the irq_out from DVS""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_GTC                      |         0x%01X  |  [RO][07:07]""Represents the irq status of the irq_out from GTC""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_S2V1                     |         0x%01X  |  [RO][08:08]""Represents the irq status of the irq_out from S2V1""\n", FIELD_VALUE(val, 8, 8));
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_S2V2                     |         0x%01X  |  [RO][09:09]""Represents the irq status of the irq_out from S2V2""\n", FIELD_VALUE(val, 9, 9));
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_S2V3                     |         0x%01X  |  [RO][10:10]""Represents the irq status of the irq_out from S2V3""\n", FIELD_VALUE(val, 10, 10));
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_S2V4                     |         0x%01X  |  [RO][11:11]""Represents the irq status of the irq_out from S2V4""\n", FIELD_VALUE(val, 11, 11));
	REG_DUMP_PRINT_1("   -reg_irq_status.IRQ_STAT_S2V5                     |         0x%01X  |  [RO][12:12]""Represents the irq status of the irq_out from S2V5""\n", FIELD_VALUE(val, 12, 12));
	val = REG_DUMP_READ_REGISTER(0xd7c04);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_PSA_Irq_Ctrl.reg_irq_mask              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_PSA_Irq_Ctrl_reg_irq_mask_type */
	/* skip, unused field unused_reg_irq_mask (reg_irq_mask) */
	REG_DUMP_PRINT_1("   -reg_irq_mask.reg_irq_mask                        |      0x%04X  |  [RW][12:00]""indicates for each bit of irq_di whether it can generate an interrupt request (value='1') or not (value='0'). Setting will affect reg_irq_value as well as IRQ output pin""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0xd7c00);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_PSA_Irq_Ctrl.reg_irq_edge              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_PSA_Irq_Ctrl_reg_irq_edge_type */
	/* skip, unused field unused_reg_irq_edge (reg_irq_edge) */
	REG_DUMP_PRINT_1("   -reg_irq_edge.reg_irq_edge                        |      0x%04X  |  [RW][12:00]""indicates for each bit whether an interrupt request should be generated on a falling edge (value='0') or a rising edge (value='1').""\n", FIELD_VALUE(val, 0, 12));
} /* end PSA_Cluster_PSA_Irq_Ctrl */

/* Generated Debug Code: Device PSA_Cluster_acc_gp_reg */
void ia_css_debug_dump_PSA_Cluster_acc_gp_reg(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd7b5c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.v2s5_srst_out        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_v2s5_srst_out_type */
	/* skip, unused field unused_v2s5_srst_out (v2s5_srst_out) */
	REG_DUMP_PRINT_1("   -v2s5_srst_out.v2s5_srst_out               |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b58);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.adder_srst           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_adder_srst_type */
	/* skip, unused field unused_adder_srst (adder_srst) */
	REG_DUMP_PRINT_1("   -adder_srst.adder_srst                     |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b54);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.adder_cfg            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_adder_cfg_type */
	/* skip, unused field unused_adder_cfg (adder_cfg) */
	REG_DUMP_PRINT_1("   -adder_cfg.adder_cfg                       |         0x%01X  |  [RW][01:00]""adder_cfg""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xd7b50);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.rgb_s2v_mux_sel      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_rgb_s2v_mux_sel_type */
	/* skip, unused field unused_rgb_s2v_mux_sel (rgb_s2v_mux_sel) */
	REG_DUMP_PRINT_1("   -rgb_s2v_mux_sel.rgb_s2v_mux_sel           |         0x%01X  |  [RW][00:00]""rgb_s2v_mux_sel""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b4c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.s2v5_srst_out        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_s2v5_srst_out_type */
	/* skip, unused field unused_s2v5_srst_out (s2v5_srst_out) */
	REG_DUMP_PRINT_1("   -s2v5_srst_out.s2v5_srst_out               |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b48);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.gtc_srst_out         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_gtc_srst_out_type */
	/* skip, unused field unused_gtc_srst_out (gtc_srst_out) */
	REG_DUMP_PRINT_1("   -gtc_srst_out.gtc_srst_out                 |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b44);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.lace_srst_out        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_lace_srst_out_type */
	/* skip, unused field unused_lace_srst_out (lace_srst_out) */
	REG_DUMP_PRINT_1("   -lace_srst_out.lace_srst_out               |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b40);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.dvs_srst_out         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_dvs_srst_out_type */
	/* skip, unused field unused_dvs_srst_out (dvs_srst_out) */
	REG_DUMP_PRINT_1("   -dvs_srst_out.dvs_srst_out                 |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b3c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.yuv1_srst_out        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_yuv1_srst_out_type */
	/* skip, unused field unused_yuv1_srst_out (yuv1_srst_out) */
	REG_DUMP_PRINT_1("   -yuv1_srst_out.yuv1_srst_out               |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b38);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.ccm_srst_out         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_ccm_srst_out_type */
	/* skip, unused field unused_ccm_srst_out (ccm_srst_out) */
	REG_DUMP_PRINT_1("   -ccm_srst_out.ccm_srst_out                 |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b34);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.ad_srst_out          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_ad_srst_out_type */
	/* skip, unused field unused_ad_srst_out (ad_srst_out) */
	REG_DUMP_PRINT_1("   -ad_srst_out.ad_srst_out                   |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b30);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.anr_srst_out         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_anr_srst_out_type */
	/* skip, unused field unused_anr_srst_out (anr_srst_out) */
	REG_DUMP_PRINT_1("   -anr_srst_out.anr_srst_out                 |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b2c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.wb_srst_out          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_wb_srst_out_type */
	/* skip, unused field unused_wb_srst_out (wb_srst_out) */
	REG_DUMP_PRINT_1("   -wb_srst_out.wb_srst_out                   |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b28);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.s2v4_srst_out        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_s2v4_srst_out_type */
	/* skip, unused field unused_s2v4_srst_out (s2v4_srst_out) */
	REG_DUMP_PRINT_1("   -s2v4_srst_out.s2v4_srst_out               |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b24);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.s2v3_srst_out        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_s2v3_srst_out_type */
	/* skip, unused field unused_s2v3_srst_out (s2v3_srst_out) */
	REG_DUMP_PRINT_1("   -s2v3_srst_out.s2v3_srst_out               |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b20);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.s2v2_srst_out        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_s2v2_srst_out_type */
	/* skip, unused field unused_s2v2_srst_out (s2v2_srst_out) */
	REG_DUMP_PRINT_1("   -s2v2_srst_out.s2v2_srst_out               |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b1c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.s2v1_srst_out        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_s2v1_srst_out_type */
	/* skip, unused field unused_s2v1_srst_out (s2v1_srst_out) */
	REG_DUMP_PRINT_1("   -s2v1_srst_out.s2v1_srst_out               |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b18);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.v2s4_srst_out        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_v2s4_srst_out_type */
	/* skip, unused field unused_v2s4_srst_out (v2s4_srst_out) */
	REG_DUMP_PRINT_1("   -v2s4_srst_out.v2s4_srst_out               |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b14);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.v2s3_srst_out        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_v2s3_srst_out_type */
	/* skip, unused field unused_v2s3_srst_out (v2s3_srst_out) */
	REG_DUMP_PRINT_1("   -v2s3_srst_out.v2s3_srst_out               |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b10);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.v2s2_srst_out        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_v2s2_srst_out_type */
	/* skip, unused field unused_v2s2_srst_out (v2s2_srst_out) */
	REG_DUMP_PRINT_1("   -v2s2_srst_out.v2s2_srst_out               |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b0c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.v2s1_srst_out        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_v2s1_srst_out_type */
	/* skip, unused field unused_v2s1_srst_out (v2s1_srst_out) */
	REG_DUMP_PRINT_1("   -v2s1_srst_out.v2s1_srst_out               |         0x%01X  |  [RW][00:00]""Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b08);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.s2v_sl_bus_srst_out  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_s2v_sl_bus_srst_out_type */
	/* skip, unused field unused_s2v_sl_bus_srst_out (s2v_sl_bus_srst_out) */
	REG_DUMP_PRINT_1("   -s2v_sl_bus_srst_out.s2v_sl_bus_srst_out   |         0x%01X  |  [RW][00:00]"" Bus Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b04);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.v2s_mt_bus_srst_out  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_v2s_mt_bus_srst_out_type */
	/* skip, unused field unused_v2s_mt_bus_srst_out (v2s_mt_bus_srst_out) */
	REG_DUMP_PRINT_1("   -v2s_mt_bus_srst_out.v2s_mt_bus_srst_out   |         0x%01X  |  [RW][00:00]"" Bus Soft reset""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7b00);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_acc_gp_reg.ackbus_srst_out      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_acc_gp_reg_ackbus_srst_out_type */
	/* skip, unused field unused_ackbus_srst_out (ackbus_srst_out) */
	REG_DUMP_PRINT_1("   -ackbus_srst_out.ackbus_srst_out           |         0x%01X  |  [RW][00:00]"" Bus Soft reset""\n", FIELD_VALUE(val, 0, 0));
} /* end PSA_Cluster_acc_gp_reg */

/* Generated Debug Code: Device PSA_Cluster_str2vec_rgb */
void ia_css_debug_dump_PSA_Cluster_str2vec_rgb(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd7aac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.tracker_status       |  0x%08X  |  ""The status of the tracker""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_tracker_status_type */
	/* skip, unused field unused_tracker_status (tracker_status) */
	REG_DUMP_PRINT_1("   -tracker_status.hold_rcv                    |         0x%01X  |  [RO][00:00]""Hold receiving signal""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -tracker_status.first_half_rcvd             |         0x%01X  |  [RO][01:01]""First half of vector received""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -tracker_status.vec_full                    |         0x%01X  |  [RO][02:02]""Full vector (2nd half) received""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -tracker_status.frame_done                  |         0x%01X  |  [RO][03:03]""Frame done""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -tracker_status.give_n_0                    |         0x%01X  |  [RO][04:04]""Give_n counter is zero""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -tracker_status.vec_avaialble               |        0x%02X  |  [RO][10:05]""The vectors that are available""\n", FIELD_VALUE(val, 5, 10));
	REG_DUMP_PRINT_1("   -tracker_status.line_done                   |        0x%02X  |  [RO][16:11]""Last vector of current line""\n", FIELD_VALUE(val, 11, 16));
	val = REG_DUMP_READ_REGISTER(0xd7aa8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.main_status          |  0x%08X  |  ""The status of the main controller and signals""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_main_status_type */
	/* skip, unused field unused_main_status (main_status) */
	REG_DUMP_PRINT_1("   -main_status.main_cntrl_state               |         0x%01X  |  [RO][00:00]""The state of the main controller""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -main_status.vec_sel                        |         0x%01X  |  [RO][04:01]""The vector that is selected""\n", FIELD_VALUE(val, 1, 4));
	REG_DUMP_PRINT_1("   -main_status.vec_sel_data                   |         0x%01X  |  [RO][08:05]""The vector data that is selected""\n", FIELD_VALUE(val, 5, 8));
	REG_DUMP_PRINT_1("   -main_status.vec_sel_addr                   |         0x%01X  |  [RO][11:09]""The vector address buffer that is selected""\n", FIELD_VALUE(val, 9, 11));
	REG_DUMP_PRINT_1("   -main_status.initialized                    |         0x%01X  |  [RO][12:12]""Initialized state""\n", FIELD_VALUE(val, 12, 12));
	REG_DUMP_PRINT_1("   -main_status.me_busy                        |         0x%01X  |  [RO][13:13]""The internal me busy state""\n", FIELD_VALUE(val, 13, 13));
	REG_DUMP_PRINT_1("   -main_status.command_state                  |         0x%01X  |  [RO][16:14]""The state of the command handling""\n", FIELD_VALUE(val, 14, 16));
	val = REG_DUMP_READ_REGISTER(0xd7aa4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.ack_status           |  0x%08X  |  ""The status of the acknowledgement controller and FIFO's""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_ack_status_type */
	/* skip, unused field unused_ack_status (ack_status) */
	REG_DUMP_PRINT_1("   -ack_status.ack_cntrl_state                 |         0x%01X  |  [RO][01:00]""The state of the acknowlegdement controller""\n", FIELD_VALUE(val, 0, 1));
	REG_DUMP_PRINT_1("   -ack_status.ret_ack_valid                   |         0x%01X  |  [RO][02:02]""Return ack valid""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -ack_status.ret_ack_accept                  |         0x%01X  |  [RO][03:03]""Return ack accept""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -ack_status.int_ack_valid                   |         0x%01X  |  [RO][04:04]""Internal ack wrvalid""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -ack_status.int_ack_accept                  |         0x%01X  |  [RO][05:05]""Internal ack wraccept""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -ack_status.stall_sending                   |         0x%01X  |  [RO][06:06]""Stall sending vectors""\n", FIELD_VALUE(val, 6, 6));
	val = REG_DUMP_READ_REGISTER(0xd7aa0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.io_status            |  0x%08X  |  ""The status of the input and outputs of the device.""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_io_status_type */
	REG_DUMP_PRINT_1("   -io_status.out_ack_vld                      |         0x%01X  |  [RO][00:00]""Out acknowledge valid""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -io_status.out_ack_accept                   |         0x%01X  |  [RO][01:01]""Out acknowledge accept""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -io_status.pxl_cmpnt_vld                    |         0x%01X  |  [RO][02:02]""Pixel component stream valid""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -io_status.pxl_cmpnt_accept                 |         0x%01X  |  [RO][03:03]""Pixel component stream accept""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_cs                        |         0x%01X  |  [RO][04:04]""CIO Master CS signal""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_run                       |         0x%01X  |  [RO][05:05]""CIO Master RUN signal""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_we_n                      |         0x%01X  |  [RO][06:06]""CIO Master WE_N signal""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_addr                      |   0x%07X  |  [RO][31:07]""CIO master ADDR [upper_bit : lower_bit] (With lower_bit : CEIL(LOG2(BITS_TO_BYTES(master port width))) and upper_bit : lower_bit + 20)""\n", FIELD_VALUE(val, 7, 31));
	val = REG_DUMP_READ_REGISTER(0xd7a9c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.lines_done           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_lines_done_type */
	/* skip, unused field unused_lines_done (lines_done) */
	REG_DUMP_PRINT_1("   -lines_done.lines_done                      |       0x%03X  |  [RO][09:00]""The amount of lines done for the current frame.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xd7a98);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.pxls_cur_line        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_pxls_cur_line_type */
	/* skip, unused field unused_pxls_cur_line (pxls_cur_line) */
	REG_DUMP_PRINT_1("   -pxls_cur_line.pxls_cur_line                |       0x%03X  |  [RO][11:00]""The amount of pixel components processed so far for the current line.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xd7a94);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_5_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_5_sts_cur_addr_type */
	/* skip, unused field unused_buff_5_sts_cur_addr (buff_5_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_5_sts_cur_addr.buff_5_sts_cur_addr    |   0x%07X  |  [RO][25:00]""The current address of buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a90);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_4_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_4_sts_cur_addr_type */
	/* skip, unused field unused_buff_4_sts_cur_addr (buff_4_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_4_sts_cur_addr.buff_4_sts_cur_addr    |   0x%07X  |  [RO][25:00]""The current address of buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a8c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_3_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_3_sts_cur_addr_type */
	/* skip, unused field unused_buff_3_sts_cur_addr (buff_3_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_3_sts_cur_addr.buff_3_sts_cur_addr    |   0x%07X  |  [RO][25:00]""The current address of buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a88);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_2_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_2_sts_cur_addr_type */
	/* skip, unused field unused_buff_2_sts_cur_addr (buff_2_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_2_sts_cur_addr.buff_2_sts_cur_addr    |   0x%07X  |  [RO][25:00]""The current address of buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a84);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_1_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_1_sts_cur_addr_type */
	/* skip, unused field unused_buff_1_sts_cur_addr (buff_1_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_1_sts_cur_addr.buff_1_sts_cur_addr    |   0x%07X  |  [RO][25:00]""The current address of buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a80);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_0_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_0_sts_cur_addr_type */
	/* skip, unused field unused_buff_0_sts_cur_addr (buff_0_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_0_sts_cur_addr.buff_0_sts_cur_addr    |   0x%07X  |  [RO][25:00]""The current address of buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a7c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_5_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_5_cfg_stride_type */
	/* skip, unused field unused_buff_5_cfg_stride (buff_5_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_stride.buff_5_cfg_stride        |   0x%07X  |  [RO][25:00]""The stride for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a78);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_5_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_5_cfg_offset_type */
	/* skip, unused field unused_buff_5_cfg_offset (buff_5_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_offset.buff_5_cfg_offset        |   0x%07X  |  [RO][25:00]""The offset for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a74);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_5_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_5_cfg_end_addr_type */
	/* skip, unused field unused_buff_5_cfg_end_addr (buff_5_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_end_addr.buff_5_cfg_end_addr    |   0x%07X  |  [RO][25:00]""The end address for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a70);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_5_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_5_cfg_st_addr_type */
	/* skip, unused field unused_buff_5_cfg_st_addr (buff_5_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_st_addr.buff_5_cfg_st_addr      |   0x%07X  |  [RO][25:00]""The starting address for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a6c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_4_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_4_cfg_stride_type */
	/* skip, unused field unused_buff_4_cfg_stride (buff_4_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_stride.buff_4_cfg_stride        |   0x%07X  |  [RO][25:00]""The stride for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a68);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_4_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_4_cfg_offset_type */
	/* skip, unused field unused_buff_4_cfg_offset (buff_4_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_offset.buff_4_cfg_offset        |   0x%07X  |  [RO][25:00]""The offset for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a64);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_4_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_4_cfg_end_addr_type */
	/* skip, unused field unused_buff_4_cfg_end_addr (buff_4_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_end_addr.buff_4_cfg_end_addr    |   0x%07X  |  [RO][25:00]""The end address for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a60);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_4_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_4_cfg_st_addr_type */
	/* skip, unused field unused_buff_4_cfg_st_addr (buff_4_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_st_addr.buff_4_cfg_st_addr      |   0x%07X  |  [RO][25:00]""The starting address for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a5c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_3_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_3_cfg_stride_type */
	/* skip, unused field unused_buff_3_cfg_stride (buff_3_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_stride.buff_3_cfg_stride        |   0x%07X  |  [RW][25:00]""The stride for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a58);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_3_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_3_cfg_offset_type */
	/* skip, unused field unused_buff_3_cfg_offset (buff_3_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_offset.buff_3_cfg_offset        |   0x%07X  |  [RW][25:00]""The offset for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a54);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_3_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_3_cfg_end_addr_type */
	/* skip, unused field unused_buff_3_cfg_end_addr (buff_3_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_end_addr.buff_3_cfg_end_addr    |   0x%07X  |  [RW][25:00]""The end address for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a50);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_3_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_3_cfg_st_addr_type */
	/* skip, unused field unused_buff_3_cfg_st_addr (buff_3_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_st_addr.buff_3_cfg_st_addr      |   0x%07X  |  [RW][25:00]""The starting address for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a4c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_2_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_2_cfg_stride_type */
	/* skip, unused field unused_buff_2_cfg_stride (buff_2_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_stride.buff_2_cfg_stride        |   0x%07X  |  [RW][25:00]""The stride for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a48);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_2_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_2_cfg_offset_type */
	/* skip, unused field unused_buff_2_cfg_offset (buff_2_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_offset.buff_2_cfg_offset        |   0x%07X  |  [RW][25:00]""The offset for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a44);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_2_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_2_cfg_end_addr_type */
	/* skip, unused field unused_buff_2_cfg_end_addr (buff_2_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_end_addr.buff_2_cfg_end_addr    |   0x%07X  |  [RW][25:00]""The end address for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a40);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_2_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_2_cfg_st_addr_type */
	/* skip, unused field unused_buff_2_cfg_st_addr (buff_2_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_st_addr.buff_2_cfg_st_addr      |   0x%07X  |  [RW][25:00]""The starting address for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a3c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_1_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_1_cfg_stride_type */
	/* skip, unused field unused_buff_1_cfg_stride (buff_1_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_stride.buff_1_cfg_stride        |   0x%07X  |  [RW][25:00]""The stride for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a38);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_1_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_1_cfg_offset_type */
	/* skip, unused field unused_buff_1_cfg_offset (buff_1_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_offset.buff_1_cfg_offset        |   0x%07X  |  [RW][25:00]""The offset for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a34);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_1_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_1_cfg_end_addr_type */
	/* skip, unused field unused_buff_1_cfg_end_addr (buff_1_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_end_addr.buff_1_cfg_end_addr    |   0x%07X  |  [RW][25:00]""The end address for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a30);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_1_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_1_cfg_st_addr_type */
	/* skip, unused field unused_buff_1_cfg_st_addr (buff_1_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_st_addr.buff_1_cfg_st_addr      |   0x%07X  |  [RW][25:00]""The starting address for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a2c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_0_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_0_cfg_stride_type */
	/* skip, unused field unused_buff_0_cfg_stride (buff_0_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_stride.buff_0_cfg_stride        |   0x%07X  |  [RW][25:00]""The stride for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a28);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_0_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_0_cfg_offset_type */
	/* skip, unused field unused_buff_0_cfg_offset (buff_0_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_offset.buff_0_cfg_offset        |   0x%07X  |  [RW][25:00]""The offset for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a24);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_0_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_0_cfg_end_addr_type */
	/* skip, unused field unused_buff_0_cfg_end_addr (buff_0_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_end_addr.buff_0_cfg_end_addr    |   0x%07X  |  [RW][25:00]""The end address for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a20);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.buff_0_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_buff_0_cfg_st_addr_type */
	/* skip, unused field unused_buff_0_cfg_st_addr (buff_0_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_st_addr.buff_0_cfg_st_addr      |   0x%07X  |  [RW][25:00]""The starting address for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7a1c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.irq_false_cmd_val    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_irq_false_cmd_val_type */
	/* skip, unused field unused_irq_false_cmd_val (irq_false_cmd_val) */
	REG_DUMP_PRINT_1("   -irq_false_cmd_val.irq_false_cmd_val        |         0x%01X  |  [RO][00:00]""The value of the false command after an interrupt; Register with destructive read.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7a18);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.dev_null_en          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_dev_null_en_type */
	/* skip, unused field unused_dev_null_en (dev_null_en) */
	REG_DUMP_PRINT_1("   -dev_null_en.dev_null_en                    |         0x%01X  |  [RW][00:00]""Discard incoming streaming pixel components instead of stalling when device is not busy (initialized and no frame is done) (default: on)""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7a14);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.interleave_en        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_interleave_en_type */
	/* skip, unused field unused_interleave_en (interleave_en) */
	REG_DUMP_PRINT_1("   -interleave_en.interleave_en                |         0x%01X  |  [RO][00:00]""Enable interleaving in the outputted vectors when Bayer 2ppc is used (default: off). Instead of 4 vectors with Gr, R, B, and Gb, 2 times 2 vectors of R-Gr-R-Gr... and Gb-B-Gb-B... are used. Only available when Bayer 2PPC is used. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7a10);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.yuv420_en            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_yuv420_en_type */
	/* skip, unused field unused_yuv420_en (yuv420_en) */
	REG_DUMP_PRINT_1("   -yuv420_en.yuv420_en                        |         0x%01X  |  [RO][00:00]""Enable YUV420 when a stream width for YUV422 is used (12 * #pixel_bits) (default: off). Only available when a stream width for YUV422 is used. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7a0c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.lines_frame          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_lines_frame_type */
	/* skip, unused field unused_lines_frame (lines_frame) */
	REG_DUMP_PRINT_1("   -lines_frame.lines_frame                    |      0x%04X  |  [RW][15:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xd7a08);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.pxlcmp_line          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_pxlcmp_line_type */
	/* skip, unused field unused_pxlcmp_line (pxlcmp_line) */
	REG_DUMP_PRINT_1("   -pxlcmp_line.pxlcmp_line                    |      0x%04X  |  [RW][13:00]""The number of pixel components per line.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xd7a04);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_rgb.ack_k_vec            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_rgb_ack_k_vec_type */
	/* skip, unused field unused_ack_k_vec (ack_k_vec) */
	REG_DUMP_PRINT_1("   -ack_k_vec.ack_k_vec                        |       0x%03X  |  [RW][09:00]""Send acknowledge every K vectors that are written.""\n", FIELD_VALUE(val, 0, 9));
} /* end PSA_Cluster_str2vec_rgb */

/* Generated Debug Code: Device PSA_Cluster_str2vec_yuv2 */
void ia_css_debug_dump_PSA_Cluster_str2vec_yuv2(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd79ac);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.tracker_status       |  0x%08X  |  ""The status of the tracker""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_tracker_status_type */
	/* skip, unused field unused_tracker_status (tracker_status) */
	REG_DUMP_PRINT_1("   -tracker_status.hold_rcv                     |         0x%01X  |  [RO][00:00]""Hold receiving signal""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -tracker_status.first_half_rcvd              |         0x%01X  |  [RO][01:01]""First half of vector received""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -tracker_status.vec_full                     |         0x%01X  |  [RO][02:02]""Full vector (2nd half) received""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -tracker_status.frame_done                   |         0x%01X  |  [RO][03:03]""Frame done""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -tracker_status.give_n_0                     |         0x%01X  |  [RO][04:04]""Give_n counter is zero""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -tracker_status.vec_avaialble                |        0x%02X  |  [RO][10:05]""The vectors that are available""\n", FIELD_VALUE(val, 5, 10));
	REG_DUMP_PRINT_1("   -tracker_status.line_done                    |        0x%02X  |  [RO][16:11]""Last vector of current line""\n", FIELD_VALUE(val, 11, 16));
	val = REG_DUMP_READ_REGISTER(0xd79a8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.main_status          |  0x%08X  |  ""The status of the main controller and signals""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_main_status_type */
	/* skip, unused field unused_main_status (main_status) */
	REG_DUMP_PRINT_1("   -main_status.main_cntrl_state                |         0x%01X  |  [RO][00:00]""The state of the main controller""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -main_status.vec_sel                         |         0x%01X  |  [RO][04:01]""The vector that is selected""\n", FIELD_VALUE(val, 1, 4));
	REG_DUMP_PRINT_1("   -main_status.vec_sel_data                    |         0x%01X  |  [RO][08:05]""The vector data that is selected""\n", FIELD_VALUE(val, 5, 8));
	REG_DUMP_PRINT_1("   -main_status.vec_sel_addr                    |         0x%01X  |  [RO][11:09]""The vector address buffer that is selected""\n", FIELD_VALUE(val, 9, 11));
	REG_DUMP_PRINT_1("   -main_status.initialized                     |         0x%01X  |  [RO][12:12]""Initialized state""\n", FIELD_VALUE(val, 12, 12));
	REG_DUMP_PRINT_1("   -main_status.me_busy                         |         0x%01X  |  [RO][13:13]""The internal me busy state""\n", FIELD_VALUE(val, 13, 13));
	REG_DUMP_PRINT_1("   -main_status.command_state                   |         0x%01X  |  [RO][16:14]""The state of the command handling""\n", FIELD_VALUE(val, 14, 16));
	val = REG_DUMP_READ_REGISTER(0xd79a4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.ack_status           |  0x%08X  |  ""The status of the acknowledgement controller and FIFO's""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_ack_status_type */
	/* skip, unused field unused_ack_status (ack_status) */
	REG_DUMP_PRINT_1("   -ack_status.ack_cntrl_state                  |         0x%01X  |  [RO][01:00]""The state of the acknowlegdement controller""\n", FIELD_VALUE(val, 0, 1));
	REG_DUMP_PRINT_1("   -ack_status.ret_ack_valid                    |         0x%01X  |  [RO][02:02]""Return ack valid""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -ack_status.ret_ack_accept                   |         0x%01X  |  [RO][03:03]""Return ack accept""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -ack_status.int_ack_valid                    |         0x%01X  |  [RO][04:04]""Internal ack wrvalid""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -ack_status.int_ack_accept                   |         0x%01X  |  [RO][05:05]""Internal ack wraccept""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -ack_status.stall_sending                    |         0x%01X  |  [RO][06:06]""Stall sending vectors""\n", FIELD_VALUE(val, 6, 6));
	val = REG_DUMP_READ_REGISTER(0xd79a0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.io_status            |  0x%08X  |  ""The status of the input and outputs of the device.""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_io_status_type */
	REG_DUMP_PRINT_1("   -io_status.out_ack_vld                       |         0x%01X  |  [RO][00:00]""Out acknowledge valid""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -io_status.out_ack_accept                    |         0x%01X  |  [RO][01:01]""Out acknowledge accept""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -io_status.pxl_cmpnt_vld                     |         0x%01X  |  [RO][02:02]""Pixel component stream valid""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -io_status.pxl_cmpnt_accept                  |         0x%01X  |  [RO][03:03]""Pixel component stream accept""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_cs                         |         0x%01X  |  [RO][04:04]""CIO Master CS signal""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_run                        |         0x%01X  |  [RO][05:05]""CIO Master RUN signal""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_we_n                       |         0x%01X  |  [RO][06:06]""CIO Master WE_N signal""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_addr                       |   0x%07X  |  [RO][31:07]""CIO master ADDR [upper_bit : lower_bit] (With lower_bit : CEIL(LOG2(BITS_TO_BYTES(master port width))) and upper_bit : lower_bit + 20)""\n", FIELD_VALUE(val, 7, 31));
	val = REG_DUMP_READ_REGISTER(0xd799c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.lines_done           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_lines_done_type */
	/* skip, unused field unused_lines_done (lines_done) */
	REG_DUMP_PRINT_1("   -lines_done.lines_done                       |       0x%03X  |  [RO][09:00]""The amount of lines done for the current frame.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xd7998);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.pxls_cur_line        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_pxls_cur_line_type */
	/* skip, unused field unused_pxls_cur_line (pxls_cur_line) */
	REG_DUMP_PRINT_1("   -pxls_cur_line.pxls_cur_line                 |       0x%03X  |  [RO][11:00]""The amount of pixel components processed so far for the current line.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xd7994);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_5_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_5_sts_cur_addr_type */
	/* skip, unused field unused_buff_5_sts_cur_addr (buff_5_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_5_sts_cur_addr.buff_5_sts_cur_addr     |   0x%07X  |  [RO][25:00]""The current address of buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7990);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_4_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_4_sts_cur_addr_type */
	/* skip, unused field unused_buff_4_sts_cur_addr (buff_4_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_4_sts_cur_addr.buff_4_sts_cur_addr     |   0x%07X  |  [RO][25:00]""The current address of buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd798c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_3_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_3_sts_cur_addr_type */
	/* skip, unused field unused_buff_3_sts_cur_addr (buff_3_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_3_sts_cur_addr.buff_3_sts_cur_addr     |   0x%07X  |  [RO][25:00]""The current address of buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7988);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_2_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_2_sts_cur_addr_type */
	/* skip, unused field unused_buff_2_sts_cur_addr (buff_2_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_2_sts_cur_addr.buff_2_sts_cur_addr     |   0x%07X  |  [RO][25:00]""The current address of buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7984);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_1_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_1_sts_cur_addr_type */
	/* skip, unused field unused_buff_1_sts_cur_addr (buff_1_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_1_sts_cur_addr.buff_1_sts_cur_addr     |   0x%07X  |  [RO][25:00]""The current address of buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7980);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_0_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_0_sts_cur_addr_type */
	/* skip, unused field unused_buff_0_sts_cur_addr (buff_0_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_0_sts_cur_addr.buff_0_sts_cur_addr     |   0x%07X  |  [RO][25:00]""The current address of buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd797c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_5_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_5_cfg_stride_type */
	/* skip, unused field unused_buff_5_cfg_stride (buff_5_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_stride.buff_5_cfg_stride         |   0x%07X  |  [RO][25:00]""The stride for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7978);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_5_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_5_cfg_offset_type */
	/* skip, unused field unused_buff_5_cfg_offset (buff_5_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_offset.buff_5_cfg_offset         |   0x%07X  |  [RO][25:00]""The offset for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7974);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_5_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_5_cfg_end_addr_type */
	/* skip, unused field unused_buff_5_cfg_end_addr (buff_5_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_end_addr.buff_5_cfg_end_addr     |   0x%07X  |  [RO][25:00]""The end address for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7970);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_5_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_5_cfg_st_addr_type */
	/* skip, unused field unused_buff_5_cfg_st_addr (buff_5_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_st_addr.buff_5_cfg_st_addr       |   0x%07X  |  [RO][25:00]""The starting address for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd796c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_4_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_4_cfg_stride_type */
	/* skip, unused field unused_buff_4_cfg_stride (buff_4_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_stride.buff_4_cfg_stride         |   0x%07X  |  [RO][25:00]""The stride for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7968);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_4_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_4_cfg_offset_type */
	/* skip, unused field unused_buff_4_cfg_offset (buff_4_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_offset.buff_4_cfg_offset         |   0x%07X  |  [RO][25:00]""The offset for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7964);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_4_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_4_cfg_end_addr_type */
	/* skip, unused field unused_buff_4_cfg_end_addr (buff_4_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_end_addr.buff_4_cfg_end_addr     |   0x%07X  |  [RO][25:00]""The end address for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7960);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_4_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_4_cfg_st_addr_type */
	/* skip, unused field unused_buff_4_cfg_st_addr (buff_4_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_st_addr.buff_4_cfg_st_addr       |   0x%07X  |  [RO][25:00]""The starting address for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd795c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_3_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_3_cfg_stride_type */
	/* skip, unused field unused_buff_3_cfg_stride (buff_3_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_stride.buff_3_cfg_stride         |   0x%07X  |  [RW][25:00]""The stride for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7958);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_3_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_3_cfg_offset_type */
	/* skip, unused field unused_buff_3_cfg_offset (buff_3_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_offset.buff_3_cfg_offset         |   0x%07X  |  [RW][25:00]""The offset for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7954);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_3_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_3_cfg_end_addr_type */
	/* skip, unused field unused_buff_3_cfg_end_addr (buff_3_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_end_addr.buff_3_cfg_end_addr     |   0x%07X  |  [RW][25:00]""The end address for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7950);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_3_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_3_cfg_st_addr_type */
	/* skip, unused field unused_buff_3_cfg_st_addr (buff_3_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_st_addr.buff_3_cfg_st_addr       |   0x%07X  |  [RW][25:00]""The starting address for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd794c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_2_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_2_cfg_stride_type */
	/* skip, unused field unused_buff_2_cfg_stride (buff_2_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_stride.buff_2_cfg_stride         |   0x%07X  |  [RW][25:00]""The stride for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7948);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_2_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_2_cfg_offset_type */
	/* skip, unused field unused_buff_2_cfg_offset (buff_2_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_offset.buff_2_cfg_offset         |   0x%07X  |  [RW][25:00]""The offset for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7944);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_2_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_2_cfg_end_addr_type */
	/* skip, unused field unused_buff_2_cfg_end_addr (buff_2_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_end_addr.buff_2_cfg_end_addr     |   0x%07X  |  [RW][25:00]""The end address for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7940);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_2_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_2_cfg_st_addr_type */
	/* skip, unused field unused_buff_2_cfg_st_addr (buff_2_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_st_addr.buff_2_cfg_st_addr       |   0x%07X  |  [RW][25:00]""The starting address for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd793c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_1_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_1_cfg_stride_type */
	/* skip, unused field unused_buff_1_cfg_stride (buff_1_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_stride.buff_1_cfg_stride         |   0x%07X  |  [RW][25:00]""The stride for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7938);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_1_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_1_cfg_offset_type */
	/* skip, unused field unused_buff_1_cfg_offset (buff_1_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_offset.buff_1_cfg_offset         |   0x%07X  |  [RW][25:00]""The offset for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7934);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_1_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_1_cfg_end_addr_type */
	/* skip, unused field unused_buff_1_cfg_end_addr (buff_1_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_end_addr.buff_1_cfg_end_addr     |   0x%07X  |  [RW][25:00]""The end address for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7930);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_1_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_1_cfg_st_addr_type */
	/* skip, unused field unused_buff_1_cfg_st_addr (buff_1_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_st_addr.buff_1_cfg_st_addr       |   0x%07X  |  [RW][25:00]""The starting address for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd792c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_0_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_0_cfg_stride_type */
	/* skip, unused field unused_buff_0_cfg_stride (buff_0_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_stride.buff_0_cfg_stride         |   0x%07X  |  [RW][25:00]""The stride for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7928);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_0_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_0_cfg_offset_type */
	/* skip, unused field unused_buff_0_cfg_offset (buff_0_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_offset.buff_0_cfg_offset         |   0x%07X  |  [RW][25:00]""The offset for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7924);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_0_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_0_cfg_end_addr_type */
	/* skip, unused field unused_buff_0_cfg_end_addr (buff_0_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_end_addr.buff_0_cfg_end_addr     |   0x%07X  |  [RW][25:00]""The end address for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7920);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.buff_0_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_buff_0_cfg_st_addr_type */
	/* skip, unused field unused_buff_0_cfg_st_addr (buff_0_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_st_addr.buff_0_cfg_st_addr       |   0x%07X  |  [RW][25:00]""The starting address for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd791c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.irq_false_cmd_val    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_irq_false_cmd_val_type */
	/* skip, unused field unused_irq_false_cmd_val (irq_false_cmd_val) */
	REG_DUMP_PRINT_1("   -irq_false_cmd_val.irq_false_cmd_val         |         0x%01X  |  [RO][00:00]""The value of the false command after an interrupt; Register with destructive read.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7918);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.dev_null_en          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_dev_null_en_type */
	/* skip, unused field unused_dev_null_en (dev_null_en) */
	REG_DUMP_PRINT_1("   -dev_null_en.dev_null_en                     |         0x%01X  |  [RW][00:00]""Discard incoming streaming pixel components instead of stalling when device is not busy (initialized and no frame is done) (default: on)""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7914);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.interleave_en        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_interleave_en_type */
	/* skip, unused field unused_interleave_en (interleave_en) */
	REG_DUMP_PRINT_1("   -interleave_en.interleave_en                 |         0x%01X  |  [RO][00:00]""Enable interleaving in the outputted vectors when Bayer 2ppc is used (default: off). Instead of 4 vectors with Gr, R, B, and Gb, 2 times 2 vectors of R-Gr-R-Gr... and Gb-B-Gb-B... are used. Only available when Bayer 2PPC is used. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7910);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.yuv420_en            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_yuv420_en_type */
	/* skip, unused field unused_yuv420_en (yuv420_en) */
	REG_DUMP_PRINT_1("   -yuv420_en.yuv420_en                         |         0x%01X  |  [RO][00:00]""Enable YUV420 when a stream width for YUV422 is used (12 * #pixel_bits) (default: off). Only available when a stream width for YUV422 is used. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd790c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.lines_frame          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_lines_frame_type */
	/* skip, unused field unused_lines_frame (lines_frame) */
	REG_DUMP_PRINT_1("   -lines_frame.lines_frame                     |      0x%04X  |  [RW][15:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xd7908);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.pxlcmp_line          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_pxlcmp_line_type */
	/* skip, unused field unused_pxlcmp_line (pxlcmp_line) */
	REG_DUMP_PRINT_1("   -pxlcmp_line.pxlcmp_line                     |      0x%04X  |  [RW][13:00]""The number of pixel components per line.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xd7904);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv2.ack_k_vec            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv2_ack_k_vec_type */
	/* skip, unused field unused_ack_k_vec (ack_k_vec) */
	REG_DUMP_PRINT_1("   -ack_k_vec.ack_k_vec                         |       0x%03X  |  [RW][09:00]""Send acknowledge every K vectors that are written.""\n", FIELD_VALUE(val, 0, 9));
} /* end PSA_Cluster_str2vec_yuv2 */

/* Generated Debug Code: Device PSA_Cluster_str2vec_yuv1 */
void ia_css_debug_dump_PSA_Cluster_str2vec_yuv1(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd78ac);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.tracker_status       |  0x%08X  |  ""The status of the tracker""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_tracker_status_type */
	/* skip, unused field unused_tracker_status (tracker_status) */
	REG_DUMP_PRINT_1("   -tracker_status.hold_rcv                     |         0x%01X  |  [RO][00:00]""Hold receiving signal""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -tracker_status.first_half_rcvd              |         0x%01X  |  [RO][01:01]""First half of vector received""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -tracker_status.vec_full                     |         0x%01X  |  [RO][02:02]""Full vector (2nd half) received""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -tracker_status.frame_done                   |         0x%01X  |  [RO][03:03]""Frame done""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -tracker_status.give_n_0                     |         0x%01X  |  [RO][04:04]""Give_n counter is zero""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -tracker_status.vec_avaialble                |        0x%02X  |  [RO][10:05]""The vectors that are available""\n", FIELD_VALUE(val, 5, 10));
	REG_DUMP_PRINT_1("   -tracker_status.line_done                    |        0x%02X  |  [RO][16:11]""Last vector of current line""\n", FIELD_VALUE(val, 11, 16));
	val = REG_DUMP_READ_REGISTER(0xd78a8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.main_status          |  0x%08X  |  ""The status of the main controller and signals""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_main_status_type */
	/* skip, unused field unused_main_status (main_status) */
	REG_DUMP_PRINT_1("   -main_status.main_cntrl_state                |         0x%01X  |  [RO][00:00]""The state of the main controller""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -main_status.vec_sel                         |         0x%01X  |  [RO][04:01]""The vector that is selected""\n", FIELD_VALUE(val, 1, 4));
	REG_DUMP_PRINT_1("   -main_status.vec_sel_data                    |         0x%01X  |  [RO][08:05]""The vector data that is selected""\n", FIELD_VALUE(val, 5, 8));
	REG_DUMP_PRINT_1("   -main_status.vec_sel_addr                    |         0x%01X  |  [RO][11:09]""The vector address buffer that is selected""\n", FIELD_VALUE(val, 9, 11));
	REG_DUMP_PRINT_1("   -main_status.initialized                     |         0x%01X  |  [RO][12:12]""Initialized state""\n", FIELD_VALUE(val, 12, 12));
	REG_DUMP_PRINT_1("   -main_status.me_busy                         |         0x%01X  |  [RO][13:13]""The internal me busy state""\n", FIELD_VALUE(val, 13, 13));
	REG_DUMP_PRINT_1("   -main_status.command_state                   |         0x%01X  |  [RO][16:14]""The state of the command handling""\n", FIELD_VALUE(val, 14, 16));
	val = REG_DUMP_READ_REGISTER(0xd78a4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.ack_status           |  0x%08X  |  ""The status of the acknowledgement controller and FIFO's""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_ack_status_type */
	/* skip, unused field unused_ack_status (ack_status) */
	REG_DUMP_PRINT_1("   -ack_status.ack_cntrl_state                  |         0x%01X  |  [RO][01:00]""The state of the acknowlegdement controller""\n", FIELD_VALUE(val, 0, 1));
	REG_DUMP_PRINT_1("   -ack_status.ret_ack_valid                    |         0x%01X  |  [RO][02:02]""Return ack valid""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -ack_status.ret_ack_accept                   |         0x%01X  |  [RO][03:03]""Return ack accept""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -ack_status.int_ack_valid                    |         0x%01X  |  [RO][04:04]""Internal ack wrvalid""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -ack_status.int_ack_accept                   |         0x%01X  |  [RO][05:05]""Internal ack wraccept""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -ack_status.stall_sending                    |         0x%01X  |  [RO][06:06]""Stall sending vectors""\n", FIELD_VALUE(val, 6, 6));
	val = REG_DUMP_READ_REGISTER(0xd78a0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.io_status            |  0x%08X  |  ""The status of the input and outputs of the device.""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_io_status_type */
	REG_DUMP_PRINT_1("   -io_status.out_ack_vld                       |         0x%01X  |  [RO][00:00]""Out acknowledge valid""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -io_status.out_ack_accept                    |         0x%01X  |  [RO][01:01]""Out acknowledge accept""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -io_status.pxl_cmpnt_vld                     |         0x%01X  |  [RO][02:02]""Pixel component stream valid""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -io_status.pxl_cmpnt_accept                  |         0x%01X  |  [RO][03:03]""Pixel component stream accept""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_cs                         |         0x%01X  |  [RO][04:04]""CIO Master CS signal""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_run                        |         0x%01X  |  [RO][05:05]""CIO Master RUN signal""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_we_n                       |         0x%01X  |  [RO][06:06]""CIO Master WE_N signal""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_addr                       |   0x%07X  |  [RO][31:07]""CIO master ADDR [upper_bit : lower_bit] (With lower_bit : CEIL(LOG2(BITS_TO_BYTES(master port width))) and upper_bit : lower_bit + 20)""\n", FIELD_VALUE(val, 7, 31));
	val = REG_DUMP_READ_REGISTER(0xd789c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.lines_done           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_lines_done_type */
	/* skip, unused field unused_lines_done (lines_done) */
	REG_DUMP_PRINT_1("   -lines_done.lines_done                       |       0x%03X  |  [RO][09:00]""The amount of lines done for the current frame.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xd7898);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.pxls_cur_line        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_pxls_cur_line_type */
	/* skip, unused field unused_pxls_cur_line (pxls_cur_line) */
	REG_DUMP_PRINT_1("   -pxls_cur_line.pxls_cur_line                 |       0x%03X  |  [RO][11:00]""The amount of pixel components processed so far for the current line.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xd7894);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_5_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_5_sts_cur_addr_type */
	/* skip, unused field unused_buff_5_sts_cur_addr (buff_5_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_5_sts_cur_addr.buff_5_sts_cur_addr     |   0x%07X  |  [RO][25:00]""The current address of buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7890);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_4_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_4_sts_cur_addr_type */
	/* skip, unused field unused_buff_4_sts_cur_addr (buff_4_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_4_sts_cur_addr.buff_4_sts_cur_addr     |   0x%07X  |  [RO][25:00]""The current address of buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd788c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_3_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_3_sts_cur_addr_type */
	/* skip, unused field unused_buff_3_sts_cur_addr (buff_3_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_3_sts_cur_addr.buff_3_sts_cur_addr     |   0x%07X  |  [RO][25:00]""The current address of buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7888);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_2_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_2_sts_cur_addr_type */
	/* skip, unused field unused_buff_2_sts_cur_addr (buff_2_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_2_sts_cur_addr.buff_2_sts_cur_addr     |   0x%07X  |  [RO][25:00]""The current address of buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7884);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_1_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_1_sts_cur_addr_type */
	/* skip, unused field unused_buff_1_sts_cur_addr (buff_1_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_1_sts_cur_addr.buff_1_sts_cur_addr     |   0x%07X  |  [RO][25:00]""The current address of buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7880);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_0_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_0_sts_cur_addr_type */
	/* skip, unused field unused_buff_0_sts_cur_addr (buff_0_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_0_sts_cur_addr.buff_0_sts_cur_addr     |   0x%07X  |  [RO][25:00]""The current address of buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd787c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_5_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_5_cfg_stride_type */
	/* skip, unused field unused_buff_5_cfg_stride (buff_5_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_stride.buff_5_cfg_stride         |   0x%07X  |  [RO][25:00]""The stride for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7878);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_5_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_5_cfg_offset_type */
	/* skip, unused field unused_buff_5_cfg_offset (buff_5_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_offset.buff_5_cfg_offset         |   0x%07X  |  [RO][25:00]""The offset for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7874);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_5_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_5_cfg_end_addr_type */
	/* skip, unused field unused_buff_5_cfg_end_addr (buff_5_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_end_addr.buff_5_cfg_end_addr     |   0x%07X  |  [RO][25:00]""The end address for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7870);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_5_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_5_cfg_st_addr_type */
	/* skip, unused field unused_buff_5_cfg_st_addr (buff_5_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_st_addr.buff_5_cfg_st_addr       |   0x%07X  |  [RO][25:00]""The starting address for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd786c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_4_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_4_cfg_stride_type */
	/* skip, unused field unused_buff_4_cfg_stride (buff_4_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_stride.buff_4_cfg_stride         |   0x%07X  |  [RO][25:00]""The stride for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7868);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_4_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_4_cfg_offset_type */
	/* skip, unused field unused_buff_4_cfg_offset (buff_4_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_offset.buff_4_cfg_offset         |   0x%07X  |  [RO][25:00]""The offset for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7864);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_4_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_4_cfg_end_addr_type */
	/* skip, unused field unused_buff_4_cfg_end_addr (buff_4_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_end_addr.buff_4_cfg_end_addr     |   0x%07X  |  [RO][25:00]""The end address for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7860);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_4_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_4_cfg_st_addr_type */
	/* skip, unused field unused_buff_4_cfg_st_addr (buff_4_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_st_addr.buff_4_cfg_st_addr       |   0x%07X  |  [RO][25:00]""The starting address for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd785c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_3_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_3_cfg_stride_type */
	/* skip, unused field unused_buff_3_cfg_stride (buff_3_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_stride.buff_3_cfg_stride         |   0x%07X  |  [RW][25:00]""The stride for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7858);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_3_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_3_cfg_offset_type */
	/* skip, unused field unused_buff_3_cfg_offset (buff_3_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_offset.buff_3_cfg_offset         |   0x%07X  |  [RW][25:00]""The offset for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7854);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_3_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_3_cfg_end_addr_type */
	/* skip, unused field unused_buff_3_cfg_end_addr (buff_3_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_end_addr.buff_3_cfg_end_addr     |   0x%07X  |  [RW][25:00]""The end address for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7850);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_3_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_3_cfg_st_addr_type */
	/* skip, unused field unused_buff_3_cfg_st_addr (buff_3_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_st_addr.buff_3_cfg_st_addr       |   0x%07X  |  [RW][25:00]""The starting address for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd784c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_2_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_2_cfg_stride_type */
	/* skip, unused field unused_buff_2_cfg_stride (buff_2_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_stride.buff_2_cfg_stride         |   0x%07X  |  [RW][25:00]""The stride for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7848);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_2_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_2_cfg_offset_type */
	/* skip, unused field unused_buff_2_cfg_offset (buff_2_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_offset.buff_2_cfg_offset         |   0x%07X  |  [RW][25:00]""The offset for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7844);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_2_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_2_cfg_end_addr_type */
	/* skip, unused field unused_buff_2_cfg_end_addr (buff_2_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_end_addr.buff_2_cfg_end_addr     |   0x%07X  |  [RW][25:00]""The end address for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7840);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_2_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_2_cfg_st_addr_type */
	/* skip, unused field unused_buff_2_cfg_st_addr (buff_2_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_st_addr.buff_2_cfg_st_addr       |   0x%07X  |  [RW][25:00]""The starting address for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd783c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_1_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_1_cfg_stride_type */
	/* skip, unused field unused_buff_1_cfg_stride (buff_1_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_stride.buff_1_cfg_stride         |   0x%07X  |  [RW][25:00]""The stride for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7838);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_1_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_1_cfg_offset_type */
	/* skip, unused field unused_buff_1_cfg_offset (buff_1_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_offset.buff_1_cfg_offset         |   0x%07X  |  [RW][25:00]""The offset for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7834);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_1_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_1_cfg_end_addr_type */
	/* skip, unused field unused_buff_1_cfg_end_addr (buff_1_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_end_addr.buff_1_cfg_end_addr     |   0x%07X  |  [RW][25:00]""The end address for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7830);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_1_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_1_cfg_st_addr_type */
	/* skip, unused field unused_buff_1_cfg_st_addr (buff_1_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_st_addr.buff_1_cfg_st_addr       |   0x%07X  |  [RW][25:00]""The starting address for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd782c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_0_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_0_cfg_stride_type */
	/* skip, unused field unused_buff_0_cfg_stride (buff_0_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_stride.buff_0_cfg_stride         |   0x%07X  |  [RW][25:00]""The stride for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7828);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_0_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_0_cfg_offset_type */
	/* skip, unused field unused_buff_0_cfg_offset (buff_0_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_offset.buff_0_cfg_offset         |   0x%07X  |  [RW][25:00]""The offset for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7824);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_0_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_0_cfg_end_addr_type */
	/* skip, unused field unused_buff_0_cfg_end_addr (buff_0_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_end_addr.buff_0_cfg_end_addr     |   0x%07X  |  [RW][25:00]""The end address for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7820);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.buff_0_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_buff_0_cfg_st_addr_type */
	/* skip, unused field unused_buff_0_cfg_st_addr (buff_0_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_st_addr.buff_0_cfg_st_addr       |   0x%07X  |  [RW][25:00]""The starting address for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd781c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.irq_false_cmd_val    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_irq_false_cmd_val_type */
	/* skip, unused field unused_irq_false_cmd_val (irq_false_cmd_val) */
	REG_DUMP_PRINT_1("   -irq_false_cmd_val.irq_false_cmd_val         |         0x%01X  |  [RO][00:00]""The value of the false command after an interrupt; Register with destructive read.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7818);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.dev_null_en          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_dev_null_en_type */
	/* skip, unused field unused_dev_null_en (dev_null_en) */
	REG_DUMP_PRINT_1("   -dev_null_en.dev_null_en                     |         0x%01X  |  [RW][00:00]""Discard incoming streaming pixel components instead of stalling when device is not busy (initialized and no frame is done) (default: on)""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7814);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.interleave_en        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_interleave_en_type */
	/* skip, unused field unused_interleave_en (interleave_en) */
	REG_DUMP_PRINT_1("   -interleave_en.interleave_en                 |         0x%01X  |  [RO][00:00]""Enable interleaving in the outputted vectors when Bayer 2ppc is used (default: off). Instead of 4 vectors with Gr, R, B, and Gb, 2 times 2 vectors of R-Gr-R-Gr... and Gb-B-Gb-B... are used. Only available when Bayer 2PPC is used. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7810);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.yuv420_en            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_yuv420_en_type */
	/* skip, unused field unused_yuv420_en (yuv420_en) */
	REG_DUMP_PRINT_1("   -yuv420_en.yuv420_en                         |         0x%01X  |  [RO][00:00]""Enable YUV420 when a stream width for YUV422 is used (12 * #pixel_bits) (default: off). Only available when a stream width for YUV422 is used. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd780c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.lines_frame          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_lines_frame_type */
	/* skip, unused field unused_lines_frame (lines_frame) */
	REG_DUMP_PRINT_1("   -lines_frame.lines_frame                     |      0x%04X  |  [RW][15:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xd7808);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.pxlcmp_line          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_pxlcmp_line_type */
	/* skip, unused field unused_pxlcmp_line (pxlcmp_line) */
	REG_DUMP_PRINT_1("   -pxlcmp_line.pxlcmp_line                     |      0x%04X  |  [RW][13:00]""The number of pixel components per line.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xd7804);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_yuv1.ack_k_vec            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_yuv1_ack_k_vec_type */
	/* skip, unused field unused_ack_k_vec (ack_k_vec) */
	REG_DUMP_PRINT_1("   -ack_k_vec.ack_k_vec                         |       0x%03X  |  [RW][09:00]""Send acknowledge every K vectors that are written.""\n", FIELD_VALUE(val, 0, 9));
} /* end PSA_Cluster_str2vec_yuv1 */

/* Generated Debug Code: Device PSA_Cluster_str2vec_bayer2 */
void ia_css_debug_dump_PSA_Cluster_str2vec_bayer2(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd77ac);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.tracker_status       |  0x%08X  |  ""The status of the tracker""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_tracker_status_type */
	/* skip, unused field unused_tracker_status (tracker_status) */
	REG_DUMP_PRINT_1("   -tracker_status.hold_rcv                       |         0x%01X  |  [RO][00:00]""Hold receiving signal""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -tracker_status.first_half_rcvd                |         0x%01X  |  [RO][01:01]""First half of vector received""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -tracker_status.vec_full                       |         0x%01X  |  [RO][02:02]""Full vector (2nd half) received""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -tracker_status.frame_done                     |         0x%01X  |  [RO][03:03]""Frame done""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -tracker_status.give_n_0                       |         0x%01X  |  [RO][04:04]""Give_n counter is zero""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -tracker_status.vec_avaialble                  |        0x%02X  |  [RO][10:05]""The vectors that are available""\n", FIELD_VALUE(val, 5, 10));
	REG_DUMP_PRINT_1("   -tracker_status.line_done                      |        0x%02X  |  [RO][16:11]""Last vector of current line""\n", FIELD_VALUE(val, 11, 16));
	val = REG_DUMP_READ_REGISTER(0xd77a8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.main_status          |  0x%08X  |  ""The status of the main controller and signals""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_main_status_type */
	/* skip, unused field unused_main_status (main_status) */
	REG_DUMP_PRINT_1("   -main_status.main_cntrl_state                  |         0x%01X  |  [RO][00:00]""The state of the main controller""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -main_status.vec_sel                           |         0x%01X  |  [RO][04:01]""The vector that is selected""\n", FIELD_VALUE(val, 1, 4));
	REG_DUMP_PRINT_1("   -main_status.vec_sel_data                      |         0x%01X  |  [RO][08:05]""The vector data that is selected""\n", FIELD_VALUE(val, 5, 8));
	REG_DUMP_PRINT_1("   -main_status.vec_sel_addr                      |         0x%01X  |  [RO][11:09]""The vector address buffer that is selected""\n", FIELD_VALUE(val, 9, 11));
	REG_DUMP_PRINT_1("   -main_status.initialized                       |         0x%01X  |  [RO][12:12]""Initialized state""\n", FIELD_VALUE(val, 12, 12));
	REG_DUMP_PRINT_1("   -main_status.me_busy                           |         0x%01X  |  [RO][13:13]""The internal me busy state""\n", FIELD_VALUE(val, 13, 13));
	REG_DUMP_PRINT_1("   -main_status.command_state                     |         0x%01X  |  [RO][16:14]""The state of the command handling""\n", FIELD_VALUE(val, 14, 16));
	val = REG_DUMP_READ_REGISTER(0xd77a4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.ack_status           |  0x%08X  |  ""The status of the acknowledgement controller and FIFO's""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_ack_status_type */
	/* skip, unused field unused_ack_status (ack_status) */
	REG_DUMP_PRINT_1("   -ack_status.ack_cntrl_state                    |         0x%01X  |  [RO][01:00]""The state of the acknowlegdement controller""\n", FIELD_VALUE(val, 0, 1));
	REG_DUMP_PRINT_1("   -ack_status.ret_ack_valid                      |         0x%01X  |  [RO][02:02]""Return ack valid""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -ack_status.ret_ack_accept                     |         0x%01X  |  [RO][03:03]""Return ack accept""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -ack_status.int_ack_valid                      |         0x%01X  |  [RO][04:04]""Internal ack wrvalid""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -ack_status.int_ack_accept                     |         0x%01X  |  [RO][05:05]""Internal ack wraccept""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -ack_status.stall_sending                      |         0x%01X  |  [RO][06:06]""Stall sending vectors""\n", FIELD_VALUE(val, 6, 6));
	val = REG_DUMP_READ_REGISTER(0xd77a0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.io_status            |  0x%08X  |  ""The status of the input and outputs of the device.""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_io_status_type */
	REG_DUMP_PRINT_1("   -io_status.out_ack_vld                         |         0x%01X  |  [RO][00:00]""Out acknowledge valid""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -io_status.out_ack_accept                      |         0x%01X  |  [RO][01:01]""Out acknowledge accept""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -io_status.pxl_cmpnt_vld                       |         0x%01X  |  [RO][02:02]""Pixel component stream valid""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -io_status.pxl_cmpnt_accept                    |         0x%01X  |  [RO][03:03]""Pixel component stream accept""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_cs                           |         0x%01X  |  [RO][04:04]""CIO Master CS signal""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_run                          |         0x%01X  |  [RO][05:05]""CIO Master RUN signal""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_we_n                         |         0x%01X  |  [RO][06:06]""CIO Master WE_N signal""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_addr                         |   0x%07X  |  [RO][31:07]""CIO master ADDR [upper_bit : lower_bit] (With lower_bit : CEIL(LOG2(BITS_TO_BYTES(master port width))) and upper_bit : lower_bit + 20)""\n", FIELD_VALUE(val, 7, 31));
	val = REG_DUMP_READ_REGISTER(0xd779c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.lines_done           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_lines_done_type */
	/* skip, unused field unused_lines_done (lines_done) */
	REG_DUMP_PRINT_1("   -lines_done.lines_done                         |       0x%03X  |  [RO][09:00]""The amount of lines done for the current frame.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xd7798);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.pxls_cur_line        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_pxls_cur_line_type */
	/* skip, unused field unused_pxls_cur_line (pxls_cur_line) */
	REG_DUMP_PRINT_1("   -pxls_cur_line.pxls_cur_line                   |       0x%03X  |  [RO][11:00]""The amount of pixel components processed so far for the current line.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xd7794);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_5_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_5_sts_cur_addr_type */
	/* skip, unused field unused_buff_5_sts_cur_addr (buff_5_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_5_sts_cur_addr.buff_5_sts_cur_addr       |   0x%07X  |  [RO][25:00]""The current address of buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7790);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_4_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_4_sts_cur_addr_type */
	/* skip, unused field unused_buff_4_sts_cur_addr (buff_4_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_4_sts_cur_addr.buff_4_sts_cur_addr       |   0x%07X  |  [RO][25:00]""The current address of buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd778c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_3_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_3_sts_cur_addr_type */
	/* skip, unused field unused_buff_3_sts_cur_addr (buff_3_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_3_sts_cur_addr.buff_3_sts_cur_addr       |   0x%07X  |  [RO][25:00]""The current address of buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7788);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_2_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_2_sts_cur_addr_type */
	/* skip, unused field unused_buff_2_sts_cur_addr (buff_2_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_2_sts_cur_addr.buff_2_sts_cur_addr       |   0x%07X  |  [RO][25:00]""The current address of buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7784);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_1_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_1_sts_cur_addr_type */
	/* skip, unused field unused_buff_1_sts_cur_addr (buff_1_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_1_sts_cur_addr.buff_1_sts_cur_addr       |   0x%07X  |  [RO][25:00]""The current address of buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7780);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_0_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_0_sts_cur_addr_type */
	/* skip, unused field unused_buff_0_sts_cur_addr (buff_0_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_0_sts_cur_addr.buff_0_sts_cur_addr       |   0x%07X  |  [RO][25:00]""The current address of buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd777c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_5_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_5_cfg_stride_type */
	/* skip, unused field unused_buff_5_cfg_stride (buff_5_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_stride.buff_5_cfg_stride           |   0x%07X  |  [RO][25:00]""The stride for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7778);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_5_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_5_cfg_offset_type */
	/* skip, unused field unused_buff_5_cfg_offset (buff_5_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_offset.buff_5_cfg_offset           |   0x%07X  |  [RO][25:00]""The offset for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7774);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_5_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_5_cfg_end_addr_type */
	/* skip, unused field unused_buff_5_cfg_end_addr (buff_5_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_end_addr.buff_5_cfg_end_addr       |   0x%07X  |  [RO][25:00]""The end address for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7770);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_5_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_5_cfg_st_addr_type */
	/* skip, unused field unused_buff_5_cfg_st_addr (buff_5_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_st_addr.buff_5_cfg_st_addr         |   0x%07X  |  [RO][25:00]""The starting address for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd776c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_4_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_4_cfg_stride_type */
	/* skip, unused field unused_buff_4_cfg_stride (buff_4_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_stride.buff_4_cfg_stride           |   0x%07X  |  [RO][25:00]""The stride for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7768);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_4_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_4_cfg_offset_type */
	/* skip, unused field unused_buff_4_cfg_offset (buff_4_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_offset.buff_4_cfg_offset           |   0x%07X  |  [RO][25:00]""The offset for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7764);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_4_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_4_cfg_end_addr_type */
	/* skip, unused field unused_buff_4_cfg_end_addr (buff_4_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_end_addr.buff_4_cfg_end_addr       |   0x%07X  |  [RO][25:00]""The end address for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7760);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_4_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_4_cfg_st_addr_type */
	/* skip, unused field unused_buff_4_cfg_st_addr (buff_4_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_st_addr.buff_4_cfg_st_addr         |   0x%07X  |  [RO][25:00]""The starting address for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd775c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_3_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_3_cfg_stride_type */
	/* skip, unused field unused_buff_3_cfg_stride (buff_3_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_stride.buff_3_cfg_stride           |   0x%07X  |  [RW][25:00]""The stride for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7758);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_3_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_3_cfg_offset_type */
	/* skip, unused field unused_buff_3_cfg_offset (buff_3_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_offset.buff_3_cfg_offset           |   0x%07X  |  [RW][25:00]""The offset for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7754);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_3_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_3_cfg_end_addr_type */
	/* skip, unused field unused_buff_3_cfg_end_addr (buff_3_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_end_addr.buff_3_cfg_end_addr       |   0x%07X  |  [RW][25:00]""The end address for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7750);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_3_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_3_cfg_st_addr_type */
	/* skip, unused field unused_buff_3_cfg_st_addr (buff_3_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_st_addr.buff_3_cfg_st_addr         |   0x%07X  |  [RW][25:00]""The starting address for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd774c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_2_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_2_cfg_stride_type */
	/* skip, unused field unused_buff_2_cfg_stride (buff_2_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_stride.buff_2_cfg_stride           |   0x%07X  |  [RW][25:00]""The stride for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7748);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_2_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_2_cfg_offset_type */
	/* skip, unused field unused_buff_2_cfg_offset (buff_2_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_offset.buff_2_cfg_offset           |   0x%07X  |  [RW][25:00]""The offset for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7744);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_2_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_2_cfg_end_addr_type */
	/* skip, unused field unused_buff_2_cfg_end_addr (buff_2_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_end_addr.buff_2_cfg_end_addr       |   0x%07X  |  [RW][25:00]""The end address for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7740);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_2_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_2_cfg_st_addr_type */
	/* skip, unused field unused_buff_2_cfg_st_addr (buff_2_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_st_addr.buff_2_cfg_st_addr         |   0x%07X  |  [RW][25:00]""The starting address for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd773c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_1_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_1_cfg_stride_type */
	/* skip, unused field unused_buff_1_cfg_stride (buff_1_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_stride.buff_1_cfg_stride           |   0x%07X  |  [RW][25:00]""The stride for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7738);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_1_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_1_cfg_offset_type */
	/* skip, unused field unused_buff_1_cfg_offset (buff_1_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_offset.buff_1_cfg_offset           |   0x%07X  |  [RW][25:00]""The offset for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7734);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_1_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_1_cfg_end_addr_type */
	/* skip, unused field unused_buff_1_cfg_end_addr (buff_1_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_end_addr.buff_1_cfg_end_addr       |   0x%07X  |  [RW][25:00]""The end address for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7730);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_1_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_1_cfg_st_addr_type */
	/* skip, unused field unused_buff_1_cfg_st_addr (buff_1_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_st_addr.buff_1_cfg_st_addr         |   0x%07X  |  [RW][25:00]""The starting address for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd772c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_0_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_0_cfg_stride_type */
	/* skip, unused field unused_buff_0_cfg_stride (buff_0_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_stride.buff_0_cfg_stride           |   0x%07X  |  [RW][25:00]""The stride for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7728);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_0_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_0_cfg_offset_type */
	/* skip, unused field unused_buff_0_cfg_offset (buff_0_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_offset.buff_0_cfg_offset           |   0x%07X  |  [RW][25:00]""The offset for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7724);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_0_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_0_cfg_end_addr_type */
	/* skip, unused field unused_buff_0_cfg_end_addr (buff_0_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_end_addr.buff_0_cfg_end_addr       |   0x%07X  |  [RW][25:00]""The end address for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7720);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.buff_0_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_buff_0_cfg_st_addr_type */
	/* skip, unused field unused_buff_0_cfg_st_addr (buff_0_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_st_addr.buff_0_cfg_st_addr         |   0x%07X  |  [RW][25:00]""The starting address for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd771c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.irq_false_cmd_val    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_irq_false_cmd_val_type */
	/* skip, unused field unused_irq_false_cmd_val (irq_false_cmd_val) */
	REG_DUMP_PRINT_1("   -irq_false_cmd_val.irq_false_cmd_val           |         0x%01X  |  [RO][00:00]""The value of the false command after an interrupt; Register with destructive read.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7718);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.dev_null_en          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_dev_null_en_type */
	/* skip, unused field unused_dev_null_en (dev_null_en) */
	REG_DUMP_PRINT_1("   -dev_null_en.dev_null_en                       |         0x%01X  |  [RW][00:00]""Discard incoming streaming pixel components instead of stalling when device is not busy (initialized and no frame is done) (default: on)""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7714);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.interleave_en        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_interleave_en_type */
	/* skip, unused field unused_interleave_en (interleave_en) */
	REG_DUMP_PRINT_1("   -interleave_en.interleave_en                   |         0x%01X  |  [RW][00:00]""Enable interleaving in the outputted vectors when Bayer 2ppc is used (default: off). Instead of 4 vectors with Gr, R, B, and Gb, 2 times 2 vectors of R-Gr-R-Gr... and Gb-B-Gb-B... are used. Only available when Bayer 2PPC is used. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7710);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.yuv420_en            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_yuv420_en_type */
	/* skip, unused field unused_yuv420_en (yuv420_en) */
	REG_DUMP_PRINT_1("   -yuv420_en.yuv420_en                           |         0x%01X  |  [RO][00:00]""Enable YUV420 when a stream width for YUV422 is used (12 * #pixel_bits) (default: off). Only available when a stream width for YUV422 is used. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd770c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.lines_frame          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_lines_frame_type */
	/* skip, unused field unused_lines_frame (lines_frame) */
	REG_DUMP_PRINT_1("   -lines_frame.lines_frame                       |      0x%04X  |  [RW][15:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xd7708);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.pxlcmp_line          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_pxlcmp_line_type */
	/* skip, unused field unused_pxlcmp_line (pxlcmp_line) */
	REG_DUMP_PRINT_1("   -pxlcmp_line.pxlcmp_line                       |      0x%04X  |  [RW][13:00]""The number of pixel components per line.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xd7704);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer2.ack_k_vec            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer2_ack_k_vec_type */
	/* skip, unused field unused_ack_k_vec (ack_k_vec) */
	REG_DUMP_PRINT_1("   -ack_k_vec.ack_k_vec                           |       0x%03X  |  [RW][09:00]""Send acknowledge every K vectors that are written.""\n", FIELD_VALUE(val, 0, 9));
} /* end PSA_Cluster_str2vec_bayer2 */

/* Generated Debug Code: Device PSA_Cluster_str2vec_bayer1 */
void ia_css_debug_dump_PSA_Cluster_str2vec_bayer1(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd76ac);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.tracker_status       |  0x%08X  |  ""The status of the tracker""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_tracker_status_type */
	/* skip, unused field unused_tracker_status (tracker_status) */
	REG_DUMP_PRINT_1("   -tracker_status.hold_rcv                       |         0x%01X  |  [RO][00:00]""Hold receiving signal""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -tracker_status.first_half_rcvd                |         0x%01X  |  [RO][01:01]""First half of vector received""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -tracker_status.vec_full                       |         0x%01X  |  [RO][02:02]""Full vector (2nd half) received""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -tracker_status.frame_done                     |         0x%01X  |  [RO][03:03]""Frame done""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -tracker_status.give_n_0                       |         0x%01X  |  [RO][04:04]""Give_n counter is zero""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -tracker_status.vec_avaialble                  |        0x%02X  |  [RO][10:05]""The vectors that are available""\n", FIELD_VALUE(val, 5, 10));
	REG_DUMP_PRINT_1("   -tracker_status.line_done                      |        0x%02X  |  [RO][16:11]""Last vector of current line""\n", FIELD_VALUE(val, 11, 16));
	val = REG_DUMP_READ_REGISTER(0xd76a8);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.main_status          |  0x%08X  |  ""The status of the main controller and signals""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_main_status_type */
	/* skip, unused field unused_main_status (main_status) */
	REG_DUMP_PRINT_1("   -main_status.main_cntrl_state                  |         0x%01X  |  [RO][00:00]""The state of the main controller""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -main_status.vec_sel                           |         0x%01X  |  [RO][04:01]""The vector that is selected""\n", FIELD_VALUE(val, 1, 4));
	REG_DUMP_PRINT_1("   -main_status.vec_sel_data                      |         0x%01X  |  [RO][08:05]""The vector data that is selected""\n", FIELD_VALUE(val, 5, 8));
	REG_DUMP_PRINT_1("   -main_status.vec_sel_addr                      |         0x%01X  |  [RO][11:09]""The vector address buffer that is selected""\n", FIELD_VALUE(val, 9, 11));
	REG_DUMP_PRINT_1("   -main_status.initialized                       |         0x%01X  |  [RO][12:12]""Initialized state""\n", FIELD_VALUE(val, 12, 12));
	REG_DUMP_PRINT_1("   -main_status.me_busy                           |         0x%01X  |  [RO][13:13]""The internal me busy state""\n", FIELD_VALUE(val, 13, 13));
	REG_DUMP_PRINT_1("   -main_status.command_state                     |         0x%01X  |  [RO][16:14]""The state of the command handling""\n", FIELD_VALUE(val, 14, 16));
	val = REG_DUMP_READ_REGISTER(0xd76a4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.ack_status           |  0x%08X  |  ""The status of the acknowledgement controller and FIFO's""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_ack_status_type */
	/* skip, unused field unused_ack_status (ack_status) */
	REG_DUMP_PRINT_1("   -ack_status.ack_cntrl_state                    |         0x%01X  |  [RO][01:00]""The state of the acknowlegdement controller""\n", FIELD_VALUE(val, 0, 1));
	REG_DUMP_PRINT_1("   -ack_status.ret_ack_valid                      |         0x%01X  |  [RO][02:02]""Return ack valid""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -ack_status.ret_ack_accept                     |         0x%01X  |  [RO][03:03]""Return ack accept""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -ack_status.int_ack_valid                      |         0x%01X  |  [RO][04:04]""Internal ack wrvalid""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -ack_status.int_ack_accept                     |         0x%01X  |  [RO][05:05]""Internal ack wraccept""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -ack_status.stall_sending                      |         0x%01X  |  [RO][06:06]""Stall sending vectors""\n", FIELD_VALUE(val, 6, 6));
	val = REG_DUMP_READ_REGISTER(0xd76a0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.io_status            |  0x%08X  |  ""The status of the input and outputs of the device.""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_io_status_type */
	REG_DUMP_PRINT_1("   -io_status.out_ack_vld                         |         0x%01X  |  [RO][00:00]""Out acknowledge valid""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -io_status.out_ack_accept                      |         0x%01X  |  [RO][01:01]""Out acknowledge accept""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -io_status.pxl_cmpnt_vld                       |         0x%01X  |  [RO][02:02]""Pixel component stream valid""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -io_status.pxl_cmpnt_accept                    |         0x%01X  |  [RO][03:03]""Pixel component stream accept""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_cs                           |         0x%01X  |  [RO][04:04]""CIO Master CS signal""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_run                          |         0x%01X  |  [RO][05:05]""CIO Master RUN signal""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_we_n                         |         0x%01X  |  [RO][06:06]""CIO Master WE_N signal""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -io_status.cio_mt_addr                         |   0x%07X  |  [RO][31:07]""CIO master ADDR [upper_bit : lower_bit] (With lower_bit : CEIL(LOG2(BITS_TO_BYTES(master port width))) and upper_bit : lower_bit + 20)""\n", FIELD_VALUE(val, 7, 31));
	val = REG_DUMP_READ_REGISTER(0xd769c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.lines_done           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_lines_done_type */
	/* skip, unused field unused_lines_done (lines_done) */
	REG_DUMP_PRINT_1("   -lines_done.lines_done                         |       0x%03X  |  [RO][09:00]""The amount of lines done for the current frame.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xd7698);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.pxls_cur_line        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_pxls_cur_line_type */
	/* skip, unused field unused_pxls_cur_line (pxls_cur_line) */
	REG_DUMP_PRINT_1("   -pxls_cur_line.pxls_cur_line                   |       0x%03X  |  [RO][11:00]""The amount of pixel components processed so far for the current line.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xd7694);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_5_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_5_sts_cur_addr_type */
	/* skip, unused field unused_buff_5_sts_cur_addr (buff_5_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_5_sts_cur_addr.buff_5_sts_cur_addr       |   0x%07X  |  [RO][25:00]""The current address of buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7690);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_4_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_4_sts_cur_addr_type */
	/* skip, unused field unused_buff_4_sts_cur_addr (buff_4_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_4_sts_cur_addr.buff_4_sts_cur_addr       |   0x%07X  |  [RO][25:00]""The current address of buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd768c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_3_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_3_sts_cur_addr_type */
	/* skip, unused field unused_buff_3_sts_cur_addr (buff_3_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_3_sts_cur_addr.buff_3_sts_cur_addr       |   0x%07X  |  [RO][25:00]""The current address of buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7688);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_2_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_2_sts_cur_addr_type */
	/* skip, unused field unused_buff_2_sts_cur_addr (buff_2_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_2_sts_cur_addr.buff_2_sts_cur_addr       |   0x%07X  |  [RO][25:00]""The current address of buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7684);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_1_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_1_sts_cur_addr_type */
	/* skip, unused field unused_buff_1_sts_cur_addr (buff_1_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_1_sts_cur_addr.buff_1_sts_cur_addr       |   0x%07X  |  [RO][25:00]""The current address of buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7680);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_0_sts_cur_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_0_sts_cur_addr_type */
	/* skip, unused field unused_buff_0_sts_cur_addr (buff_0_sts_cur_addr) */
	REG_DUMP_PRINT_1("   -buff_0_sts_cur_addr.buff_0_sts_cur_addr       |   0x%07X  |  [RO][25:00]""The current address of buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd767c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_5_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_5_cfg_stride_type */
	/* skip, unused field unused_buff_5_cfg_stride (buff_5_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_stride.buff_5_cfg_stride           |   0x%07X  |  [RO][25:00]""The stride for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7678);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_5_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_5_cfg_offset_type */
	/* skip, unused field unused_buff_5_cfg_offset (buff_5_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_offset.buff_5_cfg_offset           |   0x%07X  |  [RO][25:00]""The offset for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7674);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_5_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_5_cfg_end_addr_type */
	/* skip, unused field unused_buff_5_cfg_end_addr (buff_5_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_end_addr.buff_5_cfg_end_addr       |   0x%07X  |  [RO][25:00]""The end address for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7670);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_5_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_5_cfg_st_addr_type */
	/* skip, unused field unused_buff_5_cfg_st_addr (buff_5_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_5_cfg_st_addr.buff_5_cfg_st_addr         |   0x%07X  |  [RO][25:00]""The starting address for buffer 5.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd766c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_4_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_4_cfg_stride_type */
	/* skip, unused field unused_buff_4_cfg_stride (buff_4_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_stride.buff_4_cfg_stride           |   0x%07X  |  [RO][25:00]""The stride for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7668);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_4_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_4_cfg_offset_type */
	/* skip, unused field unused_buff_4_cfg_offset (buff_4_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_offset.buff_4_cfg_offset           |   0x%07X  |  [RO][25:00]""The offset for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7664);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_4_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_4_cfg_end_addr_type */
	/* skip, unused field unused_buff_4_cfg_end_addr (buff_4_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_end_addr.buff_4_cfg_end_addr       |   0x%07X  |  [RO][25:00]""The end address for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7660);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_4_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_4_cfg_st_addr_type */
	/* skip, unused field unused_buff_4_cfg_st_addr (buff_4_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_4_cfg_st_addr.buff_4_cfg_st_addr         |   0x%07X  |  [RO][25:00]""The starting address for buffer 4.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd765c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_3_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_3_cfg_stride_type */
	/* skip, unused field unused_buff_3_cfg_stride (buff_3_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_stride.buff_3_cfg_stride           |   0x%07X  |  [RW][25:00]""The stride for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7658);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_3_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_3_cfg_offset_type */
	/* skip, unused field unused_buff_3_cfg_offset (buff_3_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_offset.buff_3_cfg_offset           |   0x%07X  |  [RW][25:00]""The offset for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7654);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_3_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_3_cfg_end_addr_type */
	/* skip, unused field unused_buff_3_cfg_end_addr (buff_3_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_end_addr.buff_3_cfg_end_addr       |   0x%07X  |  [RW][25:00]""The end address for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7650);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_3_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_3_cfg_st_addr_type */
	/* skip, unused field unused_buff_3_cfg_st_addr (buff_3_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_3_cfg_st_addr.buff_3_cfg_st_addr         |   0x%07X  |  [RW][25:00]""The starting address for buffer 3.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd764c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_2_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_2_cfg_stride_type */
	/* skip, unused field unused_buff_2_cfg_stride (buff_2_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_stride.buff_2_cfg_stride           |   0x%07X  |  [RW][25:00]""The stride for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7648);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_2_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_2_cfg_offset_type */
	/* skip, unused field unused_buff_2_cfg_offset (buff_2_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_offset.buff_2_cfg_offset           |   0x%07X  |  [RW][25:00]""The offset for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7644);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_2_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_2_cfg_end_addr_type */
	/* skip, unused field unused_buff_2_cfg_end_addr (buff_2_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_end_addr.buff_2_cfg_end_addr       |   0x%07X  |  [RW][25:00]""The end address for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7640);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_2_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_2_cfg_st_addr_type */
	/* skip, unused field unused_buff_2_cfg_st_addr (buff_2_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_2_cfg_st_addr.buff_2_cfg_st_addr         |   0x%07X  |  [RW][25:00]""The starting address for buffer 2.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd763c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_1_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_1_cfg_stride_type */
	/* skip, unused field unused_buff_1_cfg_stride (buff_1_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_stride.buff_1_cfg_stride           |   0x%07X  |  [RW][25:00]""The stride for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7638);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_1_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_1_cfg_offset_type */
	/* skip, unused field unused_buff_1_cfg_offset (buff_1_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_offset.buff_1_cfg_offset           |   0x%07X  |  [RW][25:00]""The offset for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7634);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_1_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_1_cfg_end_addr_type */
	/* skip, unused field unused_buff_1_cfg_end_addr (buff_1_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_end_addr.buff_1_cfg_end_addr       |   0x%07X  |  [RW][25:00]""The end address for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7630);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_1_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_1_cfg_st_addr_type */
	/* skip, unused field unused_buff_1_cfg_st_addr (buff_1_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_1_cfg_st_addr.buff_1_cfg_st_addr         |   0x%07X  |  [RW][25:00]""The starting address for buffer 1.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd762c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_0_cfg_stride    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_0_cfg_stride_type */
	/* skip, unused field unused_buff_0_cfg_stride (buff_0_cfg_stride) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_stride.buff_0_cfg_stride           |   0x%07X  |  [RW][25:00]""The stride for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7628);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_0_cfg_offset    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_0_cfg_offset_type */
	/* skip, unused field unused_buff_0_cfg_offset (buff_0_cfg_offset) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_offset.buff_0_cfg_offset           |   0x%07X  |  [RW][25:00]""The offset for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7624);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_0_cfg_end_addr  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_0_cfg_end_addr_type */
	/* skip, unused field unused_buff_0_cfg_end_addr (buff_0_cfg_end_addr) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_end_addr.buff_0_cfg_end_addr       |   0x%07X  |  [RW][25:00]""The end address for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd7620);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.buff_0_cfg_st_addr   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_buff_0_cfg_st_addr_type */
	/* skip, unused field unused_buff_0_cfg_st_addr (buff_0_cfg_st_addr) */
	REG_DUMP_PRINT_1("   -buff_0_cfg_st_addr.buff_0_cfg_st_addr         |   0x%07X  |  [RW][25:00]""The starting address for buffer 0.""\n", FIELD_VALUE(val, 0, 25));
	val = REG_DUMP_READ_REGISTER(0xd761c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.irq_false_cmd_val    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_irq_false_cmd_val_type */
	/* skip, unused field unused_irq_false_cmd_val (irq_false_cmd_val) */
	REG_DUMP_PRINT_1("   -irq_false_cmd_val.irq_false_cmd_val           |         0x%01X  |  [RO][00:00]""The value of the false command after an interrupt; Register with destructive read.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7618);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.dev_null_en          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_dev_null_en_type */
	/* skip, unused field unused_dev_null_en (dev_null_en) */
	REG_DUMP_PRINT_1("   -dev_null_en.dev_null_en                       |         0x%01X  |  [RW][00:00]""Discard incoming streaming pixel components instead of stalling when device is not busy (initialized and no frame is done) (default: on)""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7614);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.interleave_en        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_interleave_en_type */
	/* skip, unused field unused_interleave_en (interleave_en) */
	REG_DUMP_PRINT_1("   -interleave_en.interleave_en                   |         0x%01X  |  [RW][00:00]""Enable interleaving in the outputted vectors when Bayer 2ppc is used (default: off). Instead of 4 vectors with Gr, R, B, and Gb, 2 times 2 vectors of R-Gr-R-Gr... and Gb-B-Gb-B... are used. Only available when Bayer 2PPC is used. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd7610);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.yuv420_en            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_yuv420_en_type */
	/* skip, unused field unused_yuv420_en (yuv420_en) */
	REG_DUMP_PRINT_1("   -yuv420_en.yuv420_en                           |         0x%01X  |  [RO][00:00]""Enable YUV420 when a stream width for YUV422 is used (12 * #pixel_bits) (default: off). Only available when a stream width for YUV422 is used. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd760c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.lines_frame          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_lines_frame_type */
	/* skip, unused field unused_lines_frame (lines_frame) */
	REG_DUMP_PRINT_1("   -lines_frame.lines_frame                       |      0x%04X  |  [RW][15:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xd7608);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.pxlcmp_line          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_pxlcmp_line_type */
	/* skip, unused field unused_pxlcmp_line (pxlcmp_line) */
	REG_DUMP_PRINT_1("   -pxlcmp_line.pxlcmp_line                       |      0x%04X  |  [RW][13:00]""The number of pixel components per line.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xd7604);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_str2vec_bayer1.ack_k_vec            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_str2vec_bayer1_ack_k_vec_type */
	/* skip, unused field unused_ack_k_vec (ack_k_vec) */
	REG_DUMP_PRINT_1("   -ack_k_vec.ack_k_vec                           |       0x%03X  |  [RW][09:00]""Send acknowledge every K vectors that are written.""\n", FIELD_VALUE(val, 0, 9));
} /* end PSA_Cluster_str2vec_bayer1 */

/* Generated Debug Code: Device PSA_Cluster_vec2str_rgb1 */
void ia_css_debug_dump_PSA_Cluster_vec2str_rgb1(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd740c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_rgb1.str_out_cnt_reg     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_rgb1_str_out_cnt_reg_type */
	/* skip, unused field unused_str_out_cnt_reg (str_out_cnt_reg) */
	REG_DUMP_PRINT_1("   -str_out_cnt_reg.str_out_cnt_reg            |        0x%02X  |  [RO][05:00]""The counter for the valid number of stream out transfers.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xd7408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_rgb1.str_status_reg      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_rgb1_str_status_reg_type */
	/* skip, unused field unused_str_status_reg (str_status_reg) */
	REG_DUMP_PRINT_1("   -str_status_reg.str_status_reg              |         0x%01X  |  [RO][01:00]""The status of the stream out port, i.e. valid and accept""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xd7404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_rgb1.sl_vec_rcv_cnt_reg  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_rgb1_sl_vec_rcv_cnt_reg_type */
	/* skip, unused field unused_sl_vec_rcv_cnt_reg (sl_vec_rcv_cnt_reg) */
	REG_DUMP_PRINT_1("   -sl_vec_rcv_cnt_reg.sl_vec_rcv_cnt_reg      |         0x%01X  |  [RO][03:00]""The counter for the number of vector words received.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd7400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_rgb1.sl_vec_status_reg   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_rgb1_sl_vec_status_reg_type */
	/* skip, unused field unused_sl_vec_status_reg (sl_vec_status_reg) */
	REG_DUMP_PRINT_1("   -sl_vec_status_reg.sl_vec_status_reg        |   0x%07X  |  [RO][25:00]""The status of the vector slave port. Bit 25 = CS; bit 24 = WE_N; bit [23:0] = ADDR [23:0].""\n", FIELD_VALUE(val, 0, 25));
} /* end PSA_Cluster_vec2str_rgb1 */

/* Generated Debug Code: Device PSA_Cluster_vec2str_rgb2 */
void ia_css_debug_dump_PSA_Cluster_vec2str_rgb2(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd730c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_rgb2.str_out_cnt_reg     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_rgb2_str_out_cnt_reg_type */
	/* skip, unused field unused_str_out_cnt_reg (str_out_cnt_reg) */
	REG_DUMP_PRINT_1("   -str_out_cnt_reg.str_out_cnt_reg            |        0x%02X  |  [RO][05:00]""The counter for the valid number of stream out transfers.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xd7308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_rgb2.str_status_reg      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_rgb2_str_status_reg_type */
	/* skip, unused field unused_str_status_reg (str_status_reg) */
	REG_DUMP_PRINT_1("   -str_status_reg.str_status_reg              |         0x%01X  |  [RO][01:00]""The status of the stream out port, i.e. valid and accept""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xd7304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_rgb2.sl_vec_rcv_cnt_reg  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_rgb2_sl_vec_rcv_cnt_reg_type */
	/* skip, unused field unused_sl_vec_rcv_cnt_reg (sl_vec_rcv_cnt_reg) */
	REG_DUMP_PRINT_1("   -sl_vec_rcv_cnt_reg.sl_vec_rcv_cnt_reg      |         0x%01X  |  [RO][03:00]""The counter for the number of vector words received.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd7300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_rgb2.sl_vec_status_reg   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_rgb2_sl_vec_status_reg_type */
	/* skip, unused field unused_sl_vec_status_reg (sl_vec_status_reg) */
	REG_DUMP_PRINT_1("   -sl_vec_status_reg.sl_vec_status_reg        |   0x%07X  |  [RO][25:00]""The status of the vector slave port. Bit 25 = CS; bit 24 = WE_N; bit [23:0] = ADDR [23:0].""\n", FIELD_VALUE(val, 0, 25));
} /* end PSA_Cluster_vec2str_rgb2 */

/* Generated Debug Code: Device PSA_Cluster_vec2str_yuv1 */
void ia_css_debug_dump_PSA_Cluster_vec2str_yuv1(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd720c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_yuv1.str_out_cnt_reg     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_yuv1_str_out_cnt_reg_type */
	/* skip, unused field unused_str_out_cnt_reg (str_out_cnt_reg) */
	REG_DUMP_PRINT_1("   -str_out_cnt_reg.str_out_cnt_reg            |        0x%02X  |  [RO][05:00]""The counter for the valid number of stream out transfers.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xd7208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_yuv1.str_status_reg      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_yuv1_str_status_reg_type */
	/* skip, unused field unused_str_status_reg (str_status_reg) */
	REG_DUMP_PRINT_1("   -str_status_reg.str_status_reg              |         0x%01X  |  [RO][01:00]""The status of the stream out port, i.e. valid and accept""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xd7204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_yuv1.sl_vec_rcv_cnt_reg  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_yuv1_sl_vec_rcv_cnt_reg_type */
	/* skip, unused field unused_sl_vec_rcv_cnt_reg (sl_vec_rcv_cnt_reg) */
	REG_DUMP_PRINT_1("   -sl_vec_rcv_cnt_reg.sl_vec_rcv_cnt_reg      |         0x%01X  |  [RO][03:00]""The counter for the number of vector words received.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd7200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_yuv1.sl_vec_status_reg   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_yuv1_sl_vec_status_reg_type */
	/* skip, unused field unused_sl_vec_status_reg (sl_vec_status_reg) */
	REG_DUMP_PRINT_1("   -sl_vec_status_reg.sl_vec_status_reg        |   0x%07X  |  [RO][25:00]""The status of the vector slave port. Bit 25 = CS; bit 24 = WE_N; bit [23:0] = ADDR [23:0].""\n", FIELD_VALUE(val, 0, 25));
} /* end PSA_Cluster_vec2str_yuv1 */

/* Generated Debug Code: Device PSA_Cluster_vec2str_bayer2 */
void ia_css_debug_dump_PSA_Cluster_vec2str_bayer2(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd710c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_bayer2.str_out_cnt_reg     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_bayer2_str_out_cnt_reg_type */
	/* skip, unused field unused_str_out_cnt_reg (str_out_cnt_reg) */
	REG_DUMP_PRINT_1("   -str_out_cnt_reg.str_out_cnt_reg              |        0x%02X  |  [RO][05:00]""The counter for the valid number of stream out transfers.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xd7108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_bayer2.str_status_reg      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_bayer2_str_status_reg_type */
	/* skip, unused field unused_str_status_reg (str_status_reg) */
	REG_DUMP_PRINT_1("   -str_status_reg.str_status_reg                |         0x%01X  |  [RO][01:00]""The status of the stream out port, i.e. valid and accept""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xd7104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_bayer2.sl_vec_rcv_cnt_reg  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_bayer2_sl_vec_rcv_cnt_reg_type */
	/* skip, unused field unused_sl_vec_rcv_cnt_reg (sl_vec_rcv_cnt_reg) */
	REG_DUMP_PRINT_1("   -sl_vec_rcv_cnt_reg.sl_vec_rcv_cnt_reg        |         0x%01X  |  [RO][03:00]""The counter for the number of vector words received.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd7100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_bayer2.sl_vec_status_reg   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_bayer2_sl_vec_status_reg_type */
	/* skip, unused field unused_sl_vec_status_reg (sl_vec_status_reg) */
	REG_DUMP_PRINT_1("   -sl_vec_status_reg.sl_vec_status_reg          |   0x%07X  |  [RO][25:00]""The status of the vector slave port. Bit 25 = CS; bit 24 = WE_N; bit [23:0] = ADDR [23:0].""\n", FIELD_VALUE(val, 0, 25));
} /* end PSA_Cluster_vec2str_bayer2 */

/* Generated Debug Code: Device PSA_Cluster_vec2str_bayer1 */
void ia_css_debug_dump_PSA_Cluster_vec2str_bayer1(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd700c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_bayer1.str_out_cnt_reg     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_bayer1_str_out_cnt_reg_type */
	/* skip, unused field unused_str_out_cnt_reg (str_out_cnt_reg) */
	REG_DUMP_PRINT_1("   -str_out_cnt_reg.str_out_cnt_reg              |        0x%02X  |  [RO][05:00]""The counter for the valid number of stream out transfers.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xd7008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_bayer1.str_status_reg      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_bayer1_str_status_reg_type */
	/* skip, unused field unused_str_status_reg (str_status_reg) */
	REG_DUMP_PRINT_1("   -str_status_reg.str_status_reg                |         0x%01X  |  [RO][01:00]""The status of the stream out port, i.e. valid and accept""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xd7004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_bayer1.sl_vec_rcv_cnt_reg  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_bayer1_sl_vec_rcv_cnt_reg_type */
	/* skip, unused field unused_sl_vec_rcv_cnt_reg (sl_vec_rcv_cnt_reg) */
	REG_DUMP_PRINT_1("   -sl_vec_rcv_cnt_reg.sl_vec_rcv_cnt_reg        |         0x%01X  |  [RO][03:00]""The counter for the number of vector words received.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd7000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_vec2str_bayer1.sl_vec_status_reg   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_vec2str_bayer1_sl_vec_status_reg_type */
	/* skip, unused field unused_sl_vec_status_reg (sl_vec_status_reg) */
	REG_DUMP_PRINT_1("   -sl_vec_status_reg.sl_vec_status_reg          |   0x%07X  |  [RO][25:00]""The status of the vector slave port. Bit 25 = CS; bit 24 = WE_N; bit [23:0] = ADDR [23:0].""\n", FIELD_VALUE(val, 0, 25));
} /* end PSA_Cluster_vec2str_bayer1 */

/* Generated Debug Code: Device PSA_Cluster_Lace_Stat_AckConv */
void ia_css_debug_dump_PSA_Cluster_Lace_Stat_AckConv(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd6c04);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_AckConv.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_AckConv_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info            |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd6c00);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_AckConv.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_AckConv_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                       |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                           |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                           |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                           |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_Lace_Stat_AckConv */

/* Generated Debug Code: Device PSA_Cluster_Lace_Stat_LACE_STAT_ff_lace_stat_hist */
void ia_css_debug_dump_PSA_Cluster_Lace_Stat_LACE_STAT_ff_lace_stat_hist(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd5afc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT_ff_lace_stat_hist.h0_set1_last   |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_ff_lace_stat_hist_h0_set1_last_type */
	REG_DUMP_PRINT_1("   -h0_set1_last.h0_set1_last                                      |  0x%08X  |  [RW][31:00]""H0_SET1""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd5600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT_ff_lace_stat_hist.h0_set1_first  |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_ff_lace_stat_hist_h0_set1_first_type */
	REG_DUMP_PRINT_1("   -h0_set1_first.h0_set1_first                                    |  0x%08X  |  [RW][31:00]""H0_SET1""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd55fc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT_ff_lace_stat_hist.h0_set0_last   |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_ff_lace_stat_hist_h0_set0_last_type */
	REG_DUMP_PRINT_1("   -h0_set0_last.h0_set0_last                                      |  0x%08X  |  [RW][31:00]""H0_SET0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd5100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT_ff_lace_stat_hist.h0_set0_first  |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_ff_lace_stat_hist_h0_set0_first_type */
	REG_DUMP_PRINT_1("   -h0_set0_first.h0_set0_first                                    |  0x%08X  |  [RW][31:00]""H0_SET0""\n", FIELD_VALUE(val, 0, 31));
} /* end PSA_Cluster_Lace_Stat_LACE_STAT_ff_lace_stat_hist */

/* Generated Debug Code: Device PSA_Cluster_Lace_Stat_LACE_STAT */
void ia_css_debug_dump_PSA_Cluster_Lace_Stat_LACE_STAT(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd50fc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_PWR_FEATURE_Info                  |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                                       |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                                         |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xd5074);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_HW_ASSR_RAW_STAT_Info             |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                                      |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd5070);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_HW_ASSR_STAT_Info                 |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                                          |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd506c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_HW_ASSR_MASK_Info                 |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                                          |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd5068);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_HW_ASSR_CLEAR_Info                |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                                        |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd5064);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_DFD_DATA_READ_CMD_Info            |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                                    |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd5060);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_DFD_DATA_READ_COMPLETION_Info     |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp                           |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd505c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_DFD_TRACED_DATA_VALID_Info        |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid                           |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd5058);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_DFD_TRACED_DATA_Info              |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data                            |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd5054);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_DFD_SINGLE_STEP_Info              |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                                |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd5050);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_DFD_EN_Info                       |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                              |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                                 |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                                |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xd5018);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_FF_LACE_STAT_GRD_VRT_ROI_Info     |  0x%08X  |  ""Global Histogram Cfg""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_FF_LACE_STAT_GRD_VRT_ROI_Info_type */
	/* skip, unused field unused_reg_FF_LACE_STAT_GRD_VRT_ROI_Info (reg_FF_LACE_STAT_GRD_VRT_ROI_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_GRD_VRT_ROI_Info.y_start                           |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_GRD_VRT_ROI_Info.y_end                             |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xd5014);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_FF_LACE_STAT_GRD_VRT_CFG_Info     |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_FF_LACE_STAT_GRD_VRT_CFG_Info_type */
	/* skip, unused field unused_reg_FF_LACE_STAT_GRD_VRT_CFG_Info (reg_FF_LACE_STAT_GRD_VRT_CFG_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_GRD_VRT_CFG_Info.grid_height                       |        0x%02X  |  [RW][13:08]""""\n", FIELD_VALUE(val, 8, 13));
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_GRD_VRT_CFG_Info.block_height                      |         0x%01X  |  [RW][23:20]""""\n", FIELD_VALUE(val, 20, 23));
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_GRD_VRT_CFG_Info.grid_height_per_slice             |        0x%02X  |  [RW][30:24]""""\n", FIELD_VALUE(val, 24, 30));
	val = REG_DUMP_READ_REGISTER(0xd5010);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_FF_LACE_STAT_UV_GRD_HOR_ROI_Info  |  0x%08X  |  ""Global Histogram Cfg""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_FF_LACE_STAT_UV_GRD_HOR_ROI_Info_type */
	/* skip, unused field unused_reg_FF_LACE_STAT_UV_GRD_HOR_ROI_Info (reg_FF_LACE_STAT_UV_GRD_HOR_ROI_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_UV_GRD_HOR_ROI_Info.x_start                        |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_UV_GRD_HOR_ROI_Info.x_end                          |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xd500c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_FF_LACE_STAT_UV_GRD_HOR_CFG_Info  |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_FF_LACE_STAT_UV_GRD_HOR_CFG_Info_type */
	/* skip, unused field unused_reg_FF_LACE_STAT_UV_GRD_HOR_CFG_Info (reg_FF_LACE_STAT_UV_GRD_HOR_CFG_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_UV_GRD_HOR_CFG_Info.grid_width                     |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_UV_GRD_HOR_CFG_Info.block_width                    |         0x%01X  |  [RW][19:16]""""\n", FIELD_VALUE(val, 16, 19));
	val = REG_DUMP_READ_REGISTER(0xd5008);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_FF_LACE_STAT_Y_GRD_HOR_ROI_Info   |  0x%08X  |  ""Global Histogram Cfg""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_FF_LACE_STAT_Y_GRD_HOR_ROI_Info_type */
	/* skip, unused field unused_reg_FF_LACE_STAT_Y_GRD_HOR_ROI_Info (reg_FF_LACE_STAT_Y_GRD_HOR_ROI_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_Y_GRD_HOR_ROI_Info.x_start                         |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_Y_GRD_HOR_ROI_Info.x_end                           |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xd5004);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_FF_LACE_STAT_Y_GRD_HOR_CFG_Info   |  0x%08X  |  """"\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_FF_LACE_STAT_Y_GRD_HOR_CFG_Info_type */
	/* skip, unused field unused_reg_FF_LACE_STAT_Y_GRD_HOR_CFG_Info (reg_FF_LACE_STAT_Y_GRD_HOR_CFG_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_Y_GRD_HOR_CFG_Info.grid_width                      |        0x%02X  |  [RW][05:00]""""\n", FIELD_VALUE(val, 0, 5));
	REG_DUMP_PRINT_1("   -reg_FF_LACE_STAT_Y_GRD_HOR_CFG_Info.block_width                     |         0x%01X  |  [RW][19:16]""""\n", FIELD_VALUE(val, 16, 19));
	val = REG_DUMP_READ_REGISTER(0xd5000);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_Lace_Stat_LACE_STAT.reg_FF_LACE_GLB_CFG_Info              |  0x%08X  |  ""Global Histogram Cfg""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_Lace_Stat_LACE_STAT_reg_FF_LACE_GLB_CFG_Info_type */
	/* skip, unused field unused_reg_FF_LACE_GLB_CFG_Info (reg_FF_LACE_GLB_CFG_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_LACE_GLB_CFG_Info.LH_Mode                                    |         0x%01X  |  [RW][02:00]""Defines the local histogram ff operation mode""\n", FIELD_VALUE(val, 0, 2));
	REG_DUMP_PRINT_1("   -reg_FF_LACE_GLB_CFG_Info.Y_ds_mode                                  |         0x%01X  |  [RW][07:06]""0= Y downsampling is 2X1 1= Y downsampling is 2X2 2= Y downsampling is 2X4""\n", FIELD_VALUE(val, 6, 7));
	REG_DUMP_PRINT_1("   -reg_FF_LACE_GLB_CFG_Info.UV_ds_mode                                 |         0x%01X  |  [RW][08:08]""In YUV 4.2.0: 0= UV downsampling is 1X1 1= UV downsampling is 1X2 In YUV 4.2.2: 0= UV downsampling is 2X1 1= UV downsampling is 2X2 ""\n", FIELD_VALUE(val, 8, 8));
	REG_DUMP_PRINT_1("   -reg_FF_LACE_GLB_CFG_Info.UV_Input                                   |         0x%01X  |  [RW][09:09]""0 = 4.2.0 1 = 4.2.2""\n", FIELD_VALUE(val, 9, 9));
	/* skip, WO field rst_loc_hist_array */
	REG_DUMP_PRINT_1("   -reg_FF_LACE_GLB_CFG_Info.done_rst_loc_hist_array                    |         0x%01X  |  [RO][21:21]""""\n", FIELD_VALUE(val, 21, 21));
} /* end PSA_Cluster_Lace_Stat_LACE_STAT */

/* Generated Debug Code: Device PSA_Cluster_DVS_DVS_ff_dvs_rf */
void ia_css_debug_dump_PSA_Cluster_DVS_DVS_ff_dvs_rf(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd49e4);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_prev_frame_fe_l2_last   |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_prev_frame_fe_l2_last_type */
	REG_DUMP_PRINT_1("   -dvs_prev_frame_fe_l2_last.dvs_prev_frame_fe_l2_last     |  0x%08X  |  [RW][31:00]""DVS previous frame FE L0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd42e0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_prev_frame_fe_l2_first  |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_prev_frame_fe_l2_first_type */
	REG_DUMP_PRINT_1("   -dvs_prev_frame_fe_l2_first.dvs_prev_frame_fe_l2_first   |  0x%08X  |  [RW][31:00]""DVS previous frame FE L0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd42dc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_prev_frame_fe_l1_last   |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_prev_frame_fe_l1_last_type */
	REG_DUMP_PRINT_1("   -dvs_prev_frame_fe_l1_last.dvs_prev_frame_fe_l1_last     |  0x%08X  |  [RW][31:00]""DVS previous frame FE L0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd3880);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_prev_frame_fe_l1_first  |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_prev_frame_fe_l1_first_type */
	REG_DUMP_PRINT_1("   -dvs_prev_frame_fe_l1_first.dvs_prev_frame_fe_l1_first   |  0x%08X  |  [RW][31:00]""DVS previous frame FE L0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd387c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_prev_frame_fe_l0_last   |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_prev_frame_fe_l0_last_type */
	REG_DUMP_PRINT_1("   -dvs_prev_frame_fe_l0_last.dvs_prev_frame_fe_l0_last     |  0x%08X  |  [RW][31:00]""DVS previous frame FE L0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd2b60);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_prev_frame_fe_l0_first  |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_prev_frame_fe_l0_first_type */
	REG_DUMP_PRINT_1("   -dvs_prev_frame_fe_l0_first.dvs_prev_frame_fe_l0_first   |  0x%08X  |  [RW][31:00]""DVS previous frame FE L0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd2b5c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_mv_l2_set1_out_last     |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_mv_l2_set1_out_last_type */
	REG_DUMP_PRINT_1("   -dvs_mv_l2_set1_out_last.dvs_mv_l2_set1_out_last         |  0x%08X  |  [RW][31:00]""DVS MV OUT L2 SET1""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd2ac0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_mv_l2_set1_out_first    |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_mv_l2_set1_out_first_type */
	REG_DUMP_PRINT_1("   -dvs_mv_l2_set1_out_first.dvs_mv_l2_set1_out_first       |  0x%08X  |  [RW][31:00]""DVS MV OUT L2 SET1""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd2abc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_mv_l2_set0_out_last     |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_mv_l2_set0_out_last_type */
	REG_DUMP_PRINT_1("   -dvs_mv_l2_set0_out_last.dvs_mv_l2_set0_out_last         |  0x%08X  |  [RW][31:00]""DVS MV OUT L2 SET0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd2a20);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_mv_l2_set0_out_first    |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_mv_l2_set0_out_first_type */
	REG_DUMP_PRINT_1("   -dvs_mv_l2_set0_out_first.dvs_mv_l2_set0_out_first       |  0x%08X  |  [RW][31:00]""DVS MV OUT L2 SET0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd2a1c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_mv_l1_set1_out_last     |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_mv_l1_set1_out_last_type */
	REG_DUMP_PRINT_1("   -dvs_mv_l1_set1_out_last.dvs_mv_l1_set1_out_last         |  0x%08X  |  [RW][31:00]""DVS MV OUT L1 SET1""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd2960);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_mv_l1_set1_out_first    |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_mv_l1_set1_out_first_type */
	REG_DUMP_PRINT_1("   -dvs_mv_l1_set1_out_first.dvs_mv_l1_set1_out_first       |  0x%08X  |  [RW][31:00]""DVS MV OUT L1 SET1""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd295c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_mv_l1_set0_out_last     |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_mv_l1_set0_out_last_type */
	REG_DUMP_PRINT_1("   -dvs_mv_l1_set0_out_last.dvs_mv_l1_set0_out_last         |  0x%08X  |  [RW][31:00]""DVS MV OUT L1 SET0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd28a0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_mv_l1_set0_out_first    |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_mv_l1_set0_out_first_type */
	REG_DUMP_PRINT_1("   -dvs_mv_l1_set0_out_first.dvs_mv_l1_set0_out_first       |  0x%08X  |  [RW][31:00]""DVS MV OUT L1 SET0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd289c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_mv_l0_set1_out_last     |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_mv_l0_set1_out_last_type */
	REG_DUMP_PRINT_1("   -dvs_mv_l0_set1_out_last.dvs_mv_l0_set1_out_last         |  0x%08X  |  [RW][31:00]""DVS MV OUT L0 SET1""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd27e0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_mv_l0_set1_out_first    |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_mv_l0_set1_out_first_type */
	REG_DUMP_PRINT_1("   -dvs_mv_l0_set1_out_first.dvs_mv_l0_set1_out_first       |  0x%08X  |  [RW][31:00]""DVS MV OUT L0 SET1""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd27dc);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_mv_l0_set0_out_last     |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_mv_l0_set0_out_last_type */
	REG_DUMP_PRINT_1("   -dvs_mv_l0_set0_out_last.dvs_mv_l0_set0_out_last         |  0x%08X  |  [RW][31:00]""DVS MV OUT L0 SET0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd2720);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_mv_l0_set0_out_first    |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_mv_l0_set0_out_first_type */
	REG_DUMP_PRINT_1("   -dvs_mv_l0_set0_out_first.dvs_mv_l0_set0_out_first       |  0x%08X  |  [RW][31:00]""DVS MV OUT L0 SET0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd271c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_best_fe_l2_last         |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_best_fe_l2_last_type */
	REG_DUMP_PRINT_1("   -dvs_best_fe_l2_last.dvs_best_fe_l2_last                 |  0x%08X  |  [RW][31:00]""DVS FE L2""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd1eb0);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_best_fe_l2_first        |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_best_fe_l2_first_type */
	REG_DUMP_PRINT_1("   -dvs_best_fe_l2_first.dvs_best_fe_l2_first               |  0x%08X  |  [RW][31:00]""DVS FE L2""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd1eac);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_best_fe_l1_last         |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_best_fe_l1_last_type */
	REG_DUMP_PRINT_1("   -dvs_best_fe_l1_last.dvs_best_fe_l1_last                 |  0x%08X  |  [RW][31:00]""DVS FE L1""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd1280);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_best_fe_l1_first        |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_best_fe_l1_first_type */
	REG_DUMP_PRINT_1("   -dvs_best_fe_l1_first.dvs_best_fe_l1_first               |  0x%08X  |  [RW][31:00]""DVS FE L1""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd127c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_best_fe_l0_last         |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_best_fe_l0_last_type */
	REG_DUMP_PRINT_1("   -dvs_best_fe_l0_last.dvs_best_fe_l0_last                 |  0x%08X  |  [RW][31:00]""DVS FE L0""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd0380);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS_ff_dvs_rf.dvs_best_fe_l0_first        |  0x%08X  |  \n", val);
/* reg_type: mem_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_ff_dvs_rf_dvs_best_fe_l0_first_type */
	REG_DUMP_PRINT_1("   -dvs_best_fe_l0_first.dvs_best_fe_l0_first               |  0x%08X  |  [RW][31:00]""DVS FE L0""\n", FIELD_VALUE(val, 0, 31));
} /* end PSA_Cluster_DVS_DVS_ff_dvs_rf */

/* Generated Debug Code: Device PSA_Cluster_DVS_DVS */
void ia_css_debug_dump_PSA_Cluster_DVS_DVS(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd037c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                        |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                          |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xd0374);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                       |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd0370);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                           |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd036c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                           |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd0368);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                         |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd0364);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                     |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd0360);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp            |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd035c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid            |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd0358);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data             |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd0354);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                 |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd0350);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                               |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                  |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                 |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xd0330);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_L2_FE_ROI_CFG_Info      |  0x%08X  |  ""DVS_L2_FE_ROI CFG""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_L2_FE_ROI_CFG_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_FE_ROI_CFG_Info.x_start                |        0x%02X  |  [RW][07:00]""""\n", FIELD_VALUE(val, 0, 7));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_FE_ROI_CFG_Info.y_start                |        0x%02X  |  [RW][15:08]""""\n", FIELD_VALUE(val, 8, 15));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_FE_ROI_CFG_Info.x_end                  |        0x%02X  |  [RW][23:16]""""\n", FIELD_VALUE(val, 16, 23));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_FE_ROI_CFG_Info.y_end                  |        0x%02X  |  [RW][31:24]""""\n", FIELD_VALUE(val, 24, 31));
	val = REG_DUMP_READ_REGISTER(0xd032c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_L1_FE_ROI_CFG_Info      |  0x%08X  |  ""DVS_L1_FE_ROI CFG""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_L1_FE_ROI_CFG_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_FE_ROI_CFG_Info.x_start                |        0x%02X  |  [RW][07:00]""""\n", FIELD_VALUE(val, 0, 7));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_FE_ROI_CFG_Info.y_start                |        0x%02X  |  [RW][15:08]""""\n", FIELD_VALUE(val, 8, 15));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_FE_ROI_CFG_Info.x_end                  |        0x%02X  |  [RW][23:16]""""\n", FIELD_VALUE(val, 16, 23));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_FE_ROI_CFG_Info.y_end                  |        0x%02X  |  [RW][31:24]""""\n", FIELD_VALUE(val, 24, 31));
	val = REG_DUMP_READ_REGISTER(0xd0328);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_L0_FE_ROI_CFG_Info      |  0x%08X  |  ""DVS_L0_FE_ROI CFG""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_L0_FE_ROI_CFG_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_FE_ROI_CFG_Info.x_start                |        0x%02X  |  [RW][07:00]""""\n", FIELD_VALUE(val, 0, 7));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_FE_ROI_CFG_Info.y_start                |        0x%02X  |  [RW][15:08]""""\n", FIELD_VALUE(val, 8, 15));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_FE_ROI_CFG_Info.x_end                  |        0x%02X  |  [RW][23:16]""""\n", FIELD_VALUE(val, 16, 23));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_FE_ROI_CFG_Info.y_end                  |        0x%02X  |  [RW][31:24]""""\n", FIELD_VALUE(val, 24, 31));
	val = REG_DUMP_READ_REGISTER(0xd0324);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_L2_GRD_END_Info         |  0x%08X  |  ""DVS_L2_GRD CFG""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_L2_GRD_END_Info_type */
	/* skip, unused field unused_reg_FF_DVS_L2_GRD_END_Info (reg_FF_DVS_L2_GRD_END_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_GRD_END_Info.x_end                     |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_GRD_END_Info.y_end                     |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xd0320);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_L2_GRD_START_Info       |  0x%08X  |  ""DVS_L2_GRD CFG""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_L2_GRD_START_Info_type */
	/* skip, unused field unused_reg_FF_DVS_L2_GRD_START_Info (reg_FF_DVS_L2_GRD_START_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_GRD_START_Info.x_start                 |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_GRD_START_Info.y_start                 |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_GRD_START_Info.L2_En                   |         0x%01X  |  [RW][30:30]""""\n", FIELD_VALUE(val, 30, 30));
	val = REG_DUMP_READ_REGISTER(0xd031c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_L2_GRD_CFG_Info         |  0x%08X  |  ""DVS_L2_GRD CFG""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_L2_GRD_CFG_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_GRD_CFG_Info.grid_width                |        0x%02X  |  [RW][04:00]""""\n", FIELD_VALUE(val, 0, 4));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_GRD_CFG_Info.grid_height               |        0x%02X  |  [RW][12:08]""""\n", FIELD_VALUE(val, 8, 12));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_GRD_CFG_Info.block_width               |        0x%02X  |  [RW][23:16]""""\n", FIELD_VALUE(val, 16, 23));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L2_GRD_CFG_Info.block_height              |        0x%02X  |  [RW][31:24]""""\n", FIELD_VALUE(val, 24, 31));
	val = REG_DUMP_READ_REGISTER(0xd0318);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_L1_GRD_END_Info         |  0x%08X  |  ""DVS_L1_GRD CFG""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_L1_GRD_END_Info_type */
	/* skip, unused field unused_reg_FF_DVS_L1_GRD_END_Info (reg_FF_DVS_L1_GRD_END_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_GRD_END_Info.x_end                     |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_GRD_END_Info.y_end                     |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xd0314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_L1_GRD_START_Info       |  0x%08X  |  ""DVS_L1_GRD CFG""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_L1_GRD_START_Info_type */
	/* skip, unused field unused_reg_FF_DVS_L1_GRD_START_Info (reg_FF_DVS_L1_GRD_START_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_GRD_START_Info.x_start                 |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_GRD_START_Info.y_start                 |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_GRD_START_Info.L1_En                   |         0x%01X  |  [RW][30:30]""""\n", FIELD_VALUE(val, 30, 30));
	val = REG_DUMP_READ_REGISTER(0xd0310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_L1_GRD_CFG_Info         |  0x%08X  |  ""DVS_L1_GRD CFG""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_L1_GRD_CFG_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_GRD_CFG_Info.grid_width                |        0x%02X  |  [RW][04:00]""""\n", FIELD_VALUE(val, 0, 4));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_GRD_CFG_Info.grid_height               |        0x%02X  |  [RW][12:08]""""\n", FIELD_VALUE(val, 8, 12));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_GRD_CFG_Info.block_width               |        0x%02X  |  [RW][23:16]""""\n", FIELD_VALUE(val, 16, 23));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L1_GRD_CFG_Info.block_height              |        0x%02X  |  [RW][31:24]""""\n", FIELD_VALUE(val, 24, 31));
	val = REG_DUMP_READ_REGISTER(0xd030c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_L0_GRD_END_Info         |  0x%08X  |  ""DVS_L0_GRD CFG""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_L0_GRD_END_Info_type */
	/* skip, unused field unused_reg_FF_DVS_L0_GRD_END_Info (reg_FF_DVS_L0_GRD_END_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_GRD_END_Info.x_end                     |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_GRD_END_Info.y_end                     |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	val = REG_DUMP_READ_REGISTER(0xd0308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_L0_GRD_START_Info       |  0x%08X  |  ""DVS_L0_GRD CFG""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_L0_GRD_START_Info_type */
	/* skip, unused field unused_reg_FF_DVS_L0_GRD_START_Info (reg_FF_DVS_L0_GRD_START_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_GRD_START_Info.x_start                 |       0x%03X  |  [RW][11:00]""""\n", FIELD_VALUE(val, 0, 11));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_GRD_START_Info.y_start                 |       0x%03X  |  [RW][27:16]""""\n", FIELD_VALUE(val, 16, 27));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_GRD_START_Info.L0_En                   |         0x%01X  |  [RW][30:30]""""\n", FIELD_VALUE(val, 30, 30));
	val = REG_DUMP_READ_REGISTER(0xd0304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_L0_GRD_CFG_Info         |  0x%08X  |  ""DVS_L0_GRD CFG""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_L0_GRD_CFG_Info_type */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_GRD_CFG_Info.grid_width                |        0x%02X  |  [RW][04:00]""""\n", FIELD_VALUE(val, 0, 4));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_GRD_CFG_Info.grid_height               |        0x%02X  |  [RW][12:08]""""\n", FIELD_VALUE(val, 8, 12));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_GRD_CFG_Info.block_width               |        0x%02X  |  [RW][23:16]""""\n", FIELD_VALUE(val, 16, 23));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_L0_GRD_CFG_Info.block_height              |        0x%02X  |  [RW][31:24]""""\n", FIELD_VALUE(val, 24, 31));
	val = REG_DUMP_READ_REGISTER(0xd0300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_DVS.reg_FF_DVS_GLOBAL_CFG_Info         |  0x%08X  |  ""global dvs cfg""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_DVS_reg_FF_DVS_GLOBAL_CFG_Info_type */
	/* skip, unused field unused_reg_FF_DVS_GLOBAL_CFG_Info (reg_FF_DVS_GLOBAL_CFG_Info) */
	REG_DUMP_PRINT_1("   -reg_FF_DVS_GLOBAL_CFG_Info.Kappa                     |         0x%01X  |  [RW][03:00]""""\n", FIELD_VALUE(val, 0, 3));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_GLOBAL_CFG_Info.Match_Shift               |         0x%01X  |  [RW][11:08]""""\n", FIELD_VALUE(val, 8, 11));
	REG_DUMP_PRINT_1("   -reg_FF_DVS_GLOBAL_CFG_Info.ff_y_bin_mode             |         0x%01X  |  [RW][12:12]""""\n", FIELD_VALUE(val, 12, 12));
} /* end PSA_Cluster_DVS_DVS */

/* Generated Debug Code: Device PSA_Cluster_DVS_YBIN */
void ia_css_debug_dump_PSA_Cluster_DVS_YBIN(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd024c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_YBIN.reg_HW_ASSR_RAW_STAT_Info          |  0x%08X  |  ""events that took place not gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_YBIN_reg_HW_ASSR_RAW_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_RAW_STAT_Info (reg_HW_ASSR_RAW_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_RAW_STAT_Info.STAT                        |         0x%01X  |  [RO][03:00]""hw assertion raw status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd0248);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_YBIN.reg_HW_ASSR_STAT_Info              |  0x%08X  |  ""events that took place after gated with the mask register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_YBIN_reg_HW_ASSR_STAT_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_STAT_Info (reg_HW_ASSR_STAT_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_STAT_Info.STAT                            |         0x%01X  |  [RO][03:00]""hw_assertion status""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd0244);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_YBIN.reg_HW_ASSR_MASK_Info              |  0x%08X  |  ""hw assertion mask - note status reflects masks assertions as well""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_YBIN_reg_HW_ASSR_MASK_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_MASK_Info (reg_HW_ASSR_MASK_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_MASK_Info.MASK                            |         0x%01X  |  [RW][03:00]""mask hw assertion bmp""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd0240);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_YBIN.reg_HW_ASSR_CLEAR_Info             |  0x%08X  |  ""clear latched event from status register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_YBIN_reg_HW_ASSR_CLEAR_Info_type */
	/* skip, unused field unused_reg_HW_ASSR_CLEAR_Info (reg_HW_ASSR_CLEAR_Info) */
	REG_DUMP_PRINT_1("   -reg_HW_ASSR_CLEAR_Info.CLEAR                          |         0x%01X  |  [RW][03:00]""clear hw_assertion""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xd023c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_YBIN.reg_DFD_DATA_READ_CMD_Info         |  0x%08X  |  ""DFD read traced data register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_YBIN_reg_DFD_DATA_READ_CMD_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_CMD_Info (reg_DFD_DATA_READ_CMD_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_CMD_Info.Fetch                      |         0x%01X  |  [RW][00:00]""DFD read traced data register""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd0238);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_YBIN.reg_DFD_DATA_READ_COMPLETION_Info  |  0x%08X  |  ""DFD data out from egress Fifo read completion indication""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_YBIN_reg_DFD_DATA_READ_COMPLETION_Info_type */
	/* skip, unused field unused_reg_DFD_DATA_READ_COMPLETION_Info (reg_DFD_DATA_READ_COMPLETION_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_DATA_READ_COMPLETION_Info.Rd_Comp             |         0x%01X  |  [RO][00:00]""DFD traced data out from egress Fifo read completion indication""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd0234);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_YBIN.reg_DFD_TRACED_DATA_VALID_Info     |  0x%08X  |  ""DFD traced data Valid""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_YBIN_reg_DFD_TRACED_DATA_VALID_Info_type */
	/* skip, unused field unused_reg_DFD_TRACED_DATA_VALID_Info (reg_DFD_TRACED_DATA_VALID_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_VALID_Info.Data_Valid             |         0x%01X  |  [RO][00:00]""DFD Data VALID""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd0230);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_YBIN.reg_DFD_TRACED_DATA_Info           |  0x%08X  |  ""DFD traced data out from egress Fifo - double pixel aligned""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_YBIN_reg_DFD_TRACED_DATA_Info_type */
	REG_DUMP_PRINT_1("   -reg_DFD_TRACED_DATA_Info.Dfd_Traced_Data              |  0x%08X  |  [RO][31:00]""DFD traced data out from egress Fifo - double pixel aligned.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd022c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_YBIN.reg_DFD_SINGLE_STEP_Info           |  0x%08X  |  ""Enable FF egress for a single transaction when at DFD post trigger state""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_YBIN_reg_DFD_SINGLE_STEP_Info_type */
	/* skip, unused field unused_reg_DFD_SINGLE_STEP_Info (reg_DFD_SINGLE_STEP_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_SINGLE_STEP_Info.Single_Step                  |         0x%01X  |  [RW][00:00]""Enable FF egress for a single transaction when at DFD post trigger state.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xd0228);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_YBIN.reg_DFD_EN_Info                    |  0x%08X  |  ""Enable DFD feature. React to acb dfdaction command""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_YBIN_reg_DFD_EN_Info_type */
	/* skip, unused field unused_reg_DFD_EN_Info (reg_DFD_EN_Info) */
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Dfd_En                                |         0x%01X  |  [RW][00:00]""Enable DFD feature. React to acb dfdaction command""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trig_CHAIN                   |         0x%01X  |  [RW][04:04]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -reg_DFD_EN_Info.Use_Prev_Trace_CHAIN                  |         0x%01X  |  [RW][08:08]""Use previous DFD Daisy chanied trace and hw assertion ports""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0xd0204);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_YBIN.reg_PWR_FEATURE_Info               |  0x%08X  |  ""Power feature register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_YBIN_reg_PWR_FEATURE_Info_type */
	/* skip, unused field unused_reg_PWR_FEATURE_Info (reg_PWR_FEATURE_Info) */
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.Empty_En                         |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -reg_PWR_FEATURE_Info.MOL_En                           |         0x%01X  |  [RW][01:01]""""\n", FIELD_VALUE(val, 1, 1));
	val = REG_DUMP_READ_REGISTER(0xd0200);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_YBIN.reg_Y_BIN_CTRL_Info                |  0x%08X  |  ""DVS Y binning control""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_YBIN_reg_Y_BIN_CTRL_Info_type */
	/* skip, unused field unused_reg_Y_BIN_CTRL_Info (reg_Y_BIN_CTRL_Info) */
	REG_DUMP_PRINT_1("   -reg_Y_BIN_CTRL_Info.binning_mode                      |         0x%01X  |  [RW][00:00]""""\n", FIELD_VALUE(val, 0, 0));
} /* end PSA_Cluster_DVS_YBIN */

/* Generated Debug Code: Device PSA_Cluster_DVS_AckConv */
void ia_css_debug_dump_PSA_Cluster_DVS_AckConv(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xd0104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_AckConv.reg_Ack_Addr_Info  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_AckConv_reg_Ack_Addr_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Addr_Info.reg_Ack_Addr_Info      |  0x%08X  |  [RW][31:00]""Ack Addr iNFO register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xd0100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  PSA_Cluster_DVS_AckConv.reg_Ack_Cmd_Info   |  0x%08X  |  ""Ack cMD iNFO register""\n", val);
/* reg_type: reg_processing_system_psa_psa_logic_PSA_Cluster_DVS_AckConv_reg_Ack_Cmd_Info_type */
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.Message                 |     0x%05X  |  [RW][18:00]""""\n", FIELD_VALUE(val, 0, 18));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.CMD                     |         0x%01X  |  [RO][19:19]""""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.PID                     |        0x%02X  |  [RW][25:20]""""\n", FIELD_VALUE(val, 20, 25));
	REG_DUMP_PRINT_1("   -reg_Ack_Cmd_Info.SID                     |        0x%02X  |  [RW][31:26]""""\n", FIELD_VALUE(val, 26, 31));
} /* end PSA_Cluster_DVS_AckConv */

/* Generated Debug Code: Device ipfd_eqc_ipfd */
void ia_css_debug_dump_ipfd_eqc_ipfd(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xc8080);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.back_off_timer             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_back_off_timer_type */
	/* skip, unused field unused_back_off_timer (back_off_timer) */
	REG_DUMP_PRINT_1("   -back_off_timer.back_off_timer          |        0x%02X  |  [RW][05:00]""Back_off timer register, holds off new queue reservation for the specified time""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc8078);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.queue_reserve_map7         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_queue_reserve_map7_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map7.queue_reserve_map7  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.ahigh_map7                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_ahigh_map7_type */
	REG_DUMP_PRINT_1("   -ahigh_map7.ahigh_map7                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.alow_map7                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_alow_map7_type */
	REG_DUMP_PRINT_1("   -alow_map7.alow_map7                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8068);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.queue_reserve_map6         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_queue_reserve_map6_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map6.queue_reserve_map6  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8064);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.ahigh_map6                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_ahigh_map6_type */
	REG_DUMP_PRINT_1("   -ahigh_map6.ahigh_map6                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8060);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.alow_map6                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_alow_map6_type */
	REG_DUMP_PRINT_1("   -alow_map6.alow_map6                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.queue_reserve_map5         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_queue_reserve_map5_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map5.queue_reserve_map5  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.ahigh_map5                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_ahigh_map5_type */
	REG_DUMP_PRINT_1("   -ahigh_map5.ahigh_map5                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.alow_map5                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_alow_map5_type */
	REG_DUMP_PRINT_1("   -alow_map5.alow_map5                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.queue_reserve_map4         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_queue_reserve_map4_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map4.queue_reserve_map4  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.ahigh_map4                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_ahigh_map4_type */
	REG_DUMP_PRINT_1("   -ahigh_map4.ahigh_map4                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.alow_map4                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_alow_map4_type */
	REG_DUMP_PRINT_1("   -alow_map4.alow_map4                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8038);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.queue_reserve_map3         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_queue_reserve_map3_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map3.queue_reserve_map3  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.ahigh_map3                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_ahigh_map3_type */
	REG_DUMP_PRINT_1("   -ahigh_map3.ahigh_map3                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.alow_map3                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_alow_map3_type */
	REG_DUMP_PRINT_1("   -alow_map3.alow_map3                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8028);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.queue_reserve_map2         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_queue_reserve_map2_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map2.queue_reserve_map2  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8024);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.ahigh_map2                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_ahigh_map2_type */
	REG_DUMP_PRINT_1("   -ahigh_map2.ahigh_map2                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8020);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.alow_map2                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_alow_map2_type */
	REG_DUMP_PRINT_1("   -alow_map2.alow_map2                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.queue_reserve_map1         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_queue_reserve_map1_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map1.queue_reserve_map1  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.ahigh_map1                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_ahigh_map1_type */
	REG_DUMP_PRINT_1("   -ahigh_map1.ahigh_map1                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.alow_map1                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_alow_map1_type */
	REG_DUMP_PRINT_1("   -alow_map1.alow_map1                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.queue_reserve_map0         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_queue_reserve_map0_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map0.queue_reserve_map0  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.ahigh_map0                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_ahigh_map0_type */
	REG_DUMP_PRINT_1("   -ahigh_map0.ahigh_map0                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc8000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_eqc_ipfd.alow_map0                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_eqc_ipfd_alow_map0_type */
	REG_DUMP_PRINT_1("   -alow_map0.alow_map0                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
} /* end ipfd_eqc_ipfd */

/* Generated Debug Code: Device ipfd_dmf_inst */
void ia_css_debug_dump_ipfd_dmf_inst(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xc707c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_status_reg                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_status_reg_type */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_status_reg.sl_cfg_mtv_status_reg            |  0x%08X  |  [RO][31:00]""The status of the vector master port. Bit 31 = CS; bit 30 = WE_N; bit [30:0] = ADDR [30:0].""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc7078);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_status_reg                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_status_reg_type */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_status_reg.sl_cfg_slv_status_reg            |  0x%08X  |  [RO][31:00]""The status of the vector slave port. Bit 31 = CS; bit 30 = WE_N; bit [30:0] = ADDR [30:0].""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc7074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_bfsize_reg4                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_bfsize_reg4_type */
	/* skip, unused field unused_sl_cfg_mtv_bfsize_reg4 (sl_cfg_mtv_bfsize_reg4) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_bfsize_reg4.sl_cfg_mtv_bfsize_reg4          |        0x%02X  |  [RW][06:00]""The buffer size of the slave.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_btimer_reg4                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_btimer_reg4_type */
	/* skip, unused field unused_sl_cfg_mtv_btimer_reg4 (sl_cfg_mtv_btimer_reg4) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_btimer_reg4.sl_cfg_mtv_btimer_reg4          |        0x%02X  |  [RW][06:00]""The counter for the number of wait cycles.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc706c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_snd_cnt_reg4                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_snd_cnt_reg4_type */
	/* skip, unused field unused_sl_cfg_mtv_snd_cnt_reg4 (sl_cfg_mtv_snd_cnt_reg4) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_snd_cnt_reg4.sl_cfg_mtv_snd_cnt_reg4        |        0x%02X  |  [RO][06:00]""The counter for the number of vectors sent.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7068);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_valid1_reg4                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_valid1_reg4_type */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_valid1_reg4.sl_cfg_slv_rcv_valid1_reg4  |  0x%08X  |  [RO][31:00]""The number of valid vectors available in the register file.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc7064);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_valid0_reg4                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_valid0_reg4_type */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_valid0_reg4.sl_cfg_slv_rcv_valid0_reg4  |  0x%08X  |  [RO][31:00]""The number of valid vectors available in the register file.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc7060);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_cnt_reg4                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_cnt_reg4_type */
	/* skip, unused field unused_sl_cfg_slv_rcv_cnt_reg4 (sl_cfg_slv_rcv_cnt_reg4) */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_cnt_reg4.sl_cfg_slv_rcv_cnt_reg4        |        0x%02X  |  [RO][06:00]""The counter for the number of valid vectors present in the buffer.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc705c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_bfsize_reg3                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_bfsize_reg3_type */
	/* skip, unused field unused_sl_cfg_mtv_bfsize_reg3 (sl_cfg_mtv_bfsize_reg3) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_bfsize_reg3.sl_cfg_mtv_bfsize_reg3          |        0x%02X  |  [RW][06:00]""The buffer size of the slave.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_btimer_reg3                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_btimer_reg3_type */
	/* skip, unused field unused_sl_cfg_mtv_btimer_reg3 (sl_cfg_mtv_btimer_reg3) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_btimer_reg3.sl_cfg_mtv_btimer_reg3          |        0x%02X  |  [RW][06:00]""The counter for the number of wait cycles.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_snd_cnt_reg3                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_snd_cnt_reg3_type */
	/* skip, unused field unused_sl_cfg_mtv_snd_cnt_reg3 (sl_cfg_mtv_snd_cnt_reg3) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_snd_cnt_reg3.sl_cfg_mtv_snd_cnt_reg3        |        0x%02X  |  [RO][06:00]""The counter for the number of vectors sent.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_valid1_reg3                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_valid1_reg3_type */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_valid1_reg3.sl_cfg_slv_rcv_valid1_reg3  |  0x%08X  |  [RO][31:00]""The number of valid vectors available in the register file.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc704c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_valid0_reg3                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_valid0_reg3_type */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_valid0_reg3.sl_cfg_slv_rcv_valid0_reg3  |  0x%08X  |  [RO][31:00]""The number of valid vectors available in the register file.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc7048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_cnt_reg3                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_cnt_reg3_type */
	/* skip, unused field unused_sl_cfg_slv_rcv_cnt_reg3 (sl_cfg_slv_rcv_cnt_reg3) */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_cnt_reg3.sl_cfg_slv_rcv_cnt_reg3        |        0x%02X  |  [RO][06:00]""The counter for the number of valid vectors present in the buffer.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_bfsize_reg2                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_bfsize_reg2_type */
	/* skip, unused field unused_sl_cfg_mtv_bfsize_reg2 (sl_cfg_mtv_bfsize_reg2) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_bfsize_reg2.sl_cfg_mtv_bfsize_reg2          |        0x%02X  |  [RW][06:00]""The buffer size of the slave.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_btimer_reg2                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_btimer_reg2_type */
	/* skip, unused field unused_sl_cfg_mtv_btimer_reg2 (sl_cfg_mtv_btimer_reg2) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_btimer_reg2.sl_cfg_mtv_btimer_reg2          |        0x%02X  |  [RW][06:00]""The counter for the number of wait cycles.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc703c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_snd_cnt_reg2                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_snd_cnt_reg2_type */
	/* skip, unused field unused_sl_cfg_mtv_snd_cnt_reg2 (sl_cfg_mtv_snd_cnt_reg2) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_snd_cnt_reg2.sl_cfg_mtv_snd_cnt_reg2        |        0x%02X  |  [RO][06:00]""The counter for the number of vectors sent.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7038);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_valid1_reg2                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_valid1_reg2_type */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_valid1_reg2.sl_cfg_slv_rcv_valid1_reg2  |  0x%08X  |  [RO][31:00]""The number of valid vectors available in the register file.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc7034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_valid0_reg2                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_valid0_reg2_type */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_valid0_reg2.sl_cfg_slv_rcv_valid0_reg2  |  0x%08X  |  [RO][31:00]""The number of valid vectors available in the register file.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc7030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_cnt_reg2                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_cnt_reg2_type */
	/* skip, unused field unused_sl_cfg_slv_rcv_cnt_reg2 (sl_cfg_slv_rcv_cnt_reg2) */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_cnt_reg2.sl_cfg_slv_rcv_cnt_reg2        |        0x%02X  |  [RO][06:00]""The counter for the number of valid vectors present in the buffer.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc702c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_bfsize_reg1                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_bfsize_reg1_type */
	/* skip, unused field unused_sl_cfg_mtv_bfsize_reg1 (sl_cfg_mtv_bfsize_reg1) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_bfsize_reg1.sl_cfg_mtv_bfsize_reg1          |        0x%02X  |  [RW][06:00]""The buffer size of the slave.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7028);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_btimer_reg1                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_btimer_reg1_type */
	/* skip, unused field unused_sl_cfg_mtv_btimer_reg1 (sl_cfg_mtv_btimer_reg1) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_btimer_reg1.sl_cfg_mtv_btimer_reg1          |        0x%02X  |  [RW][06:00]""The counter for the number of wait cycles.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7024);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_snd_cnt_reg1                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_snd_cnt_reg1_type */
	/* skip, unused field unused_sl_cfg_mtv_snd_cnt_reg1 (sl_cfg_mtv_snd_cnt_reg1) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_snd_cnt_reg1.sl_cfg_mtv_snd_cnt_reg1        |        0x%02X  |  [RO][06:00]""The counter for the number of vectors sent.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7020);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_valid1_reg1                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_valid1_reg1_type */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_valid1_reg1.sl_cfg_slv_rcv_valid1_reg1  |  0x%08X  |  [RO][31:00]""The number of valid vectors available in the register file.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc701c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_valid0_reg1                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_valid0_reg1_type */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_valid0_reg1.sl_cfg_slv_rcv_valid0_reg1  |  0x%08X  |  [RO][31:00]""The number of valid vectors available in the register file.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc7018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_cnt_reg1                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_cnt_reg1_type */
	/* skip, unused field unused_sl_cfg_slv_rcv_cnt_reg1 (sl_cfg_slv_rcv_cnt_reg1) */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_cnt_reg1.sl_cfg_slv_rcv_cnt_reg1        |        0x%02X  |  [RO][06:00]""The counter for the number of valid vectors present in the buffer.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_bfsize_reg0                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_bfsize_reg0_type */
	/* skip, unused field unused_sl_cfg_mtv_bfsize_reg0 (sl_cfg_mtv_bfsize_reg0) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_bfsize_reg0.sl_cfg_mtv_bfsize_reg0          |        0x%02X  |  [RW][06:00]""The buffer size of the slave.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_btimer_reg0                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_btimer_reg0_type */
	/* skip, unused field unused_sl_cfg_mtv_btimer_reg0 (sl_cfg_mtv_btimer_reg0) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_btimer_reg0.sl_cfg_mtv_btimer_reg0          |        0x%02X  |  [RW][06:00]""The counter for the number of wait cycles.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc700c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_mtv_snd_cnt_reg0                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_mtv_snd_cnt_reg0_type */
	/* skip, unused field unused_sl_cfg_mtv_snd_cnt_reg0 (sl_cfg_mtv_snd_cnt_reg0) */
	REG_DUMP_PRINT_1("   -sl_cfg_mtv_snd_cnt_reg0.sl_cfg_mtv_snd_cnt_reg0        |        0x%02X  |  [RO][06:00]""The counter for the number of vectors sent.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc7008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_valid1_reg0                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_valid1_reg0_type */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_valid1_reg0.sl_cfg_slv_rcv_valid1_reg0  |  0x%08X  |  [RO][31:00]""The number of valid vectors available in the register file.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc7004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_valid0_reg0                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_valid0_reg0_type */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_valid0_reg0.sl_cfg_slv_rcv_valid0_reg0  |  0x%08X  |  [RO][31:00]""The number of valid vectors available in the register file.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc7000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_inst.sl_cfg_slv_rcv_cnt_reg0                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_inst_sl_cfg_slv_rcv_cnt_reg0_type */
	/* skip, unused field unused_sl_cfg_slv_rcv_cnt_reg0 (sl_cfg_slv_rcv_cnt_reg0) */
	REG_DUMP_PRINT_1("   -sl_cfg_slv_rcv_cnt_reg0.sl_cfg_slv_rcv_cnt_reg0        |        0x%02X  |  [RO][06:00]""The counter for the number of valid vectors present in the buffer.""\n", FIELD_VALUE(val, 0, 6));
} /* end ipfd_dmf_inst */

/* Generated Debug Code: Device ipfd_dmf_s_inst */
void ia_css_debug_dump_ipfd_dmf_s_inst(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xc6100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_ack_response_addr_reg4                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_ack_response_addr_reg4_type */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_ack_response_addr_reg4.sl_cmd_s2m_ack_response_addr_reg4  |  0x%08X  |  [RW][31:00]""The address to which the ACK response of Stream2MMIO should be send.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc60fc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_num_items_reg4                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_num_items_reg4_type */
	/* skip, unused field unused_sl_cmd_s2m_num_items_reg4 (sl_cmd_s2m_num_items_reg4) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_num_items_reg4.sl_cmd_s2m_num_items_reg4                  |      0x%04X  |  [RW][15:00]""Num_items for the iBuffer CTRL.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc60f8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_stride_reg4                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_stride_reg4_type */
	/* skip, unused field unused_sl_cmd_s2m_stride_reg4 (sl_cmd_s2m_stride_reg4) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_stride_reg4.sl_cmd_s2m_stride_reg4                        |         0x%01X  |  [RW][00:00]""Dummy stride.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_stop_address_reg4                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_stop_address_reg4_type */
	/* skip, unused field unused_sl_cmd_s2m_stop_address_reg4 (sl_cmd_s2m_stop_address_reg4) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_stop_address_reg4.sl_cmd_s2m_stop_address_reg4            |         0x%01X  |  [RW][00:00]""Dummy stop address.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_start_address_reg4                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_start_address_reg4_type */
	/* skip, unused field unused_sl_cmd_s2m_start_address_reg4 (sl_cmd_s2m_start_address_reg4) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_start_address_reg4.sl_cmd_s2m_start_address_reg4          |         0x%01X  |  [RW][00:00]""Dummy start address.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60ec);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_pix_width_id_reg4                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_pix_width_id_reg4_type */
	/* skip, unused field unused_sl_cmd_s2m_pix_width_id_reg4 (sl_cmd_s2m_pix_width_id_reg4) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_pix_width_id_reg4.sl_cmd_s2m_pix_width_id_reg4            |         0x%01X  |  [RW][00:00]""Dummy pix_width_id register.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_ack_response_addr_reg3                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_ack_response_addr_reg3_type */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_ack_response_addr_reg3.sl_cmd_s2m_ack_response_addr_reg3  |  0x%08X  |  [RW][31:00]""The address to which the ACK response of Stream2MMIO should be send.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc60e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_num_items_reg3                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_num_items_reg3_type */
	/* skip, unused field unused_sl_cmd_s2m_num_items_reg3 (sl_cmd_s2m_num_items_reg3) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_num_items_reg3.sl_cmd_s2m_num_items_reg3                  |      0x%04X  |  [RW][15:00]""Num_items for the iBuffer CTRL.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc60dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_stride_reg3                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_stride_reg3_type */
	/* skip, unused field unused_sl_cmd_s2m_stride_reg3 (sl_cmd_s2m_stride_reg3) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_stride_reg3.sl_cmd_s2m_stride_reg3                        |         0x%01X  |  [RW][00:00]""Dummy stride.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_stop_address_reg3                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_stop_address_reg3_type */
	/* skip, unused field unused_sl_cmd_s2m_stop_address_reg3 (sl_cmd_s2m_stop_address_reg3) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_stop_address_reg3.sl_cmd_s2m_stop_address_reg3            |         0x%01X  |  [RW][00:00]""Dummy stop address.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_start_address_reg3                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_start_address_reg3_type */
	/* skip, unused field unused_sl_cmd_s2m_start_address_reg3 (sl_cmd_s2m_start_address_reg3) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_start_address_reg3.sl_cmd_s2m_start_address_reg3          |         0x%01X  |  [RW][00:00]""Dummy start address.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_pix_width_id_reg3                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_pix_width_id_reg3_type */
	/* skip, unused field unused_sl_cmd_s2m_pix_width_id_reg3 (sl_cmd_s2m_pix_width_id_reg3) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_pix_width_id_reg3.sl_cmd_s2m_pix_width_id_reg3            |         0x%01X  |  [RW][00:00]""Dummy pix_width_id register.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_ack_response_addr_reg2                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_ack_response_addr_reg2_type */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_ack_response_addr_reg2.sl_cmd_s2m_ack_response_addr_reg2  |  0x%08X  |  [RW][31:00]""The address to which the ACK response of Stream2MMIO should be send.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc60c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_num_items_reg2                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_num_items_reg2_type */
	/* skip, unused field unused_sl_cmd_s2m_num_items_reg2 (sl_cmd_s2m_num_items_reg2) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_num_items_reg2.sl_cmd_s2m_num_items_reg2                  |      0x%04X  |  [RW][15:00]""Num_items for the iBuffer CTRL.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc60c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_stride_reg2                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_stride_reg2_type */
	/* skip, unused field unused_sl_cmd_s2m_stride_reg2 (sl_cmd_s2m_stride_reg2) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_stride_reg2.sl_cmd_s2m_stride_reg2                        |         0x%01X  |  [RW][00:00]""Dummy stride.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60bc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_stop_address_reg2                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_stop_address_reg2_type */
	/* skip, unused field unused_sl_cmd_s2m_stop_address_reg2 (sl_cmd_s2m_stop_address_reg2) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_stop_address_reg2.sl_cmd_s2m_stop_address_reg2            |         0x%01X  |  [RW][00:00]""Dummy stop address.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60b8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_start_address_reg2                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_start_address_reg2_type */
	/* skip, unused field unused_sl_cmd_s2m_start_address_reg2 (sl_cmd_s2m_start_address_reg2) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_start_address_reg2.sl_cmd_s2m_start_address_reg2          |         0x%01X  |  [RW][00:00]""Dummy start address.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_pix_width_id_reg2                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_pix_width_id_reg2_type */
	/* skip, unused field unused_sl_cmd_s2m_pix_width_id_reg2 (sl_cmd_s2m_pix_width_id_reg2) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_pix_width_id_reg2.sl_cmd_s2m_pix_width_id_reg2            |         0x%01X  |  [RW][00:00]""Dummy pix_width_id register.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_ack_response_addr_reg1                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_ack_response_addr_reg1_type */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_ack_response_addr_reg1.sl_cmd_s2m_ack_response_addr_reg1  |  0x%08X  |  [RW][31:00]""The address to which the ACK response of Stream2MMIO should be send.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc60a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_num_items_reg1                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_num_items_reg1_type */
	/* skip, unused field unused_sl_cmd_s2m_num_items_reg1 (sl_cmd_s2m_num_items_reg1) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_num_items_reg1.sl_cmd_s2m_num_items_reg1                  |      0x%04X  |  [RW][15:00]""Num_items for the iBuffer CTRL.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc60a4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_stride_reg1                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_stride_reg1_type */
	/* skip, unused field unused_sl_cmd_s2m_stride_reg1 (sl_cmd_s2m_stride_reg1) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_stride_reg1.sl_cmd_s2m_stride_reg1                        |         0x%01X  |  [RW][00:00]""Dummy stride.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc60a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_stop_address_reg1                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_stop_address_reg1_type */
	/* skip, unused field unused_sl_cmd_s2m_stop_address_reg1 (sl_cmd_s2m_stop_address_reg1) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_stop_address_reg1.sl_cmd_s2m_stop_address_reg1            |         0x%01X  |  [RW][00:00]""Dummy stop address.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc609c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_start_address_reg1                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_start_address_reg1_type */
	/* skip, unused field unused_sl_cmd_s2m_start_address_reg1 (sl_cmd_s2m_start_address_reg1) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_start_address_reg1.sl_cmd_s2m_start_address_reg1          |         0x%01X  |  [RW][00:00]""Dummy start address.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc6098);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_pix_width_id_reg1                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_pix_width_id_reg1_type */
	/* skip, unused field unused_sl_cmd_s2m_pix_width_id_reg1 (sl_cmd_s2m_pix_width_id_reg1) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_pix_width_id_reg1.sl_cmd_s2m_pix_width_id_reg1            |         0x%01X  |  [RW][00:00]""Dummy pix_width_id register.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc6090);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_ack_response_addr_reg0                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_ack_response_addr_reg0_type */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_ack_response_addr_reg0.sl_cmd_s2m_ack_response_addr_reg0  |  0x%08X  |  [RW][31:00]""The address to which the ACK response of Stream2MMIO should be send.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc608c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_num_items_reg0                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_num_items_reg0_type */
	/* skip, unused field unused_sl_cmd_s2m_num_items_reg0 (sl_cmd_s2m_num_items_reg0) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_num_items_reg0.sl_cmd_s2m_num_items_reg0                  |      0x%04X  |  [RW][15:00]""Num_items for the iBuffer CTRL.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc6088);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_stride_reg0                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_stride_reg0_type */
	/* skip, unused field unused_sl_cmd_s2m_stride_reg0 (sl_cmd_s2m_stride_reg0) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_stride_reg0.sl_cmd_s2m_stride_reg0                        |         0x%01X  |  [RW][00:00]""Dummy stride.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc6084);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_stop_address_reg0                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_stop_address_reg0_type */
	/* skip, unused field unused_sl_cmd_s2m_stop_address_reg0 (sl_cmd_s2m_stop_address_reg0) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_stop_address_reg0.sl_cmd_s2m_stop_address_reg0            |         0x%01X  |  [RW][00:00]""Dummy stop address.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc6080);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_start_address_reg0                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_start_address_reg0_type */
	/* skip, unused field unused_sl_cmd_s2m_start_address_reg0 (sl_cmd_s2m_start_address_reg0) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_start_address_reg0.sl_cmd_s2m_start_address_reg0          |         0x%01X  |  [RW][00:00]""Dummy start address.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc607c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_s2m_pix_width_id_reg0                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_s2m_pix_width_id_reg0_type */
	/* skip, unused field unused_sl_cmd_s2m_pix_width_id_reg0 (sl_cmd_s2m_pix_width_id_reg0) */
	REG_DUMP_PRINT_1("   -sl_cmd_s2m_pix_width_id_reg0.sl_cmd_s2m_pix_width_id_reg0            |         0x%01X  |  [RW][00:00]""Dummy pix_width_id register.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc6074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_compute_unit_size_reg4                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_compute_unit_size_reg4_type */
	/* skip, unused field unused_sl_cmd_sid_compute_unit_size_reg4 (sl_cmd_sid_compute_unit_size_reg4) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_compute_unit_size_reg4.sl_cmd_sid_compute_unit_size_reg4  |        0x%02X  |  [RW][06:00]""The size of the compute unit that is transferred each time by the DMA4 to the SID.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc6070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_avail_buffer_size_reg4                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_avail_buffer_size_reg4_type */
	/* skip, unused field unused_sl_cmd_sid_avail_buffer_size_reg4 (sl_cmd_sid_avail_buffer_size_reg4) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_avail_buffer_size_reg4.sl_cmd_sid_avail_buffer_size_reg4  |        0x%02X  |  [RO][06:00]""Actual available buffer size in the DMF SID4""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc606c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_set_buffer_size_reg4                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_set_buffer_size_reg4_type */
	/* skip, unused field unused_sl_cmd_sid_set_buffer_size_reg4 (sl_cmd_sid_set_buffer_size_reg4) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_set_buffer_size_reg4.sl_cmd_sid_set_buffer_size_reg4      |        0x%02X  |  [RW][06:00]""Set buffer size in the DMF SID4""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc6068);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_ack_response_reg4                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_ack_response_reg4_type */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_ack_response_reg4.sl_cmd_sid_ack_response_reg4            |  0x%08X  |  [RW][31:00]""The ACK response the SID4 should reply after a command.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc6064);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_ack_response_addr_reg4                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_ack_response_addr_reg4_type */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_ack_response_addr_reg4.sl_cmd_sid_ack_response_addr_reg4  |  0x%08X  |  [RW][31:00]""The address to which the ACK response of the SID4 should be send.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc605c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_compute_unit_size_reg3                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_compute_unit_size_reg3_type */
	/* skip, unused field unused_sl_cmd_sid_compute_unit_size_reg3 (sl_cmd_sid_compute_unit_size_reg3) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_compute_unit_size_reg3.sl_cmd_sid_compute_unit_size_reg3  |        0x%02X  |  [RW][06:00]""The size of the compute unit that is transferred each time by the DMA4 to the SID.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc6058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_avail_buffer_size_reg3                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_avail_buffer_size_reg3_type */
	/* skip, unused field unused_sl_cmd_sid_avail_buffer_size_reg3 (sl_cmd_sid_avail_buffer_size_reg3) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_avail_buffer_size_reg3.sl_cmd_sid_avail_buffer_size_reg3  |        0x%02X  |  [RO][06:00]""Actual available buffer size in the DMF SID3""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc6054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_set_buffer_size_reg3                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_set_buffer_size_reg3_type */
	/* skip, unused field unused_sl_cmd_sid_set_buffer_size_reg3 (sl_cmd_sid_set_buffer_size_reg3) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_set_buffer_size_reg3.sl_cmd_sid_set_buffer_size_reg3      |        0x%02X  |  [RW][06:00]""Set buffer size in the DMF SID3""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc6050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_ack_response_reg3                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_ack_response_reg3_type */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_ack_response_reg3.sl_cmd_sid_ack_response_reg3            |  0x%08X  |  [RW][31:00]""The ACK response the SID3 should reply after a command.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc604c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_ack_response_addr_reg3                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_ack_response_addr_reg3_type */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_ack_response_addr_reg3.sl_cmd_sid_ack_response_addr_reg3  |  0x%08X  |  [RW][31:00]""The address to which the ACK response of the SID3 should be send.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc6044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_compute_unit_size_reg2                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_compute_unit_size_reg2_type */
	/* skip, unused field unused_sl_cmd_sid_compute_unit_size_reg2 (sl_cmd_sid_compute_unit_size_reg2) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_compute_unit_size_reg2.sl_cmd_sid_compute_unit_size_reg2  |        0x%02X  |  [RW][06:00]""The size of the compute unit that is transferred each time by the DMA4 to the SID.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc6040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_avail_buffer_size_reg2                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_avail_buffer_size_reg2_type */
	/* skip, unused field unused_sl_cmd_sid_avail_buffer_size_reg2 (sl_cmd_sid_avail_buffer_size_reg2) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_avail_buffer_size_reg2.sl_cmd_sid_avail_buffer_size_reg2  |        0x%02X  |  [RO][06:00]""Actual available buffer size in the DMF SID2""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc603c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_set_buffer_size_reg2                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_set_buffer_size_reg2_type */
	/* skip, unused field unused_sl_cmd_sid_set_buffer_size_reg2 (sl_cmd_sid_set_buffer_size_reg2) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_set_buffer_size_reg2.sl_cmd_sid_set_buffer_size_reg2      |        0x%02X  |  [RW][06:00]""Set buffer size in the DMF SID2""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc6038);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_ack_response_reg2                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_ack_response_reg2_type */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_ack_response_reg2.sl_cmd_sid_ack_response_reg2            |  0x%08X  |  [RW][31:00]""The ACK response the SID2 should reply after a command.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc6034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_ack_response_addr_reg2                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_ack_response_addr_reg2_type */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_ack_response_addr_reg2.sl_cmd_sid_ack_response_addr_reg2  |  0x%08X  |  [RW][31:00]""The address to which the ACK response of the SID2 should be send.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc602c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_compute_unit_size_reg1                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_compute_unit_size_reg1_type */
	/* skip, unused field unused_sl_cmd_sid_compute_unit_size_reg1 (sl_cmd_sid_compute_unit_size_reg1) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_compute_unit_size_reg1.sl_cmd_sid_compute_unit_size_reg1  |        0x%02X  |  [RW][06:00]""The size of the compute unit that is transferred each time by the DMA4 to the SID.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc6028);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_avail_buffer_size_reg1                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_avail_buffer_size_reg1_type */
	/* skip, unused field unused_sl_cmd_sid_avail_buffer_size_reg1 (sl_cmd_sid_avail_buffer_size_reg1) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_avail_buffer_size_reg1.sl_cmd_sid_avail_buffer_size_reg1  |        0x%02X  |  [RO][06:00]""Actual available buffer size in the DMF SID1""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc6024);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_set_buffer_size_reg1                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_set_buffer_size_reg1_type */
	/* skip, unused field unused_sl_cmd_sid_set_buffer_size_reg1 (sl_cmd_sid_set_buffer_size_reg1) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_set_buffer_size_reg1.sl_cmd_sid_set_buffer_size_reg1      |        0x%02X  |  [RW][06:00]""Set buffer size in the DMF SID1""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc6020);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_ack_response_reg1                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_ack_response_reg1_type */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_ack_response_reg1.sl_cmd_sid_ack_response_reg1            |  0x%08X  |  [RW][31:00]""The ACK response the SID1 should reply after a command.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc601c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_ack_response_addr_reg1                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_ack_response_addr_reg1_type */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_ack_response_addr_reg1.sl_cmd_sid_ack_response_addr_reg1  |  0x%08X  |  [RW][31:00]""The address to which the ACK response of the SID1 should be send.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc6014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_compute_unit_size_reg0                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_compute_unit_size_reg0_type */
	/* skip, unused field unused_sl_cmd_sid_compute_unit_size_reg0 (sl_cmd_sid_compute_unit_size_reg0) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_compute_unit_size_reg0.sl_cmd_sid_compute_unit_size_reg0  |        0x%02X  |  [RW][06:00]""The size of the compute unit that is transferred each time by the DMA4 to the SID.""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc6010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_avail_buffer_size_reg0                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_avail_buffer_size_reg0_type */
	/* skip, unused field unused_sl_cmd_sid_avail_buffer_size_reg0 (sl_cmd_sid_avail_buffer_size_reg0) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_avail_buffer_size_reg0.sl_cmd_sid_avail_buffer_size_reg0  |        0x%02X  |  [RO][06:00]""Actual available buffer size in the DMF SID0""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc600c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_set_buffer_size_reg0                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_set_buffer_size_reg0_type */
	/* skip, unused field unused_sl_cmd_sid_set_buffer_size_reg0 (sl_cmd_sid_set_buffer_size_reg0) */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_set_buffer_size_reg0.sl_cmd_sid_set_buffer_size_reg0      |        0x%02X  |  [RW][06:00]""Set buffer size in the DMF SID0""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0xc6008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_ack_response_reg0                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_ack_response_reg0_type */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_ack_response_reg0.sl_cmd_sid_ack_response_reg0            |  0x%08X  |  [RW][31:00]""The ACK response the SID0 should reply after a command.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc6004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dmf_s_inst.sl_cmd_sid_ack_response_addr_reg0                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dmf_s_inst_sl_cmd_sid_ack_response_addr_reg0_type */
	REG_DUMP_PRINT_1("   -sl_cmd_sid_ack_response_addr_reg0.sl_cmd_sid_ack_response_addr_reg0  |  0x%08X  |  [RW][31:00]""The address to which the ACK response of the SID0 should be send.""\n", FIELD_VALUE(val, 0, 31));
} /* end ipfd_dmf_s_inst */

/* Generated Debug Code: Device ipfd_dma4_inst */
void ia_css_debug_dump_ipfd_dma4_inst(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xc5a74);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal9_lock_status                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal9_lock_status_type */
	/* skip, unused field unused_terminal9_lock_status (terminal9_lock_status) */
	REG_DUMP_PRINT_1("   -terminal9_lock_status.terminal9_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5a70);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal9_pending_counter                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal9_pending_counter_type */
	/* skip, unused field unused_terminal9_pending_counter (terminal9_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal9_pending_counter.terminal9_pending_counter                    |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc5a54);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal9_port_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal9_port_mode_type */
	/* skip, unused field unused_terminal9_port_mode (terminal9_port_mode) */
	REG_DUMP_PRINT_1("   -terminal9_port_mode.terminal9_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5a4c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal9_element_setup                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal9_element_setup_type */
	/* skip, unused field unused_terminal9_element_setup (terminal9_element_setup) */
	REG_DUMP_PRINT_1("   -terminal9_element_setup.terminal9_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5a48);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal9_region_stride                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal9_region_stride_type */
	/* skip, unused field unused_terminal9_region_stride (terminal9_region_stride) */
	REG_DUMP_PRINT_1("   -terminal9_region_stride.terminal9_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xc5a44);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal9_region_width                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal9_region_width_type */
	/* skip, unused field unused_terminal9_region_width (terminal9_region_width) */
	REG_DUMP_PRINT_1("   -terminal9_region_width.terminal9_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc5a40);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal9_region_origin                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal9_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal9_region_origin.terminal9_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc5a34);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal8_lock_status                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal8_lock_status_type */
	/* skip, unused field unused_terminal8_lock_status (terminal8_lock_status) */
	REG_DUMP_PRINT_1("   -terminal8_lock_status.terminal8_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5a30);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal8_pending_counter                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal8_pending_counter_type */
	/* skip, unused field unused_terminal8_pending_counter (terminal8_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal8_pending_counter.terminal8_pending_counter                    |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc5a14);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal8_port_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal8_port_mode_type */
	/* skip, unused field unused_terminal8_port_mode (terminal8_port_mode) */
	REG_DUMP_PRINT_1("   -terminal8_port_mode.terminal8_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5a0c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal8_element_setup                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal8_element_setup_type */
	/* skip, unused field unused_terminal8_element_setup (terminal8_element_setup) */
	REG_DUMP_PRINT_1("   -terminal8_element_setup.terminal8_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5a08);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal8_region_stride                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal8_region_stride_type */
	/* skip, unused field unused_terminal8_region_stride (terminal8_region_stride) */
	REG_DUMP_PRINT_1("   -terminal8_region_stride.terminal8_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xc5a04);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal8_region_width                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal8_region_width_type */
	/* skip, unused field unused_terminal8_region_width (terminal8_region_width) */
	REG_DUMP_PRINT_1("   -terminal8_region_width.terminal8_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc5a00);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal8_region_origin                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal8_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal8_region_origin.terminal8_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc59f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal7_lock_status                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal7_lock_status_type */
	/* skip, unused field unused_terminal7_lock_status (terminal7_lock_status) */
	REG_DUMP_PRINT_1("   -terminal7_lock_status.terminal7_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc59f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal7_pending_counter                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal7_pending_counter_type */
	/* skip, unused field unused_terminal7_pending_counter (terminal7_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal7_pending_counter.terminal7_pending_counter                    |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc59d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal7_port_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal7_port_mode_type */
	/* skip, unused field unused_terminal7_port_mode (terminal7_port_mode) */
	REG_DUMP_PRINT_1("   -terminal7_port_mode.terminal7_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc59cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal7_element_setup                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal7_element_setup_type */
	/* skip, unused field unused_terminal7_element_setup (terminal7_element_setup) */
	REG_DUMP_PRINT_1("   -terminal7_element_setup.terminal7_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc59c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal7_region_stride                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal7_region_stride_type */
	/* skip, unused field unused_terminal7_region_stride (terminal7_region_stride) */
	REG_DUMP_PRINT_1("   -terminal7_region_stride.terminal7_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xc59c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal7_region_width                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal7_region_width_type */
	/* skip, unused field unused_terminal7_region_width (terminal7_region_width) */
	REG_DUMP_PRINT_1("   -terminal7_region_width.terminal7_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc59c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal7_region_origin                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal7_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal7_region_origin.terminal7_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc59b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal6_lock_status                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal6_lock_status_type */
	/* skip, unused field unused_terminal6_lock_status (terminal6_lock_status) */
	REG_DUMP_PRINT_1("   -terminal6_lock_status.terminal6_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc59b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal6_pending_counter                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal6_pending_counter_type */
	/* skip, unused field unused_terminal6_pending_counter (terminal6_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal6_pending_counter.terminal6_pending_counter                    |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc5994);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal6_port_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal6_port_mode_type */
	/* skip, unused field unused_terminal6_port_mode (terminal6_port_mode) */
	REG_DUMP_PRINT_1("   -terminal6_port_mode.terminal6_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc598c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal6_element_setup                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal6_element_setup_type */
	/* skip, unused field unused_terminal6_element_setup (terminal6_element_setup) */
	REG_DUMP_PRINT_1("   -terminal6_element_setup.terminal6_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5988);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal6_region_stride                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal6_region_stride_type */
	/* skip, unused field unused_terminal6_region_stride (terminal6_region_stride) */
	REG_DUMP_PRINT_1("   -terminal6_region_stride.terminal6_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xc5984);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal6_region_width                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal6_region_width_type */
	/* skip, unused field unused_terminal6_region_width (terminal6_region_width) */
	REG_DUMP_PRINT_1("   -terminal6_region_width.terminal6_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc5980);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal6_region_origin                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal6_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal6_region_origin.terminal6_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc5974);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal5_lock_status                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal5_lock_status_type */
	/* skip, unused field unused_terminal5_lock_status (terminal5_lock_status) */
	REG_DUMP_PRINT_1("   -terminal5_lock_status.terminal5_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5970);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal5_pending_counter                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal5_pending_counter_type */
	/* skip, unused field unused_terminal5_pending_counter (terminal5_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal5_pending_counter.terminal5_pending_counter                    |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc5954);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal5_port_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal5_port_mode_type */
	/* skip, unused field unused_terminal5_port_mode (terminal5_port_mode) */
	REG_DUMP_PRINT_1("   -terminal5_port_mode.terminal5_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc594c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal5_element_setup                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal5_element_setup_type */
	/* skip, unused field unused_terminal5_element_setup (terminal5_element_setup) */
	REG_DUMP_PRINT_1("   -terminal5_element_setup.terminal5_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5948);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal5_region_stride                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal5_region_stride_type */
	/* skip, unused field unused_terminal5_region_stride (terminal5_region_stride) */
	REG_DUMP_PRINT_1("   -terminal5_region_stride.terminal5_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xc5944);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal5_region_width                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal5_region_width_type */
	/* skip, unused field unused_terminal5_region_width (terminal5_region_width) */
	REG_DUMP_PRINT_1("   -terminal5_region_width.terminal5_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc5940);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal5_region_origin                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal5_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal5_region_origin.terminal5_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc5934);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal4_lock_status                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal4_lock_status_type */
	/* skip, unused field unused_terminal4_lock_status (terminal4_lock_status) */
	REG_DUMP_PRINT_1("   -terminal4_lock_status.terminal4_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5930);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal4_pending_counter                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal4_pending_counter_type */
	/* skip, unused field unused_terminal4_pending_counter (terminal4_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal4_pending_counter.terminal4_pending_counter                    |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc5914);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal4_port_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal4_port_mode_type */
	/* skip, unused field unused_terminal4_port_mode (terminal4_port_mode) */
	REG_DUMP_PRINT_1("   -terminal4_port_mode.terminal4_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc590c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal4_element_setup                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal4_element_setup_type */
	/* skip, unused field unused_terminal4_element_setup (terminal4_element_setup) */
	REG_DUMP_PRINT_1("   -terminal4_element_setup.terminal4_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5908);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal4_region_stride                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal4_region_stride_type */
	/* skip, unused field unused_terminal4_region_stride (terminal4_region_stride) */
	REG_DUMP_PRINT_1("   -terminal4_region_stride.terminal4_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xc5904);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal4_region_width                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal4_region_width_type */
	/* skip, unused field unused_terminal4_region_width (terminal4_region_width) */
	REG_DUMP_PRINT_1("   -terminal4_region_width.terminal4_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc5900);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal4_region_origin                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal4_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal4_region_origin.terminal4_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc58f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal3_lock_status                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal3_lock_status_type */
	/* skip, unused field unused_terminal3_lock_status (terminal3_lock_status) */
	REG_DUMP_PRINT_1("   -terminal3_lock_status.terminal3_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc58f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal3_pending_counter                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal3_pending_counter_type */
	/* skip, unused field unused_terminal3_pending_counter (terminal3_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal3_pending_counter.terminal3_pending_counter                    |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc58d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal3_port_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal3_port_mode_type */
	/* skip, unused field unused_terminal3_port_mode (terminal3_port_mode) */
	REG_DUMP_PRINT_1("   -terminal3_port_mode.terminal3_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc58cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal3_element_setup                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal3_element_setup_type */
	/* skip, unused field unused_terminal3_element_setup (terminal3_element_setup) */
	REG_DUMP_PRINT_1("   -terminal3_element_setup.terminal3_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc58c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal3_region_stride                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal3_region_stride_type */
	/* skip, unused field unused_terminal3_region_stride (terminal3_region_stride) */
	REG_DUMP_PRINT_1("   -terminal3_region_stride.terminal3_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xc58c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal3_region_width                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal3_region_width_type */
	/* skip, unused field unused_terminal3_region_width (terminal3_region_width) */
	REG_DUMP_PRINT_1("   -terminal3_region_width.terminal3_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc58c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal3_region_origin                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal3_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal3_region_origin.terminal3_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc58b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal2_lock_status                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal2_lock_status_type */
	/* skip, unused field unused_terminal2_lock_status (terminal2_lock_status) */
	REG_DUMP_PRINT_1("   -terminal2_lock_status.terminal2_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc58b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal2_pending_counter                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal2_pending_counter_type */
	/* skip, unused field unused_terminal2_pending_counter (terminal2_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal2_pending_counter.terminal2_pending_counter                    |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc5894);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal2_port_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal2_port_mode_type */
	/* skip, unused field unused_terminal2_port_mode (terminal2_port_mode) */
	REG_DUMP_PRINT_1("   -terminal2_port_mode.terminal2_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc588c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal2_element_setup                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal2_element_setup_type */
	/* skip, unused field unused_terminal2_element_setup (terminal2_element_setup) */
	REG_DUMP_PRINT_1("   -terminal2_element_setup.terminal2_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5888);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal2_region_stride                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal2_region_stride_type */
	/* skip, unused field unused_terminal2_region_stride (terminal2_region_stride) */
	REG_DUMP_PRINT_1("   -terminal2_region_stride.terminal2_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xc5884);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal2_region_width                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal2_region_width_type */
	/* skip, unused field unused_terminal2_region_width (terminal2_region_width) */
	REG_DUMP_PRINT_1("   -terminal2_region_width.terminal2_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc5880);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal2_region_origin                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal2_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal2_region_origin.terminal2_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc5874);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal1_lock_status                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal1_lock_status_type */
	/* skip, unused field unused_terminal1_lock_status (terminal1_lock_status) */
	REG_DUMP_PRINT_1("   -terminal1_lock_status.terminal1_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5870);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal1_pending_counter                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal1_pending_counter_type */
	/* skip, unused field unused_terminal1_pending_counter (terminal1_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal1_pending_counter.terminal1_pending_counter                    |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc5854);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal1_port_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal1_port_mode_type */
	/* skip, unused field unused_terminal1_port_mode (terminal1_port_mode) */
	REG_DUMP_PRINT_1("   -terminal1_port_mode.terminal1_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc584c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal1_element_setup                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal1_element_setup_type */
	/* skip, unused field unused_terminal1_element_setup (terminal1_element_setup) */
	REG_DUMP_PRINT_1("   -terminal1_element_setup.terminal1_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5848);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal1_region_stride                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal1_region_stride_type */
	/* skip, unused field unused_terminal1_region_stride (terminal1_region_stride) */
	REG_DUMP_PRINT_1("   -terminal1_region_stride.terminal1_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xc5844);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal1_region_width                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal1_region_width_type */
	/* skip, unused field unused_terminal1_region_width (terminal1_region_width) */
	REG_DUMP_PRINT_1("   -terminal1_region_width.terminal1_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc5840);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal1_region_origin                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal1_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal1_region_origin.terminal1_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc5834);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal0_lock_status                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal0_lock_status_type */
	/* skip, unused field unused_terminal0_lock_status (terminal0_lock_status) */
	REG_DUMP_PRINT_1("   -terminal0_lock_status.terminal0_lock_status                            |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5830);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal0_pending_counter                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal0_pending_counter_type */
	/* skip, unused field unused_terminal0_pending_counter (terminal0_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal0_pending_counter.terminal0_pending_counter                    |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc5814);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal0_port_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal0_port_mode_type */
	/* skip, unused field unused_terminal0_port_mode (terminal0_port_mode) */
	REG_DUMP_PRINT_1("   -terminal0_port_mode.terminal0_port_mode                                |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc580c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal0_element_setup                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal0_element_setup_type */
	/* skip, unused field unused_terminal0_element_setup (terminal0_element_setup) */
	REG_DUMP_PRINT_1("   -terminal0_element_setup.terminal0_element_setup                        |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5808);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal0_region_stride                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal0_region_stride_type */
	/* skip, unused field unused_terminal0_region_stride (terminal0_region_stride) */
	REG_DUMP_PRINT_1("   -terminal0_region_stride.terminal0_region_stride                        |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0xc5804);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal0_region_width                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal0_region_width_type */
	/* skip, unused field unused_terminal0_region_width (terminal0_region_width) */
	REG_DUMP_PRINT_1("   -terminal0_region_width.terminal0_region_width                          |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc5800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal0_region_origin                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal0_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal0_region_origin.terminal0_region_origin                        |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc5534);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit4_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit4_lock_status_type */
	/* skip, unused field unused_unit4_lock_status (unit4_lock_status) */
	REG_DUMP_PRINT_1("   -unit4_lock_status.unit4_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5530);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit4_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit4_pending_counter_type */
	/* skip, unused field unused_unit4_pending_counter (unit4_pending_counter) */
	REG_DUMP_PRINT_1("   -unit4_pending_counter.unit4_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc5504);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit4_unit_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit4_unit_height_type */
	/* skip, unused field unused_unit4_unit_height (unit4_unit_height) */
	REG_DUMP_PRINT_1("   -unit4_unit_height.unit4_unit_height                                    |        0x%02X  |  [RW][04:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc5500);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit4_unit_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit4_unit_width_type */
	/* skip, unused field unused_unit4_unit_width (unit4_unit_width) */
	REG_DUMP_PRINT_1("   -unit4_unit_width.unit4_unit_width                                      |       0x%03X  |  [RW][09:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xc54f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit3_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit3_lock_status_type */
	/* skip, unused field unused_unit3_lock_status (unit3_lock_status) */
	REG_DUMP_PRINT_1("   -unit3_lock_status.unit3_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc54f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit3_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit3_pending_counter_type */
	/* skip, unused field unused_unit3_pending_counter (unit3_pending_counter) */
	REG_DUMP_PRINT_1("   -unit3_pending_counter.unit3_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc54c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit3_unit_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit3_unit_height_type */
	/* skip, unused field unused_unit3_unit_height (unit3_unit_height) */
	REG_DUMP_PRINT_1("   -unit3_unit_height.unit3_unit_height                                    |        0x%02X  |  [RW][04:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc54c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit3_unit_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit3_unit_width_type */
	/* skip, unused field unused_unit3_unit_width (unit3_unit_width) */
	REG_DUMP_PRINT_1("   -unit3_unit_width.unit3_unit_width                                      |       0x%03X  |  [RW][09:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xc54b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit2_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit2_lock_status_type */
	/* skip, unused field unused_unit2_lock_status (unit2_lock_status) */
	REG_DUMP_PRINT_1("   -unit2_lock_status.unit2_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc54b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit2_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit2_pending_counter_type */
	/* skip, unused field unused_unit2_pending_counter (unit2_pending_counter) */
	REG_DUMP_PRINT_1("   -unit2_pending_counter.unit2_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc5484);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit2_unit_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit2_unit_height_type */
	/* skip, unused field unused_unit2_unit_height (unit2_unit_height) */
	REG_DUMP_PRINT_1("   -unit2_unit_height.unit2_unit_height                                    |        0x%02X  |  [RW][04:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc5480);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit2_unit_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit2_unit_width_type */
	/* skip, unused field unused_unit2_unit_width (unit2_unit_width) */
	REG_DUMP_PRINT_1("   -unit2_unit_width.unit2_unit_width                                      |       0x%03X  |  [RW][09:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xc5474);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit1_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit1_lock_status_type */
	/* skip, unused field unused_unit1_lock_status (unit1_lock_status) */
	REG_DUMP_PRINT_1("   -unit1_lock_status.unit1_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5470);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit1_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit1_pending_counter_type */
	/* skip, unused field unused_unit1_pending_counter (unit1_pending_counter) */
	REG_DUMP_PRINT_1("   -unit1_pending_counter.unit1_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc5444);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit1_unit_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit1_unit_height_type */
	/* skip, unused field unused_unit1_unit_height (unit1_unit_height) */
	REG_DUMP_PRINT_1("   -unit1_unit_height.unit1_unit_height                                    |        0x%02X  |  [RW][04:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc5440);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit1_unit_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit1_unit_width_type */
	/* skip, unused field unused_unit1_unit_width (unit1_unit_width) */
	REG_DUMP_PRINT_1("   -unit1_unit_width.unit1_unit_width                                      |       0x%03X  |  [RW][09:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xc5434);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit0_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit0_lock_status_type */
	/* skip, unused field unused_unit0_lock_status (unit0_lock_status) */
	REG_DUMP_PRINT_1("   -unit0_lock_status.unit0_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5430);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit0_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit0_pending_counter_type */
	/* skip, unused field unused_unit0_pending_counter (unit0_pending_counter) */
	REG_DUMP_PRINT_1("   -unit0_pending_counter.unit0_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc5404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit0_unit_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit0_unit_height_type */
	/* skip, unused field unused_unit0_unit_height (unit0_unit_height) */
	REG_DUMP_PRINT_1("   -unit0_unit_height.unit0_unit_height                                    |        0x%02X  |  [RW][04:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc5400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit0_unit_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit0_unit_width_type */
	/* skip, unused field unused_unit0_unit_width (unit0_unit_width) */
	REG_DUMP_PRINT_1("   -unit0_unit_width.unit0_unit_width                                      |       0x%03X  |  [RW][09:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xc5274);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span9_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span9_lock_status_type */
	/* skip, unused field unused_span9_lock_status (span9_lock_status) */
	REG_DUMP_PRINT_1("   -span9_lock_status.span9_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5270);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span9_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span9_pending_counter_type */
	/* skip, unused field unused_span9_pending_counter (span9_pending_counter) */
	REG_DUMP_PRINT_1("   -span9_pending_counter.span9_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc5254);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span9_span_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span9_span_mode_type */
	/* skip, unused field unused_span9_span_mode (span9_span_mode) */
	REG_DUMP_PRINT_1("   -span9_span_mode.span9_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xc5250);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span9_span_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span9_span_height_type */
	/* skip, unused field unused_span9_span_height (span9_span_height) */
	REG_DUMP_PRINT_1("   -span9_span_height.span9_span_height                                    |       0x%03X  |  [RW][11:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc524c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span9_span_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span9_span_width_type */
	/* skip, unused field unused_span9_span_width (span9_span_width) */
	REG_DUMP_PRINT_1("   -span9_span_width.span9_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5248);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span9_span_column                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span9_span_column_type */
	/* skip, unused field unused_span9_span_column (span9_span_column) */
	REG_DUMP_PRINT_1("   -span9_span_column.span9_span_column                                    |       0x%03X  |  [RW][11:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc5244);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span9_span_row                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span9_span_row_type */
	/* skip, unused field unused_span9_span_row (span9_span_row) */
	REG_DUMP_PRINT_1("   -span9_span_row.span9_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5240);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span9_unit_location                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span9_unit_location_type */
	REG_DUMP_PRINT_1("   -span9_unit_location.span9_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc5234);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span8_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span8_lock_status_type */
	/* skip, unused field unused_span8_lock_status (span8_lock_status) */
	REG_DUMP_PRINT_1("   -span8_lock_status.span8_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5230);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span8_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span8_pending_counter_type */
	/* skip, unused field unused_span8_pending_counter (span8_pending_counter) */
	REG_DUMP_PRINT_1("   -span8_pending_counter.span8_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc5214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span8_span_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span8_span_mode_type */
	/* skip, unused field unused_span8_span_mode (span8_span_mode) */
	REG_DUMP_PRINT_1("   -span8_span_mode.span8_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xc5210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span8_span_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span8_span_height_type */
	/* skip, unused field unused_span8_span_height (span8_span_height) */
	REG_DUMP_PRINT_1("   -span8_span_height.span8_span_height                                    |       0x%03X  |  [RW][11:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc520c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span8_span_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span8_span_width_type */
	/* skip, unused field unused_span8_span_width (span8_span_width) */
	REG_DUMP_PRINT_1("   -span8_span_width.span8_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span8_span_column                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span8_span_column_type */
	/* skip, unused field unused_span8_span_column (span8_span_column) */
	REG_DUMP_PRINT_1("   -span8_span_column.span8_span_column                                    |       0x%03X  |  [RW][11:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc5204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span8_span_row                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span8_span_row_type */
	/* skip, unused field unused_span8_span_row (span8_span_row) */
	REG_DUMP_PRINT_1("   -span8_span_row.span8_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span8_unit_location                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span8_unit_location_type */
	REG_DUMP_PRINT_1("   -span8_unit_location.span8_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc51f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span7_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span7_lock_status_type */
	/* skip, unused field unused_span7_lock_status (span7_lock_status) */
	REG_DUMP_PRINT_1("   -span7_lock_status.span7_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc51f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span7_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span7_pending_counter_type */
	/* skip, unused field unused_span7_pending_counter (span7_pending_counter) */
	REG_DUMP_PRINT_1("   -span7_pending_counter.span7_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc51d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span7_span_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span7_span_mode_type */
	/* skip, unused field unused_span7_span_mode (span7_span_mode) */
	REG_DUMP_PRINT_1("   -span7_span_mode.span7_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xc51d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span7_span_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span7_span_height_type */
	/* skip, unused field unused_span7_span_height (span7_span_height) */
	REG_DUMP_PRINT_1("   -span7_span_height.span7_span_height                                    |       0x%03X  |  [RW][11:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc51cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span7_span_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span7_span_width_type */
	/* skip, unused field unused_span7_span_width (span7_span_width) */
	REG_DUMP_PRINT_1("   -span7_span_width.span7_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc51c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span7_span_column                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span7_span_column_type */
	/* skip, unused field unused_span7_span_column (span7_span_column) */
	REG_DUMP_PRINT_1("   -span7_span_column.span7_span_column                                    |       0x%03X  |  [RW][11:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc51c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span7_span_row                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span7_span_row_type */
	/* skip, unused field unused_span7_span_row (span7_span_row) */
	REG_DUMP_PRINT_1("   -span7_span_row.span7_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc51c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span7_unit_location                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span7_unit_location_type */
	REG_DUMP_PRINT_1("   -span7_unit_location.span7_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc51b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span6_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span6_lock_status_type */
	/* skip, unused field unused_span6_lock_status (span6_lock_status) */
	REG_DUMP_PRINT_1("   -span6_lock_status.span6_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc51b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span6_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span6_pending_counter_type */
	/* skip, unused field unused_span6_pending_counter (span6_pending_counter) */
	REG_DUMP_PRINT_1("   -span6_pending_counter.span6_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc5194);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span6_span_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span6_span_mode_type */
	/* skip, unused field unused_span6_span_mode (span6_span_mode) */
	REG_DUMP_PRINT_1("   -span6_span_mode.span6_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xc5190);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span6_span_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span6_span_height_type */
	/* skip, unused field unused_span6_span_height (span6_span_height) */
	REG_DUMP_PRINT_1("   -span6_span_height.span6_span_height                                    |       0x%03X  |  [RW][11:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc518c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span6_span_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span6_span_width_type */
	/* skip, unused field unused_span6_span_width (span6_span_width) */
	REG_DUMP_PRINT_1("   -span6_span_width.span6_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5188);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span6_span_column                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span6_span_column_type */
	/* skip, unused field unused_span6_span_column (span6_span_column) */
	REG_DUMP_PRINT_1("   -span6_span_column.span6_span_column                                    |       0x%03X  |  [RW][11:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc5184);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span6_span_row                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span6_span_row_type */
	/* skip, unused field unused_span6_span_row (span6_span_row) */
	REG_DUMP_PRINT_1("   -span6_span_row.span6_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5180);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span6_unit_location                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span6_unit_location_type */
	REG_DUMP_PRINT_1("   -span6_unit_location.span6_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc5174);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span5_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span5_lock_status_type */
	/* skip, unused field unused_span5_lock_status (span5_lock_status) */
	REG_DUMP_PRINT_1("   -span5_lock_status.span5_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5170);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span5_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span5_pending_counter_type */
	/* skip, unused field unused_span5_pending_counter (span5_pending_counter) */
	REG_DUMP_PRINT_1("   -span5_pending_counter.span5_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc5154);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span5_span_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span5_span_mode_type */
	/* skip, unused field unused_span5_span_mode (span5_span_mode) */
	REG_DUMP_PRINT_1("   -span5_span_mode.span5_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xc5150);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span5_span_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span5_span_height_type */
	/* skip, unused field unused_span5_span_height (span5_span_height) */
	REG_DUMP_PRINT_1("   -span5_span_height.span5_span_height                                    |       0x%03X  |  [RW][11:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc514c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span5_span_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span5_span_width_type */
	/* skip, unused field unused_span5_span_width (span5_span_width) */
	REG_DUMP_PRINT_1("   -span5_span_width.span5_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5148);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span5_span_column                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span5_span_column_type */
	/* skip, unused field unused_span5_span_column (span5_span_column) */
	REG_DUMP_PRINT_1("   -span5_span_column.span5_span_column                                    |       0x%03X  |  [RW][11:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc5144);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span5_span_row                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span5_span_row_type */
	/* skip, unused field unused_span5_span_row (span5_span_row) */
	REG_DUMP_PRINT_1("   -span5_span_row.span5_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5140);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span5_unit_location                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span5_unit_location_type */
	REG_DUMP_PRINT_1("   -span5_unit_location.span5_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc5134);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span4_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span4_lock_status_type */
	/* skip, unused field unused_span4_lock_status (span4_lock_status) */
	REG_DUMP_PRINT_1("   -span4_lock_status.span4_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5130);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span4_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span4_pending_counter_type */
	/* skip, unused field unused_span4_pending_counter (span4_pending_counter) */
	REG_DUMP_PRINT_1("   -span4_pending_counter.span4_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc5114);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span4_span_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span4_span_mode_type */
	/* skip, unused field unused_span4_span_mode (span4_span_mode) */
	REG_DUMP_PRINT_1("   -span4_span_mode.span4_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xc5110);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span4_span_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span4_span_height_type */
	/* skip, unused field unused_span4_span_height (span4_span_height) */
	REG_DUMP_PRINT_1("   -span4_span_height.span4_span_height                                    |       0x%03X  |  [RW][11:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc510c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span4_span_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span4_span_width_type */
	/* skip, unused field unused_span4_span_width (span4_span_width) */
	REG_DUMP_PRINT_1("   -span4_span_width.span4_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span4_span_column                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span4_span_column_type */
	/* skip, unused field unused_span4_span_column (span4_span_column) */
	REG_DUMP_PRINT_1("   -span4_span_column.span4_span_column                                    |       0x%03X  |  [RW][11:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc5104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span4_span_row                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span4_span_row_type */
	/* skip, unused field unused_span4_span_row (span4_span_row) */
	REG_DUMP_PRINT_1("   -span4_span_row.span4_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span4_unit_location                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span4_unit_location_type */
	REG_DUMP_PRINT_1("   -span4_unit_location.span4_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc50f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span3_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span3_lock_status_type */
	/* skip, unused field unused_span3_lock_status (span3_lock_status) */
	REG_DUMP_PRINT_1("   -span3_lock_status.span3_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc50f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span3_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span3_pending_counter_type */
	/* skip, unused field unused_span3_pending_counter (span3_pending_counter) */
	REG_DUMP_PRINT_1("   -span3_pending_counter.span3_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc50d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span3_span_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span3_span_mode_type */
	/* skip, unused field unused_span3_span_mode (span3_span_mode) */
	REG_DUMP_PRINT_1("   -span3_span_mode.span3_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xc50d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span3_span_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span3_span_height_type */
	/* skip, unused field unused_span3_span_height (span3_span_height) */
	REG_DUMP_PRINT_1("   -span3_span_height.span3_span_height                                    |       0x%03X  |  [RW][11:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc50cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span3_span_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span3_span_width_type */
	/* skip, unused field unused_span3_span_width (span3_span_width) */
	REG_DUMP_PRINT_1("   -span3_span_width.span3_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc50c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span3_span_column                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span3_span_column_type */
	/* skip, unused field unused_span3_span_column (span3_span_column) */
	REG_DUMP_PRINT_1("   -span3_span_column.span3_span_column                                    |       0x%03X  |  [RW][11:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc50c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span3_span_row                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span3_span_row_type */
	/* skip, unused field unused_span3_span_row (span3_span_row) */
	REG_DUMP_PRINT_1("   -span3_span_row.span3_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc50c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span3_unit_location                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span3_unit_location_type */
	REG_DUMP_PRINT_1("   -span3_unit_location.span3_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc50b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span2_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span2_lock_status_type */
	/* skip, unused field unused_span2_lock_status (span2_lock_status) */
	REG_DUMP_PRINT_1("   -span2_lock_status.span2_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc50b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span2_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span2_pending_counter_type */
	/* skip, unused field unused_span2_pending_counter (span2_pending_counter) */
	REG_DUMP_PRINT_1("   -span2_pending_counter.span2_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc5094);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span2_span_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span2_span_mode_type */
	/* skip, unused field unused_span2_span_mode (span2_span_mode) */
	REG_DUMP_PRINT_1("   -span2_span_mode.span2_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xc5090);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span2_span_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span2_span_height_type */
	/* skip, unused field unused_span2_span_height (span2_span_height) */
	REG_DUMP_PRINT_1("   -span2_span_height.span2_span_height                                    |       0x%03X  |  [RW][11:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc508c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span2_span_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span2_span_width_type */
	/* skip, unused field unused_span2_span_width (span2_span_width) */
	REG_DUMP_PRINT_1("   -span2_span_width.span2_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5088);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span2_span_column                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span2_span_column_type */
	/* skip, unused field unused_span2_span_column (span2_span_column) */
	REG_DUMP_PRINT_1("   -span2_span_column.span2_span_column                                    |       0x%03X  |  [RW][11:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc5084);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span2_span_row                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span2_span_row_type */
	/* skip, unused field unused_span2_span_row (span2_span_row) */
	REG_DUMP_PRINT_1("   -span2_span_row.span2_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5080);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span2_unit_location                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span2_unit_location_type */
	REG_DUMP_PRINT_1("   -span2_unit_location.span2_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc5074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span1_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span1_lock_status_type */
	/* skip, unused field unused_span1_lock_status (span1_lock_status) */
	REG_DUMP_PRINT_1("   -span1_lock_status.span1_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span1_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span1_pending_counter_type */
	/* skip, unused field unused_span1_pending_counter (span1_pending_counter) */
	REG_DUMP_PRINT_1("   -span1_pending_counter.span1_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc5054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span1_span_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span1_span_mode_type */
	/* skip, unused field unused_span1_span_mode (span1_span_mode) */
	REG_DUMP_PRINT_1("   -span1_span_mode.span1_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xc5050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span1_span_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span1_span_height_type */
	/* skip, unused field unused_span1_span_height (span1_span_height) */
	REG_DUMP_PRINT_1("   -span1_span_height.span1_span_height                                    |       0x%03X  |  [RW][11:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc504c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span1_span_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span1_span_width_type */
	/* skip, unused field unused_span1_span_width (span1_span_width) */
	REG_DUMP_PRINT_1("   -span1_span_width.span1_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span1_span_column                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span1_span_column_type */
	/* skip, unused field unused_span1_span_column (span1_span_column) */
	REG_DUMP_PRINT_1("   -span1_span_column.span1_span_column                                    |       0x%03X  |  [RW][11:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc5044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span1_span_row                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span1_span_row_type */
	/* skip, unused field unused_span1_span_row (span1_span_row) */
	REG_DUMP_PRINT_1("   -span1_span_row.span1_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span1_unit_location                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span1_unit_location_type */
	REG_DUMP_PRINT_1("   -span1_unit_location.span1_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc5034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span0_lock_status                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span0_lock_status_type */
	/* skip, unused field unused_span0_lock_status (span0_lock_status) */
	REG_DUMP_PRINT_1("   -span0_lock_status.span0_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc5030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span0_pending_counter                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span0_pending_counter_type */
	/* skip, unused field unused_span0_pending_counter (span0_pending_counter) */
	REG_DUMP_PRINT_1("   -span0_pending_counter.span0_pending_counter                            |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc5014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span0_span_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span0_span_mode_type */
	/* skip, unused field unused_span0_span_mode (span0_span_mode) */
	REG_DUMP_PRINT_1("   -span0_span_mode.span0_span_mode                                        |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xc5010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span0_span_height                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span0_span_height_type */
	/* skip, unused field unused_span0_span_height (span0_span_height) */
	REG_DUMP_PRINT_1("   -span0_span_height.span0_span_height                                    |       0x%03X  |  [RW][11:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc500c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span0_span_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span0_span_width_type */
	/* skip, unused field unused_span0_span_width (span0_span_width) */
	REG_DUMP_PRINT_1("   -span0_span_width.span0_span_width                                      |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span0_span_column                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span0_span_column_type */
	/* skip, unused field unused_span0_span_column (span0_span_column) */
	REG_DUMP_PRINT_1("   -span0_span_column.span0_span_column                                    |       0x%03X  |  [RW][11:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc5004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span0_span_row                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span0_span_row_type */
	/* skip, unused field unused_span0_span_row (span0_span_row) */
	REG_DUMP_PRINT_1("   -span0_span_row.span0_span_row                                          |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0xc5000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span0_unit_location                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span0_unit_location_type */
	REG_DUMP_PRINT_1("   -span0_unit_location.span0_unit_location                                |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc4c08);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.burst_support                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_burst_support_type */
	/* skip, unused field unused_burst_support (burst_support) */
	REG_DUMP_PRINT_1("   -burst_support.burst_support                                            |         0x%01X  |  [RW][01:00]""This register enables or disables different levels of burst support on the data master interface associated with this master register bank. The encoding of this register is explained below.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0xc4c00);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.srmd_support                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_srmd_support_type */
	/* skip, unused field unused_srmd_support (srmd_support) */
	REG_DUMP_PRINT_1("   -srmd_support.srmd_support                                              |         0x%01X  |  [RW][00:00]""This register enables or disables support for Single-Request-Multiple-Data (SRMD) read protocol on the CIO data master interface associated with this master register bank. When set to 0, all data transfers will use Multiple-Request-Multiple-Data (MRMD) protocol. When set to 1, the master will attempt to use SRMD transfers where applicable.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc4820);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.physical_block_width_2d_burst_set0                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_physical_block_width_2d_burst_set0_type */
	/* skip, unused field unused_physical_block_width_2d_burst_set0 (physical_block_width_2d_burst_set0) */
	REG_DUMP_PRINT_1("   -physical_block_width_2d_burst_set0.physical_block_width_2d_burst_set0  |       0x%03X  |  [RW][09:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height is larger than 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xc481c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.physical_block_width_1d_burst_set0                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_physical_block_width_1d_burst_set0_type */
	/* skip, unused field unused_physical_block_width_1d_burst_set0 (physical_block_width_1d_burst_set0) */
	REG_DUMP_PRINT_1("   -physical_block_width_1d_burst_set0.physical_block_width_1d_burst_set0  |       0x%03X  |  [RW][09:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height equals 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xc4818);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.maximum_physical_block_height                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_maximum_physical_block_height_type */
	/* skip, unused field unused_maximum_physical_block_height (maximum_physical_block_height) */
	REG_DUMP_PRINT_1("   -maximum_physical_block_height.maximum_physical_block_height            |        0x%02X  |  [RW][04:00]""Maximum physical block height, encoded as number of physical block rows minus 1, to be used by the DMA masters when moving or initializing blocks of data. This value determines the splitting of data units into rows of physical blocks.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc4814);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel_descriptor_base_address                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -channel_descriptor_base_address.channel_descriptor_base_address        |  0x%08X  |  [RW][31:00]""Channel descriptor base address register holding the external memory mapped location from where channel descriptor information is to be fetched on a channel bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc4810);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.terminal_descriptor_base_address                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_terminal_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -terminal_descriptor_base_address.terminal_descriptor_base_address      |  0x%08X  |  [RW][31:00]""Terminal descriptor base address register holding the external memory mapped location from where terminal descriptor information is to be fetched on a channel bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc480c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.span_descriptor_base_address                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_span_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -span_descriptor_base_address.span_descriptor_base_address              |  0x%08X  |  [RW][31:00]""Span descriptor base address register holding the external memory mapped location from where span descriptor information is to be fetched on a span bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc4808);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.unit_descriptor_base_address                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_unit_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -unit_descriptor_base_address.unit_descriptor_base_address              |  0x%08X  |  [RW][31:00]""Unit descriptor base address register holding the external memory mapped location from where unit descriptor information is to be fetched on a unit bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc4804);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.idle                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_idle_type */
	/* skip, unused field unused_idle (idle) */
	REG_DUMP_PRINT_1("   -idle.idle                                                              |         0x%01X  |  [RO][00:00]""Idle read-only status register, indicating whether any command is in flight on the DMA or not. When the value of this register is equal to '0', instructions are in flight and/or have not been acknowledged and hence the DMA is regarded as busy. When the value of this register is equal to '1' the DMA is inactive and hence regarded as idle.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc4510);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req4_request_resourced                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req4_request_resourced_type */
	/* skip, unused field unused_req4_request_resourced (req4_request_resourced) */
	REG_DUMP_PRINT_1("   -req4_request_resourced.req4_request_resourced                          |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc450c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req4_request_valid                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req4_request_valid_type */
	/* skip, unused field unused_req4_request_valid (req4_request_valid) */
	REG_DUMP_PRINT_1("   -req4_request_valid.req4_request_valid                                  |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc4508);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req4_setup_2                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req4_setup_2_type */
	/* skip, unused field unused_req4_setup_2 (req4_setup_2) */
	REG_DUMP_PRINT_1("   -req4_setup_2.req4_setup_2                                              |        0x%02X  |  [RW][07:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc4504);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req4_setup_1                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req4_setup_1_type */
	/* skip, unused field unused_req4_setup_1 (req4_setup_1) */
	REG_DUMP_PRINT_1("   -req4_setup_1.req4_setup_1                                              |      0x%04X  |  [RW][13:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc4500);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req4_instruction                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req4_instruction_type */
	/* skip, unused field unused_req4_instruction (req4_instruction) */
	REG_DUMP_PRINT_1("   -req4_instruction.req4_instruction                                      |      0x%04X  |  [RW][15:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc44d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req3_request_resourced                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req3_request_resourced_type */
	/* skip, unused field unused_req3_request_resourced (req3_request_resourced) */
	REG_DUMP_PRINT_1("   -req3_request_resourced.req3_request_resourced                          |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc44cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req3_request_valid                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req3_request_valid_type */
	/* skip, unused field unused_req3_request_valid (req3_request_valid) */
	REG_DUMP_PRINT_1("   -req3_request_valid.req3_request_valid                                  |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc44c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req3_setup_2                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req3_setup_2_type */
	/* skip, unused field unused_req3_setup_2 (req3_setup_2) */
	REG_DUMP_PRINT_1("   -req3_setup_2.req3_setup_2                                              |        0x%02X  |  [RW][07:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc44c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req3_setup_1                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req3_setup_1_type */
	/* skip, unused field unused_req3_setup_1 (req3_setup_1) */
	REG_DUMP_PRINT_1("   -req3_setup_1.req3_setup_1                                              |      0x%04X  |  [RW][13:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc44c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req3_instruction                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req3_instruction_type */
	/* skip, unused field unused_req3_instruction (req3_instruction) */
	REG_DUMP_PRINT_1("   -req3_instruction.req3_instruction                                      |      0x%04X  |  [RW][15:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc4490);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req2_request_resourced                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req2_request_resourced_type */
	/* skip, unused field unused_req2_request_resourced (req2_request_resourced) */
	REG_DUMP_PRINT_1("   -req2_request_resourced.req2_request_resourced                          |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc448c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req2_request_valid                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req2_request_valid_type */
	/* skip, unused field unused_req2_request_valid (req2_request_valid) */
	REG_DUMP_PRINT_1("   -req2_request_valid.req2_request_valid                                  |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc4488);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req2_setup_2                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req2_setup_2_type */
	/* skip, unused field unused_req2_setup_2 (req2_setup_2) */
	REG_DUMP_PRINT_1("   -req2_setup_2.req2_setup_2                                              |        0x%02X  |  [RW][07:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc4484);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req2_setup_1                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req2_setup_1_type */
	/* skip, unused field unused_req2_setup_1 (req2_setup_1) */
	REG_DUMP_PRINT_1("   -req2_setup_1.req2_setup_1                                              |      0x%04X  |  [RW][13:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc4480);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req2_instruction                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req2_instruction_type */
	/* skip, unused field unused_req2_instruction (req2_instruction) */
	REG_DUMP_PRINT_1("   -req2_instruction.req2_instruction                                      |      0x%04X  |  [RW][15:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc4450);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req1_request_resourced                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req1_request_resourced_type */
	/* skip, unused field unused_req1_request_resourced (req1_request_resourced) */
	REG_DUMP_PRINT_1("   -req1_request_resourced.req1_request_resourced                          |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc444c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req1_request_valid                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req1_request_valid_type */
	/* skip, unused field unused_req1_request_valid (req1_request_valid) */
	REG_DUMP_PRINT_1("   -req1_request_valid.req1_request_valid                                  |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc4448);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req1_setup_2                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req1_setup_2_type */
	/* skip, unused field unused_req1_setup_2 (req1_setup_2) */
	REG_DUMP_PRINT_1("   -req1_setup_2.req1_setup_2                                              |        0x%02X  |  [RW][07:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc4444);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req1_setup_1                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req1_setup_1_type */
	/* skip, unused field unused_req1_setup_1 (req1_setup_1) */
	REG_DUMP_PRINT_1("   -req1_setup_1.req1_setup_1                                              |      0x%04X  |  [RW][13:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc4440);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req1_instruction                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req1_instruction_type */
	/* skip, unused field unused_req1_instruction (req1_instruction) */
	REG_DUMP_PRINT_1("   -req1_instruction.req1_instruction                                      |      0x%04X  |  [RW][15:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc4410);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req0_request_resourced                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req0_request_resourced_type */
	/* skip, unused field unused_req0_request_resourced (req0_request_resourced) */
	REG_DUMP_PRINT_1("   -req0_request_resourced.req0_request_resourced                          |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc440c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req0_request_valid                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req0_request_valid_type */
	/* skip, unused field unused_req0_request_valid (req0_request_valid) */
	REG_DUMP_PRINT_1("   -req0_request_valid.req0_request_valid                                  |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc4408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req0_setup_2                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req0_setup_2_type */
	/* skip, unused field unused_req0_setup_2 (req0_setup_2) */
	REG_DUMP_PRINT_1("   -req0_setup_2.req0_setup_2                                              |        0x%02X  |  [RW][07:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc4404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req0_setup_1                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req0_setup_1_type */
	/* skip, unused field unused_req0_setup_1 (req0_setup_1) */
	REG_DUMP_PRINT_1("   -req0_setup_1.req0_setup_1                                              |      0x%04X  |  [RW][13:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc4400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.req0_instruction                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_req0_instruction_type */
	/* skip, unused field unused_req0_instruction (req0_instruction) */
	REG_DUMP_PRINT_1("   -req0_instruction.req0_instruction                                      |      0x%04X  |  [RW][15:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc4134);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel4_lock_status                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel4_lock_status_type */
	/* skip, unused field unused_channel4_lock_status (channel4_lock_status) */
	REG_DUMP_PRINT_1("   -channel4_lock_status.channel4_lock_status                              |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc4130);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel4_pending_counter                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel4_pending_counter_type */
	/* skip, unused field unused_channel4_pending_counter (channel4_pending_counter) */
	REG_DUMP_PRINT_1("   -channel4_pending_counter.channel4_pending_counter                      |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc412c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel4_completed_counter                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel4_completed_counter_type */
	/* skip, unused field unused_channel4_completed_counter (channel4_completed_counter) */
	REG_DUMP_PRINT_1("   -channel4_completed_counter.channel4_completed_counter                  |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc411c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel4_acknowledge_data                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel4_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel4_acknowledge_data.channel4_acknowledge_data                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc4118);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel4_acknowledge_address                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel4_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel4_acknowledge_address.channel4_acknowledge_address              |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc4114);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel4_acknowledge_mode                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel4_acknowledge_mode_type */
	/* skip, unused field unused_channel4_acknowledge_mode (channel4_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel4_acknowledge_mode.channel4_acknowledge_mode                    |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc4108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel4_padding_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel4_padding_mode_type */
	/* skip, unused field unused_channel4_padding_mode (channel4_padding_mode) */
	REG_DUMP_PRINT_1("   -channel4_padding_mode.channel4_padding_mode                            |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0xc4100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel4_element_extend_mode                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel4_element_extend_mode_type */
	/* skip, unused field unused_channel4_element_extend_mode (channel4_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel4_element_extend_mode.channel4_element_extend_mode              |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc40f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel3_lock_status                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel3_lock_status_type */
	/* skip, unused field unused_channel3_lock_status (channel3_lock_status) */
	REG_DUMP_PRINT_1("   -channel3_lock_status.channel3_lock_status                              |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc40f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel3_pending_counter                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel3_pending_counter_type */
	/* skip, unused field unused_channel3_pending_counter (channel3_pending_counter) */
	REG_DUMP_PRINT_1("   -channel3_pending_counter.channel3_pending_counter                      |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc40ec);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel3_completed_counter                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel3_completed_counter_type */
	/* skip, unused field unused_channel3_completed_counter (channel3_completed_counter) */
	REG_DUMP_PRINT_1("   -channel3_completed_counter.channel3_completed_counter                  |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc40dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel3_acknowledge_data                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel3_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel3_acknowledge_data.channel3_acknowledge_data                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc40d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel3_acknowledge_address                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel3_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel3_acknowledge_address.channel3_acknowledge_address              |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc40d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel3_acknowledge_mode                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel3_acknowledge_mode_type */
	/* skip, unused field unused_channel3_acknowledge_mode (channel3_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel3_acknowledge_mode.channel3_acknowledge_mode                    |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc40c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel3_padding_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel3_padding_mode_type */
	/* skip, unused field unused_channel3_padding_mode (channel3_padding_mode) */
	REG_DUMP_PRINT_1("   -channel3_padding_mode.channel3_padding_mode                            |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0xc40c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel3_element_extend_mode                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel3_element_extend_mode_type */
	/* skip, unused field unused_channel3_element_extend_mode (channel3_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel3_element_extend_mode.channel3_element_extend_mode              |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc40b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel2_lock_status                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel2_lock_status_type */
	/* skip, unused field unused_channel2_lock_status (channel2_lock_status) */
	REG_DUMP_PRINT_1("   -channel2_lock_status.channel2_lock_status                              |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc40b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel2_pending_counter                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel2_pending_counter_type */
	/* skip, unused field unused_channel2_pending_counter (channel2_pending_counter) */
	REG_DUMP_PRINT_1("   -channel2_pending_counter.channel2_pending_counter                      |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc40ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel2_completed_counter                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel2_completed_counter_type */
	/* skip, unused field unused_channel2_completed_counter (channel2_completed_counter) */
	REG_DUMP_PRINT_1("   -channel2_completed_counter.channel2_completed_counter                  |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc409c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel2_acknowledge_data                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel2_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel2_acknowledge_data.channel2_acknowledge_data                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc4098);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel2_acknowledge_address                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel2_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel2_acknowledge_address.channel2_acknowledge_address              |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc4094);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel2_acknowledge_mode                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel2_acknowledge_mode_type */
	/* skip, unused field unused_channel2_acknowledge_mode (channel2_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel2_acknowledge_mode.channel2_acknowledge_mode                    |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc4088);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel2_padding_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel2_padding_mode_type */
	/* skip, unused field unused_channel2_padding_mode (channel2_padding_mode) */
	REG_DUMP_PRINT_1("   -channel2_padding_mode.channel2_padding_mode                            |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0xc4080);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel2_element_extend_mode                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel2_element_extend_mode_type */
	/* skip, unused field unused_channel2_element_extend_mode (channel2_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel2_element_extend_mode.channel2_element_extend_mode              |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc4074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel1_lock_status                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel1_lock_status_type */
	/* skip, unused field unused_channel1_lock_status (channel1_lock_status) */
	REG_DUMP_PRINT_1("   -channel1_lock_status.channel1_lock_status                              |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc4070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel1_pending_counter                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel1_pending_counter_type */
	/* skip, unused field unused_channel1_pending_counter (channel1_pending_counter) */
	REG_DUMP_PRINT_1("   -channel1_pending_counter.channel1_pending_counter                      |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc406c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel1_completed_counter                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel1_completed_counter_type */
	/* skip, unused field unused_channel1_completed_counter (channel1_completed_counter) */
	REG_DUMP_PRINT_1("   -channel1_completed_counter.channel1_completed_counter                  |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc405c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel1_acknowledge_data                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel1_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel1_acknowledge_data.channel1_acknowledge_data                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc4058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel1_acknowledge_address                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel1_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel1_acknowledge_address.channel1_acknowledge_address              |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc4054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel1_acknowledge_mode                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel1_acknowledge_mode_type */
	/* skip, unused field unused_channel1_acknowledge_mode (channel1_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel1_acknowledge_mode.channel1_acknowledge_mode                    |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc4048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel1_padding_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel1_padding_mode_type */
	/* skip, unused field unused_channel1_padding_mode (channel1_padding_mode) */
	REG_DUMP_PRINT_1("   -channel1_padding_mode.channel1_padding_mode                            |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0xc4040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel1_element_extend_mode                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel1_element_extend_mode_type */
	/* skip, unused field unused_channel1_element_extend_mode (channel1_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel1_element_extend_mode.channel1_element_extend_mode              |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc4034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel0_lock_status                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel0_lock_status_type */
	/* skip, unused field unused_channel0_lock_status (channel0_lock_status) */
	REG_DUMP_PRINT_1("   -channel0_lock_status.channel0_lock_status                              |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc4030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel0_pending_counter                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel0_pending_counter_type */
	/* skip, unused field unused_channel0_pending_counter (channel0_pending_counter) */
	REG_DUMP_PRINT_1("   -channel0_pending_counter.channel0_pending_counter                      |        0x%02X  |  [RO][05:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0xc402c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel0_completed_counter                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel0_completed_counter_type */
	/* skip, unused field unused_channel0_completed_counter (channel0_completed_counter) */
	REG_DUMP_PRINT_1("   -channel0_completed_counter.channel0_completed_counter                  |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc401c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel0_acknowledge_data                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel0_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel0_acknowledge_data.channel0_acknowledge_data                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc4018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel0_acknowledge_address                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel0_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel0_acknowledge_address.channel0_acknowledge_address              |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc4014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel0_acknowledge_mode                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel0_acknowledge_mode_type */
	/* skip, unused field unused_channel0_acknowledge_mode (channel0_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel0_acknowledge_mode.channel0_acknowledge_mode                    |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc4008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel0_padding_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel0_padding_mode_type */
	/* skip, unused field unused_channel0_padding_mode (channel0_padding_mode) */
	REG_DUMP_PRINT_1("   -channel0_padding_mode.channel0_padding_mode                            |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0xc4000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_dma4_inst.channel0_element_extend_mode                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_dma4_inst_channel0_element_extend_mode_type */
	/* skip, unused field unused_channel0_element_extend_mode (channel0_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel0_element_extend_mode.channel0_element_extend_mode              |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
} /* end ipfd_dma4_inst */

/* Generated Debug Code: Device ipfd_ibufctrl_2600_inst */
void ia_css_debug_dump_ipfd_ibufctrl_2600_inst(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0xc0924);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest4_iwake_threshold                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest4_iwake_threshold_type */
	/* skip, unused field unused_dest4_iwake_threshold (dest4_iwake_threshold) */
	REG_DUMP_PRINT_1("   -dest4_iwake_threshold.dest4_iwake_threshold                      |        0x%02X  |  [RW][07:00]""The threshold of the number of units before sending an Iwake. This is only used when iwake is enabled for the destination""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc0920);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest4_dest_num_units                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest4_dest_num_units_type */
	/* skip, unused field unused_dest4_dest_num_units (dest4_dest_num_units) */
	REG_DUMP_PRINT_1("   -dest4_dest_num_units.dest4_dest_num_units                        |    0x%06X  |  [RW][20:00]""The number of units that can be stored at the destination. This number is only used in the case of 2nd buffer / online mode""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc091c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest4_st_addr                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest4_st_addr_type */
	REG_DUMP_PRINT_1("   -dest4_st_addr.dest4_st_addr                                      |  0x%08X  |  [RW][31:00]""The start address, when the start address token is not used (cmd 0x2 & 0x3). This is a byte addressable value""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc0918);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest4_dest_mode                            |  0x%08X  |  ""The mode of the destination: if the destination is a DMA or IBufCntrl, if the DMA has to be configured etc""\n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest4_dest_mode_type */
	/* skip, unused field unused_dest4_dest_mode (dest4_dest_mode) */
	REG_DUMP_PRINT_1("   -dest4_dest_mode.is_ibuf_cntrl_feeder                             |         0x%01X  |  [RW][00:00]""when set the destination is a IBufCntrl feeder and not a DMA""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -dest4_dest_mode.config_dma                                       |         0x%01X  |  [RW][01:01]""Configure the DMA when a init command is received when enabled: Region origins *1, Active ack mode*2, Ack data*2. *1: the origin of B is always configured after receiving a store frame command as this value is part of the command. *2: The active ack mode and ack data is set before each store command when IWake is enabled as the amount of data moved is not static""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -dest4_dest_mode.iwake_enable                                     |         0x%01X  |  [RW][02:02]""Enable the power management by enable the Iwake for the current destination""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -dest4_dest_mode.disable_spana_rst                                |         0x%01X  |  [RW][03:03]""disable_spana_rst: don't reset span A at the start of a new frame""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -dest4_dest_mode.disable_spanb_rst                                |         0x%01X  |  [RW][04:04]""disable_spanb_rst: don't reset span B at the start of a new frame""\n", FIELD_VALUE(val, 4, 4));
	val = REG_DUMP_READ_REGISTER(0xc0914);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest4_term_b_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest4_term_b_addr_type */
	/* skip, unused field unused_dest4_term_b_addr (dest4_term_b_addr) */
	REG_DUMP_PRINT_1("   -dest4_term_b_addr.dest4_term_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA terminal b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0910);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest4_span_b_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest4_span_b_addr_type */
	/* skip, unused field unused_dest4_span_b_addr (dest4_span_b_addr) */
	REG_DUMP_PRINT_1("   -dest4_span_b_addr.dest4_span_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc090c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest4_span_a_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest4_span_a_addr_type */
	/* skip, unused field unused_dest4_span_a_addr (dest4_span_a_addr) */
	REG_DUMP_PRINT_1("   -dest4_span_a_addr.dest4_span_a_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span a register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0908);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest4_channel_addr                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest4_channel_addr_type */
	/* skip, unused field unused_dest4_channel_addr (dest4_channel_addr) */
	REG_DUMP_PRINT_1("   -dest4_channel_addr.dest4_channel_addr                            |  0x%08X  |  [RW][29:00]""The address of the DMA channel register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0904);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest4_requester_addr                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest4_requester_addr_type */
	/* skip, unused field unused_dest4_requester_addr (dest4_requester_addr) */
	REG_DUMP_PRINT_1("   -dest4_requester_addr.dest4_requester_addr                        |  0x%08X  |  [RW][29:00]""The address of the DMA requester register set""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0900);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest4_feed_addr                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest4_feed_addr_type */
	/* skip, unused field unused_dest4_feed_addr (dest4_feed_addr) */
	REG_DUMP_PRINT_1("   -dest4_feed_addr.dest4_feed_addr                                  |  0x%08X  |  [RW][29:00]""The address where the IBufCntrl feeder is located (in case the destination is a feeder)""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc08e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_dest0_cur_cmds                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_dest0_cur_cmds_type */
	/* skip, unused field unused_sid4_dest0_cur_cmds (sid4_dest0_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid4_dest0_cur_cmds.sid4_dest0_cur_cmds                          |    0x%06X  |  [RO][20:00]""The number of commands issued for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc08e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_dest0_sync_state                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_dest0_sync_state_type */
	REG_DUMP_PRINT_1("   -sid4_dest0_sync_state.sid4_dest0_sync_state                      |  0x%08X  |  [RO][31:00]""The status of the event controller that is used to sync with destination 0. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD; 7 ACK EMPTY;""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc08dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_dest0_cur_ack_line                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_dest0_cur_ack_line_type */
	/* skip, unused field unused_sid4_dest0_cur_ack_line (sid4_dest0_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid4_dest0_cur_ack_line.sid4_dest0_cur_ack_line                  |      0x%04X  |  [RO][13:00]""The number of acked lines for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc08d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_dest0_cur_ack_unit_in_line            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_dest0_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid4_dest0_cur_ack_unit_in_line (sid4_dest0_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid4_dest0_cur_ack_unit_in_line.sid4_dest0_cur_ack_unit_in_line  |        0x%02X  |  [RO][07:00]""The number of acked units for the current line in a frame for destination 0""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc08d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_dest0_cur_ack_unit                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_dest0_cur_ack_unit_type */
	/* skip, unused field unused_sid4_dest0_cur_ack_unit (sid4_dest0_cur_ack_unit) */
	REG_DUMP_PRINT_1("   -sid4_dest0_cur_ack_unit.sid4_dest0_cur_ack_unit                  |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc08d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_2ndbuff_sync_state                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_2ndbuff_sync_state_type */
	/* skip, unused field unused_sid4_2ndbuff_sync_state (sid4_2ndbuff_sync_state) */
	REG_DUMP_PRINT_1("   -sid4_2ndbuff_sync_state.sid4_2ndbuff_sync_state                  |         0x%01X  |  [RO][03:00]""The acknowledgement for the 2nd buffer sync controlling has to be written in this register. Only used when 2nd buffer syncing is enabled for the current SID proc. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD; 7 ACK EMPTY;""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc08cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_main_control_state                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_main_control_state_type */
	/* skip, unused field unused_sid4_main_control_state (sid4_main_control_state) */
	REG_DUMP_PRINT_1("   -sid4_main_control_state.sid4_main_control_state                  |       0x%03X  |  [RO][09:00]""The status of the main controller that is used to receive and process the commands, return acknowledgements and sync with the Str2MMIO. [3..0] Main control state: 0 IDLE; 1 INIT; 2 INIT COPY CFG; 3 INIT ACK; 4 STORE SYNC; 5 SET ADDR; 6 CHECK LINES; 7 STORE LINE, check if cmd can be send; 12 STORE CMD; 8 NXT CMD CHECK; 9 NXT CMD IS STORE; 10 NXT CMD WAIT, wait until prev cmd done; 11 SEND ACK; [4] Ibuf_busy, input buffer has data present that still has to be stored; [5] wire_max_cmds_reached, maximum outstanding Str2MMIO commands reached; [6] wire_ack_accept, acknowledgement accept for internal acks generated by main cntrl; [7] in_false_cmd, false command being streamed in the ack fifo selection; [8]wire_sel_ack_selected[0], 0: false ack; 1: internal main cntrl ack; [9] wire_lpf_error_rcvd, received empty Str2MMIO ack, stop processing.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xc08c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_s2m_cur_ack_line                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_s2m_cur_ack_line_type */
	/* skip, unused field unused_sid4_s2m_cur_ack_line (sid4_s2m_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid4_s2m_cur_ack_line.sid4_s2m_cur_ack_line                      |      0x%04X  |  [RO][13:00]""The number of acked lines by the Str2MMIO for the current frame""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc08c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_s2m_cur_ack_unit_in_line              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_s2m_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid4_s2m_cur_ack_unit_in_line (sid4_s2m_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid4_s2m_cur_ack_unit_in_line.sid4_s2m_cur_ack_unit_in_line      |        0x%02X  |  [RO][07:00]""The number of acked units by the Str2MMIO for the current line in a frame""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc08c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_s2m_cur_cmds                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_s2m_cur_cmds_type */
	/* skip, unused field unused_sid4_s2m_cur_cmds (sid4_s2m_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid4_s2m_cur_cmds.sid4_s2m_cur_cmds                              |    0x%06X  |  [RO][20:00]""The number of send commands to the Str2MMIO for the current frame. ""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc0898);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_error_reg                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_error_reg_type */
	REG_DUMP_PRINT_1("   -sid4_error_reg.sid4_error_reg                                    |  0x%08X  |  [RO][31:00]""The error code and data is present in this register after an error. The content can only be clear by srst and writing a '1' into sid#_clear_error_reg""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc088c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_2ndbuff_cmd_addr                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_2ndbuff_cmd_addr_type */
	/* skip, unused field unused_sid4_2ndbuff_cmd_addr (sid4_2ndbuff_cmd_addr) */
	REG_DUMP_PRINT_1("   -sid4_2ndbuff_cmd_addr.sid4_2ndbuff_cmd_addr                      |  0x%08X  |  [RW][29:00]""The address where the 2nd buffer controller have to send the commands to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0888);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_eventque_sidpid                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_eventque_sidpid_type */
	/* skip, unused field unused_sid4_eventque_sidpid (sid4_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -sid4_eventque_sidpid.sid4_eventque_sidpid                        |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc0884);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_ack_addr                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_ack_addr_type */
	/* skip, unused field unused_sid4_ack_addr (sid4_ack_addr) */
	REG_DUMP_PRINT_1("   -sid4_ack_addr.sid4_ack_addr                                      |  0x%08X  |  [RW][29:00]""The address where the acknowledge has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc085c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_dest0_enabled                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_dest0_enabled_type */
	/* skip, unused field unused_sid4_dest0_enabled (sid4_dest0_enabled) */
	REG_DUMP_PRINT_1("   -sid4_dest0_enabled.sid4_dest0_enabled                            |         0x%01X  |  [RW][00:00]""If the destination sync controller 0 is enabled, not present when only one destination sync is there for SID proc 4""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0858);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_sync_frame                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_sync_frame_type */
	/* skip, unused field unused_sid4_sync_frame (sid4_sync_frame) */
	REG_DUMP_PRINT_1("   -sid4_sync_frame.sid4_sync_frame                                  |         0x%01X  |  [RW][00:00]""Use a sync frame command for each frame. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0854);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_units_p_ibuf                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_units_p_ibuf_type */
	/* skip, unused field unused_sid4_units_p_ibuf (sid4_units_p_ibuf) */
	REG_DUMP_PRINT_1("   -sid4_units_p_ibuf.sid4_units_p_ibuf                              |      0x%04X  |  [RW][13:00]""The number of units that fit in the input buffer for proc #. This number should equal the total number of units covered by the span in the DMA""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc0850);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_lines_p_frame                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_lines_p_frame_type */
	/* skip, unused field unused_sid4_lines_p_frame (sid4_lines_p_frame) */
	REG_DUMP_PRINT_1("   -sid4_lines_p_frame.sid4_lines_p_frame                            |      0x%04X  |  [RW][13:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc084c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_units_p_line                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_units_p_line_type */
	/* skip, unused field unused_sid4_units_p_line (sid4_units_p_line) */
	REG_DUMP_PRINT_1("   -sid4_units_p_line.sid4_units_p_line                              |        0x%02X  |  [RW][07:00]""The number of units per line. This is how many stores have to be given to the Str2MMIO for one line. ""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc0848);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_items_p_unit                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_items_p_unit_type */
	/* skip, unused field unused_sid4_items_p_unit (sid4_items_p_unit) */
	REG_DUMP_PRINT_1("   -sid4_items_p_unit.sid4_items_p_unit                              |      0x%04X  |  [RW][15:00]""The number of items per unit. Per store one unit will be transferred by the Str2MMIO. This value will also be copied to the Str2MMIO num_items register. ""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc0844);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_str2mmio_store_cmd                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_str2mmio_store_cmd_type */
	/* skip, unused field unused_sid4_str2mmio_store_cmd (sid4_str2mmio_store_cmd) */
	REG_DUMP_PRINT_1("   -sid4_str2mmio_store_cmd.sid4_str2mmio_store_cmd                  |         0x%01X  |  [RW][00:00]""The store command to the Str2MMIO; 1: store packets; 0: store words""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0840);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid4_str2mmio_proc_addr                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid4_str2mmio_proc_addr_type */
	/* skip, unused field unused_sid4_str2mmio_proc_addr (sid4_str2mmio_proc_addr) */
	REG_DUMP_PRINT_1("   -sid4_str2mmio_proc_addr.sid4_str2mmio_proc_addr                  |  0x%08X  |  [RW][29:00]""The address where the SID reg bank location in the Str2MMIO is located, this a word addressable value""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0724);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest3_iwake_threshold                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest3_iwake_threshold_type */
	/* skip, unused field unused_dest3_iwake_threshold (dest3_iwake_threshold) */
	REG_DUMP_PRINT_1("   -dest3_iwake_threshold.dest3_iwake_threshold                      |        0x%02X  |  [RW][07:00]""The threshold of the number of units before sending an Iwake. This is only used when iwake is enabled for the destination""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc0720);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest3_dest_num_units                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest3_dest_num_units_type */
	/* skip, unused field unused_dest3_dest_num_units (dest3_dest_num_units) */
	REG_DUMP_PRINT_1("   -dest3_dest_num_units.dest3_dest_num_units                        |    0x%06X  |  [RW][20:00]""The number of units that can be stored at the destination. This number is only used in the case of 2nd buffer / online mode""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc071c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest3_st_addr                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest3_st_addr_type */
	REG_DUMP_PRINT_1("   -dest3_st_addr.dest3_st_addr                                      |  0x%08X  |  [RW][31:00]""The start address, when the start address token is not used (cmd 0x2 & 0x3). This is a byte addressable value""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc0718);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest3_dest_mode                            |  0x%08X  |  ""The mode of the destination: if the destination is a DMA or IBufCntrl, if the DMA has to be configured etc""\n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest3_dest_mode_type */
	/* skip, unused field unused_dest3_dest_mode (dest3_dest_mode) */
	REG_DUMP_PRINT_1("   -dest3_dest_mode.is_ibuf_cntrl_feeder                             |         0x%01X  |  [RW][00:00]""when set the destination is a IBufCntrl feeder and not a DMA""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -dest3_dest_mode.config_dma                                       |         0x%01X  |  [RW][01:01]""Configure the DMA when a init command is received when enabled: Region origins *1, Active ack mode*2, Ack data*2. *1: the origin of B is always configured after receiving a store frame command as this value is part of the command. *2: The active ack mode and ack data is set before each store command when IWake is enabled as the amount of data moved is not static""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -dest3_dest_mode.iwake_enable                                     |         0x%01X  |  [RW][02:02]""Enable the power management by enable the Iwake for the current destination""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -dest3_dest_mode.disable_spana_rst                                |         0x%01X  |  [RW][03:03]""disable_spana_rst: don't reset span A at the start of a new frame""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -dest3_dest_mode.disable_spanb_rst                                |         0x%01X  |  [RW][04:04]""disable_spanb_rst: don't reset span B at the start of a new frame""\n", FIELD_VALUE(val, 4, 4));
	val = REG_DUMP_READ_REGISTER(0xc0714);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest3_term_b_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest3_term_b_addr_type */
	/* skip, unused field unused_dest3_term_b_addr (dest3_term_b_addr) */
	REG_DUMP_PRINT_1("   -dest3_term_b_addr.dest3_term_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA terminal b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0710);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest3_span_b_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest3_span_b_addr_type */
	/* skip, unused field unused_dest3_span_b_addr (dest3_span_b_addr) */
	REG_DUMP_PRINT_1("   -dest3_span_b_addr.dest3_span_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc070c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest3_span_a_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest3_span_a_addr_type */
	/* skip, unused field unused_dest3_span_a_addr (dest3_span_a_addr) */
	REG_DUMP_PRINT_1("   -dest3_span_a_addr.dest3_span_a_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span a register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0708);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest3_channel_addr                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest3_channel_addr_type */
	/* skip, unused field unused_dest3_channel_addr (dest3_channel_addr) */
	REG_DUMP_PRINT_1("   -dest3_channel_addr.dest3_channel_addr                            |  0x%08X  |  [RW][29:00]""The address of the DMA channel register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0704);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest3_requester_addr                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest3_requester_addr_type */
	/* skip, unused field unused_dest3_requester_addr (dest3_requester_addr) */
	REG_DUMP_PRINT_1("   -dest3_requester_addr.dest3_requester_addr                        |  0x%08X  |  [RW][29:00]""The address of the DMA requester register set""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0700);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest3_feed_addr                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest3_feed_addr_type */
	/* skip, unused field unused_dest3_feed_addr (dest3_feed_addr) */
	REG_DUMP_PRINT_1("   -dest3_feed_addr.dest3_feed_addr                                  |  0x%08X  |  [RW][29:00]""The address where the IBufCntrl feeder is located (in case the destination is a feeder)""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc06e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_dest0_cur_cmds                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_dest0_cur_cmds_type */
	/* skip, unused field unused_sid3_dest0_cur_cmds (sid3_dest0_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid3_dest0_cur_cmds.sid3_dest0_cur_cmds                          |    0x%06X  |  [RO][20:00]""The number of commands issued for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc06e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_dest0_sync_state                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_dest0_sync_state_type */
	REG_DUMP_PRINT_1("   -sid3_dest0_sync_state.sid3_dest0_sync_state                      |  0x%08X  |  [RO][31:00]""The status of the event controller that is used to sync with destination 0. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD; 7 ACK EMPTY;""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc06dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_dest0_cur_ack_line                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_dest0_cur_ack_line_type */
	/* skip, unused field unused_sid3_dest0_cur_ack_line (sid3_dest0_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid3_dest0_cur_ack_line.sid3_dest0_cur_ack_line                  |      0x%04X  |  [RO][13:00]""The number of acked lines for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc06d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_dest0_cur_ack_unit_in_line            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_dest0_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid3_dest0_cur_ack_unit_in_line (sid3_dest0_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid3_dest0_cur_ack_unit_in_line.sid3_dest0_cur_ack_unit_in_line  |        0x%02X  |  [RO][07:00]""The number of acked units for the current line in a frame for destination 0""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc06d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_dest0_cur_ack_unit                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_dest0_cur_ack_unit_type */
	/* skip, unused field unused_sid3_dest0_cur_ack_unit (sid3_dest0_cur_ack_unit) */
	REG_DUMP_PRINT_1("   -sid3_dest0_cur_ack_unit.sid3_dest0_cur_ack_unit                  |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc06d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_2ndbuff_sync_state                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_2ndbuff_sync_state_type */
	/* skip, unused field unused_sid3_2ndbuff_sync_state (sid3_2ndbuff_sync_state) */
	REG_DUMP_PRINT_1("   -sid3_2ndbuff_sync_state.sid3_2ndbuff_sync_state                  |         0x%01X  |  [RO][03:00]""The acknowledgement for the 2nd buffer sync controlling has to be written in this register. Only used when 2nd buffer syncing is enabled for the current SID proc. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD; 7 ACK EMPTY;""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc06cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_main_control_state                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_main_control_state_type */
	/* skip, unused field unused_sid3_main_control_state (sid3_main_control_state) */
	REG_DUMP_PRINT_1("   -sid3_main_control_state.sid3_main_control_state                  |       0x%03X  |  [RO][09:00]""The status of the main controller that is used to receive and process the commands, return acknowledgements and sync with the Str2MMIO. [3..0] Main control state: 0 IDLE; 1 INIT; 2 INIT COPY CFG; 3 INIT ACK; 4 STORE SYNC; 5 SET ADDR; 6 CHECK LINES; 7 STORE LINE, check if cmd can be send; 12 STORE CMD; 8 NXT CMD CHECK; 9 NXT CMD IS STORE; 10 NXT CMD WAIT, wait until prev cmd done; 11 SEND ACK; [4] Ibuf_busy, input buffer has data present that still has to be stored; [5] wire_max_cmds_reached, maximum outstanding Str2MMIO commands reached; [6] wire_ack_accept, acknowledgement accept for internal acks generated by main cntrl; [7] in_false_cmd, false command being streamed in the ack fifo selection; [8]wire_sel_ack_selected[0], 0: false ack; 1: internal main cntrl ack; [9] wire_lpf_error_rcvd, received empty Str2MMIO ack, stop processing.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xc06c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_s2m_cur_ack_line                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_s2m_cur_ack_line_type */
	/* skip, unused field unused_sid3_s2m_cur_ack_line (sid3_s2m_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid3_s2m_cur_ack_line.sid3_s2m_cur_ack_line                      |      0x%04X  |  [RO][13:00]""The number of acked lines by the Str2MMIO for the current frame""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc06c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_s2m_cur_ack_unit_in_line              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_s2m_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid3_s2m_cur_ack_unit_in_line (sid3_s2m_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid3_s2m_cur_ack_unit_in_line.sid3_s2m_cur_ack_unit_in_line      |        0x%02X  |  [RO][07:00]""The number of acked units by the Str2MMIO for the current line in a frame""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc06c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_s2m_cur_cmds                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_s2m_cur_cmds_type */
	/* skip, unused field unused_sid3_s2m_cur_cmds (sid3_s2m_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid3_s2m_cur_cmds.sid3_s2m_cur_cmds                              |    0x%06X  |  [RO][20:00]""The number of send commands to the Str2MMIO for the current frame. ""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc0698);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_error_reg                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_error_reg_type */
	REG_DUMP_PRINT_1("   -sid3_error_reg.sid3_error_reg                                    |  0x%08X  |  [RO][31:00]""The error code and data is present in this register after an error. The content can only be clear by srst and writing a '1' into sid#_clear_error_reg""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc068c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_2ndbuff_cmd_addr                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_2ndbuff_cmd_addr_type */
	/* skip, unused field unused_sid3_2ndbuff_cmd_addr (sid3_2ndbuff_cmd_addr) */
	REG_DUMP_PRINT_1("   -sid3_2ndbuff_cmd_addr.sid3_2ndbuff_cmd_addr                      |  0x%08X  |  [RW][29:00]""The address where the 2nd buffer controller have to send the commands to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0688);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_eventque_sidpid                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_eventque_sidpid_type */
	/* skip, unused field unused_sid3_eventque_sidpid (sid3_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -sid3_eventque_sidpid.sid3_eventque_sidpid                        |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc0684);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_ack_addr                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_ack_addr_type */
	/* skip, unused field unused_sid3_ack_addr (sid3_ack_addr) */
	REG_DUMP_PRINT_1("   -sid3_ack_addr.sid3_ack_addr                                      |  0x%08X  |  [RW][29:00]""The address where the acknowledge has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc065c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_dest0_enabled                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_dest0_enabled_type */
	/* skip, unused field unused_sid3_dest0_enabled (sid3_dest0_enabled) */
	REG_DUMP_PRINT_1("   -sid3_dest0_enabled.sid3_dest0_enabled                            |         0x%01X  |  [RW][00:00]""If the destination sync controller 0 is enabled, not present when only one destination sync is there for SID proc 3""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0658);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_sync_frame                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_sync_frame_type */
	/* skip, unused field unused_sid3_sync_frame (sid3_sync_frame) */
	REG_DUMP_PRINT_1("   -sid3_sync_frame.sid3_sync_frame                                  |         0x%01X  |  [RW][00:00]""Use a sync frame command for each frame. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0654);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_units_p_ibuf                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_units_p_ibuf_type */
	/* skip, unused field unused_sid3_units_p_ibuf (sid3_units_p_ibuf) */
	REG_DUMP_PRINT_1("   -sid3_units_p_ibuf.sid3_units_p_ibuf                              |      0x%04X  |  [RW][13:00]""The number of units that fit in the input buffer for proc #. This number should equal the total number of units covered by the span in the DMA""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc0650);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_lines_p_frame                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_lines_p_frame_type */
	/* skip, unused field unused_sid3_lines_p_frame (sid3_lines_p_frame) */
	REG_DUMP_PRINT_1("   -sid3_lines_p_frame.sid3_lines_p_frame                            |      0x%04X  |  [RW][13:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc064c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_units_p_line                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_units_p_line_type */
	/* skip, unused field unused_sid3_units_p_line (sid3_units_p_line) */
	REG_DUMP_PRINT_1("   -sid3_units_p_line.sid3_units_p_line                              |        0x%02X  |  [RW][07:00]""The number of units per line. This is how many stores have to be given to the Str2MMIO for one line. ""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc0648);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_items_p_unit                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_items_p_unit_type */
	/* skip, unused field unused_sid3_items_p_unit (sid3_items_p_unit) */
	REG_DUMP_PRINT_1("   -sid3_items_p_unit.sid3_items_p_unit                              |      0x%04X  |  [RW][15:00]""The number of items per unit. Per store one unit will be transferred by the Str2MMIO. This value will also be copied to the Str2MMIO num_items register. ""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc0644);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_str2mmio_store_cmd                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_str2mmio_store_cmd_type */
	/* skip, unused field unused_sid3_str2mmio_store_cmd (sid3_str2mmio_store_cmd) */
	REG_DUMP_PRINT_1("   -sid3_str2mmio_store_cmd.sid3_str2mmio_store_cmd                  |         0x%01X  |  [RW][00:00]""The store command to the Str2MMIO; 1: store packets; 0: store words""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0640);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid3_str2mmio_proc_addr                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid3_str2mmio_proc_addr_type */
	/* skip, unused field unused_sid3_str2mmio_proc_addr (sid3_str2mmio_proc_addr) */
	REG_DUMP_PRINT_1("   -sid3_str2mmio_proc_addr.sid3_str2mmio_proc_addr                  |  0x%08X  |  [RW][29:00]""The address where the SID reg bank location in the Str2MMIO is located, this a word addressable value""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0524);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest2_iwake_threshold                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest2_iwake_threshold_type */
	/* skip, unused field unused_dest2_iwake_threshold (dest2_iwake_threshold) */
	REG_DUMP_PRINT_1("   -dest2_iwake_threshold.dest2_iwake_threshold                      |        0x%02X  |  [RW][07:00]""The threshold of the number of units before sending an Iwake. This is only used when iwake is enabled for the destination""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc0520);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest2_dest_num_units                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest2_dest_num_units_type */
	/* skip, unused field unused_dest2_dest_num_units (dest2_dest_num_units) */
	REG_DUMP_PRINT_1("   -dest2_dest_num_units.dest2_dest_num_units                        |    0x%06X  |  [RW][20:00]""The number of units that can be stored at the destination. This number is only used in the case of 2nd buffer / online mode""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc051c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest2_st_addr                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest2_st_addr_type */
	REG_DUMP_PRINT_1("   -dest2_st_addr.dest2_st_addr                                      |  0x%08X  |  [RW][31:00]""The start address, when the start address token is not used (cmd 0x2 & 0x3). This is a byte addressable value""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc0518);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest2_dest_mode                            |  0x%08X  |  ""The mode of the destination: if the destination is a DMA or IBufCntrl, if the DMA has to be configured etc""\n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest2_dest_mode_type */
	/* skip, unused field unused_dest2_dest_mode (dest2_dest_mode) */
	REG_DUMP_PRINT_1("   -dest2_dest_mode.is_ibuf_cntrl_feeder                             |         0x%01X  |  [RW][00:00]""when set the destination is a IBufCntrl feeder and not a DMA""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -dest2_dest_mode.config_dma                                       |         0x%01X  |  [RW][01:01]""Configure the DMA when a init command is received when enabled: Region origins *1, Active ack mode*2, Ack data*2. *1: the origin of B is always configured after receiving a store frame command as this value is part of the command. *2: The active ack mode and ack data is set before each store command when IWake is enabled as the amount of data moved is not static""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -dest2_dest_mode.iwake_enable                                     |         0x%01X  |  [RW][02:02]""Enable the power management by enable the Iwake for the current destination""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -dest2_dest_mode.disable_spana_rst                                |         0x%01X  |  [RW][03:03]""disable_spana_rst: don't reset span A at the start of a new frame""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -dest2_dest_mode.disable_spanb_rst                                |         0x%01X  |  [RW][04:04]""disable_spanb_rst: don't reset span B at the start of a new frame""\n", FIELD_VALUE(val, 4, 4));
	val = REG_DUMP_READ_REGISTER(0xc0514);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest2_term_b_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest2_term_b_addr_type */
	/* skip, unused field unused_dest2_term_b_addr (dest2_term_b_addr) */
	REG_DUMP_PRINT_1("   -dest2_term_b_addr.dest2_term_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA terminal b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0510);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest2_span_b_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest2_span_b_addr_type */
	/* skip, unused field unused_dest2_span_b_addr (dest2_span_b_addr) */
	REG_DUMP_PRINT_1("   -dest2_span_b_addr.dest2_span_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc050c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest2_span_a_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest2_span_a_addr_type */
	/* skip, unused field unused_dest2_span_a_addr (dest2_span_a_addr) */
	REG_DUMP_PRINT_1("   -dest2_span_a_addr.dest2_span_a_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span a register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0508);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest2_channel_addr                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest2_channel_addr_type */
	/* skip, unused field unused_dest2_channel_addr (dest2_channel_addr) */
	REG_DUMP_PRINT_1("   -dest2_channel_addr.dest2_channel_addr                            |  0x%08X  |  [RW][29:00]""The address of the DMA channel register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0504);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest2_requester_addr                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest2_requester_addr_type */
	/* skip, unused field unused_dest2_requester_addr (dest2_requester_addr) */
	REG_DUMP_PRINT_1("   -dest2_requester_addr.dest2_requester_addr                        |  0x%08X  |  [RW][29:00]""The address of the DMA requester register set""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0500);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest2_feed_addr                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest2_feed_addr_type */
	/* skip, unused field unused_dest2_feed_addr (dest2_feed_addr) */
	REG_DUMP_PRINT_1("   -dest2_feed_addr.dest2_feed_addr                                  |  0x%08X  |  [RW][29:00]""The address where the IBufCntrl feeder is located (in case the destination is a feeder)""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc04e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_dest0_cur_cmds                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_dest0_cur_cmds_type */
	/* skip, unused field unused_sid2_dest0_cur_cmds (sid2_dest0_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid2_dest0_cur_cmds.sid2_dest0_cur_cmds                          |    0x%06X  |  [RO][20:00]""The number of commands issued for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc04e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_dest0_sync_state                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_dest0_sync_state_type */
	REG_DUMP_PRINT_1("   -sid2_dest0_sync_state.sid2_dest0_sync_state                      |  0x%08X  |  [RO][31:00]""The status of the event controller that is used to sync with destination 0. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD; 7 ACK EMPTY;""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc04dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_dest0_cur_ack_line                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_dest0_cur_ack_line_type */
	/* skip, unused field unused_sid2_dest0_cur_ack_line (sid2_dest0_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid2_dest0_cur_ack_line.sid2_dest0_cur_ack_line                  |      0x%04X  |  [RO][13:00]""The number of acked lines for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc04d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_dest0_cur_ack_unit_in_line            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_dest0_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid2_dest0_cur_ack_unit_in_line (sid2_dest0_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid2_dest0_cur_ack_unit_in_line.sid2_dest0_cur_ack_unit_in_line  |        0x%02X  |  [RO][07:00]""The number of acked units for the current line in a frame for destination 0""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc04d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_dest0_cur_ack_unit                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_dest0_cur_ack_unit_type */
	/* skip, unused field unused_sid2_dest0_cur_ack_unit (sid2_dest0_cur_ack_unit) */
	REG_DUMP_PRINT_1("   -sid2_dest0_cur_ack_unit.sid2_dest0_cur_ack_unit                  |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc04d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_2ndbuff_sync_state                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_2ndbuff_sync_state_type */
	/* skip, unused field unused_sid2_2ndbuff_sync_state (sid2_2ndbuff_sync_state) */
	REG_DUMP_PRINT_1("   -sid2_2ndbuff_sync_state.sid2_2ndbuff_sync_state                  |         0x%01X  |  [RO][03:00]""The acknowledgement for the 2nd buffer sync controlling has to be written in this register. Only used when 2nd buffer syncing is enabled for the current SID proc. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD; 7 ACK EMPTY;""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc04cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_main_control_state                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_main_control_state_type */
	/* skip, unused field unused_sid2_main_control_state (sid2_main_control_state) */
	REG_DUMP_PRINT_1("   -sid2_main_control_state.sid2_main_control_state                  |       0x%03X  |  [RO][09:00]""The status of the main controller that is used to receive and process the commands, return acknowledgements and sync with the Str2MMIO. [3..0] Main control state: 0 IDLE; 1 INIT; 2 INIT COPY CFG; 3 INIT ACK; 4 STORE SYNC; 5 SET ADDR; 6 CHECK LINES; 7 STORE LINE, check if cmd can be send; 12 STORE CMD; 8 NXT CMD CHECK; 9 NXT CMD IS STORE; 10 NXT CMD WAIT, wait until prev cmd done; 11 SEND ACK; [4] Ibuf_busy, input buffer has data present that still has to be stored; [5] wire_max_cmds_reached, maximum outstanding Str2MMIO commands reached; [6] wire_ack_accept, acknowledgement accept for internal acks generated by main cntrl; [7] in_false_cmd, false command being streamed in the ack fifo selection; [8]wire_sel_ack_selected[0], 0: false ack; 1: internal main cntrl ack; [9] wire_lpf_error_rcvd, received empty Str2MMIO ack, stop processing.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xc04c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_s2m_cur_ack_line                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_s2m_cur_ack_line_type */
	/* skip, unused field unused_sid2_s2m_cur_ack_line (sid2_s2m_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid2_s2m_cur_ack_line.sid2_s2m_cur_ack_line                      |      0x%04X  |  [RO][13:00]""The number of acked lines by the Str2MMIO for the current frame""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc04c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_s2m_cur_ack_unit_in_line              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_s2m_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid2_s2m_cur_ack_unit_in_line (sid2_s2m_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid2_s2m_cur_ack_unit_in_line.sid2_s2m_cur_ack_unit_in_line      |        0x%02X  |  [RO][07:00]""The number of acked units by the Str2MMIO for the current line in a frame""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc04c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_s2m_cur_cmds                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_s2m_cur_cmds_type */
	/* skip, unused field unused_sid2_s2m_cur_cmds (sid2_s2m_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid2_s2m_cur_cmds.sid2_s2m_cur_cmds                              |    0x%06X  |  [RO][20:00]""The number of send commands to the Str2MMIO for the current frame. ""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc0498);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_error_reg                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_error_reg_type */
	REG_DUMP_PRINT_1("   -sid2_error_reg.sid2_error_reg                                    |  0x%08X  |  [RO][31:00]""The error code and data is present in this register after an error. The content can only be clear by srst and writing a '1' into sid#_clear_error_reg""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc048c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_2ndbuff_cmd_addr                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_2ndbuff_cmd_addr_type */
	/* skip, unused field unused_sid2_2ndbuff_cmd_addr (sid2_2ndbuff_cmd_addr) */
	REG_DUMP_PRINT_1("   -sid2_2ndbuff_cmd_addr.sid2_2ndbuff_cmd_addr                      |  0x%08X  |  [RW][29:00]""The address where the 2nd buffer controller have to send the commands to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0488);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_eventque_sidpid                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_eventque_sidpid_type */
	/* skip, unused field unused_sid2_eventque_sidpid (sid2_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -sid2_eventque_sidpid.sid2_eventque_sidpid                        |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc0484);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_ack_addr                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_ack_addr_type */
	/* skip, unused field unused_sid2_ack_addr (sid2_ack_addr) */
	REG_DUMP_PRINT_1("   -sid2_ack_addr.sid2_ack_addr                                      |  0x%08X  |  [RW][29:00]""The address where the acknowledge has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc045c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_dest0_enabled                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_dest0_enabled_type */
	/* skip, unused field unused_sid2_dest0_enabled (sid2_dest0_enabled) */
	REG_DUMP_PRINT_1("   -sid2_dest0_enabled.sid2_dest0_enabled                            |         0x%01X  |  [RW][00:00]""If the destination sync controller 0 is enabled, not present when only one destination sync is there for SID proc 2""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0458);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_sync_frame                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_sync_frame_type */
	/* skip, unused field unused_sid2_sync_frame (sid2_sync_frame) */
	REG_DUMP_PRINT_1("   -sid2_sync_frame.sid2_sync_frame                                  |         0x%01X  |  [RW][00:00]""Use a sync frame command for each frame. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0454);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_units_p_ibuf                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_units_p_ibuf_type */
	/* skip, unused field unused_sid2_units_p_ibuf (sid2_units_p_ibuf) */
	REG_DUMP_PRINT_1("   -sid2_units_p_ibuf.sid2_units_p_ibuf                              |      0x%04X  |  [RW][13:00]""The number of units that fit in the input buffer for proc #. This number should equal the total number of units covered by the span in the DMA""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc0450);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_lines_p_frame                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_lines_p_frame_type */
	/* skip, unused field unused_sid2_lines_p_frame (sid2_lines_p_frame) */
	REG_DUMP_PRINT_1("   -sid2_lines_p_frame.sid2_lines_p_frame                            |      0x%04X  |  [RW][13:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc044c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_units_p_line                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_units_p_line_type */
	/* skip, unused field unused_sid2_units_p_line (sid2_units_p_line) */
	REG_DUMP_PRINT_1("   -sid2_units_p_line.sid2_units_p_line                              |        0x%02X  |  [RW][07:00]""The number of units per line. This is how many stores have to be given to the Str2MMIO for one line. ""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc0448);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_items_p_unit                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_items_p_unit_type */
	/* skip, unused field unused_sid2_items_p_unit (sid2_items_p_unit) */
	REG_DUMP_PRINT_1("   -sid2_items_p_unit.sid2_items_p_unit                              |      0x%04X  |  [RW][15:00]""The number of items per unit. Per store one unit will be transferred by the Str2MMIO. This value will also be copied to the Str2MMIO num_items register. ""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc0444);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_str2mmio_store_cmd                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_str2mmio_store_cmd_type */
	/* skip, unused field unused_sid2_str2mmio_store_cmd (sid2_str2mmio_store_cmd) */
	REG_DUMP_PRINT_1("   -sid2_str2mmio_store_cmd.sid2_str2mmio_store_cmd                  |         0x%01X  |  [RW][00:00]""The store command to the Str2MMIO; 1: store packets; 0: store words""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0440);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid2_str2mmio_proc_addr                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid2_str2mmio_proc_addr_type */
	/* skip, unused field unused_sid2_str2mmio_proc_addr (sid2_str2mmio_proc_addr) */
	REG_DUMP_PRINT_1("   -sid2_str2mmio_proc_addr.sid2_str2mmio_proc_addr                  |  0x%08X  |  [RW][29:00]""The address where the SID reg bank location in the Str2MMIO is located, this a word addressable value""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0324);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest1_iwake_threshold                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest1_iwake_threshold_type */
	/* skip, unused field unused_dest1_iwake_threshold (dest1_iwake_threshold) */
	REG_DUMP_PRINT_1("   -dest1_iwake_threshold.dest1_iwake_threshold                      |        0x%02X  |  [RW][07:00]""The threshold of the number of units before sending an Iwake. This is only used when iwake is enabled for the destination""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc0320);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest1_dest_num_units                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest1_dest_num_units_type */
	/* skip, unused field unused_dest1_dest_num_units (dest1_dest_num_units) */
	REG_DUMP_PRINT_1("   -dest1_dest_num_units.dest1_dest_num_units                        |    0x%06X  |  [RW][20:00]""The number of units that can be stored at the destination. This number is only used in the case of 2nd buffer / online mode""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc031c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest1_st_addr                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest1_st_addr_type */
	REG_DUMP_PRINT_1("   -dest1_st_addr.dest1_st_addr                                      |  0x%08X  |  [RW][31:00]""The start address, when the start address token is not used (cmd 0x2 & 0x3). This is a byte addressable value""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc0318);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest1_dest_mode                            |  0x%08X  |  ""The mode of the destination: if the destination is a DMA or IBufCntrl, if the DMA has to be configured etc""\n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest1_dest_mode_type */
	/* skip, unused field unused_dest1_dest_mode (dest1_dest_mode) */
	REG_DUMP_PRINT_1("   -dest1_dest_mode.is_ibuf_cntrl_feeder                             |         0x%01X  |  [RW][00:00]""when set the destination is a IBufCntrl feeder and not a DMA""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -dest1_dest_mode.config_dma                                       |         0x%01X  |  [RW][01:01]""Configure the DMA when a init command is received when enabled: Region origins *1, Active ack mode*2, Ack data*2. *1: the origin of B is always configured after receiving a store frame command as this value is part of the command. *2: The active ack mode and ack data is set before each store command when IWake is enabled as the amount of data moved is not static""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -dest1_dest_mode.iwake_enable                                     |         0x%01X  |  [RW][02:02]""Enable the power management by enable the Iwake for the current destination""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -dest1_dest_mode.disable_spana_rst                                |         0x%01X  |  [RW][03:03]""disable_spana_rst: don't reset span A at the start of a new frame""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -dest1_dest_mode.disable_spanb_rst                                |         0x%01X  |  [RW][04:04]""disable_spanb_rst: don't reset span B at the start of a new frame""\n", FIELD_VALUE(val, 4, 4));
	val = REG_DUMP_READ_REGISTER(0xc0314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest1_term_b_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest1_term_b_addr_type */
	/* skip, unused field unused_dest1_term_b_addr (dest1_term_b_addr) */
	REG_DUMP_PRINT_1("   -dest1_term_b_addr.dest1_term_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA terminal b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest1_span_b_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest1_span_b_addr_type */
	/* skip, unused field unused_dest1_span_b_addr (dest1_span_b_addr) */
	REG_DUMP_PRINT_1("   -dest1_span_b_addr.dest1_span_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc030c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest1_span_a_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest1_span_a_addr_type */
	/* skip, unused field unused_dest1_span_a_addr (dest1_span_a_addr) */
	REG_DUMP_PRINT_1("   -dest1_span_a_addr.dest1_span_a_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span a register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest1_channel_addr                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest1_channel_addr_type */
	/* skip, unused field unused_dest1_channel_addr (dest1_channel_addr) */
	REG_DUMP_PRINT_1("   -dest1_channel_addr.dest1_channel_addr                            |  0x%08X  |  [RW][29:00]""The address of the DMA channel register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest1_requester_addr                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest1_requester_addr_type */
	/* skip, unused field unused_dest1_requester_addr (dest1_requester_addr) */
	REG_DUMP_PRINT_1("   -dest1_requester_addr.dest1_requester_addr                        |  0x%08X  |  [RW][29:00]""The address of the DMA requester register set""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest1_feed_addr                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest1_feed_addr_type */
	/* skip, unused field unused_dest1_feed_addr (dest1_feed_addr) */
	REG_DUMP_PRINT_1("   -dest1_feed_addr.dest1_feed_addr                                  |  0x%08X  |  [RW][29:00]""The address where the IBufCntrl feeder is located (in case the destination is a feeder)""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc02e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_dest0_cur_cmds                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_dest0_cur_cmds_type */
	/* skip, unused field unused_sid1_dest0_cur_cmds (sid1_dest0_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid1_dest0_cur_cmds.sid1_dest0_cur_cmds                          |    0x%06X  |  [RO][20:00]""The number of commands issued for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc02e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_dest0_sync_state                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_dest0_sync_state_type */
	REG_DUMP_PRINT_1("   -sid1_dest0_sync_state.sid1_dest0_sync_state                      |  0x%08X  |  [RO][31:00]""The status of the event controller that is used to sync with destination 0. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD; 7 ACK EMPTY;""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc02dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_dest0_cur_ack_line                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_dest0_cur_ack_line_type */
	/* skip, unused field unused_sid1_dest0_cur_ack_line (sid1_dest0_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid1_dest0_cur_ack_line.sid1_dest0_cur_ack_line                  |      0x%04X  |  [RO][13:00]""The number of acked lines for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc02d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_dest0_cur_ack_unit_in_line            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_dest0_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid1_dest0_cur_ack_unit_in_line (sid1_dest0_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid1_dest0_cur_ack_unit_in_line.sid1_dest0_cur_ack_unit_in_line  |        0x%02X  |  [RO][07:00]""The number of acked units for the current line in a frame for destination 0""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc02d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_dest0_cur_ack_unit                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_dest0_cur_ack_unit_type */
	/* skip, unused field unused_sid1_dest0_cur_ack_unit (sid1_dest0_cur_ack_unit) */
	REG_DUMP_PRINT_1("   -sid1_dest0_cur_ack_unit.sid1_dest0_cur_ack_unit                  |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc02d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_2ndbuff_sync_state                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_2ndbuff_sync_state_type */
	/* skip, unused field unused_sid1_2ndbuff_sync_state (sid1_2ndbuff_sync_state) */
	REG_DUMP_PRINT_1("   -sid1_2ndbuff_sync_state.sid1_2ndbuff_sync_state                  |         0x%01X  |  [RO][03:00]""The acknowledgement for the 2nd buffer sync controlling has to be written in this register. Only used when 2nd buffer syncing is enabled for the current SID proc. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD; 7 ACK EMPTY;""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc02cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_main_control_state                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_main_control_state_type */
	/* skip, unused field unused_sid1_main_control_state (sid1_main_control_state) */
	REG_DUMP_PRINT_1("   -sid1_main_control_state.sid1_main_control_state                  |       0x%03X  |  [RO][09:00]""The status of the main controller that is used to receive and process the commands, return acknowledgements and sync with the Str2MMIO. [3..0] Main control state: 0 IDLE; 1 INIT; 2 INIT COPY CFG; 3 INIT ACK; 4 STORE SYNC; 5 SET ADDR; 6 CHECK LINES; 7 STORE LINE, check if cmd can be send; 12 STORE CMD; 8 NXT CMD CHECK; 9 NXT CMD IS STORE; 10 NXT CMD WAIT, wait until prev cmd done; 11 SEND ACK; [4] Ibuf_busy, input buffer has data present that still has to be stored; [5] wire_max_cmds_reached, maximum outstanding Str2MMIO commands reached; [6] wire_ack_accept, acknowledgement accept for internal acks generated by main cntrl; [7] in_false_cmd, false command being streamed in the ack fifo selection; [8]wire_sel_ack_selected[0], 0: false ack; 1: internal main cntrl ack; [9] wire_lpf_error_rcvd, received empty Str2MMIO ack, stop processing.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xc02c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_s2m_cur_ack_line                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_s2m_cur_ack_line_type */
	/* skip, unused field unused_sid1_s2m_cur_ack_line (sid1_s2m_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid1_s2m_cur_ack_line.sid1_s2m_cur_ack_line                      |      0x%04X  |  [RO][13:00]""The number of acked lines by the Str2MMIO for the current frame""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc02c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_s2m_cur_ack_unit_in_line              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_s2m_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid1_s2m_cur_ack_unit_in_line (sid1_s2m_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid1_s2m_cur_ack_unit_in_line.sid1_s2m_cur_ack_unit_in_line      |        0x%02X  |  [RO][07:00]""The number of acked units by the Str2MMIO for the current line in a frame""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc02c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_s2m_cur_cmds                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_s2m_cur_cmds_type */
	/* skip, unused field unused_sid1_s2m_cur_cmds (sid1_s2m_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid1_s2m_cur_cmds.sid1_s2m_cur_cmds                              |    0x%06X  |  [RO][20:00]""The number of send commands to the Str2MMIO for the current frame. ""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc0298);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_error_reg                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_error_reg_type */
	REG_DUMP_PRINT_1("   -sid1_error_reg.sid1_error_reg                                    |  0x%08X  |  [RO][31:00]""The error code and data is present in this register after an error. The content can only be clear by srst and writing a '1' into sid#_clear_error_reg""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc028c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_2ndbuff_cmd_addr                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_2ndbuff_cmd_addr_type */
	/* skip, unused field unused_sid1_2ndbuff_cmd_addr (sid1_2ndbuff_cmd_addr) */
	REG_DUMP_PRINT_1("   -sid1_2ndbuff_cmd_addr.sid1_2ndbuff_cmd_addr                      |  0x%08X  |  [RW][29:00]""The address where the 2nd buffer controller have to send the commands to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0288);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_eventque_sidpid                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_eventque_sidpid_type */
	/* skip, unused field unused_sid1_eventque_sidpid (sid1_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -sid1_eventque_sidpid.sid1_eventque_sidpid                        |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc0284);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_ack_addr                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_ack_addr_type */
	/* skip, unused field unused_sid1_ack_addr (sid1_ack_addr) */
	REG_DUMP_PRINT_1("   -sid1_ack_addr.sid1_ack_addr                                      |  0x%08X  |  [RW][29:00]""The address where the acknowledge has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc025c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_dest0_enabled                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_dest0_enabled_type */
	/* skip, unused field unused_sid1_dest0_enabled (sid1_dest0_enabled) */
	REG_DUMP_PRINT_1("   -sid1_dest0_enabled.sid1_dest0_enabled                            |         0x%01X  |  [RW][00:00]""If the destination sync controller 0 is enabled, not present when only one destination sync is there for SID proc 1""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0258);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_sync_frame                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_sync_frame_type */
	/* skip, unused field unused_sid1_sync_frame (sid1_sync_frame) */
	REG_DUMP_PRINT_1("   -sid1_sync_frame.sid1_sync_frame                                  |         0x%01X  |  [RW][00:00]""Use a sync frame command for each frame. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0254);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_units_p_ibuf                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_units_p_ibuf_type */
	/* skip, unused field unused_sid1_units_p_ibuf (sid1_units_p_ibuf) */
	REG_DUMP_PRINT_1("   -sid1_units_p_ibuf.sid1_units_p_ibuf                              |      0x%04X  |  [RW][13:00]""The number of units that fit in the input buffer for proc #. This number should equal the total number of units covered by the span in the DMA""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc0250);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_lines_p_frame                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_lines_p_frame_type */
	/* skip, unused field unused_sid1_lines_p_frame (sid1_lines_p_frame) */
	REG_DUMP_PRINT_1("   -sid1_lines_p_frame.sid1_lines_p_frame                            |      0x%04X  |  [RW][13:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc024c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_units_p_line                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_units_p_line_type */
	/* skip, unused field unused_sid1_units_p_line (sid1_units_p_line) */
	REG_DUMP_PRINT_1("   -sid1_units_p_line.sid1_units_p_line                              |        0x%02X  |  [RW][07:00]""The number of units per line. This is how many stores have to be given to the Str2MMIO for one line. ""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc0248);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_items_p_unit                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_items_p_unit_type */
	/* skip, unused field unused_sid1_items_p_unit (sid1_items_p_unit) */
	REG_DUMP_PRINT_1("   -sid1_items_p_unit.sid1_items_p_unit                              |      0x%04X  |  [RW][15:00]""The number of items per unit. Per store one unit will be transferred by the Str2MMIO. This value will also be copied to the Str2MMIO num_items register. ""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc0244);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_str2mmio_store_cmd                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_str2mmio_store_cmd_type */
	/* skip, unused field unused_sid1_str2mmio_store_cmd (sid1_str2mmio_store_cmd) */
	REG_DUMP_PRINT_1("   -sid1_str2mmio_store_cmd.sid1_str2mmio_store_cmd                  |         0x%01X  |  [RW][00:00]""The store command to the Str2MMIO; 1: store packets; 0: store words""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0240);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid1_str2mmio_proc_addr                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid1_str2mmio_proc_addr_type */
	/* skip, unused field unused_sid1_str2mmio_proc_addr (sid1_str2mmio_proc_addr) */
	REG_DUMP_PRINT_1("   -sid1_str2mmio_proc_addr.sid1_str2mmio_proc_addr                  |  0x%08X  |  [RW][29:00]""The address where the SID reg bank location in the Str2MMIO is located, this a word addressable value""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0124);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest0_iwake_threshold                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest0_iwake_threshold_type */
	/* skip, unused field unused_dest0_iwake_threshold (dest0_iwake_threshold) */
	REG_DUMP_PRINT_1("   -dest0_iwake_threshold.dest0_iwake_threshold                      |        0x%02X  |  [RW][07:00]""The threshold of the number of units before sending an Iwake. This is only used when iwake is enabled for the destination""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc0120);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest0_dest_num_units                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest0_dest_num_units_type */
	/* skip, unused field unused_dest0_dest_num_units (dest0_dest_num_units) */
	REG_DUMP_PRINT_1("   -dest0_dest_num_units.dest0_dest_num_units                        |    0x%06X  |  [RW][20:00]""The number of units that can be stored at the destination. This number is only used in the case of 2nd buffer / online mode""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc011c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest0_st_addr                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest0_st_addr_type */
	REG_DUMP_PRINT_1("   -dest0_st_addr.dest0_st_addr                                      |  0x%08X  |  [RW][31:00]""The start address, when the start address token is not used (cmd 0x2 & 0x3). This is a byte addressable value""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc0118);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest0_dest_mode                            |  0x%08X  |  ""The mode of the destination: if the destination is a DMA or IBufCntrl, if the DMA has to be configured etc""\n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest0_dest_mode_type */
	/* skip, unused field unused_dest0_dest_mode (dest0_dest_mode) */
	REG_DUMP_PRINT_1("   -dest0_dest_mode.is_ibuf_cntrl_feeder                             |         0x%01X  |  [RW][00:00]""when set the destination is a IBufCntrl feeder and not a DMA""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -dest0_dest_mode.config_dma                                       |         0x%01X  |  [RW][01:01]""Configure the DMA when a init command is received when enabled: Region origins *1, Active ack mode*2, Ack data*2. *1: the origin of B is always configured after receiving a store frame command as this value is part of the command. *2: The active ack mode and ack data is set before each store command when IWake is enabled as the amount of data moved is not static""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -dest0_dest_mode.iwake_enable                                     |         0x%01X  |  [RW][02:02]""Enable the power management by enable the Iwake for the current destination""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -dest0_dest_mode.disable_spana_rst                                |         0x%01X  |  [RW][03:03]""disable_spana_rst: don't reset span A at the start of a new frame""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -dest0_dest_mode.disable_spanb_rst                                |         0x%01X  |  [RW][04:04]""disable_spanb_rst: don't reset span B at the start of a new frame""\n", FIELD_VALUE(val, 4, 4));
	val = REG_DUMP_READ_REGISTER(0xc0114);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest0_term_b_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest0_term_b_addr_type */
	/* skip, unused field unused_dest0_term_b_addr (dest0_term_b_addr) */
	REG_DUMP_PRINT_1("   -dest0_term_b_addr.dest0_term_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA terminal b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0110);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest0_span_b_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest0_span_b_addr_type */
	/* skip, unused field unused_dest0_span_b_addr (dest0_span_b_addr) */
	REG_DUMP_PRINT_1("   -dest0_span_b_addr.dest0_span_b_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span b register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc010c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest0_span_a_addr                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest0_span_a_addr_type */
	/* skip, unused field unused_dest0_span_a_addr (dest0_span_a_addr) */
	REG_DUMP_PRINT_1("   -dest0_span_a_addr.dest0_span_a_addr                              |  0x%08X  |  [RW][29:00]""The address of the DMA span a register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest0_channel_addr                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest0_channel_addr_type */
	/* skip, unused field unused_dest0_channel_addr (dest0_channel_addr) */
	REG_DUMP_PRINT_1("   -dest0_channel_addr.dest0_channel_addr                            |  0x%08X  |  [RW][29:00]""The address of the DMA channel register set. This is a word addressable value.""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest0_requester_addr                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest0_requester_addr_type */
	/* skip, unused field unused_dest0_requester_addr (dest0_requester_addr) */
	REG_DUMP_PRINT_1("   -dest0_requester_addr.dest0_requester_addr                        |  0x%08X  |  [RW][29:00]""The address of the DMA requester register set""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.dest0_feed_addr                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_dest0_feed_addr_type */
	/* skip, unused field unused_dest0_feed_addr (dest0_feed_addr) */
	REG_DUMP_PRINT_1("   -dest0_feed_addr.dest0_feed_addr                                  |  0x%08X  |  [RW][29:00]""The address where the IBufCntrl feeder is located (in case the destination is a feeder)""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc00e4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_dest0_cur_cmds                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_dest0_cur_cmds_type */
	/* skip, unused field unused_sid0_dest0_cur_cmds (sid0_dest0_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid0_dest0_cur_cmds.sid0_dest0_cur_cmds                          |    0x%06X  |  [RO][20:00]""The number of commands issued for the current frame""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc00e0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_dest0_sync_state                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_dest0_sync_state_type */
	REG_DUMP_PRINT_1("   -sid0_dest0_sync_state.sid0_dest0_sync_state                      |  0x%08X  |  [RO][31:00]""The status of the event controller that is used to sync with destination 0. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD; 7 ACK EMPTY;""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc00dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_dest0_cur_ack_line                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_dest0_cur_ack_line_type */
	/* skip, unused field unused_sid0_dest0_cur_ack_line (sid0_dest0_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid0_dest0_cur_ack_line.sid0_dest0_cur_ack_line                  |      0x%04X  |  [RO][13:00]""The number of acked lines for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc00d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_dest0_cur_ack_unit_in_line            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_dest0_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid0_dest0_cur_ack_unit_in_line (sid0_dest0_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid0_dest0_cur_ack_unit_in_line.sid0_dest0_cur_ack_unit_in_line  |        0x%02X  |  [RO][07:00]""The number of acked units for the current line in a frame for destination 0""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc00d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_dest0_cur_ack_unit                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_dest0_cur_ack_unit_type */
	/* skip, unused field unused_sid0_dest0_cur_ack_unit (sid0_dest0_cur_ack_unit) */
	REG_DUMP_PRINT_1("   -sid0_dest0_cur_ack_unit.sid0_dest0_cur_ack_unit                  |    0x%06X  |  [RO][20:00]""The number of acks received for the current frame for destination 0""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc00d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_2ndbuff_sync_state                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_2ndbuff_sync_state_type */
	/* skip, unused field unused_sid0_2ndbuff_sync_state (sid0_2ndbuff_sync_state) */
	REG_DUMP_PRINT_1("   -sid0_2ndbuff_sync_state.sid0_2ndbuff_sync_state                  |         0x%01X  |  [RO][03:00]""The acknowledgement for the 2nd buffer sync controlling has to be written in this register. Only used when 2nd buffer syncing is enabled for the current SID proc. Event control state: 0 IDLE; 1 WAIT SYNC; 2 WAIT ACTIVE; 3 AREA BUSY; 4 WAIT ACK; 5 DEST AVAILABLE; 6 DEST CMD; 7 ACK EMPTY;""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0xc00cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_main_control_state                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_main_control_state_type */
	/* skip, unused field unused_sid0_main_control_state (sid0_main_control_state) */
	REG_DUMP_PRINT_1("   -sid0_main_control_state.sid0_main_control_state                  |       0x%03X  |  [RO][09:00]""The status of the main controller that is used to receive and process the commands, return acknowledgements and sync with the Str2MMIO. [3..0] Main control state: 0 IDLE; 1 INIT; 2 INIT COPY CFG; 3 INIT ACK; 4 STORE SYNC; 5 SET ADDR; 6 CHECK LINES; 7 STORE LINE, check if cmd can be send; 12 STORE CMD; 8 NXT CMD CHECK; 9 NXT CMD IS STORE; 10 NXT CMD WAIT, wait until prev cmd done; 11 SEND ACK; [4] Ibuf_busy, input buffer has data present that still has to be stored; [5] wire_max_cmds_reached, maximum outstanding Str2MMIO commands reached; [6] wire_ack_accept, acknowledgement accept for internal acks generated by main cntrl; [7] in_false_cmd, false command being streamed in the ack fifo selection; [8]wire_sel_ack_selected[0], 0: false ack; 1: internal main cntrl ack; [9] wire_lpf_error_rcvd, received empty Str2MMIO ack, stop processing.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0xc00c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_s2m_cur_ack_line                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_s2m_cur_ack_line_type */
	/* skip, unused field unused_sid0_s2m_cur_ack_line (sid0_s2m_cur_ack_line) */
	REG_DUMP_PRINT_1("   -sid0_s2m_cur_ack_line.sid0_s2m_cur_ack_line                      |      0x%04X  |  [RO][13:00]""The number of acked lines by the Str2MMIO for the current frame""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc00c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_s2m_cur_ack_unit_in_line              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_s2m_cur_ack_unit_in_line_type */
	/* skip, unused field unused_sid0_s2m_cur_ack_unit_in_line (sid0_s2m_cur_ack_unit_in_line) */
	REG_DUMP_PRINT_1("   -sid0_s2m_cur_ack_unit_in_line.sid0_s2m_cur_ack_unit_in_line      |        0x%02X  |  [RO][07:00]""The number of acked units by the Str2MMIO for the current line in a frame""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc00c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_s2m_cur_cmds                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_s2m_cur_cmds_type */
	/* skip, unused field unused_sid0_s2m_cur_cmds (sid0_s2m_cur_cmds) */
	REG_DUMP_PRINT_1("   -sid0_s2m_cur_cmds.sid0_s2m_cur_cmds                              |    0x%06X  |  [RO][20:00]""The number of send commands to the Str2MMIO for the current frame. ""\n", FIELD_VALUE(val, 0, 20));
	val = REG_DUMP_READ_REGISTER(0xc0098);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_error_reg                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_error_reg_type */
	REG_DUMP_PRINT_1("   -sid0_error_reg.sid0_error_reg                                    |  0x%08X  |  [RO][31:00]""The error code and data is present in this register after an error. The content can only be clear by srst and writing a '1' into sid#_clear_error_reg""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0xc008c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_2ndbuff_cmd_addr                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_2ndbuff_cmd_addr_type */
	/* skip, unused field unused_sid0_2ndbuff_cmd_addr (sid0_2ndbuff_cmd_addr) */
	REG_DUMP_PRINT_1("   -sid0_2ndbuff_cmd_addr.sid0_2ndbuff_cmd_addr                      |  0x%08X  |  [RW][29:00]""The address where the 2nd buffer controller have to send the commands to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc0088);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_eventque_sidpid                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_eventque_sidpid_type */
	/* skip, unused field unused_sid0_eventque_sidpid (sid0_eventque_sidpid) */
	REG_DUMP_PRINT_1("   -sid0_eventque_sidpid.sid0_eventque_sidpid                        |       0x%03X  |  [RW][11:00]""The (combined) sid and pid fields in the token that will be written to the event que""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0xc0084);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_ack_addr                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_ack_addr_type */
	/* skip, unused field unused_sid0_ack_addr (sid0_ack_addr) */
	REG_DUMP_PRINT_1("   -sid0_ack_addr.sid0_ack_addr                                      |  0x%08X  |  [RW][29:00]""The address where the acknowledge has to be written to""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc005c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_dest0_enabled                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_dest0_enabled_type */
	/* skip, unused field unused_sid0_dest0_enabled (sid0_dest0_enabled) */
	REG_DUMP_PRINT_1("   -sid0_dest0_enabled.sid0_dest0_enabled                            |         0x%01X  |  [RW][00:00]""If the destination sync controller 0 is enabled, not present when only one destination sync is there for SID proc 0""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_sync_frame                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_sync_frame_type */
	/* skip, unused field unused_sid0_sync_frame (sid0_sync_frame) */
	REG_DUMP_PRINT_1("   -sid0_sync_frame.sid0_sync_frame                                  |         0x%01X  |  [RW][00:00]""Use a sync frame command for each frame. ""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_units_p_ibuf                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_units_p_ibuf_type */
	/* skip, unused field unused_sid0_units_p_ibuf (sid0_units_p_ibuf) */
	REG_DUMP_PRINT_1("   -sid0_units_p_ibuf.sid0_units_p_ibuf                              |      0x%04X  |  [RW][13:00]""The number of units that fit in the input buffer for proc #. This number should equal the total number of units covered by the span in the DMA""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc0050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_lines_p_frame                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_lines_p_frame_type */
	/* skip, unused field unused_sid0_lines_p_frame (sid0_lines_p_frame) */
	REG_DUMP_PRINT_1("   -sid0_lines_p_frame.sid0_lines_p_frame                            |      0x%04X  |  [RW][13:00]""The number of lines per frame.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0xc004c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_units_p_line                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_units_p_line_type */
	/* skip, unused field unused_sid0_units_p_line (sid0_units_p_line) */
	REG_DUMP_PRINT_1("   -sid0_units_p_line.sid0_units_p_line                              |        0x%02X  |  [RW][07:00]""The number of units per line. This is how many stores have to be given to the Str2MMIO for one line. ""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0xc0048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_items_p_unit                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_items_p_unit_type */
	/* skip, unused field unused_sid0_items_p_unit (sid0_items_p_unit) */
	REG_DUMP_PRINT_1("   -sid0_items_p_unit.sid0_items_p_unit                              |      0x%04X  |  [RW][15:00]""The number of items per unit. Per store one unit will be transferred by the Str2MMIO. This value will also be copied to the Str2MMIO num_items register. ""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0xc0044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_str2mmio_store_cmd                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_str2mmio_store_cmd_type */
	/* skip, unused field unused_sid0_str2mmio_store_cmd (sid0_str2mmio_store_cmd) */
	REG_DUMP_PRINT_1("   -sid0_str2mmio_store_cmd.sid0_str2mmio_store_cmd                  |         0x%01X  |  [RW][00:00]""The store command to the Str2MMIO; 1: store packets; 0: store words""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.sid0_str2mmio_proc_addr                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_sid0_str2mmio_proc_addr_type */
	/* skip, unused field unused_sid0_str2mmio_proc_addr (sid0_str2mmio_proc_addr) */
	REG_DUMP_PRINT_1("   -sid0_str2mmio_proc_addr.sid0_str2mmio_proc_addr                  |  0x%08X  |  [RW][29:00]""The address where the SID reg bank location in the Str2MMIO is located, this a word addressable value""\n", FIELD_VALUE(val, 0, 29));
	val = REG_DUMP_READ_REGISTER(0xc001c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.secure_touch_en                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_secure_touch_en_type */
	/* skip, unused field unused_secure_touch_en (secure_touch_en) */
	REG_DUMP_PRINT_1("   -secure_touch_en.secure_touch_en                                  |         0x%01X  |  [RW][00:00]""Enable secure touch, the current command of every SID will be finished as usual but no new command will be started.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0xc0018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.error_irq_en                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_error_irq_en_type */
	/* skip, unused field unused_error_irq_en (error_irq_en) */
	REG_DUMP_PRINT_1("   -error_irq_en.error_irq_en                                        |        0x%02X  |  [RW][04:00]""This register specifies for which SID processor the irq is enabled""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc0014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.error_reg_set                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_error_reg_set_type */
	/* skip, unused field unused_error_reg_set (error_reg_set) */
	REG_DUMP_PRINT_1("   -error_reg_set.error_reg_set                                      |        0x%02X  |  [RO][04:00]""This register specifies which SID processor raised an interrupt and set its error register; the error register of SID x is set when bit x is set""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc0010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.arbiter_status                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_arbiter_status_type */
	/* skip, unused field unused_arbiter_status (arbiter_status) */
	REG_DUMP_PRINT_1("   -arbiter_status.arbiter_status                                    |        0x%02X  |  [RO][04:00]""The status of the arbiter in the IBufCntrl. [0 .. 4] SID proc 0 .. 4;  [5 .. 4] Feeder 0 .. -1; [5] Power Management; [6] Frame Monitor""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0xc0004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  ipfd_ibufctrl_2600_inst.iwake_addr                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_ipfd_ibufctrl_2600_inst_iwake_addr_type */
	/* skip, unused field unused_iwake_addr (iwake_addr) */
	REG_DUMP_PRINT_1("   -iwake_addr.iwake_addr                                            |  0x%08X  |  [RW][29:00]""The address of where the Iwake and Idone have to be written to. Internally is made sure that all SID procs are done before sending an Idone""\n", FIELD_VALUE(val, 0, 29));
} /* end ipfd_ibufctrl_2600_inst */

/* Generated Debug Code: Device eqc_dmai */
void ia_css_debug_dump_eqc_dmai(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x80380);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.back_off_timer                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_back_off_timer_type */
	/* skip, unused field unused_back_off_timer (back_off_timer) */
	REG_DUMP_PRINT_1("   -back_off_timer.back_off_timer          |        0x%02X  |  [RW][05:00]""Back_off timer register, holds off new queue reservation for the specified time""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x80378);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.queue_reserve_map7              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_queue_reserve_map7_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map7.queue_reserve_map7  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80374);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.ahigh_map7                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_ahigh_map7_type */
	REG_DUMP_PRINT_1("   -ahigh_map7.ahigh_map7                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80370);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.alow_map7                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_alow_map7_type */
	REG_DUMP_PRINT_1("   -alow_map7.alow_map7                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80368);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.queue_reserve_map6              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_queue_reserve_map6_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map6.queue_reserve_map6  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80364);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.ahigh_map6                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_ahigh_map6_type */
	REG_DUMP_PRINT_1("   -ahigh_map6.ahigh_map6                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80360);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.alow_map6                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_alow_map6_type */
	REG_DUMP_PRINT_1("   -alow_map6.alow_map6                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80358);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.queue_reserve_map5              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_queue_reserve_map5_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map5.queue_reserve_map5  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80354);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.ahigh_map5                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_ahigh_map5_type */
	REG_DUMP_PRINT_1("   -ahigh_map5.ahigh_map5                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80350);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.alow_map5                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_alow_map5_type */
	REG_DUMP_PRINT_1("   -alow_map5.alow_map5                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80348);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.queue_reserve_map4              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_queue_reserve_map4_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map4.queue_reserve_map4  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80344);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.ahigh_map4                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_ahigh_map4_type */
	REG_DUMP_PRINT_1("   -ahigh_map4.ahigh_map4                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80340);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.alow_map4                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_alow_map4_type */
	REG_DUMP_PRINT_1("   -alow_map4.alow_map4                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80338);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.queue_reserve_map3              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_queue_reserve_map3_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map3.queue_reserve_map3  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80334);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.ahigh_map3                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_ahigh_map3_type */
	REG_DUMP_PRINT_1("   -ahigh_map3.ahigh_map3                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80330);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.alow_map3                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_alow_map3_type */
	REG_DUMP_PRINT_1("   -alow_map3.alow_map3                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80328);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.queue_reserve_map2              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_queue_reserve_map2_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map2.queue_reserve_map2  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80324);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.ahigh_map2                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_ahigh_map2_type */
	REG_DUMP_PRINT_1("   -ahigh_map2.ahigh_map2                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80320);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.alow_map2                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_alow_map2_type */
	REG_DUMP_PRINT_1("   -alow_map2.alow_map2                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80318);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.queue_reserve_map1              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_queue_reserve_map1_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map1.queue_reserve_map1  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.ahigh_map1                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_ahigh_map1_type */
	REG_DUMP_PRINT_1("   -ahigh_map1.ahigh_map1                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.alow_map1                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_alow_map1_type */
	REG_DUMP_PRINT_1("   -alow_map1.alow_map1                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.queue_reserve_map0              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_queue_reserve_map0_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map0.queue_reserve_map0  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.ahigh_map0                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_ahigh_map0_type */
	REG_DUMP_PRINT_1("   -ahigh_map0.ahigh_map0                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmai.alow_map0                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmai_alow_map0_type */
	REG_DUMP_PRINT_1("   -alow_map0.alow_map0                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
} /* end eqc_dmai */

/* Generated Debug Code: Device eqc_dmae0 */
void ia_css_debug_dump_eqc_dmae0(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x80080);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.back_off_timer                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_back_off_timer_type */
	/* skip, unused field unused_back_off_timer (back_off_timer) */
	REG_DUMP_PRINT_1("   -back_off_timer.back_off_timer          |        0x%02X  |  [RW][05:00]""Back_off timer register, holds off new queue reservation for the specified time""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x80078);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.queue_reserve_map7             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_queue_reserve_map7_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map7.queue_reserve_map7  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.ahigh_map7                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_ahigh_map7_type */
	REG_DUMP_PRINT_1("   -ahigh_map7.ahigh_map7                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.alow_map7                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_alow_map7_type */
	REG_DUMP_PRINT_1("   -alow_map7.alow_map7                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80068);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.queue_reserve_map6             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_queue_reserve_map6_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map6.queue_reserve_map6  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80064);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.ahigh_map6                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_ahigh_map6_type */
	REG_DUMP_PRINT_1("   -ahigh_map6.ahigh_map6                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80060);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.alow_map6                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_alow_map6_type */
	REG_DUMP_PRINT_1("   -alow_map6.alow_map6                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.queue_reserve_map5             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_queue_reserve_map5_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map5.queue_reserve_map5  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.ahigh_map5                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_ahigh_map5_type */
	REG_DUMP_PRINT_1("   -ahigh_map5.ahigh_map5                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.alow_map5                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_alow_map5_type */
	REG_DUMP_PRINT_1("   -alow_map5.alow_map5                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.queue_reserve_map4             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_queue_reserve_map4_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map4.queue_reserve_map4  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.ahigh_map4                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_ahigh_map4_type */
	REG_DUMP_PRINT_1("   -ahigh_map4.ahigh_map4                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.alow_map4                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_alow_map4_type */
	REG_DUMP_PRINT_1("   -alow_map4.alow_map4                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80038);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.queue_reserve_map3             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_queue_reserve_map3_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map3.queue_reserve_map3  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.ahigh_map3                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_ahigh_map3_type */
	REG_DUMP_PRINT_1("   -ahigh_map3.ahigh_map3                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.alow_map3                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_alow_map3_type */
	REG_DUMP_PRINT_1("   -alow_map3.alow_map3                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80028);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.queue_reserve_map2             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_queue_reserve_map2_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map2.queue_reserve_map2  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80024);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.ahigh_map2                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_ahigh_map2_type */
	REG_DUMP_PRINT_1("   -ahigh_map2.ahigh_map2                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80020);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.alow_map2                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_alow_map2_type */
	REG_DUMP_PRINT_1("   -alow_map2.alow_map2                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.queue_reserve_map1             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_queue_reserve_map1_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map1.queue_reserve_map1  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.ahigh_map1                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_ahigh_map1_type */
	REG_DUMP_PRINT_1("   -ahigh_map1.ahigh_map1                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.alow_map1                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_alow_map1_type */
	REG_DUMP_PRINT_1("   -alow_map1.alow_map1                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.queue_reserve_map0             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_queue_reserve_map0_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map0.queue_reserve_map0  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.ahigh_map0                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_ahigh_map0_type */
	REG_DUMP_PRINT_1("   -ahigh_map0.ahigh_map0                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x80000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_dmae0.alow_map0                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_eqc_dmae0_alow_map0_type */
	REG_DUMP_PRINT_1("   -alow_map0.alow_map0                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
} /* end eqc_dmae0 */

/* Generated Debug Code: Device dma_internal */
void ia_css_debug_dump_dma_internal(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x786f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal3_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal3_lock_status_type */
	/* skip, unused field unused_terminal3_lock_status (terminal3_lock_status) */
	REG_DUMP_PRINT_1("   -terminal3_lock_status.terminal3_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x786f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal3_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal3_pending_counter_type */
	/* skip, unused field unused_terminal3_pending_counter (terminal3_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal3_pending_counter.terminal3_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x786d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal3_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal3_port_mode_type */
	/* skip, unused field unused_terminal3_port_mode (terminal3_port_mode) */
	REG_DUMP_PRINT_1("   -terminal3_port_mode.terminal3_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x786cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal3_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal3_element_setup_type */
	/* skip, unused field unused_terminal3_element_setup (terminal3_element_setup) */
	REG_DUMP_PRINT_1("   -terminal3_element_setup.terminal3_element_setup                            |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x786c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal3_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal3_region_stride_type */
	/* skip, unused field unused_terminal3_region_stride (terminal3_region_stride) */
	REG_DUMP_PRINT_1("   -terminal3_region_stride.terminal3_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x786c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal3_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal3_region_width_type */
	/* skip, unused field unused_terminal3_region_width (terminal3_region_width) */
	REG_DUMP_PRINT_1("   -terminal3_region_width.terminal3_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x786c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal3_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal3_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal3_region_origin.terminal3_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x786b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal2_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal2_lock_status_type */
	/* skip, unused field unused_terminal2_lock_status (terminal2_lock_status) */
	REG_DUMP_PRINT_1("   -terminal2_lock_status.terminal2_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x786b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal2_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal2_pending_counter_type */
	/* skip, unused field unused_terminal2_pending_counter (terminal2_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal2_pending_counter.terminal2_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x78694);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal2_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal2_port_mode_type */
	/* skip, unused field unused_terminal2_port_mode (terminal2_port_mode) */
	REG_DUMP_PRINT_1("   -terminal2_port_mode.terminal2_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7868c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal2_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal2_element_setup_type */
	/* skip, unused field unused_terminal2_element_setup (terminal2_element_setup) */
	REG_DUMP_PRINT_1("   -terminal2_element_setup.terminal2_element_setup                            |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78688);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal2_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal2_region_stride_type */
	/* skip, unused field unused_terminal2_region_stride (terminal2_region_stride) */
	REG_DUMP_PRINT_1("   -terminal2_region_stride.terminal2_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x78684);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal2_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal2_region_width_type */
	/* skip, unused field unused_terminal2_region_width (terminal2_region_width) */
	REG_DUMP_PRINT_1("   -terminal2_region_width.terminal2_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x78680);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal2_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal2_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal2_region_origin.terminal2_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78674);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal1_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal1_lock_status_type */
	/* skip, unused field unused_terminal1_lock_status (terminal1_lock_status) */
	REG_DUMP_PRINT_1("   -terminal1_lock_status.terminal1_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78670);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal1_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal1_pending_counter_type */
	/* skip, unused field unused_terminal1_pending_counter (terminal1_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal1_pending_counter.terminal1_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x78654);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal1_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal1_port_mode_type */
	/* skip, unused field unused_terminal1_port_mode (terminal1_port_mode) */
	REG_DUMP_PRINT_1("   -terminal1_port_mode.terminal1_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7864c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal1_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal1_element_setup_type */
	/* skip, unused field unused_terminal1_element_setup (terminal1_element_setup) */
	REG_DUMP_PRINT_1("   -terminal1_element_setup.terminal1_element_setup                            |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78648);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal1_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal1_region_stride_type */
	/* skip, unused field unused_terminal1_region_stride (terminal1_region_stride) */
	REG_DUMP_PRINT_1("   -terminal1_region_stride.terminal1_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x78644);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal1_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal1_region_width_type */
	/* skip, unused field unused_terminal1_region_width (terminal1_region_width) */
	REG_DUMP_PRINT_1("   -terminal1_region_width.terminal1_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x78640);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal1_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal1_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal1_region_origin.terminal1_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78634);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal0_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal0_lock_status_type */
	/* skip, unused field unused_terminal0_lock_status (terminal0_lock_status) */
	REG_DUMP_PRINT_1("   -terminal0_lock_status.terminal0_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78630);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal0_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal0_pending_counter_type */
	/* skip, unused field unused_terminal0_pending_counter (terminal0_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal0_pending_counter.terminal0_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x78614);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal0_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal0_port_mode_type */
	/* skip, unused field unused_terminal0_port_mode (terminal0_port_mode) */
	REG_DUMP_PRINT_1("   -terminal0_port_mode.terminal0_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7860c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal0_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal0_element_setup_type */
	/* skip, unused field unused_terminal0_element_setup (terminal0_element_setup) */
	REG_DUMP_PRINT_1("   -terminal0_element_setup.terminal0_element_setup                            |         0x%01X  |  [RW][00:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78608);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal0_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal0_region_stride_type */
	/* skip, unused field unused_terminal0_region_stride (terminal0_region_stride) */
	REG_DUMP_PRINT_1("   -terminal0_region_stride.terminal0_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x78604);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal0_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal0_region_width_type */
	/* skip, unused field unused_terminal0_region_width (terminal0_region_width) */
	REG_DUMP_PRINT_1("   -terminal0_region_width.terminal0_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x78600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal0_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal0_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal0_region_origin.terminal0_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78574);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.unit1_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_unit1_lock_status_type */
	/* skip, unused field unused_unit1_lock_status (unit1_lock_status) */
	REG_DUMP_PRINT_1("   -unit1_lock_status.unit1_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78570);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.unit1_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_unit1_pending_counter_type */
	/* skip, unused field unused_unit1_pending_counter (unit1_pending_counter) */
	REG_DUMP_PRINT_1("   -unit1_pending_counter.unit1_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x78544);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.unit1_unit_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_unit1_unit_height_type */
	/* skip, unused field unused_unit1_unit_height (unit1_unit_height) */
	REG_DUMP_PRINT_1("   -unit1_unit_height.unit1_unit_height                                        |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x78540);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.unit1_unit_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_unit1_unit_width_type */
	/* skip, unused field unused_unit1_unit_width (unit1_unit_width) */
	REG_DUMP_PRINT_1("   -unit1_unit_width.unit1_unit_width                                          |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x78534);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.unit0_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_unit0_lock_status_type */
	/* skip, unused field unused_unit0_lock_status (unit0_lock_status) */
	REG_DUMP_PRINT_1("   -unit0_lock_status.unit0_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78530);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.unit0_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_unit0_pending_counter_type */
	/* skip, unused field unused_unit0_pending_counter (unit0_pending_counter) */
	REG_DUMP_PRINT_1("   -unit0_pending_counter.unit0_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x78504);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.unit0_unit_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_unit0_unit_height_type */
	/* skip, unused field unused_unit0_unit_height (unit0_unit_height) */
	REG_DUMP_PRINT_1("   -unit0_unit_height.unit0_unit_height                                        |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x78500);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.unit0_unit_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_unit0_unit_width_type */
	/* skip, unused field unused_unit0_unit_width (unit0_unit_width) */
	REG_DUMP_PRINT_1("   -unit0_unit_width.unit0_unit_width                                          |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x784f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span3_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span3_lock_status_type */
	/* skip, unused field unused_span3_lock_status (span3_lock_status) */
	REG_DUMP_PRINT_1("   -span3_lock_status.span3_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x784f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span3_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span3_pending_counter_type */
	/* skip, unused field unused_span3_pending_counter (span3_pending_counter) */
	REG_DUMP_PRINT_1("   -span3_pending_counter.span3_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x784d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span3_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span3_span_mode_type */
	/* skip, unused field unused_span3_span_mode (span3_span_mode) */
	REG_DUMP_PRINT_1("   -span3_span_mode.span3_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x784d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span3_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span3_span_height_type */
	/* skip, unused field unused_span3_span_height (span3_span_height) */
	REG_DUMP_PRINT_1("   -span3_span_height.span3_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x784cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span3_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span3_span_width_type */
	/* skip, unused field unused_span3_span_width (span3_span_width) */
	REG_DUMP_PRINT_1("   -span3_span_width.span3_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x784c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span3_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span3_span_column_type */
	/* skip, unused field unused_span3_span_column (span3_span_column) */
	REG_DUMP_PRINT_1("   -span3_span_column.span3_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x784c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span3_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span3_span_row_type */
	/* skip, unused field unused_span3_span_row (span3_span_row) */
	REG_DUMP_PRINT_1("   -span3_span_row.span3_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x784c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span3_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span3_unit_location_type */
	REG_DUMP_PRINT_1("   -span3_unit_location.span3_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x784b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span2_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span2_lock_status_type */
	/* skip, unused field unused_span2_lock_status (span2_lock_status) */
	REG_DUMP_PRINT_1("   -span2_lock_status.span2_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x784b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span2_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span2_pending_counter_type */
	/* skip, unused field unused_span2_pending_counter (span2_pending_counter) */
	REG_DUMP_PRINT_1("   -span2_pending_counter.span2_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x78494);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span2_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span2_span_mode_type */
	/* skip, unused field unused_span2_span_mode (span2_span_mode) */
	REG_DUMP_PRINT_1("   -span2_span_mode.span2_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x78490);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span2_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span2_span_height_type */
	/* skip, unused field unused_span2_span_height (span2_span_height) */
	REG_DUMP_PRINT_1("   -span2_span_height.span2_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7848c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span2_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span2_span_width_type */
	/* skip, unused field unused_span2_span_width (span2_span_width) */
	REG_DUMP_PRINT_1("   -span2_span_width.span2_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x78488);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span2_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span2_span_column_type */
	/* skip, unused field unused_span2_span_column (span2_span_column) */
	REG_DUMP_PRINT_1("   -span2_span_column.span2_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x78484);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span2_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span2_span_row_type */
	/* skip, unused field unused_span2_span_row (span2_span_row) */
	REG_DUMP_PRINT_1("   -span2_span_row.span2_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x78480);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span2_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span2_unit_location_type */
	REG_DUMP_PRINT_1("   -span2_unit_location.span2_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78474);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span1_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span1_lock_status_type */
	/* skip, unused field unused_span1_lock_status (span1_lock_status) */
	REG_DUMP_PRINT_1("   -span1_lock_status.span1_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78470);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span1_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span1_pending_counter_type */
	/* skip, unused field unused_span1_pending_counter (span1_pending_counter) */
	REG_DUMP_PRINT_1("   -span1_pending_counter.span1_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x78454);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span1_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span1_span_mode_type */
	/* skip, unused field unused_span1_span_mode (span1_span_mode) */
	REG_DUMP_PRINT_1("   -span1_span_mode.span1_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x78450);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span1_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span1_span_height_type */
	/* skip, unused field unused_span1_span_height (span1_span_height) */
	REG_DUMP_PRINT_1("   -span1_span_height.span1_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7844c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span1_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span1_span_width_type */
	/* skip, unused field unused_span1_span_width (span1_span_width) */
	REG_DUMP_PRINT_1("   -span1_span_width.span1_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x78448);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span1_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span1_span_column_type */
	/* skip, unused field unused_span1_span_column (span1_span_column) */
	REG_DUMP_PRINT_1("   -span1_span_column.span1_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x78444);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span1_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span1_span_row_type */
	/* skip, unused field unused_span1_span_row (span1_span_row) */
	REG_DUMP_PRINT_1("   -span1_span_row.span1_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x78440);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span1_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span1_unit_location_type */
	REG_DUMP_PRINT_1("   -span1_unit_location.span1_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78434);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span0_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span0_lock_status_type */
	/* skip, unused field unused_span0_lock_status (span0_lock_status) */
	REG_DUMP_PRINT_1("   -span0_lock_status.span0_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78430);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span0_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span0_pending_counter_type */
	/* skip, unused field unused_span0_pending_counter (span0_pending_counter) */
	REG_DUMP_PRINT_1("   -span0_pending_counter.span0_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x78414);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span0_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span0_span_mode_type */
	/* skip, unused field unused_span0_span_mode (span0_span_mode) */
	REG_DUMP_PRINT_1("   -span0_span_mode.span0_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x78410);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span0_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span0_span_height_type */
	/* skip, unused field unused_span0_span_height (span0_span_height) */
	REG_DUMP_PRINT_1("   -span0_span_height.span0_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7840c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span0_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span0_span_width_type */
	/* skip, unused field unused_span0_span_width (span0_span_width) */
	REG_DUMP_PRINT_1("   -span0_span_width.span0_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x78408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span0_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span0_span_column_type */
	/* skip, unused field unused_span0_span_column (span0_span_column) */
	REG_DUMP_PRINT_1("   -span0_span_column.span0_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x78404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span0_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span0_span_row_type */
	/* skip, unused field unused_span0_span_row (span0_span_row) */
	REG_DUMP_PRINT_1("   -span0_span_row.span0_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x78400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span0_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span0_unit_location_type */
	REG_DUMP_PRINT_1("   -span0_unit_location.span0_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.burst_support                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_burst_support_type */
	/* skip, unused field unused_burst_support (burst_support) */
	REG_DUMP_PRINT_1("   -burst_support.burst_support                                                |         0x%01X  |  [RW][01:00]""This register enables or disables different levels of burst support on the data master interface associated with this master register bank. The encoding of this register is explained below.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x78300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.srmd_support                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_srmd_support_type */
	/* skip, unused field unused_srmd_support (srmd_support) */
	REG_DUMP_PRINT_1("   -srmd_support.srmd_support                                                  |         0x%01X  |  [RW][00:00]""This register enables or disables support for Single-Request-Multiple-Data (SRMD) read protocol on the CIO data master interface associated with this master register bank. When set to 0, all data transfers will use Multiple-Request-Multiple-Data (MRMD) protocol. When set to 1, the master will attempt to use SRMD transfers where applicable.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78228);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.physical_block_width_2d_burst_set1                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_physical_block_width_2d_burst_set1_type */
	/* skip, unused field unused_physical_block_width_2d_burst_set1 (physical_block_width_2d_burst_set1) */
	REG_DUMP_PRINT_1("   -physical_block_width_2d_burst_set1.physical_block_width_2d_burst_set1      |      0x%04X  |  [RW][12:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height is larger than 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x78224);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.physical_block_width_1d_burst_set1                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_physical_block_width_1d_burst_set1_type */
	/* skip, unused field unused_physical_block_width_1d_burst_set1 (physical_block_width_1d_burst_set1) */
	REG_DUMP_PRINT_1("   -physical_block_width_1d_burst_set1.physical_block_width_1d_burst_set1      |      0x%04X  |  [RW][12:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height equals 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x78220);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.physical_block_width_2d_burst_set0                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_physical_block_width_2d_burst_set0_type */
	/* skip, unused field unused_physical_block_width_2d_burst_set0 (physical_block_width_2d_burst_set0) */
	REG_DUMP_PRINT_1("   -physical_block_width_2d_burst_set0.physical_block_width_2d_burst_set0      |      0x%04X  |  [RW][12:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height is larger than 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7821c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.physical_block_width_1d_burst_set0                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_physical_block_width_1d_burst_set0_type */
	/* skip, unused field unused_physical_block_width_1d_burst_set0 (physical_block_width_1d_burst_set0) */
	REG_DUMP_PRINT_1("   -physical_block_width_1d_burst_set0.physical_block_width_1d_burst_set0      |      0x%04X  |  [RW][12:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height equals 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x78218);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.maximum_physical_block_height                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_maximum_physical_block_height_type */
	/* skip, unused field unused_maximum_physical_block_height (maximum_physical_block_height) */
	REG_DUMP_PRINT_1("   -maximum_physical_block_height.maximum_physical_block_height                |        0x%02X  |  [RW][05:00]""Maximum physical block height, encoded as number of physical block rows minus 1, to be used by the DMA masters when moving or initializing blocks of data. This value determines the splitting of data units into rows of physical blocks.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x78214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel_descriptor_base_address                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -channel_descriptor_base_address.channel_descriptor_base_address            |  0x%08X  |  [RW][31:00]""Channel descriptor base address register holding the external memory mapped location from where channel descriptor information is to be fetched on a channel bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.terminal_descriptor_base_address                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_terminal_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -terminal_descriptor_base_address.terminal_descriptor_base_address          |  0x%08X  |  [RW][31:00]""Terminal descriptor base address register holding the external memory mapped location from where terminal descriptor information is to be fetched on a channel bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x7820c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.span_descriptor_base_address                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_span_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -span_descriptor_base_address.span_descriptor_base_address                  |  0x%08X  |  [RW][31:00]""Span descriptor base address register holding the external memory mapped location from where span descriptor information is to be fetched on a span bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.unit_descriptor_base_address                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_unit_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -unit_descriptor_base_address.unit_descriptor_base_address                  |  0x%08X  |  [RW][31:00]""Unit descriptor base address register holding the external memory mapped location from where unit descriptor information is to be fetched on a unit bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.idle                                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_idle_type */
	/* skip, unused field unused_idle (idle) */
	REG_DUMP_PRINT_1("   -idle.idle                                                                  |         0x%01X  |  [RO][00:00]""Idle read-only status register, indicating whether any command is in flight on the DMA or not. When the value of this register is equal to '0', instructions are in flight and/or have not been acknowledged and hence the DMA is regarded as busy. When the value of this register is equal to '1' the DMA is inactive and hence regarded as idle.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78150);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.req1_request_resourced                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_req1_request_resourced_type */
	/* skip, unused field unused_req1_request_resourced (req1_request_resourced) */
	REG_DUMP_PRINT_1("   -req1_request_resourced.req1_request_resourced                              |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7814c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.req1_request_valid                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_req1_request_valid_type */
	/* skip, unused field unused_req1_request_valid (req1_request_valid) */
	REG_DUMP_PRINT_1("   -req1_request_valid.req1_request_valid                                      |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78148);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.req1_setup_2                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_req1_setup_2_type */
	/* skip, unused field unused_req1_setup_2 (req1_setup_2) */
	REG_DUMP_PRINT_1("   -req1_setup_2.req1_setup_2                                                  |       0x%03X  |  [RW][11:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0x78144);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.req1_setup_1                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_req1_setup_1_type */
	/* skip, unused field unused_req1_setup_1 (req1_setup_1) */
	REG_DUMP_PRINT_1("   -req1_setup_1.req1_setup_1                                                  |    0x%06X  |  [RW][21:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 21));
	val = REG_DUMP_READ_REGISTER(0x78140);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.req1_instruction                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_req1_instruction_type */
	/* skip, unused field unused_req1_instruction (req1_instruction) */
	REG_DUMP_PRINT_1("   -req1_instruction.req1_instruction                                          |     0x%05X  |  [RW][17:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 17));
	val = REG_DUMP_READ_REGISTER(0x78110);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.req0_request_resourced                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_req0_request_resourced_type */
	/* skip, unused field unused_req0_request_resourced (req0_request_resourced) */
	REG_DUMP_PRINT_1("   -req0_request_resourced.req0_request_resourced                              |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7810c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.req0_request_valid                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_req0_request_valid_type */
	/* skip, unused field unused_req0_request_valid (req0_request_valid) */
	REG_DUMP_PRINT_1("   -req0_request_valid.req0_request_valid                                      |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.req0_setup_2                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_req0_setup_2_type */
	/* skip, unused field unused_req0_setup_2 (req0_setup_2) */
	REG_DUMP_PRINT_1("   -req0_setup_2.req0_setup_2                                                  |       0x%03X  |  [RW][11:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 11));
	val = REG_DUMP_READ_REGISTER(0x78104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.req0_setup_1                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_req0_setup_1_type */
	/* skip, unused field unused_req0_setup_1 (req0_setup_1) */
	REG_DUMP_PRINT_1("   -req0_setup_1.req0_setup_1                                                  |    0x%06X  |  [RW][21:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 21));
	val = REG_DUMP_READ_REGISTER(0x78100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.req0_instruction                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_req0_instruction_type */
	/* skip, unused field unused_req0_instruction (req0_instruction) */
	REG_DUMP_PRINT_1("   -req0_instruction.req0_instruction                                          |     0x%05X  |  [RW][17:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 17));
	val = REG_DUMP_READ_REGISTER(0x78074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel1_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel1_lock_status_type */
	/* skip, unused field unused_channel1_lock_status (channel1_lock_status) */
	REG_DUMP_PRINT_1("   -channel1_lock_status.channel1_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel1_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel1_pending_counter_type */
	/* skip, unused field unused_channel1_pending_counter (channel1_pending_counter) */
	REG_DUMP_PRINT_1("   -channel1_pending_counter.channel1_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x7806c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel1_completed_counter                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel1_completed_counter_type */
	/* skip, unused field unused_channel1_completed_counter (channel1_completed_counter) */
	REG_DUMP_PRINT_1("   -channel1_completed_counter.channel1_completed_counter                      |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7805c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel1_acknowledge_data                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel1_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel1_acknowledge_data.channel1_acknowledge_data                        |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel1_acknowledge_address                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel1_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel1_acknowledge_address.channel1_acknowledge_address                  |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel1_acknowledge_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel1_acknowledge_mode_type */
	/* skip, unused field unused_channel1_acknowledge_mode (channel1_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel1_acknowledge_mode.channel1_acknowledge_mode                        |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x78050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel1_global_set_id                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel1_global_set_id_type */
	/* skip, unused field unused_channel1_global_set_id (channel1_global_set_id) */
	REG_DUMP_PRINT_1("   -channel1_global_set_id.channel1_global_set_id                              |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel1_padding_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel1_padding_mode_type */
	/* skip, unused field unused_channel1_padding_mode (channel1_padding_mode) */
	REG_DUMP_PRINT_1("   -channel1_padding_mode.channel1_padding_mode                                |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x78044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel1_element_initialization_data                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel1_element_initialization_data_type */
	/* skip, unused field unused_channel1_element_initialization_data (channel1_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel1_element_initialization_data.channel1_element_initialization_data  |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel1_element_extend_mode                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel1_element_extend_mode_type */
	/* skip, unused field unused_channel1_element_extend_mode (channel1_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel1_element_extend_mode.channel1_element_extend_mode                  |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel0_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel0_lock_status_type */
	/* skip, unused field unused_channel0_lock_status (channel0_lock_status) */
	REG_DUMP_PRINT_1("   -channel0_lock_status.channel0_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel0_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel0_pending_counter_type */
	/* skip, unused field unused_channel0_pending_counter (channel0_pending_counter) */
	REG_DUMP_PRINT_1("   -channel0_pending_counter.channel0_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x7802c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel0_completed_counter                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel0_completed_counter_type */
	/* skip, unused field unused_channel0_completed_counter (channel0_completed_counter) */
	REG_DUMP_PRINT_1("   -channel0_completed_counter.channel0_completed_counter                      |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7801c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel0_acknowledge_data                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel0_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel0_acknowledge_data.channel0_acknowledge_data                        |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel0_acknowledge_address                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel0_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel0_acknowledge_address.channel0_acknowledge_address                  |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x78014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel0_acknowledge_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel0_acknowledge_mode_type */
	/* skip, unused field unused_channel0_acknowledge_mode (channel0_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel0_acknowledge_mode.channel0_acknowledge_mode                        |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x78010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel0_global_set_id                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel0_global_set_id_type */
	/* skip, unused field unused_channel0_global_set_id (channel0_global_set_id) */
	REG_DUMP_PRINT_1("   -channel0_global_set_id.channel0_global_set_id                              |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel0_padding_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel0_padding_mode_type */
	/* skip, unused field unused_channel0_padding_mode (channel0_padding_mode) */
	REG_DUMP_PRINT_1("   -channel0_padding_mode.channel0_padding_mode                                |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x78004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel0_element_initialization_data                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel0_element_initialization_data_type */
	/* skip, unused field unused_channel0_element_initialization_data (channel0_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel0_element_initialization_data.channel0_element_initialization_data  |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x78000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_internal.channel0_element_extend_mode                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_internal_channel0_element_extend_mode_type */
	/* skip, unused field unused_channel0_element_extend_mode (channel0_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel0_element_extend_mode.channel0_element_extend_mode                  |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
} /* end dma_internal */

/* Generated Debug Code: Device dma_external0 */
void ia_css_debug_dump_dma_external0(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x737f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal31_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal31_lock_status_type */
	/* skip, unused field unused_terminal31_lock_status (terminal31_lock_status) */
	REG_DUMP_PRINT_1("   -terminal31_lock_status.terminal31_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x737f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal31_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal31_pending_counter_type */
	/* skip, unused field unused_terminal31_pending_counter (terminal31_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal31_pending_counter.terminal31_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x737d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal31_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal31_port_mode_type */
	/* skip, unused field unused_terminal31_port_mode (terminal31_port_mode) */
	REG_DUMP_PRINT_1("   -terminal31_port_mode.terminal31_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x737d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal31_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal31_cio_info_setup_type */
	/* skip, unused field unused_terminal31_cio_info_setup (terminal31_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal31_cio_info_setup.terminal31_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x737cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal31_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal31_element_setup_type */
	/* skip, unused field unused_terminal31_element_setup (terminal31_element_setup) */
	REG_DUMP_PRINT_1("   -terminal31_element_setup.terminal31_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x737c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal31_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal31_region_stride_type */
	/* skip, unused field unused_terminal31_region_stride (terminal31_region_stride) */
	REG_DUMP_PRINT_1("   -terminal31_region_stride.terminal31_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x737c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal31_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal31_region_width_type */
	/* skip, unused field unused_terminal31_region_width (terminal31_region_width) */
	REG_DUMP_PRINT_1("   -terminal31_region_width.terminal31_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x737c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal31_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal31_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal31_region_origin.terminal31_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x737b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal30_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal30_lock_status_type */
	/* skip, unused field unused_terminal30_lock_status (terminal30_lock_status) */
	REG_DUMP_PRINT_1("   -terminal30_lock_status.terminal30_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x737b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal30_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal30_pending_counter_type */
	/* skip, unused field unused_terminal30_pending_counter (terminal30_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal30_pending_counter.terminal30_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73794);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal30_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal30_port_mode_type */
	/* skip, unused field unused_terminal30_port_mode (terminal30_port_mode) */
	REG_DUMP_PRINT_1("   -terminal30_port_mode.terminal30_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73790);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal30_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal30_cio_info_setup_type */
	/* skip, unused field unused_terminal30_cio_info_setup (terminal30_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal30_cio_info_setup.terminal30_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7378c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal30_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal30_element_setup_type */
	/* skip, unused field unused_terminal30_element_setup (terminal30_element_setup) */
	REG_DUMP_PRINT_1("   -terminal30_element_setup.terminal30_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73788);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal30_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal30_region_stride_type */
	/* skip, unused field unused_terminal30_region_stride (terminal30_region_stride) */
	REG_DUMP_PRINT_1("   -terminal30_region_stride.terminal30_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73784);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal30_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal30_region_width_type */
	/* skip, unused field unused_terminal30_region_width (terminal30_region_width) */
	REG_DUMP_PRINT_1("   -terminal30_region_width.terminal30_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73780);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal30_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal30_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal30_region_origin.terminal30_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73774);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal29_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal29_lock_status_type */
	/* skip, unused field unused_terminal29_lock_status (terminal29_lock_status) */
	REG_DUMP_PRINT_1("   -terminal29_lock_status.terminal29_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73770);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal29_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal29_pending_counter_type */
	/* skip, unused field unused_terminal29_pending_counter (terminal29_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal29_pending_counter.terminal29_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73754);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal29_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal29_port_mode_type */
	/* skip, unused field unused_terminal29_port_mode (terminal29_port_mode) */
	REG_DUMP_PRINT_1("   -terminal29_port_mode.terminal29_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73750);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal29_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal29_cio_info_setup_type */
	/* skip, unused field unused_terminal29_cio_info_setup (terminal29_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal29_cio_info_setup.terminal29_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7374c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal29_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal29_element_setup_type */
	/* skip, unused field unused_terminal29_element_setup (terminal29_element_setup) */
	REG_DUMP_PRINT_1("   -terminal29_element_setup.terminal29_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73748);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal29_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal29_region_stride_type */
	/* skip, unused field unused_terminal29_region_stride (terminal29_region_stride) */
	REG_DUMP_PRINT_1("   -terminal29_region_stride.terminal29_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73744);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal29_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal29_region_width_type */
	/* skip, unused field unused_terminal29_region_width (terminal29_region_width) */
	REG_DUMP_PRINT_1("   -terminal29_region_width.terminal29_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73740);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal29_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal29_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal29_region_origin.terminal29_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73734);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal28_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal28_lock_status_type */
	/* skip, unused field unused_terminal28_lock_status (terminal28_lock_status) */
	REG_DUMP_PRINT_1("   -terminal28_lock_status.terminal28_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73730);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal28_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal28_pending_counter_type */
	/* skip, unused field unused_terminal28_pending_counter (terminal28_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal28_pending_counter.terminal28_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73714);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal28_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal28_port_mode_type */
	/* skip, unused field unused_terminal28_port_mode (terminal28_port_mode) */
	REG_DUMP_PRINT_1("   -terminal28_port_mode.terminal28_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73710);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal28_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal28_cio_info_setup_type */
	/* skip, unused field unused_terminal28_cio_info_setup (terminal28_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal28_cio_info_setup.terminal28_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7370c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal28_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal28_element_setup_type */
	/* skip, unused field unused_terminal28_element_setup (terminal28_element_setup) */
	REG_DUMP_PRINT_1("   -terminal28_element_setup.terminal28_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73708);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal28_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal28_region_stride_type */
	/* skip, unused field unused_terminal28_region_stride (terminal28_region_stride) */
	REG_DUMP_PRINT_1("   -terminal28_region_stride.terminal28_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73704);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal28_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal28_region_width_type */
	/* skip, unused field unused_terminal28_region_width (terminal28_region_width) */
	REG_DUMP_PRINT_1("   -terminal28_region_width.terminal28_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73700);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal28_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal28_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal28_region_origin.terminal28_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x736f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal27_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal27_lock_status_type */
	/* skip, unused field unused_terminal27_lock_status (terminal27_lock_status) */
	REG_DUMP_PRINT_1("   -terminal27_lock_status.terminal27_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x736f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal27_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal27_pending_counter_type */
	/* skip, unused field unused_terminal27_pending_counter (terminal27_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal27_pending_counter.terminal27_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x736d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal27_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal27_port_mode_type */
	/* skip, unused field unused_terminal27_port_mode (terminal27_port_mode) */
	REG_DUMP_PRINT_1("   -terminal27_port_mode.terminal27_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x736d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal27_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal27_cio_info_setup_type */
	/* skip, unused field unused_terminal27_cio_info_setup (terminal27_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal27_cio_info_setup.terminal27_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x736cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal27_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal27_element_setup_type */
	/* skip, unused field unused_terminal27_element_setup (terminal27_element_setup) */
	REG_DUMP_PRINT_1("   -terminal27_element_setup.terminal27_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x736c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal27_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal27_region_stride_type */
	/* skip, unused field unused_terminal27_region_stride (terminal27_region_stride) */
	REG_DUMP_PRINT_1("   -terminal27_region_stride.terminal27_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x736c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal27_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal27_region_width_type */
	/* skip, unused field unused_terminal27_region_width (terminal27_region_width) */
	REG_DUMP_PRINT_1("   -terminal27_region_width.terminal27_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x736c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal27_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal27_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal27_region_origin.terminal27_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x736b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal26_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal26_lock_status_type */
	/* skip, unused field unused_terminal26_lock_status (terminal26_lock_status) */
	REG_DUMP_PRINT_1("   -terminal26_lock_status.terminal26_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x736b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal26_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal26_pending_counter_type */
	/* skip, unused field unused_terminal26_pending_counter (terminal26_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal26_pending_counter.terminal26_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73694);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal26_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal26_port_mode_type */
	/* skip, unused field unused_terminal26_port_mode (terminal26_port_mode) */
	REG_DUMP_PRINT_1("   -terminal26_port_mode.terminal26_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73690);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal26_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal26_cio_info_setup_type */
	/* skip, unused field unused_terminal26_cio_info_setup (terminal26_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal26_cio_info_setup.terminal26_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7368c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal26_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal26_element_setup_type */
	/* skip, unused field unused_terminal26_element_setup (terminal26_element_setup) */
	REG_DUMP_PRINT_1("   -terminal26_element_setup.terminal26_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73688);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal26_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal26_region_stride_type */
	/* skip, unused field unused_terminal26_region_stride (terminal26_region_stride) */
	REG_DUMP_PRINT_1("   -terminal26_region_stride.terminal26_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73684);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal26_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal26_region_width_type */
	/* skip, unused field unused_terminal26_region_width (terminal26_region_width) */
	REG_DUMP_PRINT_1("   -terminal26_region_width.terminal26_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73680);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal26_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal26_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal26_region_origin.terminal26_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73674);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal25_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal25_lock_status_type */
	/* skip, unused field unused_terminal25_lock_status (terminal25_lock_status) */
	REG_DUMP_PRINT_1("   -terminal25_lock_status.terminal25_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73670);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal25_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal25_pending_counter_type */
	/* skip, unused field unused_terminal25_pending_counter (terminal25_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal25_pending_counter.terminal25_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73654);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal25_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal25_port_mode_type */
	/* skip, unused field unused_terminal25_port_mode (terminal25_port_mode) */
	REG_DUMP_PRINT_1("   -terminal25_port_mode.terminal25_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73650);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal25_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal25_cio_info_setup_type */
	/* skip, unused field unused_terminal25_cio_info_setup (terminal25_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal25_cio_info_setup.terminal25_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7364c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal25_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal25_element_setup_type */
	/* skip, unused field unused_terminal25_element_setup (terminal25_element_setup) */
	REG_DUMP_PRINT_1("   -terminal25_element_setup.terminal25_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73648);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal25_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal25_region_stride_type */
	/* skip, unused field unused_terminal25_region_stride (terminal25_region_stride) */
	REG_DUMP_PRINT_1("   -terminal25_region_stride.terminal25_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73644);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal25_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal25_region_width_type */
	/* skip, unused field unused_terminal25_region_width (terminal25_region_width) */
	REG_DUMP_PRINT_1("   -terminal25_region_width.terminal25_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73640);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal25_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal25_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal25_region_origin.terminal25_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73634);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal24_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal24_lock_status_type */
	/* skip, unused field unused_terminal24_lock_status (terminal24_lock_status) */
	REG_DUMP_PRINT_1("   -terminal24_lock_status.terminal24_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73630);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal24_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal24_pending_counter_type */
	/* skip, unused field unused_terminal24_pending_counter (terminal24_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal24_pending_counter.terminal24_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73614);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal24_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal24_port_mode_type */
	/* skip, unused field unused_terminal24_port_mode (terminal24_port_mode) */
	REG_DUMP_PRINT_1("   -terminal24_port_mode.terminal24_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73610);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal24_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal24_cio_info_setup_type */
	/* skip, unused field unused_terminal24_cio_info_setup (terminal24_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal24_cio_info_setup.terminal24_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7360c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal24_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal24_element_setup_type */
	/* skip, unused field unused_terminal24_element_setup (terminal24_element_setup) */
	REG_DUMP_PRINT_1("   -terminal24_element_setup.terminal24_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73608);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal24_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal24_region_stride_type */
	/* skip, unused field unused_terminal24_region_stride (terminal24_region_stride) */
	REG_DUMP_PRINT_1("   -terminal24_region_stride.terminal24_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73604);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal24_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal24_region_width_type */
	/* skip, unused field unused_terminal24_region_width (terminal24_region_width) */
	REG_DUMP_PRINT_1("   -terminal24_region_width.terminal24_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal24_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal24_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal24_region_origin.terminal24_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x735f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal23_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal23_lock_status_type */
	/* skip, unused field unused_terminal23_lock_status (terminal23_lock_status) */
	REG_DUMP_PRINT_1("   -terminal23_lock_status.terminal23_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x735f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal23_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal23_pending_counter_type */
	/* skip, unused field unused_terminal23_pending_counter (terminal23_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal23_pending_counter.terminal23_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x735d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal23_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal23_port_mode_type */
	/* skip, unused field unused_terminal23_port_mode (terminal23_port_mode) */
	REG_DUMP_PRINT_1("   -terminal23_port_mode.terminal23_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x735d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal23_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal23_cio_info_setup_type */
	/* skip, unused field unused_terminal23_cio_info_setup (terminal23_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal23_cio_info_setup.terminal23_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x735cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal23_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal23_element_setup_type */
	/* skip, unused field unused_terminal23_element_setup (terminal23_element_setup) */
	REG_DUMP_PRINT_1("   -terminal23_element_setup.terminal23_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x735c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal23_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal23_region_stride_type */
	/* skip, unused field unused_terminal23_region_stride (terminal23_region_stride) */
	REG_DUMP_PRINT_1("   -terminal23_region_stride.terminal23_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x735c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal23_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal23_region_width_type */
	/* skip, unused field unused_terminal23_region_width (terminal23_region_width) */
	REG_DUMP_PRINT_1("   -terminal23_region_width.terminal23_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x735c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal23_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal23_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal23_region_origin.terminal23_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x735b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal22_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal22_lock_status_type */
	/* skip, unused field unused_terminal22_lock_status (terminal22_lock_status) */
	REG_DUMP_PRINT_1("   -terminal22_lock_status.terminal22_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x735b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal22_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal22_pending_counter_type */
	/* skip, unused field unused_terminal22_pending_counter (terminal22_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal22_pending_counter.terminal22_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73594);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal22_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal22_port_mode_type */
	/* skip, unused field unused_terminal22_port_mode (terminal22_port_mode) */
	REG_DUMP_PRINT_1("   -terminal22_port_mode.terminal22_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73590);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal22_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal22_cio_info_setup_type */
	/* skip, unused field unused_terminal22_cio_info_setup (terminal22_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal22_cio_info_setup.terminal22_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7358c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal22_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal22_element_setup_type */
	/* skip, unused field unused_terminal22_element_setup (terminal22_element_setup) */
	REG_DUMP_PRINT_1("   -terminal22_element_setup.terminal22_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73588);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal22_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal22_region_stride_type */
	/* skip, unused field unused_terminal22_region_stride (terminal22_region_stride) */
	REG_DUMP_PRINT_1("   -terminal22_region_stride.terminal22_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73584);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal22_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal22_region_width_type */
	/* skip, unused field unused_terminal22_region_width (terminal22_region_width) */
	REG_DUMP_PRINT_1("   -terminal22_region_width.terminal22_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73580);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal22_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal22_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal22_region_origin.terminal22_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73574);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal21_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal21_lock_status_type */
	/* skip, unused field unused_terminal21_lock_status (terminal21_lock_status) */
	REG_DUMP_PRINT_1("   -terminal21_lock_status.terminal21_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73570);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal21_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal21_pending_counter_type */
	/* skip, unused field unused_terminal21_pending_counter (terminal21_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal21_pending_counter.terminal21_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73554);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal21_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal21_port_mode_type */
	/* skip, unused field unused_terminal21_port_mode (terminal21_port_mode) */
	REG_DUMP_PRINT_1("   -terminal21_port_mode.terminal21_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73550);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal21_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal21_cio_info_setup_type */
	/* skip, unused field unused_terminal21_cio_info_setup (terminal21_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal21_cio_info_setup.terminal21_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7354c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal21_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal21_element_setup_type */
	/* skip, unused field unused_terminal21_element_setup (terminal21_element_setup) */
	REG_DUMP_PRINT_1("   -terminal21_element_setup.terminal21_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73548);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal21_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal21_region_stride_type */
	/* skip, unused field unused_terminal21_region_stride (terminal21_region_stride) */
	REG_DUMP_PRINT_1("   -terminal21_region_stride.terminal21_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73544);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal21_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal21_region_width_type */
	/* skip, unused field unused_terminal21_region_width (terminal21_region_width) */
	REG_DUMP_PRINT_1("   -terminal21_region_width.terminal21_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73540);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal21_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal21_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal21_region_origin.terminal21_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73534);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal20_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal20_lock_status_type */
	/* skip, unused field unused_terminal20_lock_status (terminal20_lock_status) */
	REG_DUMP_PRINT_1("   -terminal20_lock_status.terminal20_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73530);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal20_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal20_pending_counter_type */
	/* skip, unused field unused_terminal20_pending_counter (terminal20_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal20_pending_counter.terminal20_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73514);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal20_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal20_port_mode_type */
	/* skip, unused field unused_terminal20_port_mode (terminal20_port_mode) */
	REG_DUMP_PRINT_1("   -terminal20_port_mode.terminal20_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73510);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal20_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal20_cio_info_setup_type */
	/* skip, unused field unused_terminal20_cio_info_setup (terminal20_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal20_cio_info_setup.terminal20_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7350c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal20_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal20_element_setup_type */
	/* skip, unused field unused_terminal20_element_setup (terminal20_element_setup) */
	REG_DUMP_PRINT_1("   -terminal20_element_setup.terminal20_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73508);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal20_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal20_region_stride_type */
	/* skip, unused field unused_terminal20_region_stride (terminal20_region_stride) */
	REG_DUMP_PRINT_1("   -terminal20_region_stride.terminal20_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73504);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal20_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal20_region_width_type */
	/* skip, unused field unused_terminal20_region_width (terminal20_region_width) */
	REG_DUMP_PRINT_1("   -terminal20_region_width.terminal20_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73500);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal20_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal20_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal20_region_origin.terminal20_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x734f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal19_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal19_lock_status_type */
	/* skip, unused field unused_terminal19_lock_status (terminal19_lock_status) */
	REG_DUMP_PRINT_1("   -terminal19_lock_status.terminal19_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x734f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal19_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal19_pending_counter_type */
	/* skip, unused field unused_terminal19_pending_counter (terminal19_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal19_pending_counter.terminal19_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x734d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal19_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal19_port_mode_type */
	/* skip, unused field unused_terminal19_port_mode (terminal19_port_mode) */
	REG_DUMP_PRINT_1("   -terminal19_port_mode.terminal19_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x734d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal19_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal19_cio_info_setup_type */
	/* skip, unused field unused_terminal19_cio_info_setup (terminal19_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal19_cio_info_setup.terminal19_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x734cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal19_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal19_element_setup_type */
	/* skip, unused field unused_terminal19_element_setup (terminal19_element_setup) */
	REG_DUMP_PRINT_1("   -terminal19_element_setup.terminal19_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x734c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal19_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal19_region_stride_type */
	/* skip, unused field unused_terminal19_region_stride (terminal19_region_stride) */
	REG_DUMP_PRINT_1("   -terminal19_region_stride.terminal19_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x734c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal19_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal19_region_width_type */
	/* skip, unused field unused_terminal19_region_width (terminal19_region_width) */
	REG_DUMP_PRINT_1("   -terminal19_region_width.terminal19_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x734c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal19_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal19_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal19_region_origin.terminal19_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x734b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal18_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal18_lock_status_type */
	/* skip, unused field unused_terminal18_lock_status (terminal18_lock_status) */
	REG_DUMP_PRINT_1("   -terminal18_lock_status.terminal18_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x734b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal18_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal18_pending_counter_type */
	/* skip, unused field unused_terminal18_pending_counter (terminal18_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal18_pending_counter.terminal18_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73494);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal18_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal18_port_mode_type */
	/* skip, unused field unused_terminal18_port_mode (terminal18_port_mode) */
	REG_DUMP_PRINT_1("   -terminal18_port_mode.terminal18_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73490);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal18_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal18_cio_info_setup_type */
	/* skip, unused field unused_terminal18_cio_info_setup (terminal18_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal18_cio_info_setup.terminal18_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7348c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal18_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal18_element_setup_type */
	/* skip, unused field unused_terminal18_element_setup (terminal18_element_setup) */
	REG_DUMP_PRINT_1("   -terminal18_element_setup.terminal18_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73488);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal18_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal18_region_stride_type */
	/* skip, unused field unused_terminal18_region_stride (terminal18_region_stride) */
	REG_DUMP_PRINT_1("   -terminal18_region_stride.terminal18_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73484);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal18_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal18_region_width_type */
	/* skip, unused field unused_terminal18_region_width (terminal18_region_width) */
	REG_DUMP_PRINT_1("   -terminal18_region_width.terminal18_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73480);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal18_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal18_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal18_region_origin.terminal18_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73474);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal17_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal17_lock_status_type */
	/* skip, unused field unused_terminal17_lock_status (terminal17_lock_status) */
	REG_DUMP_PRINT_1("   -terminal17_lock_status.terminal17_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73470);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal17_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal17_pending_counter_type */
	/* skip, unused field unused_terminal17_pending_counter (terminal17_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal17_pending_counter.terminal17_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73454);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal17_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal17_port_mode_type */
	/* skip, unused field unused_terminal17_port_mode (terminal17_port_mode) */
	REG_DUMP_PRINT_1("   -terminal17_port_mode.terminal17_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73450);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal17_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal17_cio_info_setup_type */
	/* skip, unused field unused_terminal17_cio_info_setup (terminal17_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal17_cio_info_setup.terminal17_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7344c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal17_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal17_element_setup_type */
	/* skip, unused field unused_terminal17_element_setup (terminal17_element_setup) */
	REG_DUMP_PRINT_1("   -terminal17_element_setup.terminal17_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73448);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal17_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal17_region_stride_type */
	/* skip, unused field unused_terminal17_region_stride (terminal17_region_stride) */
	REG_DUMP_PRINT_1("   -terminal17_region_stride.terminal17_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73444);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal17_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal17_region_width_type */
	/* skip, unused field unused_terminal17_region_width (terminal17_region_width) */
	REG_DUMP_PRINT_1("   -terminal17_region_width.terminal17_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73440);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal17_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal17_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal17_region_origin.terminal17_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73434);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal16_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal16_lock_status_type */
	/* skip, unused field unused_terminal16_lock_status (terminal16_lock_status) */
	REG_DUMP_PRINT_1("   -terminal16_lock_status.terminal16_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73430);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal16_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal16_pending_counter_type */
	/* skip, unused field unused_terminal16_pending_counter (terminal16_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal16_pending_counter.terminal16_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73414);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal16_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal16_port_mode_type */
	/* skip, unused field unused_terminal16_port_mode (terminal16_port_mode) */
	REG_DUMP_PRINT_1("   -terminal16_port_mode.terminal16_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73410);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal16_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal16_cio_info_setup_type */
	/* skip, unused field unused_terminal16_cio_info_setup (terminal16_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal16_cio_info_setup.terminal16_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7340c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal16_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal16_element_setup_type */
	/* skip, unused field unused_terminal16_element_setup (terminal16_element_setup) */
	REG_DUMP_PRINT_1("   -terminal16_element_setup.terminal16_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal16_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal16_region_stride_type */
	/* skip, unused field unused_terminal16_region_stride (terminal16_region_stride) */
	REG_DUMP_PRINT_1("   -terminal16_region_stride.terminal16_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal16_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal16_region_width_type */
	/* skip, unused field unused_terminal16_region_width (terminal16_region_width) */
	REG_DUMP_PRINT_1("   -terminal16_region_width.terminal16_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal16_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal16_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal16_region_origin.terminal16_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x733f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal15_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal15_lock_status_type */
	/* skip, unused field unused_terminal15_lock_status (terminal15_lock_status) */
	REG_DUMP_PRINT_1("   -terminal15_lock_status.terminal15_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x733f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal15_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal15_pending_counter_type */
	/* skip, unused field unused_terminal15_pending_counter (terminal15_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal15_pending_counter.terminal15_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x733d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal15_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal15_port_mode_type */
	/* skip, unused field unused_terminal15_port_mode (terminal15_port_mode) */
	REG_DUMP_PRINT_1("   -terminal15_port_mode.terminal15_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x733d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal15_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal15_cio_info_setup_type */
	/* skip, unused field unused_terminal15_cio_info_setup (terminal15_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal15_cio_info_setup.terminal15_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x733cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal15_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal15_element_setup_type */
	/* skip, unused field unused_terminal15_element_setup (terminal15_element_setup) */
	REG_DUMP_PRINT_1("   -terminal15_element_setup.terminal15_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x733c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal15_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal15_region_stride_type */
	/* skip, unused field unused_terminal15_region_stride (terminal15_region_stride) */
	REG_DUMP_PRINT_1("   -terminal15_region_stride.terminal15_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x733c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal15_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal15_region_width_type */
	/* skip, unused field unused_terminal15_region_width (terminal15_region_width) */
	REG_DUMP_PRINT_1("   -terminal15_region_width.terminal15_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x733c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal15_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal15_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal15_region_origin.terminal15_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x733b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal14_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal14_lock_status_type */
	/* skip, unused field unused_terminal14_lock_status (terminal14_lock_status) */
	REG_DUMP_PRINT_1("   -terminal14_lock_status.terminal14_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x733b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal14_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal14_pending_counter_type */
	/* skip, unused field unused_terminal14_pending_counter (terminal14_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal14_pending_counter.terminal14_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73394);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal14_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal14_port_mode_type */
	/* skip, unused field unused_terminal14_port_mode (terminal14_port_mode) */
	REG_DUMP_PRINT_1("   -terminal14_port_mode.terminal14_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73390);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal14_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal14_cio_info_setup_type */
	/* skip, unused field unused_terminal14_cio_info_setup (terminal14_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal14_cio_info_setup.terminal14_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7338c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal14_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal14_element_setup_type */
	/* skip, unused field unused_terminal14_element_setup (terminal14_element_setup) */
	REG_DUMP_PRINT_1("   -terminal14_element_setup.terminal14_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73388);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal14_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal14_region_stride_type */
	/* skip, unused field unused_terminal14_region_stride (terminal14_region_stride) */
	REG_DUMP_PRINT_1("   -terminal14_region_stride.terminal14_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73384);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal14_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal14_region_width_type */
	/* skip, unused field unused_terminal14_region_width (terminal14_region_width) */
	REG_DUMP_PRINT_1("   -terminal14_region_width.terminal14_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73380);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal14_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal14_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal14_region_origin.terminal14_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73374);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal13_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal13_lock_status_type */
	/* skip, unused field unused_terminal13_lock_status (terminal13_lock_status) */
	REG_DUMP_PRINT_1("   -terminal13_lock_status.terminal13_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73370);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal13_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal13_pending_counter_type */
	/* skip, unused field unused_terminal13_pending_counter (terminal13_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal13_pending_counter.terminal13_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73354);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal13_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal13_port_mode_type */
	/* skip, unused field unused_terminal13_port_mode (terminal13_port_mode) */
	REG_DUMP_PRINT_1("   -terminal13_port_mode.terminal13_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73350);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal13_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal13_cio_info_setup_type */
	/* skip, unused field unused_terminal13_cio_info_setup (terminal13_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal13_cio_info_setup.terminal13_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7334c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal13_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal13_element_setup_type */
	/* skip, unused field unused_terminal13_element_setup (terminal13_element_setup) */
	REG_DUMP_PRINT_1("   -terminal13_element_setup.terminal13_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73348);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal13_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal13_region_stride_type */
	/* skip, unused field unused_terminal13_region_stride (terminal13_region_stride) */
	REG_DUMP_PRINT_1("   -terminal13_region_stride.terminal13_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73344);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal13_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal13_region_width_type */
	/* skip, unused field unused_terminal13_region_width (terminal13_region_width) */
	REG_DUMP_PRINT_1("   -terminal13_region_width.terminal13_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73340);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal13_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal13_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal13_region_origin.terminal13_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73334);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal12_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal12_lock_status_type */
	/* skip, unused field unused_terminal12_lock_status (terminal12_lock_status) */
	REG_DUMP_PRINT_1("   -terminal12_lock_status.terminal12_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73330);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal12_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal12_pending_counter_type */
	/* skip, unused field unused_terminal12_pending_counter (terminal12_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal12_pending_counter.terminal12_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal12_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal12_port_mode_type */
	/* skip, unused field unused_terminal12_port_mode (terminal12_port_mode) */
	REG_DUMP_PRINT_1("   -terminal12_port_mode.terminal12_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal12_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal12_cio_info_setup_type */
	/* skip, unused field unused_terminal12_cio_info_setup (terminal12_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal12_cio_info_setup.terminal12_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7330c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal12_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal12_element_setup_type */
	/* skip, unused field unused_terminal12_element_setup (terminal12_element_setup) */
	REG_DUMP_PRINT_1("   -terminal12_element_setup.terminal12_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal12_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal12_region_stride_type */
	/* skip, unused field unused_terminal12_region_stride (terminal12_region_stride) */
	REG_DUMP_PRINT_1("   -terminal12_region_stride.terminal12_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal12_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal12_region_width_type */
	/* skip, unused field unused_terminal12_region_width (terminal12_region_width) */
	REG_DUMP_PRINT_1("   -terminal12_region_width.terminal12_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal12_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal12_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal12_region_origin.terminal12_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x732f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal11_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal11_lock_status_type */
	/* skip, unused field unused_terminal11_lock_status (terminal11_lock_status) */
	REG_DUMP_PRINT_1("   -terminal11_lock_status.terminal11_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x732f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal11_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal11_pending_counter_type */
	/* skip, unused field unused_terminal11_pending_counter (terminal11_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal11_pending_counter.terminal11_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x732d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal11_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal11_port_mode_type */
	/* skip, unused field unused_terminal11_port_mode (terminal11_port_mode) */
	REG_DUMP_PRINT_1("   -terminal11_port_mode.terminal11_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x732d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal11_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal11_cio_info_setup_type */
	/* skip, unused field unused_terminal11_cio_info_setup (terminal11_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal11_cio_info_setup.terminal11_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x732cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal11_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal11_element_setup_type */
	/* skip, unused field unused_terminal11_element_setup (terminal11_element_setup) */
	REG_DUMP_PRINT_1("   -terminal11_element_setup.terminal11_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x732c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal11_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal11_region_stride_type */
	/* skip, unused field unused_terminal11_region_stride (terminal11_region_stride) */
	REG_DUMP_PRINT_1("   -terminal11_region_stride.terminal11_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x732c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal11_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal11_region_width_type */
	/* skip, unused field unused_terminal11_region_width (terminal11_region_width) */
	REG_DUMP_PRINT_1("   -terminal11_region_width.terminal11_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x732c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal11_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal11_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal11_region_origin.terminal11_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x732b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal10_lock_status                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal10_lock_status_type */
	/* skip, unused field unused_terminal10_lock_status (terminal10_lock_status) */
	REG_DUMP_PRINT_1("   -terminal10_lock_status.terminal10_lock_status                                |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x732b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal10_pending_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal10_pending_counter_type */
	/* skip, unused field unused_terminal10_pending_counter (terminal10_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal10_pending_counter.terminal10_pending_counter                        |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73294);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal10_port_mode                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal10_port_mode_type */
	/* skip, unused field unused_terminal10_port_mode (terminal10_port_mode) */
	REG_DUMP_PRINT_1("   -terminal10_port_mode.terminal10_port_mode                                    |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73290);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal10_cio_info_setup                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal10_cio_info_setup_type */
	/* skip, unused field unused_terminal10_cio_info_setup (terminal10_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal10_cio_info_setup.terminal10_cio_info_setup                          |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7328c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal10_element_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal10_element_setup_type */
	/* skip, unused field unused_terminal10_element_setup (terminal10_element_setup) */
	REG_DUMP_PRINT_1("   -terminal10_element_setup.terminal10_element_setup                            |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73288);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal10_region_stride                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal10_region_stride_type */
	/* skip, unused field unused_terminal10_region_stride (terminal10_region_stride) */
	REG_DUMP_PRINT_1("   -terminal10_region_stride.terminal10_region_stride                            |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73284);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal10_region_width                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal10_region_width_type */
	/* skip, unused field unused_terminal10_region_width (terminal10_region_width) */
	REG_DUMP_PRINT_1("   -terminal10_region_width.terminal10_region_width                              |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73280);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal10_region_origin                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal10_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal10_region_origin.terminal10_region_origin                            |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73274);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal9_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal9_lock_status_type */
	/* skip, unused field unused_terminal9_lock_status (terminal9_lock_status) */
	REG_DUMP_PRINT_1("   -terminal9_lock_status.terminal9_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73270);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal9_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal9_pending_counter_type */
	/* skip, unused field unused_terminal9_pending_counter (terminal9_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal9_pending_counter.terminal9_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73254);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal9_port_mode                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal9_port_mode_type */
	/* skip, unused field unused_terminal9_port_mode (terminal9_port_mode) */
	REG_DUMP_PRINT_1("   -terminal9_port_mode.terminal9_port_mode                                      |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73250);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal9_cio_info_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal9_cio_info_setup_type */
	/* skip, unused field unused_terminal9_cio_info_setup (terminal9_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal9_cio_info_setup.terminal9_cio_info_setup                            |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7324c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal9_element_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal9_element_setup_type */
	/* skip, unused field unused_terminal9_element_setup (terminal9_element_setup) */
	REG_DUMP_PRINT_1("   -terminal9_element_setup.terminal9_element_setup                              |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73248);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal9_region_stride                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal9_region_stride_type */
	/* skip, unused field unused_terminal9_region_stride (terminal9_region_stride) */
	REG_DUMP_PRINT_1("   -terminal9_region_stride.terminal9_region_stride                              |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73244);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal9_region_width                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal9_region_width_type */
	/* skip, unused field unused_terminal9_region_width (terminal9_region_width) */
	REG_DUMP_PRINT_1("   -terminal9_region_width.terminal9_region_width                                |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73240);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal9_region_origin                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal9_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal9_region_origin.terminal9_region_origin                              |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73234);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal8_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal8_lock_status_type */
	/* skip, unused field unused_terminal8_lock_status (terminal8_lock_status) */
	REG_DUMP_PRINT_1("   -terminal8_lock_status.terminal8_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73230);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal8_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal8_pending_counter_type */
	/* skip, unused field unused_terminal8_pending_counter (terminal8_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal8_pending_counter.terminal8_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal8_port_mode                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal8_port_mode_type */
	/* skip, unused field unused_terminal8_port_mode (terminal8_port_mode) */
	REG_DUMP_PRINT_1("   -terminal8_port_mode.terminal8_port_mode                                      |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal8_cio_info_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal8_cio_info_setup_type */
	/* skip, unused field unused_terminal8_cio_info_setup (terminal8_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal8_cio_info_setup.terminal8_cio_info_setup                            |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7320c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal8_element_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal8_element_setup_type */
	/* skip, unused field unused_terminal8_element_setup (terminal8_element_setup) */
	REG_DUMP_PRINT_1("   -terminal8_element_setup.terminal8_element_setup                              |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal8_region_stride                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal8_region_stride_type */
	/* skip, unused field unused_terminal8_region_stride (terminal8_region_stride) */
	REG_DUMP_PRINT_1("   -terminal8_region_stride.terminal8_region_stride                              |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal8_region_width                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal8_region_width_type */
	/* skip, unused field unused_terminal8_region_width (terminal8_region_width) */
	REG_DUMP_PRINT_1("   -terminal8_region_width.terminal8_region_width                                |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal8_region_origin                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal8_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal8_region_origin.terminal8_region_origin                              |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x731f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal7_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal7_lock_status_type */
	/* skip, unused field unused_terminal7_lock_status (terminal7_lock_status) */
	REG_DUMP_PRINT_1("   -terminal7_lock_status.terminal7_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x731f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal7_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal7_pending_counter_type */
	/* skip, unused field unused_terminal7_pending_counter (terminal7_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal7_pending_counter.terminal7_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x731d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal7_port_mode                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal7_port_mode_type */
	/* skip, unused field unused_terminal7_port_mode (terminal7_port_mode) */
	REG_DUMP_PRINT_1("   -terminal7_port_mode.terminal7_port_mode                                      |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x731d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal7_cio_info_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal7_cio_info_setup_type */
	/* skip, unused field unused_terminal7_cio_info_setup (terminal7_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal7_cio_info_setup.terminal7_cio_info_setup                            |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x731cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal7_element_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal7_element_setup_type */
	/* skip, unused field unused_terminal7_element_setup (terminal7_element_setup) */
	REG_DUMP_PRINT_1("   -terminal7_element_setup.terminal7_element_setup                              |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x731c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal7_region_stride                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal7_region_stride_type */
	/* skip, unused field unused_terminal7_region_stride (terminal7_region_stride) */
	REG_DUMP_PRINT_1("   -terminal7_region_stride.terminal7_region_stride                              |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x731c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal7_region_width                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal7_region_width_type */
	/* skip, unused field unused_terminal7_region_width (terminal7_region_width) */
	REG_DUMP_PRINT_1("   -terminal7_region_width.terminal7_region_width                                |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x731c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal7_region_origin                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal7_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal7_region_origin.terminal7_region_origin                              |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x731b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal6_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal6_lock_status_type */
	/* skip, unused field unused_terminal6_lock_status (terminal6_lock_status) */
	REG_DUMP_PRINT_1("   -terminal6_lock_status.terminal6_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x731b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal6_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal6_pending_counter_type */
	/* skip, unused field unused_terminal6_pending_counter (terminal6_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal6_pending_counter.terminal6_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73194);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal6_port_mode                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal6_port_mode_type */
	/* skip, unused field unused_terminal6_port_mode (terminal6_port_mode) */
	REG_DUMP_PRINT_1("   -terminal6_port_mode.terminal6_port_mode                                      |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73190);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal6_cio_info_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal6_cio_info_setup_type */
	/* skip, unused field unused_terminal6_cio_info_setup (terminal6_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal6_cio_info_setup.terminal6_cio_info_setup                            |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7318c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal6_element_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal6_element_setup_type */
	/* skip, unused field unused_terminal6_element_setup (terminal6_element_setup) */
	REG_DUMP_PRINT_1("   -terminal6_element_setup.terminal6_element_setup                              |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73188);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal6_region_stride                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal6_region_stride_type */
	/* skip, unused field unused_terminal6_region_stride (terminal6_region_stride) */
	REG_DUMP_PRINT_1("   -terminal6_region_stride.terminal6_region_stride                              |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73184);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal6_region_width                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal6_region_width_type */
	/* skip, unused field unused_terminal6_region_width (terminal6_region_width) */
	REG_DUMP_PRINT_1("   -terminal6_region_width.terminal6_region_width                                |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73180);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal6_region_origin                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal6_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal6_region_origin.terminal6_region_origin                              |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73174);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal5_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal5_lock_status_type */
	/* skip, unused field unused_terminal5_lock_status (terminal5_lock_status) */
	REG_DUMP_PRINT_1("   -terminal5_lock_status.terminal5_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73170);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal5_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal5_pending_counter_type */
	/* skip, unused field unused_terminal5_pending_counter (terminal5_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal5_pending_counter.terminal5_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73154);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal5_port_mode                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal5_port_mode_type */
	/* skip, unused field unused_terminal5_port_mode (terminal5_port_mode) */
	REG_DUMP_PRINT_1("   -terminal5_port_mode.terminal5_port_mode                                      |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73150);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal5_cio_info_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal5_cio_info_setup_type */
	/* skip, unused field unused_terminal5_cio_info_setup (terminal5_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal5_cio_info_setup.terminal5_cio_info_setup                            |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7314c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal5_element_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal5_element_setup_type */
	/* skip, unused field unused_terminal5_element_setup (terminal5_element_setup) */
	REG_DUMP_PRINT_1("   -terminal5_element_setup.terminal5_element_setup                              |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73148);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal5_region_stride                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal5_region_stride_type */
	/* skip, unused field unused_terminal5_region_stride (terminal5_region_stride) */
	REG_DUMP_PRINT_1("   -terminal5_region_stride.terminal5_region_stride                              |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73144);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal5_region_width                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal5_region_width_type */
	/* skip, unused field unused_terminal5_region_width (terminal5_region_width) */
	REG_DUMP_PRINT_1("   -terminal5_region_width.terminal5_region_width                                |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73140);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal5_region_origin                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal5_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal5_region_origin.terminal5_region_origin                              |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73134);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal4_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal4_lock_status_type */
	/* skip, unused field unused_terminal4_lock_status (terminal4_lock_status) */
	REG_DUMP_PRINT_1("   -terminal4_lock_status.terminal4_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73130);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal4_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal4_pending_counter_type */
	/* skip, unused field unused_terminal4_pending_counter (terminal4_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal4_pending_counter.terminal4_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73114);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal4_port_mode                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal4_port_mode_type */
	/* skip, unused field unused_terminal4_port_mode (terminal4_port_mode) */
	REG_DUMP_PRINT_1("   -terminal4_port_mode.terminal4_port_mode                                      |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73110);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal4_cio_info_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal4_cio_info_setup_type */
	/* skip, unused field unused_terminal4_cio_info_setup (terminal4_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal4_cio_info_setup.terminal4_cio_info_setup                            |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7310c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal4_element_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal4_element_setup_type */
	/* skip, unused field unused_terminal4_element_setup (terminal4_element_setup) */
	REG_DUMP_PRINT_1("   -terminal4_element_setup.terminal4_element_setup                              |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal4_region_stride                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal4_region_stride_type */
	/* skip, unused field unused_terminal4_region_stride (terminal4_region_stride) */
	REG_DUMP_PRINT_1("   -terminal4_region_stride.terminal4_region_stride                              |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal4_region_width                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal4_region_width_type */
	/* skip, unused field unused_terminal4_region_width (terminal4_region_width) */
	REG_DUMP_PRINT_1("   -terminal4_region_width.terminal4_region_width                                |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal4_region_origin                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal4_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal4_region_origin.terminal4_region_origin                              |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x730f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal3_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal3_lock_status_type */
	/* skip, unused field unused_terminal3_lock_status (terminal3_lock_status) */
	REG_DUMP_PRINT_1("   -terminal3_lock_status.terminal3_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x730f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal3_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal3_pending_counter_type */
	/* skip, unused field unused_terminal3_pending_counter (terminal3_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal3_pending_counter.terminal3_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x730d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal3_port_mode                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal3_port_mode_type */
	/* skip, unused field unused_terminal3_port_mode (terminal3_port_mode) */
	REG_DUMP_PRINT_1("   -terminal3_port_mode.terminal3_port_mode                                      |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x730d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal3_cio_info_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal3_cio_info_setup_type */
	/* skip, unused field unused_terminal3_cio_info_setup (terminal3_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal3_cio_info_setup.terminal3_cio_info_setup                            |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x730cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal3_element_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal3_element_setup_type */
	/* skip, unused field unused_terminal3_element_setup (terminal3_element_setup) */
	REG_DUMP_PRINT_1("   -terminal3_element_setup.terminal3_element_setup                              |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x730c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal3_region_stride                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal3_region_stride_type */
	/* skip, unused field unused_terminal3_region_stride (terminal3_region_stride) */
	REG_DUMP_PRINT_1("   -terminal3_region_stride.terminal3_region_stride                              |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x730c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal3_region_width                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal3_region_width_type */
	/* skip, unused field unused_terminal3_region_width (terminal3_region_width) */
	REG_DUMP_PRINT_1("   -terminal3_region_width.terminal3_region_width                                |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x730c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal3_region_origin                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal3_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal3_region_origin.terminal3_region_origin                              |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x730b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal2_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal2_lock_status_type */
	/* skip, unused field unused_terminal2_lock_status (terminal2_lock_status) */
	REG_DUMP_PRINT_1("   -terminal2_lock_status.terminal2_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x730b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal2_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal2_pending_counter_type */
	/* skip, unused field unused_terminal2_pending_counter (terminal2_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal2_pending_counter.terminal2_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73094);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal2_port_mode                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal2_port_mode_type */
	/* skip, unused field unused_terminal2_port_mode (terminal2_port_mode) */
	REG_DUMP_PRINT_1("   -terminal2_port_mode.terminal2_port_mode                                      |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73090);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal2_cio_info_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal2_cio_info_setup_type */
	/* skip, unused field unused_terminal2_cio_info_setup (terminal2_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal2_cio_info_setup.terminal2_cio_info_setup                            |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7308c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal2_element_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal2_element_setup_type */
	/* skip, unused field unused_terminal2_element_setup (terminal2_element_setup) */
	REG_DUMP_PRINT_1("   -terminal2_element_setup.terminal2_element_setup                              |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73088);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal2_region_stride                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal2_region_stride_type */
	/* skip, unused field unused_terminal2_region_stride (terminal2_region_stride) */
	REG_DUMP_PRINT_1("   -terminal2_region_stride.terminal2_region_stride                              |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73084);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal2_region_width                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal2_region_width_type */
	/* skip, unused field unused_terminal2_region_width (terminal2_region_width) */
	REG_DUMP_PRINT_1("   -terminal2_region_width.terminal2_region_width                                |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73080);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal2_region_origin                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal2_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal2_region_origin.terminal2_region_origin                              |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal1_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal1_lock_status_type */
	/* skip, unused field unused_terminal1_lock_status (terminal1_lock_status) */
	REG_DUMP_PRINT_1("   -terminal1_lock_status.terminal1_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal1_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal1_pending_counter_type */
	/* skip, unused field unused_terminal1_pending_counter (terminal1_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal1_pending_counter.terminal1_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal1_port_mode                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal1_port_mode_type */
	/* skip, unused field unused_terminal1_port_mode (terminal1_port_mode) */
	REG_DUMP_PRINT_1("   -terminal1_port_mode.terminal1_port_mode                                      |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal1_cio_info_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal1_cio_info_setup_type */
	/* skip, unused field unused_terminal1_cio_info_setup (terminal1_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal1_cio_info_setup.terminal1_cio_info_setup                            |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7304c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal1_element_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal1_element_setup_type */
	/* skip, unused field unused_terminal1_element_setup (terminal1_element_setup) */
	REG_DUMP_PRINT_1("   -terminal1_element_setup.terminal1_element_setup                              |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal1_region_stride                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal1_region_stride_type */
	/* skip, unused field unused_terminal1_region_stride (terminal1_region_stride) */
	REG_DUMP_PRINT_1("   -terminal1_region_stride.terminal1_region_stride                              |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal1_region_width                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal1_region_width_type */
	/* skip, unused field unused_terminal1_region_width (terminal1_region_width) */
	REG_DUMP_PRINT_1("   -terminal1_region_width.terminal1_region_width                                |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal1_region_origin                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal1_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal1_region_origin.terminal1_region_origin                              |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x73034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal0_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal0_lock_status_type */
	/* skip, unused field unused_terminal0_lock_status (terminal0_lock_status) */
	REG_DUMP_PRINT_1("   -terminal0_lock_status.terminal0_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal0_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal0_pending_counter_type */
	/* skip, unused field unused_terminal0_pending_counter (terminal0_pending_counter) */
	REG_DUMP_PRINT_1("   -terminal0_pending_counter.terminal0_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x73014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal0_port_mode                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal0_port_mode_type */
	/* skip, unused field unused_terminal0_port_mode (terminal0_port_mode) */
	REG_DUMP_PRINT_1("   -terminal0_port_mode.terminal0_port_mode                                      |         0x%01X  |  [RW][00:00]""Register holding the value of the port mode field contained in the terminal descriptor for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x73010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal0_cio_info_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal0_cio_info_setup_type */
	/* skip, unused field unused_terminal0_cio_info_setup (terminal0_cio_info_setup) */
	REG_DUMP_PRINT_1("   -terminal0_cio_info_setup.terminal0_cio_info_setup                            |       0x%03X  |  [RW][09:00]""Specifies the CIO protocol info field value to be used for all read/write access to this terminal.""\n", FIELD_VALUE(val, 0, 9));
	val = REG_DUMP_READ_REGISTER(0x7300c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal0_element_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal0_element_setup_type */
	/* skip, unused field unused_terminal0_element_setup (terminal0_element_setup) */
	REG_DUMP_PRINT_1("   -terminal0_element_setup.terminal0_element_setup                              |         0x%01X  |  [RW][01:00]""Specifies the element precision by means of an index into a hardwired LUT containing all unique supported element precisions for the DMA.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x73008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal0_region_stride                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal0_region_stride_type */
	/* skip, unused field unused_terminal0_region_stride (terminal0_region_stride) */
	REG_DUMP_PRINT_1("   -terminal0_region_stride.terminal0_region_stride                              |     0x%05X  |  [RW][16:00]""Specifies the region stride to be used in transferring data to or from the terminal. The region stride is expressed as the byte address offset between consecutive elements across the vertical axis of the region. The value of region stride must be word aligned to the maximum word width across both DMA data masters mA and mB.""\n", FIELD_VALUE(val, 0, 16));
	val = REG_DUMP_READ_REGISTER(0x73004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal0_region_width                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal0_region_width_type */
	/* skip, unused field unused_terminal0_region_width (terminal0_region_width) */
	REG_DUMP_PRINT_1("   -terminal0_region_width.terminal0_region_width                                |      0x%04X  |  [RW][13:00]""Specifies the region width to be used in transferring data to or from the terminal. The value for the region width is encoded as the width of the region expressed in number of elements minus one. Note, that the contents of this field are only relevant if the terminal is used as the source of the transfer.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x73000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal0_region_origin                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal0_region_origin_type */
	REG_DUMP_PRINT_1("   -terminal0_region_origin.terminal0_region_origin                              |  0x%08X  |  [RW][31:00]""Specifies the region origin to be used in transferring data to or from the terminal. The region origin is specified by a (word-aligned) byte address pointing to the element located at coordinate position (0,0) in the region.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72bf4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit15_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit15_lock_status_type */
	/* skip, unused field unused_unit15_lock_status (unit15_lock_status) */
	REG_DUMP_PRINT_1("   -unit15_lock_status.unit15_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72bf0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit15_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit15_pending_counter_type */
	/* skip, unused field unused_unit15_pending_counter (unit15_pending_counter) */
	REG_DUMP_PRINT_1("   -unit15_pending_counter.unit15_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72bc4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit15_unit_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit15_unit_height_type */
	/* skip, unused field unused_unit15_unit_height (unit15_unit_height) */
	REG_DUMP_PRINT_1("   -unit15_unit_height.unit15_unit_height                                        |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72bc0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit15_unit_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit15_unit_width_type */
	/* skip, unused field unused_unit15_unit_width (unit15_unit_width) */
	REG_DUMP_PRINT_1("   -unit15_unit_width.unit15_unit_width                                          |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72bb4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit14_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit14_lock_status_type */
	/* skip, unused field unused_unit14_lock_status (unit14_lock_status) */
	REG_DUMP_PRINT_1("   -unit14_lock_status.unit14_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72bb0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit14_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit14_pending_counter_type */
	/* skip, unused field unused_unit14_pending_counter (unit14_pending_counter) */
	REG_DUMP_PRINT_1("   -unit14_pending_counter.unit14_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72b84);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit14_unit_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit14_unit_height_type */
	/* skip, unused field unused_unit14_unit_height (unit14_unit_height) */
	REG_DUMP_PRINT_1("   -unit14_unit_height.unit14_unit_height                                        |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72b80);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit14_unit_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit14_unit_width_type */
	/* skip, unused field unused_unit14_unit_width (unit14_unit_width) */
	REG_DUMP_PRINT_1("   -unit14_unit_width.unit14_unit_width                                          |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72b74);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit13_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit13_lock_status_type */
	/* skip, unused field unused_unit13_lock_status (unit13_lock_status) */
	REG_DUMP_PRINT_1("   -unit13_lock_status.unit13_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72b70);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit13_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit13_pending_counter_type */
	/* skip, unused field unused_unit13_pending_counter (unit13_pending_counter) */
	REG_DUMP_PRINT_1("   -unit13_pending_counter.unit13_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72b44);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit13_unit_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit13_unit_height_type */
	/* skip, unused field unused_unit13_unit_height (unit13_unit_height) */
	REG_DUMP_PRINT_1("   -unit13_unit_height.unit13_unit_height                                        |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72b40);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit13_unit_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit13_unit_width_type */
	/* skip, unused field unused_unit13_unit_width (unit13_unit_width) */
	REG_DUMP_PRINT_1("   -unit13_unit_width.unit13_unit_width                                          |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72b34);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit12_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit12_lock_status_type */
	/* skip, unused field unused_unit12_lock_status (unit12_lock_status) */
	REG_DUMP_PRINT_1("   -unit12_lock_status.unit12_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72b30);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit12_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit12_pending_counter_type */
	/* skip, unused field unused_unit12_pending_counter (unit12_pending_counter) */
	REG_DUMP_PRINT_1("   -unit12_pending_counter.unit12_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72b04);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit12_unit_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit12_unit_height_type */
	/* skip, unused field unused_unit12_unit_height (unit12_unit_height) */
	REG_DUMP_PRINT_1("   -unit12_unit_height.unit12_unit_height                                        |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72b00);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit12_unit_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit12_unit_width_type */
	/* skip, unused field unused_unit12_unit_width (unit12_unit_width) */
	REG_DUMP_PRINT_1("   -unit12_unit_width.unit12_unit_width                                          |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72af4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit11_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit11_lock_status_type */
	/* skip, unused field unused_unit11_lock_status (unit11_lock_status) */
	REG_DUMP_PRINT_1("   -unit11_lock_status.unit11_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72af0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit11_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit11_pending_counter_type */
	/* skip, unused field unused_unit11_pending_counter (unit11_pending_counter) */
	REG_DUMP_PRINT_1("   -unit11_pending_counter.unit11_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72ac4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit11_unit_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit11_unit_height_type */
	/* skip, unused field unused_unit11_unit_height (unit11_unit_height) */
	REG_DUMP_PRINT_1("   -unit11_unit_height.unit11_unit_height                                        |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72ac0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit11_unit_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit11_unit_width_type */
	/* skip, unused field unused_unit11_unit_width (unit11_unit_width) */
	REG_DUMP_PRINT_1("   -unit11_unit_width.unit11_unit_width                                          |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72ab4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit10_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit10_lock_status_type */
	/* skip, unused field unused_unit10_lock_status (unit10_lock_status) */
	REG_DUMP_PRINT_1("   -unit10_lock_status.unit10_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72ab0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit10_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit10_pending_counter_type */
	/* skip, unused field unused_unit10_pending_counter (unit10_pending_counter) */
	REG_DUMP_PRINT_1("   -unit10_pending_counter.unit10_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72a84);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit10_unit_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit10_unit_height_type */
	/* skip, unused field unused_unit10_unit_height (unit10_unit_height) */
	REG_DUMP_PRINT_1("   -unit10_unit_height.unit10_unit_height                                        |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72a80);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit10_unit_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit10_unit_width_type */
	/* skip, unused field unused_unit10_unit_width (unit10_unit_width) */
	REG_DUMP_PRINT_1("   -unit10_unit_width.unit10_unit_width                                          |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72a74);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit9_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit9_lock_status_type */
	/* skip, unused field unused_unit9_lock_status (unit9_lock_status) */
	REG_DUMP_PRINT_1("   -unit9_lock_status.unit9_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72a70);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit9_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit9_pending_counter_type */
	/* skip, unused field unused_unit9_pending_counter (unit9_pending_counter) */
	REG_DUMP_PRINT_1("   -unit9_pending_counter.unit9_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72a44);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit9_unit_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit9_unit_height_type */
	/* skip, unused field unused_unit9_unit_height (unit9_unit_height) */
	REG_DUMP_PRINT_1("   -unit9_unit_height.unit9_unit_height                                          |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72a40);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit9_unit_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit9_unit_width_type */
	/* skip, unused field unused_unit9_unit_width (unit9_unit_width) */
	REG_DUMP_PRINT_1("   -unit9_unit_width.unit9_unit_width                                            |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72a34);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit8_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit8_lock_status_type */
	/* skip, unused field unused_unit8_lock_status (unit8_lock_status) */
	REG_DUMP_PRINT_1("   -unit8_lock_status.unit8_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72a30);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit8_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit8_pending_counter_type */
	/* skip, unused field unused_unit8_pending_counter (unit8_pending_counter) */
	REG_DUMP_PRINT_1("   -unit8_pending_counter.unit8_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72a04);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit8_unit_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit8_unit_height_type */
	/* skip, unused field unused_unit8_unit_height (unit8_unit_height) */
	REG_DUMP_PRINT_1("   -unit8_unit_height.unit8_unit_height                                          |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72a00);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit8_unit_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit8_unit_width_type */
	/* skip, unused field unused_unit8_unit_width (unit8_unit_width) */
	REG_DUMP_PRINT_1("   -unit8_unit_width.unit8_unit_width                                            |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x729f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit7_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit7_lock_status_type */
	/* skip, unused field unused_unit7_lock_status (unit7_lock_status) */
	REG_DUMP_PRINT_1("   -unit7_lock_status.unit7_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x729f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit7_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit7_pending_counter_type */
	/* skip, unused field unused_unit7_pending_counter (unit7_pending_counter) */
	REG_DUMP_PRINT_1("   -unit7_pending_counter.unit7_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x729c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit7_unit_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit7_unit_height_type */
	/* skip, unused field unused_unit7_unit_height (unit7_unit_height) */
	REG_DUMP_PRINT_1("   -unit7_unit_height.unit7_unit_height                                          |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x729c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit7_unit_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit7_unit_width_type */
	/* skip, unused field unused_unit7_unit_width (unit7_unit_width) */
	REG_DUMP_PRINT_1("   -unit7_unit_width.unit7_unit_width                                            |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x729b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit6_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit6_lock_status_type */
	/* skip, unused field unused_unit6_lock_status (unit6_lock_status) */
	REG_DUMP_PRINT_1("   -unit6_lock_status.unit6_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x729b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit6_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit6_pending_counter_type */
	/* skip, unused field unused_unit6_pending_counter (unit6_pending_counter) */
	REG_DUMP_PRINT_1("   -unit6_pending_counter.unit6_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72984);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit6_unit_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit6_unit_height_type */
	/* skip, unused field unused_unit6_unit_height (unit6_unit_height) */
	REG_DUMP_PRINT_1("   -unit6_unit_height.unit6_unit_height                                          |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72980);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit6_unit_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit6_unit_width_type */
	/* skip, unused field unused_unit6_unit_width (unit6_unit_width) */
	REG_DUMP_PRINT_1("   -unit6_unit_width.unit6_unit_width                                            |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72974);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit5_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit5_lock_status_type */
	/* skip, unused field unused_unit5_lock_status (unit5_lock_status) */
	REG_DUMP_PRINT_1("   -unit5_lock_status.unit5_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72970);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit5_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit5_pending_counter_type */
	/* skip, unused field unused_unit5_pending_counter (unit5_pending_counter) */
	REG_DUMP_PRINT_1("   -unit5_pending_counter.unit5_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72944);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit5_unit_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit5_unit_height_type */
	/* skip, unused field unused_unit5_unit_height (unit5_unit_height) */
	REG_DUMP_PRINT_1("   -unit5_unit_height.unit5_unit_height                                          |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72940);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit5_unit_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit5_unit_width_type */
	/* skip, unused field unused_unit5_unit_width (unit5_unit_width) */
	REG_DUMP_PRINT_1("   -unit5_unit_width.unit5_unit_width                                            |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72934);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit4_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit4_lock_status_type */
	/* skip, unused field unused_unit4_lock_status (unit4_lock_status) */
	REG_DUMP_PRINT_1("   -unit4_lock_status.unit4_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72930);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit4_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit4_pending_counter_type */
	/* skip, unused field unused_unit4_pending_counter (unit4_pending_counter) */
	REG_DUMP_PRINT_1("   -unit4_pending_counter.unit4_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72904);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit4_unit_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit4_unit_height_type */
	/* skip, unused field unused_unit4_unit_height (unit4_unit_height) */
	REG_DUMP_PRINT_1("   -unit4_unit_height.unit4_unit_height                                          |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72900);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit4_unit_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit4_unit_width_type */
	/* skip, unused field unused_unit4_unit_width (unit4_unit_width) */
	REG_DUMP_PRINT_1("   -unit4_unit_width.unit4_unit_width                                            |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x728f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit3_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit3_lock_status_type */
	/* skip, unused field unused_unit3_lock_status (unit3_lock_status) */
	REG_DUMP_PRINT_1("   -unit3_lock_status.unit3_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x728f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit3_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit3_pending_counter_type */
	/* skip, unused field unused_unit3_pending_counter (unit3_pending_counter) */
	REG_DUMP_PRINT_1("   -unit3_pending_counter.unit3_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x728c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit3_unit_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit3_unit_height_type */
	/* skip, unused field unused_unit3_unit_height (unit3_unit_height) */
	REG_DUMP_PRINT_1("   -unit3_unit_height.unit3_unit_height                                          |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x728c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit3_unit_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit3_unit_width_type */
	/* skip, unused field unused_unit3_unit_width (unit3_unit_width) */
	REG_DUMP_PRINT_1("   -unit3_unit_width.unit3_unit_width                                            |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x728b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit2_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit2_lock_status_type */
	/* skip, unused field unused_unit2_lock_status (unit2_lock_status) */
	REG_DUMP_PRINT_1("   -unit2_lock_status.unit2_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x728b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit2_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit2_pending_counter_type */
	/* skip, unused field unused_unit2_pending_counter (unit2_pending_counter) */
	REG_DUMP_PRINT_1("   -unit2_pending_counter.unit2_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72884);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit2_unit_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit2_unit_height_type */
	/* skip, unused field unused_unit2_unit_height (unit2_unit_height) */
	REG_DUMP_PRINT_1("   -unit2_unit_height.unit2_unit_height                                          |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72880);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit2_unit_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit2_unit_width_type */
	/* skip, unused field unused_unit2_unit_width (unit2_unit_width) */
	REG_DUMP_PRINT_1("   -unit2_unit_width.unit2_unit_width                                            |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72874);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit1_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit1_lock_status_type */
	/* skip, unused field unused_unit1_lock_status (unit1_lock_status) */
	REG_DUMP_PRINT_1("   -unit1_lock_status.unit1_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72870);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit1_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit1_pending_counter_type */
	/* skip, unused field unused_unit1_pending_counter (unit1_pending_counter) */
	REG_DUMP_PRINT_1("   -unit1_pending_counter.unit1_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72844);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit1_unit_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit1_unit_height_type */
	/* skip, unused field unused_unit1_unit_height (unit1_unit_height) */
	REG_DUMP_PRINT_1("   -unit1_unit_height.unit1_unit_height                                          |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72840);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit1_unit_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit1_unit_width_type */
	/* skip, unused field unused_unit1_unit_width (unit1_unit_width) */
	REG_DUMP_PRINT_1("   -unit1_unit_width.unit1_unit_width                                            |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72834);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit0_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit0_lock_status_type */
	/* skip, unused field unused_unit0_lock_status (unit0_lock_status) */
	REG_DUMP_PRINT_1("   -unit0_lock_status.unit0_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72830);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit0_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit0_pending_counter_type */
	/* skip, unused field unused_unit0_pending_counter (unit0_pending_counter) */
	REG_DUMP_PRINT_1("   -unit0_pending_counter.unit0_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72804);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit0_unit_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit0_unit_height_type */
	/* skip, unused field unused_unit0_unit_height (unit0_unit_height) */
	REG_DUMP_PRINT_1("   -unit0_unit_height.unit0_unit_height                                          |        0x%02X  |  [RW][05:00]""Register holding the unit height field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x72800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit0_unit_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit0_unit_width_type */
	/* skip, unused field unused_unit0_unit_width (unit0_unit_width) */
	REG_DUMP_PRINT_1("   -unit0_unit_width.unit0_unit_width                                            |      0x%04X  |  [RW][12:00]""Register holding the unit width field contained in the unit descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x727f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span31_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span31_lock_status_type */
	/* skip, unused field unused_span31_lock_status (span31_lock_status) */
	REG_DUMP_PRINT_1("   -span31_lock_status.span31_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x727f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span31_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span31_pending_counter_type */
	/* skip, unused field unused_span31_pending_counter (span31_pending_counter) */
	REG_DUMP_PRINT_1("   -span31_pending_counter.span31_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x727d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span31_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span31_span_mode_type */
	/* skip, unused field unused_span31_span_mode (span31_span_mode) */
	REG_DUMP_PRINT_1("   -span31_span_mode.span31_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x727d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span31_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span31_span_height_type */
	/* skip, unused field unused_span31_span_height (span31_span_height) */
	REG_DUMP_PRINT_1("   -span31_span_height.span31_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x727cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span31_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span31_span_width_type */
	/* skip, unused field unused_span31_span_width (span31_span_width) */
	REG_DUMP_PRINT_1("   -span31_span_width.span31_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x727c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span31_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span31_span_column_type */
	/* skip, unused field unused_span31_span_column (span31_span_column) */
	REG_DUMP_PRINT_1("   -span31_span_column.span31_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x727c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span31_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span31_span_row_type */
	/* skip, unused field unused_span31_span_row (span31_span_row) */
	REG_DUMP_PRINT_1("   -span31_span_row.span31_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x727c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span31_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span31_unit_location_type */
	REG_DUMP_PRINT_1("   -span31_unit_location.span31_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x727b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span30_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span30_lock_status_type */
	/* skip, unused field unused_span30_lock_status (span30_lock_status) */
	REG_DUMP_PRINT_1("   -span30_lock_status.span30_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x727b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span30_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span30_pending_counter_type */
	/* skip, unused field unused_span30_pending_counter (span30_pending_counter) */
	REG_DUMP_PRINT_1("   -span30_pending_counter.span30_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72794);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span30_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span30_span_mode_type */
	/* skip, unused field unused_span30_span_mode (span30_span_mode) */
	REG_DUMP_PRINT_1("   -span30_span_mode.span30_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72790);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span30_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span30_span_height_type */
	/* skip, unused field unused_span30_span_height (span30_span_height) */
	REG_DUMP_PRINT_1("   -span30_span_height.span30_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7278c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span30_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span30_span_width_type */
	/* skip, unused field unused_span30_span_width (span30_span_width) */
	REG_DUMP_PRINT_1("   -span30_span_width.span30_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72788);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span30_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span30_span_column_type */
	/* skip, unused field unused_span30_span_column (span30_span_column) */
	REG_DUMP_PRINT_1("   -span30_span_column.span30_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72784);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span30_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span30_span_row_type */
	/* skip, unused field unused_span30_span_row (span30_span_row) */
	REG_DUMP_PRINT_1("   -span30_span_row.span30_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72780);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span30_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span30_unit_location_type */
	REG_DUMP_PRINT_1("   -span30_unit_location.span30_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72774);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span29_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span29_lock_status_type */
	/* skip, unused field unused_span29_lock_status (span29_lock_status) */
	REG_DUMP_PRINT_1("   -span29_lock_status.span29_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72770);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span29_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span29_pending_counter_type */
	/* skip, unused field unused_span29_pending_counter (span29_pending_counter) */
	REG_DUMP_PRINT_1("   -span29_pending_counter.span29_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72754);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span29_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span29_span_mode_type */
	/* skip, unused field unused_span29_span_mode (span29_span_mode) */
	REG_DUMP_PRINT_1("   -span29_span_mode.span29_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72750);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span29_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span29_span_height_type */
	/* skip, unused field unused_span29_span_height (span29_span_height) */
	REG_DUMP_PRINT_1("   -span29_span_height.span29_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7274c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span29_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span29_span_width_type */
	/* skip, unused field unused_span29_span_width (span29_span_width) */
	REG_DUMP_PRINT_1("   -span29_span_width.span29_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72748);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span29_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span29_span_column_type */
	/* skip, unused field unused_span29_span_column (span29_span_column) */
	REG_DUMP_PRINT_1("   -span29_span_column.span29_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72744);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span29_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span29_span_row_type */
	/* skip, unused field unused_span29_span_row (span29_span_row) */
	REG_DUMP_PRINT_1("   -span29_span_row.span29_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72740);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span29_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span29_unit_location_type */
	REG_DUMP_PRINT_1("   -span29_unit_location.span29_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72734);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span28_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span28_lock_status_type */
	/* skip, unused field unused_span28_lock_status (span28_lock_status) */
	REG_DUMP_PRINT_1("   -span28_lock_status.span28_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72730);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span28_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span28_pending_counter_type */
	/* skip, unused field unused_span28_pending_counter (span28_pending_counter) */
	REG_DUMP_PRINT_1("   -span28_pending_counter.span28_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72714);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span28_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span28_span_mode_type */
	/* skip, unused field unused_span28_span_mode (span28_span_mode) */
	REG_DUMP_PRINT_1("   -span28_span_mode.span28_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72710);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span28_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span28_span_height_type */
	/* skip, unused field unused_span28_span_height (span28_span_height) */
	REG_DUMP_PRINT_1("   -span28_span_height.span28_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7270c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span28_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span28_span_width_type */
	/* skip, unused field unused_span28_span_width (span28_span_width) */
	REG_DUMP_PRINT_1("   -span28_span_width.span28_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72708);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span28_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span28_span_column_type */
	/* skip, unused field unused_span28_span_column (span28_span_column) */
	REG_DUMP_PRINT_1("   -span28_span_column.span28_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72704);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span28_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span28_span_row_type */
	/* skip, unused field unused_span28_span_row (span28_span_row) */
	REG_DUMP_PRINT_1("   -span28_span_row.span28_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72700);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span28_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span28_unit_location_type */
	REG_DUMP_PRINT_1("   -span28_unit_location.span28_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x726f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span27_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span27_lock_status_type */
	/* skip, unused field unused_span27_lock_status (span27_lock_status) */
	REG_DUMP_PRINT_1("   -span27_lock_status.span27_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x726f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span27_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span27_pending_counter_type */
	/* skip, unused field unused_span27_pending_counter (span27_pending_counter) */
	REG_DUMP_PRINT_1("   -span27_pending_counter.span27_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x726d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span27_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span27_span_mode_type */
	/* skip, unused field unused_span27_span_mode (span27_span_mode) */
	REG_DUMP_PRINT_1("   -span27_span_mode.span27_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x726d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span27_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span27_span_height_type */
	/* skip, unused field unused_span27_span_height (span27_span_height) */
	REG_DUMP_PRINT_1("   -span27_span_height.span27_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x726cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span27_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span27_span_width_type */
	/* skip, unused field unused_span27_span_width (span27_span_width) */
	REG_DUMP_PRINT_1("   -span27_span_width.span27_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x726c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span27_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span27_span_column_type */
	/* skip, unused field unused_span27_span_column (span27_span_column) */
	REG_DUMP_PRINT_1("   -span27_span_column.span27_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x726c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span27_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span27_span_row_type */
	/* skip, unused field unused_span27_span_row (span27_span_row) */
	REG_DUMP_PRINT_1("   -span27_span_row.span27_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x726c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span27_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span27_unit_location_type */
	REG_DUMP_PRINT_1("   -span27_unit_location.span27_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x726b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span26_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span26_lock_status_type */
	/* skip, unused field unused_span26_lock_status (span26_lock_status) */
	REG_DUMP_PRINT_1("   -span26_lock_status.span26_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x726b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span26_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span26_pending_counter_type */
	/* skip, unused field unused_span26_pending_counter (span26_pending_counter) */
	REG_DUMP_PRINT_1("   -span26_pending_counter.span26_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72694);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span26_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span26_span_mode_type */
	/* skip, unused field unused_span26_span_mode (span26_span_mode) */
	REG_DUMP_PRINT_1("   -span26_span_mode.span26_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72690);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span26_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span26_span_height_type */
	/* skip, unused field unused_span26_span_height (span26_span_height) */
	REG_DUMP_PRINT_1("   -span26_span_height.span26_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7268c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span26_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span26_span_width_type */
	/* skip, unused field unused_span26_span_width (span26_span_width) */
	REG_DUMP_PRINT_1("   -span26_span_width.span26_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72688);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span26_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span26_span_column_type */
	/* skip, unused field unused_span26_span_column (span26_span_column) */
	REG_DUMP_PRINT_1("   -span26_span_column.span26_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72684);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span26_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span26_span_row_type */
	/* skip, unused field unused_span26_span_row (span26_span_row) */
	REG_DUMP_PRINT_1("   -span26_span_row.span26_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72680);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span26_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span26_unit_location_type */
	REG_DUMP_PRINT_1("   -span26_unit_location.span26_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72674);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span25_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span25_lock_status_type */
	/* skip, unused field unused_span25_lock_status (span25_lock_status) */
	REG_DUMP_PRINT_1("   -span25_lock_status.span25_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72670);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span25_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span25_pending_counter_type */
	/* skip, unused field unused_span25_pending_counter (span25_pending_counter) */
	REG_DUMP_PRINT_1("   -span25_pending_counter.span25_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72654);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span25_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span25_span_mode_type */
	/* skip, unused field unused_span25_span_mode (span25_span_mode) */
	REG_DUMP_PRINT_1("   -span25_span_mode.span25_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72650);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span25_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span25_span_height_type */
	/* skip, unused field unused_span25_span_height (span25_span_height) */
	REG_DUMP_PRINT_1("   -span25_span_height.span25_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7264c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span25_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span25_span_width_type */
	/* skip, unused field unused_span25_span_width (span25_span_width) */
	REG_DUMP_PRINT_1("   -span25_span_width.span25_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72648);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span25_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span25_span_column_type */
	/* skip, unused field unused_span25_span_column (span25_span_column) */
	REG_DUMP_PRINT_1("   -span25_span_column.span25_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72644);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span25_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span25_span_row_type */
	/* skip, unused field unused_span25_span_row (span25_span_row) */
	REG_DUMP_PRINT_1("   -span25_span_row.span25_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72640);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span25_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span25_unit_location_type */
	REG_DUMP_PRINT_1("   -span25_unit_location.span25_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72634);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span24_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span24_lock_status_type */
	/* skip, unused field unused_span24_lock_status (span24_lock_status) */
	REG_DUMP_PRINT_1("   -span24_lock_status.span24_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72630);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span24_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span24_pending_counter_type */
	/* skip, unused field unused_span24_pending_counter (span24_pending_counter) */
	REG_DUMP_PRINT_1("   -span24_pending_counter.span24_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72614);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span24_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span24_span_mode_type */
	/* skip, unused field unused_span24_span_mode (span24_span_mode) */
	REG_DUMP_PRINT_1("   -span24_span_mode.span24_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72610);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span24_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span24_span_height_type */
	/* skip, unused field unused_span24_span_height (span24_span_height) */
	REG_DUMP_PRINT_1("   -span24_span_height.span24_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7260c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span24_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span24_span_width_type */
	/* skip, unused field unused_span24_span_width (span24_span_width) */
	REG_DUMP_PRINT_1("   -span24_span_width.span24_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72608);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span24_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span24_span_column_type */
	/* skip, unused field unused_span24_span_column (span24_span_column) */
	REG_DUMP_PRINT_1("   -span24_span_column.span24_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72604);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span24_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span24_span_row_type */
	/* skip, unused field unused_span24_span_row (span24_span_row) */
	REG_DUMP_PRINT_1("   -span24_span_row.span24_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span24_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span24_unit_location_type */
	REG_DUMP_PRINT_1("   -span24_unit_location.span24_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x725f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span23_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span23_lock_status_type */
	/* skip, unused field unused_span23_lock_status (span23_lock_status) */
	REG_DUMP_PRINT_1("   -span23_lock_status.span23_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x725f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span23_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span23_pending_counter_type */
	/* skip, unused field unused_span23_pending_counter (span23_pending_counter) */
	REG_DUMP_PRINT_1("   -span23_pending_counter.span23_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x725d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span23_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span23_span_mode_type */
	/* skip, unused field unused_span23_span_mode (span23_span_mode) */
	REG_DUMP_PRINT_1("   -span23_span_mode.span23_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x725d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span23_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span23_span_height_type */
	/* skip, unused field unused_span23_span_height (span23_span_height) */
	REG_DUMP_PRINT_1("   -span23_span_height.span23_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x725cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span23_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span23_span_width_type */
	/* skip, unused field unused_span23_span_width (span23_span_width) */
	REG_DUMP_PRINT_1("   -span23_span_width.span23_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x725c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span23_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span23_span_column_type */
	/* skip, unused field unused_span23_span_column (span23_span_column) */
	REG_DUMP_PRINT_1("   -span23_span_column.span23_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x725c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span23_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span23_span_row_type */
	/* skip, unused field unused_span23_span_row (span23_span_row) */
	REG_DUMP_PRINT_1("   -span23_span_row.span23_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x725c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span23_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span23_unit_location_type */
	REG_DUMP_PRINT_1("   -span23_unit_location.span23_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x725b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span22_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span22_lock_status_type */
	/* skip, unused field unused_span22_lock_status (span22_lock_status) */
	REG_DUMP_PRINT_1("   -span22_lock_status.span22_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x725b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span22_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span22_pending_counter_type */
	/* skip, unused field unused_span22_pending_counter (span22_pending_counter) */
	REG_DUMP_PRINT_1("   -span22_pending_counter.span22_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72594);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span22_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span22_span_mode_type */
	/* skip, unused field unused_span22_span_mode (span22_span_mode) */
	REG_DUMP_PRINT_1("   -span22_span_mode.span22_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72590);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span22_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span22_span_height_type */
	/* skip, unused field unused_span22_span_height (span22_span_height) */
	REG_DUMP_PRINT_1("   -span22_span_height.span22_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7258c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span22_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span22_span_width_type */
	/* skip, unused field unused_span22_span_width (span22_span_width) */
	REG_DUMP_PRINT_1("   -span22_span_width.span22_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72588);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span22_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span22_span_column_type */
	/* skip, unused field unused_span22_span_column (span22_span_column) */
	REG_DUMP_PRINT_1("   -span22_span_column.span22_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72584);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span22_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span22_span_row_type */
	/* skip, unused field unused_span22_span_row (span22_span_row) */
	REG_DUMP_PRINT_1("   -span22_span_row.span22_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72580);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span22_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span22_unit_location_type */
	REG_DUMP_PRINT_1("   -span22_unit_location.span22_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72574);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span21_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span21_lock_status_type */
	/* skip, unused field unused_span21_lock_status (span21_lock_status) */
	REG_DUMP_PRINT_1("   -span21_lock_status.span21_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72570);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span21_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span21_pending_counter_type */
	/* skip, unused field unused_span21_pending_counter (span21_pending_counter) */
	REG_DUMP_PRINT_1("   -span21_pending_counter.span21_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72554);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span21_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span21_span_mode_type */
	/* skip, unused field unused_span21_span_mode (span21_span_mode) */
	REG_DUMP_PRINT_1("   -span21_span_mode.span21_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72550);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span21_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span21_span_height_type */
	/* skip, unused field unused_span21_span_height (span21_span_height) */
	REG_DUMP_PRINT_1("   -span21_span_height.span21_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7254c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span21_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span21_span_width_type */
	/* skip, unused field unused_span21_span_width (span21_span_width) */
	REG_DUMP_PRINT_1("   -span21_span_width.span21_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72548);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span21_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span21_span_column_type */
	/* skip, unused field unused_span21_span_column (span21_span_column) */
	REG_DUMP_PRINT_1("   -span21_span_column.span21_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72544);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span21_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span21_span_row_type */
	/* skip, unused field unused_span21_span_row (span21_span_row) */
	REG_DUMP_PRINT_1("   -span21_span_row.span21_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72540);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span21_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span21_unit_location_type */
	REG_DUMP_PRINT_1("   -span21_unit_location.span21_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72534);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span20_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span20_lock_status_type */
	/* skip, unused field unused_span20_lock_status (span20_lock_status) */
	REG_DUMP_PRINT_1("   -span20_lock_status.span20_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72530);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span20_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span20_pending_counter_type */
	/* skip, unused field unused_span20_pending_counter (span20_pending_counter) */
	REG_DUMP_PRINT_1("   -span20_pending_counter.span20_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72514);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span20_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span20_span_mode_type */
	/* skip, unused field unused_span20_span_mode (span20_span_mode) */
	REG_DUMP_PRINT_1("   -span20_span_mode.span20_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72510);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span20_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span20_span_height_type */
	/* skip, unused field unused_span20_span_height (span20_span_height) */
	REG_DUMP_PRINT_1("   -span20_span_height.span20_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7250c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span20_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span20_span_width_type */
	/* skip, unused field unused_span20_span_width (span20_span_width) */
	REG_DUMP_PRINT_1("   -span20_span_width.span20_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72508);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span20_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span20_span_column_type */
	/* skip, unused field unused_span20_span_column (span20_span_column) */
	REG_DUMP_PRINT_1("   -span20_span_column.span20_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72504);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span20_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span20_span_row_type */
	/* skip, unused field unused_span20_span_row (span20_span_row) */
	REG_DUMP_PRINT_1("   -span20_span_row.span20_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72500);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span20_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span20_unit_location_type */
	REG_DUMP_PRINT_1("   -span20_unit_location.span20_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x724f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span19_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span19_lock_status_type */
	/* skip, unused field unused_span19_lock_status (span19_lock_status) */
	REG_DUMP_PRINT_1("   -span19_lock_status.span19_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x724f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span19_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span19_pending_counter_type */
	/* skip, unused field unused_span19_pending_counter (span19_pending_counter) */
	REG_DUMP_PRINT_1("   -span19_pending_counter.span19_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x724d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span19_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span19_span_mode_type */
	/* skip, unused field unused_span19_span_mode (span19_span_mode) */
	REG_DUMP_PRINT_1("   -span19_span_mode.span19_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x724d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span19_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span19_span_height_type */
	/* skip, unused field unused_span19_span_height (span19_span_height) */
	REG_DUMP_PRINT_1("   -span19_span_height.span19_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x724cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span19_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span19_span_width_type */
	/* skip, unused field unused_span19_span_width (span19_span_width) */
	REG_DUMP_PRINT_1("   -span19_span_width.span19_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x724c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span19_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span19_span_column_type */
	/* skip, unused field unused_span19_span_column (span19_span_column) */
	REG_DUMP_PRINT_1("   -span19_span_column.span19_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x724c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span19_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span19_span_row_type */
	/* skip, unused field unused_span19_span_row (span19_span_row) */
	REG_DUMP_PRINT_1("   -span19_span_row.span19_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x724c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span19_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span19_unit_location_type */
	REG_DUMP_PRINT_1("   -span19_unit_location.span19_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x724b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span18_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span18_lock_status_type */
	/* skip, unused field unused_span18_lock_status (span18_lock_status) */
	REG_DUMP_PRINT_1("   -span18_lock_status.span18_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x724b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span18_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span18_pending_counter_type */
	/* skip, unused field unused_span18_pending_counter (span18_pending_counter) */
	REG_DUMP_PRINT_1("   -span18_pending_counter.span18_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72494);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span18_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span18_span_mode_type */
	/* skip, unused field unused_span18_span_mode (span18_span_mode) */
	REG_DUMP_PRINT_1("   -span18_span_mode.span18_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72490);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span18_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span18_span_height_type */
	/* skip, unused field unused_span18_span_height (span18_span_height) */
	REG_DUMP_PRINT_1("   -span18_span_height.span18_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7248c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span18_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span18_span_width_type */
	/* skip, unused field unused_span18_span_width (span18_span_width) */
	REG_DUMP_PRINT_1("   -span18_span_width.span18_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72488);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span18_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span18_span_column_type */
	/* skip, unused field unused_span18_span_column (span18_span_column) */
	REG_DUMP_PRINT_1("   -span18_span_column.span18_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72484);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span18_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span18_span_row_type */
	/* skip, unused field unused_span18_span_row (span18_span_row) */
	REG_DUMP_PRINT_1("   -span18_span_row.span18_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72480);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span18_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span18_unit_location_type */
	REG_DUMP_PRINT_1("   -span18_unit_location.span18_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72474);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span17_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span17_lock_status_type */
	/* skip, unused field unused_span17_lock_status (span17_lock_status) */
	REG_DUMP_PRINT_1("   -span17_lock_status.span17_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72470);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span17_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span17_pending_counter_type */
	/* skip, unused field unused_span17_pending_counter (span17_pending_counter) */
	REG_DUMP_PRINT_1("   -span17_pending_counter.span17_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72454);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span17_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span17_span_mode_type */
	/* skip, unused field unused_span17_span_mode (span17_span_mode) */
	REG_DUMP_PRINT_1("   -span17_span_mode.span17_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72450);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span17_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span17_span_height_type */
	/* skip, unused field unused_span17_span_height (span17_span_height) */
	REG_DUMP_PRINT_1("   -span17_span_height.span17_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7244c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span17_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span17_span_width_type */
	/* skip, unused field unused_span17_span_width (span17_span_width) */
	REG_DUMP_PRINT_1("   -span17_span_width.span17_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72448);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span17_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span17_span_column_type */
	/* skip, unused field unused_span17_span_column (span17_span_column) */
	REG_DUMP_PRINT_1("   -span17_span_column.span17_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72444);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span17_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span17_span_row_type */
	/* skip, unused field unused_span17_span_row (span17_span_row) */
	REG_DUMP_PRINT_1("   -span17_span_row.span17_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72440);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span17_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span17_unit_location_type */
	REG_DUMP_PRINT_1("   -span17_unit_location.span17_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72434);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span16_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span16_lock_status_type */
	/* skip, unused field unused_span16_lock_status (span16_lock_status) */
	REG_DUMP_PRINT_1("   -span16_lock_status.span16_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72430);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span16_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span16_pending_counter_type */
	/* skip, unused field unused_span16_pending_counter (span16_pending_counter) */
	REG_DUMP_PRINT_1("   -span16_pending_counter.span16_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72414);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span16_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span16_span_mode_type */
	/* skip, unused field unused_span16_span_mode (span16_span_mode) */
	REG_DUMP_PRINT_1("   -span16_span_mode.span16_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72410);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span16_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span16_span_height_type */
	/* skip, unused field unused_span16_span_height (span16_span_height) */
	REG_DUMP_PRINT_1("   -span16_span_height.span16_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7240c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span16_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span16_span_width_type */
	/* skip, unused field unused_span16_span_width (span16_span_width) */
	REG_DUMP_PRINT_1("   -span16_span_width.span16_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span16_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span16_span_column_type */
	/* skip, unused field unused_span16_span_column (span16_span_column) */
	REG_DUMP_PRINT_1("   -span16_span_column.span16_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span16_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span16_span_row_type */
	/* skip, unused field unused_span16_span_row (span16_span_row) */
	REG_DUMP_PRINT_1("   -span16_span_row.span16_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span16_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span16_unit_location_type */
	REG_DUMP_PRINT_1("   -span16_unit_location.span16_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x723f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span15_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span15_lock_status_type */
	/* skip, unused field unused_span15_lock_status (span15_lock_status) */
	REG_DUMP_PRINT_1("   -span15_lock_status.span15_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x723f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span15_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span15_pending_counter_type */
	/* skip, unused field unused_span15_pending_counter (span15_pending_counter) */
	REG_DUMP_PRINT_1("   -span15_pending_counter.span15_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x723d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span15_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span15_span_mode_type */
	/* skip, unused field unused_span15_span_mode (span15_span_mode) */
	REG_DUMP_PRINT_1("   -span15_span_mode.span15_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x723d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span15_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span15_span_height_type */
	/* skip, unused field unused_span15_span_height (span15_span_height) */
	REG_DUMP_PRINT_1("   -span15_span_height.span15_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x723cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span15_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span15_span_width_type */
	/* skip, unused field unused_span15_span_width (span15_span_width) */
	REG_DUMP_PRINT_1("   -span15_span_width.span15_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x723c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span15_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span15_span_column_type */
	/* skip, unused field unused_span15_span_column (span15_span_column) */
	REG_DUMP_PRINT_1("   -span15_span_column.span15_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x723c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span15_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span15_span_row_type */
	/* skip, unused field unused_span15_span_row (span15_span_row) */
	REG_DUMP_PRINT_1("   -span15_span_row.span15_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x723c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span15_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span15_unit_location_type */
	REG_DUMP_PRINT_1("   -span15_unit_location.span15_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x723b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span14_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span14_lock_status_type */
	/* skip, unused field unused_span14_lock_status (span14_lock_status) */
	REG_DUMP_PRINT_1("   -span14_lock_status.span14_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x723b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span14_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span14_pending_counter_type */
	/* skip, unused field unused_span14_pending_counter (span14_pending_counter) */
	REG_DUMP_PRINT_1("   -span14_pending_counter.span14_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72394);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span14_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span14_span_mode_type */
	/* skip, unused field unused_span14_span_mode (span14_span_mode) */
	REG_DUMP_PRINT_1("   -span14_span_mode.span14_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72390);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span14_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span14_span_height_type */
	/* skip, unused field unused_span14_span_height (span14_span_height) */
	REG_DUMP_PRINT_1("   -span14_span_height.span14_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7238c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span14_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span14_span_width_type */
	/* skip, unused field unused_span14_span_width (span14_span_width) */
	REG_DUMP_PRINT_1("   -span14_span_width.span14_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72388);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span14_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span14_span_column_type */
	/* skip, unused field unused_span14_span_column (span14_span_column) */
	REG_DUMP_PRINT_1("   -span14_span_column.span14_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72384);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span14_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span14_span_row_type */
	/* skip, unused field unused_span14_span_row (span14_span_row) */
	REG_DUMP_PRINT_1("   -span14_span_row.span14_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72380);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span14_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span14_unit_location_type */
	REG_DUMP_PRINT_1("   -span14_unit_location.span14_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72374);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span13_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span13_lock_status_type */
	/* skip, unused field unused_span13_lock_status (span13_lock_status) */
	REG_DUMP_PRINT_1("   -span13_lock_status.span13_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72370);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span13_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span13_pending_counter_type */
	/* skip, unused field unused_span13_pending_counter (span13_pending_counter) */
	REG_DUMP_PRINT_1("   -span13_pending_counter.span13_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72354);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span13_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span13_span_mode_type */
	/* skip, unused field unused_span13_span_mode (span13_span_mode) */
	REG_DUMP_PRINT_1("   -span13_span_mode.span13_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72350);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span13_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span13_span_height_type */
	/* skip, unused field unused_span13_span_height (span13_span_height) */
	REG_DUMP_PRINT_1("   -span13_span_height.span13_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7234c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span13_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span13_span_width_type */
	/* skip, unused field unused_span13_span_width (span13_span_width) */
	REG_DUMP_PRINT_1("   -span13_span_width.span13_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72348);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span13_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span13_span_column_type */
	/* skip, unused field unused_span13_span_column (span13_span_column) */
	REG_DUMP_PRINT_1("   -span13_span_column.span13_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72344);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span13_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span13_span_row_type */
	/* skip, unused field unused_span13_span_row (span13_span_row) */
	REG_DUMP_PRINT_1("   -span13_span_row.span13_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72340);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span13_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span13_unit_location_type */
	REG_DUMP_PRINT_1("   -span13_unit_location.span13_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72334);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span12_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span12_lock_status_type */
	/* skip, unused field unused_span12_lock_status (span12_lock_status) */
	REG_DUMP_PRINT_1("   -span12_lock_status.span12_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72330);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span12_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span12_pending_counter_type */
	/* skip, unused field unused_span12_pending_counter (span12_pending_counter) */
	REG_DUMP_PRINT_1("   -span12_pending_counter.span12_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span12_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span12_span_mode_type */
	/* skip, unused field unused_span12_span_mode (span12_span_mode) */
	REG_DUMP_PRINT_1("   -span12_span_mode.span12_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span12_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span12_span_height_type */
	/* skip, unused field unused_span12_span_height (span12_span_height) */
	REG_DUMP_PRINT_1("   -span12_span_height.span12_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7230c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span12_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span12_span_width_type */
	/* skip, unused field unused_span12_span_width (span12_span_width) */
	REG_DUMP_PRINT_1("   -span12_span_width.span12_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span12_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span12_span_column_type */
	/* skip, unused field unused_span12_span_column (span12_span_column) */
	REG_DUMP_PRINT_1("   -span12_span_column.span12_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span12_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span12_span_row_type */
	/* skip, unused field unused_span12_span_row (span12_span_row) */
	REG_DUMP_PRINT_1("   -span12_span_row.span12_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span12_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span12_unit_location_type */
	REG_DUMP_PRINT_1("   -span12_unit_location.span12_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x722f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span11_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span11_lock_status_type */
	/* skip, unused field unused_span11_lock_status (span11_lock_status) */
	REG_DUMP_PRINT_1("   -span11_lock_status.span11_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x722f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span11_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span11_pending_counter_type */
	/* skip, unused field unused_span11_pending_counter (span11_pending_counter) */
	REG_DUMP_PRINT_1("   -span11_pending_counter.span11_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x722d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span11_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span11_span_mode_type */
	/* skip, unused field unused_span11_span_mode (span11_span_mode) */
	REG_DUMP_PRINT_1("   -span11_span_mode.span11_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x722d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span11_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span11_span_height_type */
	/* skip, unused field unused_span11_span_height (span11_span_height) */
	REG_DUMP_PRINT_1("   -span11_span_height.span11_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x722cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span11_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span11_span_width_type */
	/* skip, unused field unused_span11_span_width (span11_span_width) */
	REG_DUMP_PRINT_1("   -span11_span_width.span11_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x722c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span11_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span11_span_column_type */
	/* skip, unused field unused_span11_span_column (span11_span_column) */
	REG_DUMP_PRINT_1("   -span11_span_column.span11_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x722c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span11_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span11_span_row_type */
	/* skip, unused field unused_span11_span_row (span11_span_row) */
	REG_DUMP_PRINT_1("   -span11_span_row.span11_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x722c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span11_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span11_unit_location_type */
	REG_DUMP_PRINT_1("   -span11_unit_location.span11_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x722b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span10_lock_status                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span10_lock_status_type */
	/* skip, unused field unused_span10_lock_status (span10_lock_status) */
	REG_DUMP_PRINT_1("   -span10_lock_status.span10_lock_status                                        |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x722b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span10_pending_counter                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span10_pending_counter_type */
	/* skip, unused field unused_span10_pending_counter (span10_pending_counter) */
	REG_DUMP_PRINT_1("   -span10_pending_counter.span10_pending_counter                                |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72294);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span10_span_mode                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span10_span_mode_type */
	/* skip, unused field unused_span10_span_mode (span10_span_mode) */
	REG_DUMP_PRINT_1("   -span10_span_mode.span10_span_mode                                            |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72290);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span10_span_height                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span10_span_height_type */
	/* skip, unused field unused_span10_span_height (span10_span_height) */
	REG_DUMP_PRINT_1("   -span10_span_height.span10_span_height                                        |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7228c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span10_span_width                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span10_span_width_type */
	/* skip, unused field unused_span10_span_width (span10_span_width) */
	REG_DUMP_PRINT_1("   -span10_span_width.span10_span_width                                          |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72288);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span10_span_column                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span10_span_column_type */
	/* skip, unused field unused_span10_span_column (span10_span_column) */
	REG_DUMP_PRINT_1("   -span10_span_column.span10_span_column                                        |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72284);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span10_span_row                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span10_span_row_type */
	/* skip, unused field unused_span10_span_row (span10_span_row) */
	REG_DUMP_PRINT_1("   -span10_span_row.span10_span_row                                              |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72280);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span10_unit_location                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span10_unit_location_type */
	REG_DUMP_PRINT_1("   -span10_unit_location.span10_unit_location                                    |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72274);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span9_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span9_lock_status_type */
	/* skip, unused field unused_span9_lock_status (span9_lock_status) */
	REG_DUMP_PRINT_1("   -span9_lock_status.span9_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72270);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span9_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span9_pending_counter_type */
	/* skip, unused field unused_span9_pending_counter (span9_pending_counter) */
	REG_DUMP_PRINT_1("   -span9_pending_counter.span9_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72254);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span9_span_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span9_span_mode_type */
	/* skip, unused field unused_span9_span_mode (span9_span_mode) */
	REG_DUMP_PRINT_1("   -span9_span_mode.span9_span_mode                                              |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72250);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span9_span_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span9_span_height_type */
	/* skip, unused field unused_span9_span_height (span9_span_height) */
	REG_DUMP_PRINT_1("   -span9_span_height.span9_span_height                                          |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7224c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span9_span_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span9_span_width_type */
	/* skip, unused field unused_span9_span_width (span9_span_width) */
	REG_DUMP_PRINT_1("   -span9_span_width.span9_span_width                                            |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72248);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span9_span_column                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span9_span_column_type */
	/* skip, unused field unused_span9_span_column (span9_span_column) */
	REG_DUMP_PRINT_1("   -span9_span_column.span9_span_column                                          |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72244);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span9_span_row                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span9_span_row_type */
	/* skip, unused field unused_span9_span_row (span9_span_row) */
	REG_DUMP_PRINT_1("   -span9_span_row.span9_span_row                                                |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72240);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span9_unit_location                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span9_unit_location_type */
	REG_DUMP_PRINT_1("   -span9_unit_location.span9_unit_location                                      |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72234);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span8_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span8_lock_status_type */
	/* skip, unused field unused_span8_lock_status (span8_lock_status) */
	REG_DUMP_PRINT_1("   -span8_lock_status.span8_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72230);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span8_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span8_pending_counter_type */
	/* skip, unused field unused_span8_pending_counter (span8_pending_counter) */
	REG_DUMP_PRINT_1("   -span8_pending_counter.span8_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span8_span_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span8_span_mode_type */
	/* skip, unused field unused_span8_span_mode (span8_span_mode) */
	REG_DUMP_PRINT_1("   -span8_span_mode.span8_span_mode                                              |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span8_span_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span8_span_height_type */
	/* skip, unused field unused_span8_span_height (span8_span_height) */
	REG_DUMP_PRINT_1("   -span8_span_height.span8_span_height                                          |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7220c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span8_span_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span8_span_width_type */
	/* skip, unused field unused_span8_span_width (span8_span_width) */
	REG_DUMP_PRINT_1("   -span8_span_width.span8_span_width                                            |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span8_span_column                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span8_span_column_type */
	/* skip, unused field unused_span8_span_column (span8_span_column) */
	REG_DUMP_PRINT_1("   -span8_span_column.span8_span_column                                          |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span8_span_row                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span8_span_row_type */
	/* skip, unused field unused_span8_span_row (span8_span_row) */
	REG_DUMP_PRINT_1("   -span8_span_row.span8_span_row                                                |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span8_unit_location                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span8_unit_location_type */
	REG_DUMP_PRINT_1("   -span8_unit_location.span8_unit_location                                      |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x721f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span7_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span7_lock_status_type */
	/* skip, unused field unused_span7_lock_status (span7_lock_status) */
	REG_DUMP_PRINT_1("   -span7_lock_status.span7_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x721f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span7_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span7_pending_counter_type */
	/* skip, unused field unused_span7_pending_counter (span7_pending_counter) */
	REG_DUMP_PRINT_1("   -span7_pending_counter.span7_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x721d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span7_span_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span7_span_mode_type */
	/* skip, unused field unused_span7_span_mode (span7_span_mode) */
	REG_DUMP_PRINT_1("   -span7_span_mode.span7_span_mode                                              |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x721d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span7_span_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span7_span_height_type */
	/* skip, unused field unused_span7_span_height (span7_span_height) */
	REG_DUMP_PRINT_1("   -span7_span_height.span7_span_height                                          |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x721cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span7_span_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span7_span_width_type */
	/* skip, unused field unused_span7_span_width (span7_span_width) */
	REG_DUMP_PRINT_1("   -span7_span_width.span7_span_width                                            |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x721c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span7_span_column                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span7_span_column_type */
	/* skip, unused field unused_span7_span_column (span7_span_column) */
	REG_DUMP_PRINT_1("   -span7_span_column.span7_span_column                                          |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x721c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span7_span_row                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span7_span_row_type */
	/* skip, unused field unused_span7_span_row (span7_span_row) */
	REG_DUMP_PRINT_1("   -span7_span_row.span7_span_row                                                |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x721c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span7_unit_location                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span7_unit_location_type */
	REG_DUMP_PRINT_1("   -span7_unit_location.span7_unit_location                                      |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x721b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span6_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span6_lock_status_type */
	/* skip, unused field unused_span6_lock_status (span6_lock_status) */
	REG_DUMP_PRINT_1("   -span6_lock_status.span6_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x721b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span6_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span6_pending_counter_type */
	/* skip, unused field unused_span6_pending_counter (span6_pending_counter) */
	REG_DUMP_PRINT_1("   -span6_pending_counter.span6_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72194);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span6_span_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span6_span_mode_type */
	/* skip, unused field unused_span6_span_mode (span6_span_mode) */
	REG_DUMP_PRINT_1("   -span6_span_mode.span6_span_mode                                              |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72190);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span6_span_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span6_span_height_type */
	/* skip, unused field unused_span6_span_height (span6_span_height) */
	REG_DUMP_PRINT_1("   -span6_span_height.span6_span_height                                          |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7218c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span6_span_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span6_span_width_type */
	/* skip, unused field unused_span6_span_width (span6_span_width) */
	REG_DUMP_PRINT_1("   -span6_span_width.span6_span_width                                            |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72188);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span6_span_column                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span6_span_column_type */
	/* skip, unused field unused_span6_span_column (span6_span_column) */
	REG_DUMP_PRINT_1("   -span6_span_column.span6_span_column                                          |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72184);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span6_span_row                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span6_span_row_type */
	/* skip, unused field unused_span6_span_row (span6_span_row) */
	REG_DUMP_PRINT_1("   -span6_span_row.span6_span_row                                                |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72180);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span6_unit_location                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span6_unit_location_type */
	REG_DUMP_PRINT_1("   -span6_unit_location.span6_unit_location                                      |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72174);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span5_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span5_lock_status_type */
	/* skip, unused field unused_span5_lock_status (span5_lock_status) */
	REG_DUMP_PRINT_1("   -span5_lock_status.span5_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72170);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span5_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span5_pending_counter_type */
	/* skip, unused field unused_span5_pending_counter (span5_pending_counter) */
	REG_DUMP_PRINT_1("   -span5_pending_counter.span5_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72154);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span5_span_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span5_span_mode_type */
	/* skip, unused field unused_span5_span_mode (span5_span_mode) */
	REG_DUMP_PRINT_1("   -span5_span_mode.span5_span_mode                                              |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72150);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span5_span_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span5_span_height_type */
	/* skip, unused field unused_span5_span_height (span5_span_height) */
	REG_DUMP_PRINT_1("   -span5_span_height.span5_span_height                                          |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7214c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span5_span_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span5_span_width_type */
	/* skip, unused field unused_span5_span_width (span5_span_width) */
	REG_DUMP_PRINT_1("   -span5_span_width.span5_span_width                                            |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72148);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span5_span_column                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span5_span_column_type */
	/* skip, unused field unused_span5_span_column (span5_span_column) */
	REG_DUMP_PRINT_1("   -span5_span_column.span5_span_column                                          |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72144);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span5_span_row                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span5_span_row_type */
	/* skip, unused field unused_span5_span_row (span5_span_row) */
	REG_DUMP_PRINT_1("   -span5_span_row.span5_span_row                                                |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72140);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span5_unit_location                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span5_unit_location_type */
	REG_DUMP_PRINT_1("   -span5_unit_location.span5_unit_location                                      |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72134);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span4_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span4_lock_status_type */
	/* skip, unused field unused_span4_lock_status (span4_lock_status) */
	REG_DUMP_PRINT_1("   -span4_lock_status.span4_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72130);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span4_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span4_pending_counter_type */
	/* skip, unused field unused_span4_pending_counter (span4_pending_counter) */
	REG_DUMP_PRINT_1("   -span4_pending_counter.span4_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72114);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span4_span_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span4_span_mode_type */
	/* skip, unused field unused_span4_span_mode (span4_span_mode) */
	REG_DUMP_PRINT_1("   -span4_span_mode.span4_span_mode                                              |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72110);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span4_span_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span4_span_height_type */
	/* skip, unused field unused_span4_span_height (span4_span_height) */
	REG_DUMP_PRINT_1("   -span4_span_height.span4_span_height                                          |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7210c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span4_span_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span4_span_width_type */
	/* skip, unused field unused_span4_span_width (span4_span_width) */
	REG_DUMP_PRINT_1("   -span4_span_width.span4_span_width                                            |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span4_span_column                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span4_span_column_type */
	/* skip, unused field unused_span4_span_column (span4_span_column) */
	REG_DUMP_PRINT_1("   -span4_span_column.span4_span_column                                          |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span4_span_row                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span4_span_row_type */
	/* skip, unused field unused_span4_span_row (span4_span_row) */
	REG_DUMP_PRINT_1("   -span4_span_row.span4_span_row                                                |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span4_unit_location                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span4_unit_location_type */
	REG_DUMP_PRINT_1("   -span4_unit_location.span4_unit_location                                      |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x720f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span3_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span3_lock_status_type */
	/* skip, unused field unused_span3_lock_status (span3_lock_status) */
	REG_DUMP_PRINT_1("   -span3_lock_status.span3_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x720f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span3_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span3_pending_counter_type */
	/* skip, unused field unused_span3_pending_counter (span3_pending_counter) */
	REG_DUMP_PRINT_1("   -span3_pending_counter.span3_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x720d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span3_span_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span3_span_mode_type */
	/* skip, unused field unused_span3_span_mode (span3_span_mode) */
	REG_DUMP_PRINT_1("   -span3_span_mode.span3_span_mode                                              |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x720d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span3_span_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span3_span_height_type */
	/* skip, unused field unused_span3_span_height (span3_span_height) */
	REG_DUMP_PRINT_1("   -span3_span_height.span3_span_height                                          |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x720cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span3_span_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span3_span_width_type */
	/* skip, unused field unused_span3_span_width (span3_span_width) */
	REG_DUMP_PRINT_1("   -span3_span_width.span3_span_width                                            |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x720c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span3_span_column                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span3_span_column_type */
	/* skip, unused field unused_span3_span_column (span3_span_column) */
	REG_DUMP_PRINT_1("   -span3_span_column.span3_span_column                                          |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x720c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span3_span_row                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span3_span_row_type */
	/* skip, unused field unused_span3_span_row (span3_span_row) */
	REG_DUMP_PRINT_1("   -span3_span_row.span3_span_row                                                |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x720c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span3_unit_location                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span3_unit_location_type */
	REG_DUMP_PRINT_1("   -span3_unit_location.span3_unit_location                                      |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x720b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span2_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span2_lock_status_type */
	/* skip, unused field unused_span2_lock_status (span2_lock_status) */
	REG_DUMP_PRINT_1("   -span2_lock_status.span2_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x720b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span2_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span2_pending_counter_type */
	/* skip, unused field unused_span2_pending_counter (span2_pending_counter) */
	REG_DUMP_PRINT_1("   -span2_pending_counter.span2_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72094);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span2_span_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span2_span_mode_type */
	/* skip, unused field unused_span2_span_mode (span2_span_mode) */
	REG_DUMP_PRINT_1("   -span2_span_mode.span2_span_mode                                              |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72090);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span2_span_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span2_span_height_type */
	/* skip, unused field unused_span2_span_height (span2_span_height) */
	REG_DUMP_PRINT_1("   -span2_span_height.span2_span_height                                          |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7208c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span2_span_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span2_span_width_type */
	/* skip, unused field unused_span2_span_width (span2_span_width) */
	REG_DUMP_PRINT_1("   -span2_span_width.span2_span_width                                            |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72088);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span2_span_column                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span2_span_column_type */
	/* skip, unused field unused_span2_span_column (span2_span_column) */
	REG_DUMP_PRINT_1("   -span2_span_column.span2_span_column                                          |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72084);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span2_span_row                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span2_span_row_type */
	/* skip, unused field unused_span2_span_row (span2_span_row) */
	REG_DUMP_PRINT_1("   -span2_span_row.span2_span_row                                                |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72080);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span2_unit_location                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span2_unit_location_type */
	REG_DUMP_PRINT_1("   -span2_unit_location.span2_unit_location                                      |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span1_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span1_lock_status_type */
	/* skip, unused field unused_span1_lock_status (span1_lock_status) */
	REG_DUMP_PRINT_1("   -span1_lock_status.span1_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span1_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span1_pending_counter_type */
	/* skip, unused field unused_span1_pending_counter (span1_pending_counter) */
	REG_DUMP_PRINT_1("   -span1_pending_counter.span1_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span1_span_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span1_span_mode_type */
	/* skip, unused field unused_span1_span_mode (span1_span_mode) */
	REG_DUMP_PRINT_1("   -span1_span_mode.span1_span_mode                                              |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span1_span_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span1_span_height_type */
	/* skip, unused field unused_span1_span_height (span1_span_height) */
	REG_DUMP_PRINT_1("   -span1_span_height.span1_span_height                                          |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7204c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span1_span_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span1_span_width_type */
	/* skip, unused field unused_span1_span_width (span1_span_width) */
	REG_DUMP_PRINT_1("   -span1_span_width.span1_span_width                                            |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span1_span_column                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span1_span_column_type */
	/* skip, unused field unused_span1_span_column (span1_span_column) */
	REG_DUMP_PRINT_1("   -span1_span_column.span1_span_column                                          |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span1_span_row                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span1_span_row_type */
	/* skip, unused field unused_span1_span_row (span1_span_row) */
	REG_DUMP_PRINT_1("   -span1_span_row.span1_span_row                                                |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span1_unit_location                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span1_unit_location_type */
	REG_DUMP_PRINT_1("   -span1_unit_location.span1_unit_location                                      |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x72034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span0_lock_status                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span0_lock_status_type */
	/* skip, unused field unused_span0_lock_status (span0_lock_status) */
	REG_DUMP_PRINT_1("   -span0_lock_status.span0_lock_status                                          |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x72030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span0_pending_counter                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span0_pending_counter_type */
	/* skip, unused field unused_span0_pending_counter (span0_pending_counter) */
	REG_DUMP_PRINT_1("   -span0_pending_counter.span0_pending_counter                                  |         0x%01X  |  [RO][03:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x72014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span0_span_mode                                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span0_span_mode_type */
	/* skip, unused field unused_span0_span_mode (span0_span_mode) */
	REG_DUMP_PRINT_1("   -span0_span_mode.span0_span_mode                                              |         0x%01X  |  [RW][01:00]""Register holding the span order contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x72010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span0_span_height                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span0_span_height_type */
	/* skip, unused field unused_span0_span_height (span0_span_height) */
	REG_DUMP_PRINT_1("   -span0_span_height.span0_span_height                                          |      0x%04X  |  [RW][12:00]""Register holding the span height contained in the span descriptor, encoded as the height in number of units minus 1.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7200c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span0_span_width                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span0_span_width_type */
	/* skip, unused field unused_span0_span_width (span0_span_width) */
	REG_DUMP_PRINT_1("   -span0_span_width.span0_span_width                                            |       0x%03X  |  [RW][08:00]""Register holding the span width contained in the span descriptor, encoded as the width in number of units minus 1.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span0_span_column                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span0_span_column_type */
	/* skip, unused field unused_span0_span_column (span0_span_column) */
	REG_DUMP_PRINT_1("   -span0_span_column.span0_span_column                                          |      0x%04X  |  [RW][12:00]""Register holding the span column index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x72004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span0_span_row                                                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span0_span_row_type */
	/* skip, unused field unused_span0_span_row (span0_span_row) */
	REG_DUMP_PRINT_1("   -span0_span_row.span0_span_row                                                |       0x%03X  |  [RW][08:00]""Register holding the span row index contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 8));
	val = REG_DUMP_READ_REGISTER(0x72000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span0_unit_location                                              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span0_unit_location_type */
	REG_DUMP_PRINT_1("   -span0_unit_location.span0_unit_location                                      |  0x%08X  |  [RW][31:00]""Register holding the value of the unit location field contained in the span descriptor.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x71808);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.burst_support                                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_burst_support_type */
	/* skip, unused field unused_burst_support (burst_support) */
	REG_DUMP_PRINT_1("   -burst_support.burst_support                                                  |         0x%01X  |  [RW][01:00]""This register enables or disables different levels of burst support on the data master interface associated with this master register bank. The encoding of this register is explained below.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x71800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.srmd_support                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_srmd_support_type */
	/* skip, unused field unused_srmd_support (srmd_support) */
	REG_DUMP_PRINT_1("   -srmd_support.srmd_support                                                    |         0x%01X  |  [RW][00:00]""This register enables or disables support for Single-Request-Multiple-Data (SRMD) read protocol on the CIO data master interface associated with this master register bank. When set to 0, all data transfers will use Multiple-Request-Multiple-Data (MRMD) protocol. When set to 1, the master will attempt to use SRMD transfers where applicable.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x71028);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.physical_block_width_2d_burst_set1                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_physical_block_width_2d_burst_set1_type */
	/* skip, unused field unused_physical_block_width_2d_burst_set1 (physical_block_width_2d_burst_set1) */
	REG_DUMP_PRINT_1("   -physical_block_width_2d_burst_set1.physical_block_width_2d_burst_set1        |      0x%04X  |  [RW][12:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height is larger than 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x71024);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.physical_block_width_1d_burst_set1                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_physical_block_width_1d_burst_set1_type */
	/* skip, unused field unused_physical_block_width_1d_burst_set1 (physical_block_width_1d_burst_set1) */
	REG_DUMP_PRINT_1("   -physical_block_width_1d_burst_set1.physical_block_width_1d_burst_set1        |      0x%04X  |  [RW][12:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height equals 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x71020);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.physical_block_width_2d_burst_set0                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_physical_block_width_2d_burst_set0_type */
	/* skip, unused field unused_physical_block_width_2d_burst_set0 (physical_block_width_2d_burst_set0) */
	REG_DUMP_PRINT_1("   -physical_block_width_2d_burst_set0.physical_block_width_2d_burst_set0        |      0x%04X  |  [RW][12:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height is larger than 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x7101c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.physical_block_width_1d_burst_set0                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_physical_block_width_1d_burst_set0_type */
	/* skip, unused field unused_physical_block_width_1d_burst_set0 (physical_block_width_1d_burst_set0) */
	REG_DUMP_PRINT_1("   -physical_block_width_1d_burst_set0.physical_block_width_1d_burst_set0        |      0x%04X  |  [RW][12:00]""Maximum physical block width, encoded as number of physical block columns minus 1, to be used by the DMA masters when transferring units of data, in case the unit height equals 1 line. This value determines the splitting of units into columns of physical blocks. For non-strict element precisions this value is constrained to be a multiple of the maximum number of elements that fit a packed data word for each active master.""\n", FIELD_VALUE(val, 0, 12));
	val = REG_DUMP_READ_REGISTER(0x71018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.maximum_physical_block_height                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_maximum_physical_block_height_type */
	/* skip, unused field unused_maximum_physical_block_height (maximum_physical_block_height) */
	REG_DUMP_PRINT_1("   -maximum_physical_block_height.maximum_physical_block_height                  |        0x%02X  |  [RW][05:00]""Maximum physical block height, encoded as number of physical block rows minus 1, to be used by the DMA masters when moving or initializing blocks of data. This value determines the splitting of data units into rows of physical blocks.""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x71014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel_descriptor_base_address                                  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -channel_descriptor_base_address.channel_descriptor_base_address              |  0x%08X  |  [RW][31:00]""Channel descriptor base address register holding the external memory mapped location from where channel descriptor information is to be fetched on a channel bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x71010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.terminal_descriptor_base_address                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_terminal_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -terminal_descriptor_base_address.terminal_descriptor_base_address            |  0x%08X  |  [RW][31:00]""Terminal descriptor base address register holding the external memory mapped location from where terminal descriptor information is to be fetched on a channel bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x7100c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.span_descriptor_base_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_span_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -span_descriptor_base_address.span_descriptor_base_address                    |  0x%08X  |  [RW][31:00]""Span descriptor base address register holding the external memory mapped location from where span descriptor information is to be fetched on a span bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x71008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.unit_descriptor_base_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_unit_descriptor_base_address_type */
	REG_DUMP_PRINT_1("   -unit_descriptor_base_address.unit_descriptor_base_address                    |  0x%08X  |  [RW][31:00]""Unit descriptor base address register holding the external memory mapped location from where unit descriptor information is to be fetched on a unit bank refill.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x71004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.idle                                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_idle_type */
	/* skip, unused field unused_idle (idle) */
	REG_DUMP_PRINT_1("   -idle.idle                                                                    |         0x%01X  |  [RO][00:00]""Idle read-only status register, indicating whether any command is in flight on the DMA or not. When the value of this register is equal to '0', instructions are in flight and/or have not been acknowledged and hence the DMA is regarded as busy. When the value of this register is equal to '1' the DMA is inactive and hence regarded as idle.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x709d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req7_request_resourced                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req7_request_resourced_type */
	/* skip, unused field unused_req7_request_resourced (req7_request_resourced) */
	REG_DUMP_PRINT_1("   -req7_request_resourced.req7_request_resourced                                |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x709cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req7_request_valid                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req7_request_valid_type */
	/* skip, unused field unused_req7_request_valid (req7_request_valid) */
	REG_DUMP_PRINT_1("   -req7_request_valid.req7_request_valid                                        |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x709c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req7_setup_2                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req7_setup_2_type */
	/* skip, unused field unused_req7_setup_2 (req7_setup_2) */
	REG_DUMP_PRINT_1("   -req7_setup_2.req7_setup_2                                                    |      0x%04X  |  [RW][13:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x709c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req7_setup_1                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req7_setup_1_type */
	/* skip, unused field unused_req7_setup_1 (req7_setup_1) */
	REG_DUMP_PRINT_1("   -req7_setup_1.req7_setup_1                                                    |   0x%07X  |  [RW][26:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 26));
	val = REG_DUMP_READ_REGISTER(0x709c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req7_instruction                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req7_instruction_type */
	/* skip, unused field unused_req7_instruction (req7_instruction) */
	REG_DUMP_PRINT_1("   -req7_instruction.req7_instruction                                            |     0x%05X  |  [RW][17:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 17));
	val = REG_DUMP_READ_REGISTER(0x70990);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req6_request_resourced                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req6_request_resourced_type */
	/* skip, unused field unused_req6_request_resourced (req6_request_resourced) */
	REG_DUMP_PRINT_1("   -req6_request_resourced.req6_request_resourced                                |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7098c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req6_request_valid                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req6_request_valid_type */
	/* skip, unused field unused_req6_request_valid (req6_request_valid) */
	REG_DUMP_PRINT_1("   -req6_request_valid.req6_request_valid                                        |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70988);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req6_setup_2                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req6_setup_2_type */
	/* skip, unused field unused_req6_setup_2 (req6_setup_2) */
	REG_DUMP_PRINT_1("   -req6_setup_2.req6_setup_2                                                    |      0x%04X  |  [RW][13:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x70984);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req6_setup_1                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req6_setup_1_type */
	/* skip, unused field unused_req6_setup_1 (req6_setup_1) */
	REG_DUMP_PRINT_1("   -req6_setup_1.req6_setup_1                                                    |   0x%07X  |  [RW][26:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 26));
	val = REG_DUMP_READ_REGISTER(0x70980);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req6_instruction                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req6_instruction_type */
	/* skip, unused field unused_req6_instruction (req6_instruction) */
	REG_DUMP_PRINT_1("   -req6_instruction.req6_instruction                                            |     0x%05X  |  [RW][17:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 17));
	val = REG_DUMP_READ_REGISTER(0x70950);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req5_request_resourced                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req5_request_resourced_type */
	/* skip, unused field unused_req5_request_resourced (req5_request_resourced) */
	REG_DUMP_PRINT_1("   -req5_request_resourced.req5_request_resourced                                |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7094c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req5_request_valid                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req5_request_valid_type */
	/* skip, unused field unused_req5_request_valid (req5_request_valid) */
	REG_DUMP_PRINT_1("   -req5_request_valid.req5_request_valid                                        |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70948);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req5_setup_2                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req5_setup_2_type */
	/* skip, unused field unused_req5_setup_2 (req5_setup_2) */
	REG_DUMP_PRINT_1("   -req5_setup_2.req5_setup_2                                                    |      0x%04X  |  [RW][13:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x70944);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req5_setup_1                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req5_setup_1_type */
	/* skip, unused field unused_req5_setup_1 (req5_setup_1) */
	REG_DUMP_PRINT_1("   -req5_setup_1.req5_setup_1                                                    |   0x%07X  |  [RW][26:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 26));
	val = REG_DUMP_READ_REGISTER(0x70940);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req5_instruction                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req5_instruction_type */
	/* skip, unused field unused_req5_instruction (req5_instruction) */
	REG_DUMP_PRINT_1("   -req5_instruction.req5_instruction                                            |     0x%05X  |  [RW][17:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 17));
	val = REG_DUMP_READ_REGISTER(0x70910);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req4_request_resourced                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req4_request_resourced_type */
	/* skip, unused field unused_req4_request_resourced (req4_request_resourced) */
	REG_DUMP_PRINT_1("   -req4_request_resourced.req4_request_resourced                                |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7090c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req4_request_valid                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req4_request_valid_type */
	/* skip, unused field unused_req4_request_valid (req4_request_valid) */
	REG_DUMP_PRINT_1("   -req4_request_valid.req4_request_valid                                        |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70908);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req4_setup_2                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req4_setup_2_type */
	/* skip, unused field unused_req4_setup_2 (req4_setup_2) */
	REG_DUMP_PRINT_1("   -req4_setup_2.req4_setup_2                                                    |      0x%04X  |  [RW][13:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x70904);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req4_setup_1                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req4_setup_1_type */
	/* skip, unused field unused_req4_setup_1 (req4_setup_1) */
	REG_DUMP_PRINT_1("   -req4_setup_1.req4_setup_1                                                    |   0x%07X  |  [RW][26:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 26));
	val = REG_DUMP_READ_REGISTER(0x70900);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req4_instruction                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req4_instruction_type */
	/* skip, unused field unused_req4_instruction (req4_instruction) */
	REG_DUMP_PRINT_1("   -req4_instruction.req4_instruction                                            |     0x%05X  |  [RW][17:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 17));
	val = REG_DUMP_READ_REGISTER(0x708d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req3_request_resourced                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req3_request_resourced_type */
	/* skip, unused field unused_req3_request_resourced (req3_request_resourced) */
	REG_DUMP_PRINT_1("   -req3_request_resourced.req3_request_resourced                                |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x708cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req3_request_valid                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req3_request_valid_type */
	/* skip, unused field unused_req3_request_valid (req3_request_valid) */
	REG_DUMP_PRINT_1("   -req3_request_valid.req3_request_valid                                        |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x708c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req3_setup_2                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req3_setup_2_type */
	/* skip, unused field unused_req3_setup_2 (req3_setup_2) */
	REG_DUMP_PRINT_1("   -req3_setup_2.req3_setup_2                                                    |      0x%04X  |  [RW][13:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x708c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req3_setup_1                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req3_setup_1_type */
	/* skip, unused field unused_req3_setup_1 (req3_setup_1) */
	REG_DUMP_PRINT_1("   -req3_setup_1.req3_setup_1                                                    |   0x%07X  |  [RW][26:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 26));
	val = REG_DUMP_READ_REGISTER(0x708c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req3_instruction                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req3_instruction_type */
	/* skip, unused field unused_req3_instruction (req3_instruction) */
	REG_DUMP_PRINT_1("   -req3_instruction.req3_instruction                                            |     0x%05X  |  [RW][17:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 17));
	val = REG_DUMP_READ_REGISTER(0x70890);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req2_request_resourced                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req2_request_resourced_type */
	/* skip, unused field unused_req2_request_resourced (req2_request_resourced) */
	REG_DUMP_PRINT_1("   -req2_request_resourced.req2_request_resourced                                |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7088c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req2_request_valid                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req2_request_valid_type */
	/* skip, unused field unused_req2_request_valid (req2_request_valid) */
	REG_DUMP_PRINT_1("   -req2_request_valid.req2_request_valid                                        |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70888);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req2_setup_2                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req2_setup_2_type */
	/* skip, unused field unused_req2_setup_2 (req2_setup_2) */
	REG_DUMP_PRINT_1("   -req2_setup_2.req2_setup_2                                                    |      0x%04X  |  [RW][13:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x70884);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req2_setup_1                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req2_setup_1_type */
	/* skip, unused field unused_req2_setup_1 (req2_setup_1) */
	REG_DUMP_PRINT_1("   -req2_setup_1.req2_setup_1                                                    |   0x%07X  |  [RW][26:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 26));
	val = REG_DUMP_READ_REGISTER(0x70880);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req2_instruction                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req2_instruction_type */
	/* skip, unused field unused_req2_instruction (req2_instruction) */
	REG_DUMP_PRINT_1("   -req2_instruction.req2_instruction                                            |     0x%05X  |  [RW][17:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 17));
	val = REG_DUMP_READ_REGISTER(0x70850);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req1_request_resourced                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req1_request_resourced_type */
	/* skip, unused field unused_req1_request_resourced (req1_request_resourced) */
	REG_DUMP_PRINT_1("   -req1_request_resourced.req1_request_resourced                                |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7084c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req1_request_valid                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req1_request_valid_type */
	/* skip, unused field unused_req1_request_valid (req1_request_valid) */
	REG_DUMP_PRINT_1("   -req1_request_valid.req1_request_valid                                        |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70848);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req1_setup_2                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req1_setup_2_type */
	/* skip, unused field unused_req1_setup_2 (req1_setup_2) */
	REG_DUMP_PRINT_1("   -req1_setup_2.req1_setup_2                                                    |      0x%04X  |  [RW][13:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x70844);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req1_setup_1                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req1_setup_1_type */
	/* skip, unused field unused_req1_setup_1 (req1_setup_1) */
	REG_DUMP_PRINT_1("   -req1_setup_1.req1_setup_1                                                    |   0x%07X  |  [RW][26:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 26));
	val = REG_DUMP_READ_REGISTER(0x70840);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req1_instruction                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req1_instruction_type */
	/* skip, unused field unused_req1_instruction (req1_instruction) */
	REG_DUMP_PRINT_1("   -req1_instruction.req1_instruction                                            |     0x%05X  |  [RW][17:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 17));
	val = REG_DUMP_READ_REGISTER(0x70810);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req0_request_resourced                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req0_request_resourced_type */
	/* skip, unused field unused_req0_request_resourced (req0_request_resourced) */
	REG_DUMP_PRINT_1("   -req0_request_resourced.req0_request_resourced                                |         0x%01X  |  [RO][00:00]""Request resourced register indicating that all internal resources required to move the request into the next internal stage have been successfully reserved by the DMA. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7080c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req0_request_valid                                               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req0_request_valid_type */
	/* skip, unused field unused_req0_request_valid (req0_request_valid) */
	REG_DUMP_PRINT_1("   -req0_request_valid.req0_request_valid                                        |         0x%01X  |  [RO][00:00]""Request valid register indicating that the current settings in the register bank compose a valid pending request. This register can be read, but not written through the control slave interface. It is automatically set and cleared by internal DMA logic only. Any write to the register via the control slave interface will simply be ignored.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70808);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req0_setup_2                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req0_setup_2_type */
	/* skip, unused field unused_req0_setup_2 (req0_setup_2) */
	REG_DUMP_PRINT_1("   -req0_setup_2.req0_setup_2                                                    |      0x%04X  |  [RW][13:00]""Register specifying the span IDs pointing to the corresponding span descriptors to be used with the instruction.""\n", FIELD_VALUE(val, 0, 13));
	val = REG_DUMP_READ_REGISTER(0x70804);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req0_setup_1                                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req0_setup_1_type */
	/* skip, unused field unused_req0_setup_1 (req0_setup_1) */
	REG_DUMP_PRINT_1("   -req0_setup_1.req0_setup_1                                                    |   0x%07X  |  [RW][26:00]""Register specifying the channel ID, terminal IDs and unit IDs pointing to the corresponding channel descriptor, terminal descriptors, and unit descriptor to be used with the instruction.""\n", FIELD_VALUE(val, 0, 26));
	val = REG_DUMP_READ_REGISTER(0x70800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.req0_instruction                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_req0_instruction_type */
	/* skip, unused field unused_req0_instruction (req0_instruction) */
	REG_DUMP_PRINT_1("   -req0_instruction.req0_instruction                                            |     0x%05X  |  [RW][17:00]""Specify the instruction to be executed. A write to this register automatically sets the request valid register to '1'. This register can only be written if the value of the request valid register is equal to '0'.""\n", FIELD_VALUE(val, 0, 17));
	val = REG_DUMP_READ_REGISTER(0x703f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel15_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel15_lock_status_type */
	/* skip, unused field unused_channel15_lock_status (channel15_lock_status) */
	REG_DUMP_PRINT_1("   -channel15_lock_status.channel15_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x703f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel15_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel15_pending_counter_type */
	/* skip, unused field unused_channel15_pending_counter (channel15_pending_counter) */
	REG_DUMP_PRINT_1("   -channel15_pending_counter.channel15_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x703ec);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel15_completed_counter                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel15_completed_counter_type */
	/* skip, unused field unused_channel15_completed_counter (channel15_completed_counter) */
	REG_DUMP_PRINT_1("   -channel15_completed_counter.channel15_completed_counter                      |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x703dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel15_acknowledge_data                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel15_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel15_acknowledge_data.channel15_acknowledge_data                        |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x703d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel15_acknowledge_address                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel15_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel15_acknowledge_address.channel15_acknowledge_address                  |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x703d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel15_acknowledge_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel15_acknowledge_mode_type */
	/* skip, unused field unused_channel15_acknowledge_mode (channel15_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel15_acknowledge_mode.channel15_acknowledge_mode                        |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x703d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel15_global_set_id                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel15_global_set_id_type */
	/* skip, unused field unused_channel15_global_set_id (channel15_global_set_id) */
	REG_DUMP_PRINT_1("   -channel15_global_set_id.channel15_global_set_id                              |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x703cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel15_sampling_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel15_sampling_setup_type */
	/* skip, unused field unused_channel15_sampling_setup (channel15_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel15_sampling_setup.channel15_sampling_setup                            |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x703c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel15_padding_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel15_padding_mode_type */
	/* skip, unused field unused_channel15_padding_mode (channel15_padding_mode) */
	REG_DUMP_PRINT_1("   -channel15_padding_mode.channel15_padding_mode                                |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x703c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel15_element_initialization_data                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel15_element_initialization_data_type */
	/* skip, unused field unused_channel15_element_initialization_data (channel15_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel15_element_initialization_data.channel15_element_initialization_data  |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x703c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel15_element_extend_mode                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel15_element_extend_mode_type */
	/* skip, unused field unused_channel15_element_extend_mode (channel15_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel15_element_extend_mode.channel15_element_extend_mode                  |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x703b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel14_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel14_lock_status_type */
	/* skip, unused field unused_channel14_lock_status (channel14_lock_status) */
	REG_DUMP_PRINT_1("   -channel14_lock_status.channel14_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x703b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel14_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel14_pending_counter_type */
	/* skip, unused field unused_channel14_pending_counter (channel14_pending_counter) */
	REG_DUMP_PRINT_1("   -channel14_pending_counter.channel14_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x703ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel14_completed_counter                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel14_completed_counter_type */
	/* skip, unused field unused_channel14_completed_counter (channel14_completed_counter) */
	REG_DUMP_PRINT_1("   -channel14_completed_counter.channel14_completed_counter                      |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7039c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel14_acknowledge_data                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel14_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel14_acknowledge_data.channel14_acknowledge_data                        |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70398);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel14_acknowledge_address                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel14_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel14_acknowledge_address.channel14_acknowledge_address                  |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70394);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel14_acknowledge_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel14_acknowledge_mode_type */
	/* skip, unused field unused_channel14_acknowledge_mode (channel14_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel14_acknowledge_mode.channel14_acknowledge_mode                        |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x70390);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel14_global_set_id                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel14_global_set_id_type */
	/* skip, unused field unused_channel14_global_set_id (channel14_global_set_id) */
	REG_DUMP_PRINT_1("   -channel14_global_set_id.channel14_global_set_id                              |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7038c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel14_sampling_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel14_sampling_setup_type */
	/* skip, unused field unused_channel14_sampling_setup (channel14_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel14_sampling_setup.channel14_sampling_setup                            |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x70388);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel14_padding_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel14_padding_mode_type */
	/* skip, unused field unused_channel14_padding_mode (channel14_padding_mode) */
	REG_DUMP_PRINT_1("   -channel14_padding_mode.channel14_padding_mode                                |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x70384);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel14_element_initialization_data                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel14_element_initialization_data_type */
	/* skip, unused field unused_channel14_element_initialization_data (channel14_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel14_element_initialization_data.channel14_element_initialization_data  |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70380);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel14_element_extend_mode                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel14_element_extend_mode_type */
	/* skip, unused field unused_channel14_element_extend_mode (channel14_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel14_element_extend_mode.channel14_element_extend_mode                  |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70374);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel13_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel13_lock_status_type */
	/* skip, unused field unused_channel13_lock_status (channel13_lock_status) */
	REG_DUMP_PRINT_1("   -channel13_lock_status.channel13_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70370);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel13_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel13_pending_counter_type */
	/* skip, unused field unused_channel13_pending_counter (channel13_pending_counter) */
	REG_DUMP_PRINT_1("   -channel13_pending_counter.channel13_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x7036c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel13_completed_counter                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel13_completed_counter_type */
	/* skip, unused field unused_channel13_completed_counter (channel13_completed_counter) */
	REG_DUMP_PRINT_1("   -channel13_completed_counter.channel13_completed_counter                      |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7035c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel13_acknowledge_data                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel13_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel13_acknowledge_data.channel13_acknowledge_data                        |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70358);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel13_acknowledge_address                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel13_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel13_acknowledge_address.channel13_acknowledge_address                  |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70354);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel13_acknowledge_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel13_acknowledge_mode_type */
	/* skip, unused field unused_channel13_acknowledge_mode (channel13_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel13_acknowledge_mode.channel13_acknowledge_mode                        |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x70350);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel13_global_set_id                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel13_global_set_id_type */
	/* skip, unused field unused_channel13_global_set_id (channel13_global_set_id) */
	REG_DUMP_PRINT_1("   -channel13_global_set_id.channel13_global_set_id                              |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7034c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel13_sampling_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel13_sampling_setup_type */
	/* skip, unused field unused_channel13_sampling_setup (channel13_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel13_sampling_setup.channel13_sampling_setup                            |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x70348);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel13_padding_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel13_padding_mode_type */
	/* skip, unused field unused_channel13_padding_mode (channel13_padding_mode) */
	REG_DUMP_PRINT_1("   -channel13_padding_mode.channel13_padding_mode                                |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x70344);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel13_element_initialization_data                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel13_element_initialization_data_type */
	/* skip, unused field unused_channel13_element_initialization_data (channel13_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel13_element_initialization_data.channel13_element_initialization_data  |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70340);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel13_element_extend_mode                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel13_element_extend_mode_type */
	/* skip, unused field unused_channel13_element_extend_mode (channel13_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel13_element_extend_mode.channel13_element_extend_mode                  |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70334);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel12_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel12_lock_status_type */
	/* skip, unused field unused_channel12_lock_status (channel12_lock_status) */
	REG_DUMP_PRINT_1("   -channel12_lock_status.channel12_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70330);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel12_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel12_pending_counter_type */
	/* skip, unused field unused_channel12_pending_counter (channel12_pending_counter) */
	REG_DUMP_PRINT_1("   -channel12_pending_counter.channel12_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x7032c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel12_completed_counter                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel12_completed_counter_type */
	/* skip, unused field unused_channel12_completed_counter (channel12_completed_counter) */
	REG_DUMP_PRINT_1("   -channel12_completed_counter.channel12_completed_counter                      |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7031c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel12_acknowledge_data                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel12_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel12_acknowledge_data.channel12_acknowledge_data                        |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70318);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel12_acknowledge_address                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel12_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel12_acknowledge_address.channel12_acknowledge_address                  |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel12_acknowledge_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel12_acknowledge_mode_type */
	/* skip, unused field unused_channel12_acknowledge_mode (channel12_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel12_acknowledge_mode.channel12_acknowledge_mode                        |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x70310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel12_global_set_id                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel12_global_set_id_type */
	/* skip, unused field unused_channel12_global_set_id (channel12_global_set_id) */
	REG_DUMP_PRINT_1("   -channel12_global_set_id.channel12_global_set_id                              |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7030c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel12_sampling_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel12_sampling_setup_type */
	/* skip, unused field unused_channel12_sampling_setup (channel12_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel12_sampling_setup.channel12_sampling_setup                            |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x70308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel12_padding_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel12_padding_mode_type */
	/* skip, unused field unused_channel12_padding_mode (channel12_padding_mode) */
	REG_DUMP_PRINT_1("   -channel12_padding_mode.channel12_padding_mode                                |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x70304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel12_element_initialization_data                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel12_element_initialization_data_type */
	/* skip, unused field unused_channel12_element_initialization_data (channel12_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel12_element_initialization_data.channel12_element_initialization_data  |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel12_element_extend_mode                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel12_element_extend_mode_type */
	/* skip, unused field unused_channel12_element_extend_mode (channel12_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel12_element_extend_mode.channel12_element_extend_mode                  |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x702f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel11_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel11_lock_status_type */
	/* skip, unused field unused_channel11_lock_status (channel11_lock_status) */
	REG_DUMP_PRINT_1("   -channel11_lock_status.channel11_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x702f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel11_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel11_pending_counter_type */
	/* skip, unused field unused_channel11_pending_counter (channel11_pending_counter) */
	REG_DUMP_PRINT_1("   -channel11_pending_counter.channel11_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x702ec);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel11_completed_counter                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel11_completed_counter_type */
	/* skip, unused field unused_channel11_completed_counter (channel11_completed_counter) */
	REG_DUMP_PRINT_1("   -channel11_completed_counter.channel11_completed_counter                      |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x702dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel11_acknowledge_data                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel11_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel11_acknowledge_data.channel11_acknowledge_data                        |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x702d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel11_acknowledge_address                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel11_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel11_acknowledge_address.channel11_acknowledge_address                  |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x702d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel11_acknowledge_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel11_acknowledge_mode_type */
	/* skip, unused field unused_channel11_acknowledge_mode (channel11_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel11_acknowledge_mode.channel11_acknowledge_mode                        |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x702d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel11_global_set_id                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel11_global_set_id_type */
	/* skip, unused field unused_channel11_global_set_id (channel11_global_set_id) */
	REG_DUMP_PRINT_1("   -channel11_global_set_id.channel11_global_set_id                              |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x702cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel11_sampling_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel11_sampling_setup_type */
	/* skip, unused field unused_channel11_sampling_setup (channel11_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel11_sampling_setup.channel11_sampling_setup                            |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x702c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel11_padding_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel11_padding_mode_type */
	/* skip, unused field unused_channel11_padding_mode (channel11_padding_mode) */
	REG_DUMP_PRINT_1("   -channel11_padding_mode.channel11_padding_mode                                |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x702c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel11_element_initialization_data                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel11_element_initialization_data_type */
	/* skip, unused field unused_channel11_element_initialization_data (channel11_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel11_element_initialization_data.channel11_element_initialization_data  |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x702c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel11_element_extend_mode                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel11_element_extend_mode_type */
	/* skip, unused field unused_channel11_element_extend_mode (channel11_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel11_element_extend_mode.channel11_element_extend_mode                  |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x702b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel10_lock_status                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel10_lock_status_type */
	/* skip, unused field unused_channel10_lock_status (channel10_lock_status) */
	REG_DUMP_PRINT_1("   -channel10_lock_status.channel10_lock_status                                  |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x702b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel10_pending_counter                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel10_pending_counter_type */
	/* skip, unused field unused_channel10_pending_counter (channel10_pending_counter) */
	REG_DUMP_PRINT_1("   -channel10_pending_counter.channel10_pending_counter                          |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x702ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel10_completed_counter                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel10_completed_counter_type */
	/* skip, unused field unused_channel10_completed_counter (channel10_completed_counter) */
	REG_DUMP_PRINT_1("   -channel10_completed_counter.channel10_completed_counter                      |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7029c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel10_acknowledge_data                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel10_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel10_acknowledge_data.channel10_acknowledge_data                        |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70298);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel10_acknowledge_address                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel10_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel10_acknowledge_address.channel10_acknowledge_address                  |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70294);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel10_acknowledge_mode                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel10_acknowledge_mode_type */
	/* skip, unused field unused_channel10_acknowledge_mode (channel10_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel10_acknowledge_mode.channel10_acknowledge_mode                        |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x70290);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel10_global_set_id                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel10_global_set_id_type */
	/* skip, unused field unused_channel10_global_set_id (channel10_global_set_id) */
	REG_DUMP_PRINT_1("   -channel10_global_set_id.channel10_global_set_id                              |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7028c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel10_sampling_setup                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel10_sampling_setup_type */
	/* skip, unused field unused_channel10_sampling_setup (channel10_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel10_sampling_setup.channel10_sampling_setup                            |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x70288);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel10_padding_mode                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel10_padding_mode_type */
	/* skip, unused field unused_channel10_padding_mode (channel10_padding_mode) */
	REG_DUMP_PRINT_1("   -channel10_padding_mode.channel10_padding_mode                                |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x70284);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel10_element_initialization_data                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel10_element_initialization_data_type */
	/* skip, unused field unused_channel10_element_initialization_data (channel10_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel10_element_initialization_data.channel10_element_initialization_data  |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70280);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel10_element_extend_mode                                    |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel10_element_extend_mode_type */
	/* skip, unused field unused_channel10_element_extend_mode (channel10_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel10_element_extend_mode.channel10_element_extend_mode                  |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70274);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel9_lock_status                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel9_lock_status_type */
	/* skip, unused field unused_channel9_lock_status (channel9_lock_status) */
	REG_DUMP_PRINT_1("   -channel9_lock_status.channel9_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70270);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel9_pending_counter                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel9_pending_counter_type */
	/* skip, unused field unused_channel9_pending_counter (channel9_pending_counter) */
	REG_DUMP_PRINT_1("   -channel9_pending_counter.channel9_pending_counter                            |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x7026c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel9_completed_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel9_completed_counter_type */
	/* skip, unused field unused_channel9_completed_counter (channel9_completed_counter) */
	REG_DUMP_PRINT_1("   -channel9_completed_counter.channel9_completed_counter                        |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7025c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel9_acknowledge_data                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel9_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel9_acknowledge_data.channel9_acknowledge_data                          |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70258);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel9_acknowledge_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel9_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel9_acknowledge_address.channel9_acknowledge_address                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70254);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel9_acknowledge_mode                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel9_acknowledge_mode_type */
	/* skip, unused field unused_channel9_acknowledge_mode (channel9_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel9_acknowledge_mode.channel9_acknowledge_mode                          |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x70250);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel9_global_set_id                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel9_global_set_id_type */
	/* skip, unused field unused_channel9_global_set_id (channel9_global_set_id) */
	REG_DUMP_PRINT_1("   -channel9_global_set_id.channel9_global_set_id                                |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7024c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel9_sampling_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel9_sampling_setup_type */
	/* skip, unused field unused_channel9_sampling_setup (channel9_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel9_sampling_setup.channel9_sampling_setup                              |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x70248);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel9_padding_mode                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel9_padding_mode_type */
	/* skip, unused field unused_channel9_padding_mode (channel9_padding_mode) */
	REG_DUMP_PRINT_1("   -channel9_padding_mode.channel9_padding_mode                                  |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x70244);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel9_element_initialization_data                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel9_element_initialization_data_type */
	/* skip, unused field unused_channel9_element_initialization_data (channel9_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel9_element_initialization_data.channel9_element_initialization_data    |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70240);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel9_element_extend_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel9_element_extend_mode_type */
	/* skip, unused field unused_channel9_element_extend_mode (channel9_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel9_element_extend_mode.channel9_element_extend_mode                    |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70234);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel8_lock_status                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel8_lock_status_type */
	/* skip, unused field unused_channel8_lock_status (channel8_lock_status) */
	REG_DUMP_PRINT_1("   -channel8_lock_status.channel8_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70230);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel8_pending_counter                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel8_pending_counter_type */
	/* skip, unused field unused_channel8_pending_counter (channel8_pending_counter) */
	REG_DUMP_PRINT_1("   -channel8_pending_counter.channel8_pending_counter                            |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x7022c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel8_completed_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel8_completed_counter_type */
	/* skip, unused field unused_channel8_completed_counter (channel8_completed_counter) */
	REG_DUMP_PRINT_1("   -channel8_completed_counter.channel8_completed_counter                        |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7021c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel8_acknowledge_data                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel8_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel8_acknowledge_data.channel8_acknowledge_data                          |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70218);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel8_acknowledge_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel8_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel8_acknowledge_address.channel8_acknowledge_address                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel8_acknowledge_mode                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel8_acknowledge_mode_type */
	/* skip, unused field unused_channel8_acknowledge_mode (channel8_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel8_acknowledge_mode.channel8_acknowledge_mode                          |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x70210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel8_global_set_id                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel8_global_set_id_type */
	/* skip, unused field unused_channel8_global_set_id (channel8_global_set_id) */
	REG_DUMP_PRINT_1("   -channel8_global_set_id.channel8_global_set_id                                |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7020c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel8_sampling_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel8_sampling_setup_type */
	/* skip, unused field unused_channel8_sampling_setup (channel8_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel8_sampling_setup.channel8_sampling_setup                              |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x70208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel8_padding_mode                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel8_padding_mode_type */
	/* skip, unused field unused_channel8_padding_mode (channel8_padding_mode) */
	REG_DUMP_PRINT_1("   -channel8_padding_mode.channel8_padding_mode                                  |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x70204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel8_element_initialization_data                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel8_element_initialization_data_type */
	/* skip, unused field unused_channel8_element_initialization_data (channel8_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel8_element_initialization_data.channel8_element_initialization_data    |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel8_element_extend_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel8_element_extend_mode_type */
	/* skip, unused field unused_channel8_element_extend_mode (channel8_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel8_element_extend_mode.channel8_element_extend_mode                    |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x701f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel7_lock_status                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel7_lock_status_type */
	/* skip, unused field unused_channel7_lock_status (channel7_lock_status) */
	REG_DUMP_PRINT_1("   -channel7_lock_status.channel7_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x701f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel7_pending_counter                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel7_pending_counter_type */
	/* skip, unused field unused_channel7_pending_counter (channel7_pending_counter) */
	REG_DUMP_PRINT_1("   -channel7_pending_counter.channel7_pending_counter                            |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x701ec);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel7_completed_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel7_completed_counter_type */
	/* skip, unused field unused_channel7_completed_counter (channel7_completed_counter) */
	REG_DUMP_PRINT_1("   -channel7_completed_counter.channel7_completed_counter                        |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x701dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel7_acknowledge_data                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel7_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel7_acknowledge_data.channel7_acknowledge_data                          |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x701d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel7_acknowledge_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel7_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel7_acknowledge_address.channel7_acknowledge_address                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x701d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel7_acknowledge_mode                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel7_acknowledge_mode_type */
	/* skip, unused field unused_channel7_acknowledge_mode (channel7_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel7_acknowledge_mode.channel7_acknowledge_mode                          |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x701d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel7_global_set_id                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel7_global_set_id_type */
	/* skip, unused field unused_channel7_global_set_id (channel7_global_set_id) */
	REG_DUMP_PRINT_1("   -channel7_global_set_id.channel7_global_set_id                                |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x701cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel7_sampling_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel7_sampling_setup_type */
	/* skip, unused field unused_channel7_sampling_setup (channel7_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel7_sampling_setup.channel7_sampling_setup                              |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x701c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel7_padding_mode                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel7_padding_mode_type */
	/* skip, unused field unused_channel7_padding_mode (channel7_padding_mode) */
	REG_DUMP_PRINT_1("   -channel7_padding_mode.channel7_padding_mode                                  |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x701c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel7_element_initialization_data                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel7_element_initialization_data_type */
	/* skip, unused field unused_channel7_element_initialization_data (channel7_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel7_element_initialization_data.channel7_element_initialization_data    |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x701c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel7_element_extend_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel7_element_extend_mode_type */
	/* skip, unused field unused_channel7_element_extend_mode (channel7_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel7_element_extend_mode.channel7_element_extend_mode                    |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x701b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel6_lock_status                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel6_lock_status_type */
	/* skip, unused field unused_channel6_lock_status (channel6_lock_status) */
	REG_DUMP_PRINT_1("   -channel6_lock_status.channel6_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x701b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel6_pending_counter                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel6_pending_counter_type */
	/* skip, unused field unused_channel6_pending_counter (channel6_pending_counter) */
	REG_DUMP_PRINT_1("   -channel6_pending_counter.channel6_pending_counter                            |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x701ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel6_completed_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel6_completed_counter_type */
	/* skip, unused field unused_channel6_completed_counter (channel6_completed_counter) */
	REG_DUMP_PRINT_1("   -channel6_completed_counter.channel6_completed_counter                        |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7019c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel6_acknowledge_data                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel6_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel6_acknowledge_data.channel6_acknowledge_data                          |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70198);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel6_acknowledge_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel6_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel6_acknowledge_address.channel6_acknowledge_address                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70194);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel6_acknowledge_mode                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel6_acknowledge_mode_type */
	/* skip, unused field unused_channel6_acknowledge_mode (channel6_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel6_acknowledge_mode.channel6_acknowledge_mode                          |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x70190);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel6_global_set_id                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel6_global_set_id_type */
	/* skip, unused field unused_channel6_global_set_id (channel6_global_set_id) */
	REG_DUMP_PRINT_1("   -channel6_global_set_id.channel6_global_set_id                                |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7018c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel6_sampling_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel6_sampling_setup_type */
	/* skip, unused field unused_channel6_sampling_setup (channel6_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel6_sampling_setup.channel6_sampling_setup                              |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x70188);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel6_padding_mode                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel6_padding_mode_type */
	/* skip, unused field unused_channel6_padding_mode (channel6_padding_mode) */
	REG_DUMP_PRINT_1("   -channel6_padding_mode.channel6_padding_mode                                  |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x70184);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel6_element_initialization_data                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel6_element_initialization_data_type */
	/* skip, unused field unused_channel6_element_initialization_data (channel6_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel6_element_initialization_data.channel6_element_initialization_data    |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70180);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel6_element_extend_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel6_element_extend_mode_type */
	/* skip, unused field unused_channel6_element_extend_mode (channel6_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel6_element_extend_mode.channel6_element_extend_mode                    |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70174);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel5_lock_status                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel5_lock_status_type */
	/* skip, unused field unused_channel5_lock_status (channel5_lock_status) */
	REG_DUMP_PRINT_1("   -channel5_lock_status.channel5_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70170);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel5_pending_counter                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel5_pending_counter_type */
	/* skip, unused field unused_channel5_pending_counter (channel5_pending_counter) */
	REG_DUMP_PRINT_1("   -channel5_pending_counter.channel5_pending_counter                            |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x7016c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel5_completed_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel5_completed_counter_type */
	/* skip, unused field unused_channel5_completed_counter (channel5_completed_counter) */
	REG_DUMP_PRINT_1("   -channel5_completed_counter.channel5_completed_counter                        |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7015c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel5_acknowledge_data                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel5_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel5_acknowledge_data.channel5_acknowledge_data                          |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70158);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel5_acknowledge_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel5_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel5_acknowledge_address.channel5_acknowledge_address                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70154);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel5_acknowledge_mode                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel5_acknowledge_mode_type */
	/* skip, unused field unused_channel5_acknowledge_mode (channel5_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel5_acknowledge_mode.channel5_acknowledge_mode                          |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x70150);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel5_global_set_id                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel5_global_set_id_type */
	/* skip, unused field unused_channel5_global_set_id (channel5_global_set_id) */
	REG_DUMP_PRINT_1("   -channel5_global_set_id.channel5_global_set_id                                |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7014c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel5_sampling_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel5_sampling_setup_type */
	/* skip, unused field unused_channel5_sampling_setup (channel5_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel5_sampling_setup.channel5_sampling_setup                              |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x70148);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel5_padding_mode                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel5_padding_mode_type */
	/* skip, unused field unused_channel5_padding_mode (channel5_padding_mode) */
	REG_DUMP_PRINT_1("   -channel5_padding_mode.channel5_padding_mode                                  |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x70144);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel5_element_initialization_data                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel5_element_initialization_data_type */
	/* skip, unused field unused_channel5_element_initialization_data (channel5_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel5_element_initialization_data.channel5_element_initialization_data    |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70140);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel5_element_extend_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel5_element_extend_mode_type */
	/* skip, unused field unused_channel5_element_extend_mode (channel5_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel5_element_extend_mode.channel5_element_extend_mode                    |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70134);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel4_lock_status                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel4_lock_status_type */
	/* skip, unused field unused_channel4_lock_status (channel4_lock_status) */
	REG_DUMP_PRINT_1("   -channel4_lock_status.channel4_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70130);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel4_pending_counter                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel4_pending_counter_type */
	/* skip, unused field unused_channel4_pending_counter (channel4_pending_counter) */
	REG_DUMP_PRINT_1("   -channel4_pending_counter.channel4_pending_counter                            |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x7012c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel4_completed_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel4_completed_counter_type */
	/* skip, unused field unused_channel4_completed_counter (channel4_completed_counter) */
	REG_DUMP_PRINT_1("   -channel4_completed_counter.channel4_completed_counter                        |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7011c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel4_acknowledge_data                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel4_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel4_acknowledge_data.channel4_acknowledge_data                          |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70118);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel4_acknowledge_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel4_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel4_acknowledge_address.channel4_acknowledge_address                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70114);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel4_acknowledge_mode                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel4_acknowledge_mode_type */
	/* skip, unused field unused_channel4_acknowledge_mode (channel4_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel4_acknowledge_mode.channel4_acknowledge_mode                          |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x70110);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel4_global_set_id                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel4_global_set_id_type */
	/* skip, unused field unused_channel4_global_set_id (channel4_global_set_id) */
	REG_DUMP_PRINT_1("   -channel4_global_set_id.channel4_global_set_id                                |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7010c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel4_sampling_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel4_sampling_setup_type */
	/* skip, unused field unused_channel4_sampling_setup (channel4_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel4_sampling_setup.channel4_sampling_setup                              |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x70108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel4_padding_mode                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel4_padding_mode_type */
	/* skip, unused field unused_channel4_padding_mode (channel4_padding_mode) */
	REG_DUMP_PRINT_1("   -channel4_padding_mode.channel4_padding_mode                                  |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x70104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel4_element_initialization_data                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel4_element_initialization_data_type */
	/* skip, unused field unused_channel4_element_initialization_data (channel4_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel4_element_initialization_data.channel4_element_initialization_data    |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel4_element_extend_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel4_element_extend_mode_type */
	/* skip, unused field unused_channel4_element_extend_mode (channel4_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel4_element_extend_mode.channel4_element_extend_mode                    |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x700f4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel3_lock_status                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel3_lock_status_type */
	/* skip, unused field unused_channel3_lock_status (channel3_lock_status) */
	REG_DUMP_PRINT_1("   -channel3_lock_status.channel3_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x700f0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel3_pending_counter                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel3_pending_counter_type */
	/* skip, unused field unused_channel3_pending_counter (channel3_pending_counter) */
	REG_DUMP_PRINT_1("   -channel3_pending_counter.channel3_pending_counter                            |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x700ec);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel3_completed_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel3_completed_counter_type */
	/* skip, unused field unused_channel3_completed_counter (channel3_completed_counter) */
	REG_DUMP_PRINT_1("   -channel3_completed_counter.channel3_completed_counter                        |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x700dc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel3_acknowledge_data                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel3_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel3_acknowledge_data.channel3_acknowledge_data                          |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x700d8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel3_acknowledge_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel3_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel3_acknowledge_address.channel3_acknowledge_address                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x700d4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel3_acknowledge_mode                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel3_acknowledge_mode_type */
	/* skip, unused field unused_channel3_acknowledge_mode (channel3_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel3_acknowledge_mode.channel3_acknowledge_mode                          |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x700d0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel3_global_set_id                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel3_global_set_id_type */
	/* skip, unused field unused_channel3_global_set_id (channel3_global_set_id) */
	REG_DUMP_PRINT_1("   -channel3_global_set_id.channel3_global_set_id                                |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x700cc);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel3_sampling_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel3_sampling_setup_type */
	/* skip, unused field unused_channel3_sampling_setup (channel3_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel3_sampling_setup.channel3_sampling_setup                              |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x700c8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel3_padding_mode                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel3_padding_mode_type */
	/* skip, unused field unused_channel3_padding_mode (channel3_padding_mode) */
	REG_DUMP_PRINT_1("   -channel3_padding_mode.channel3_padding_mode                                  |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x700c4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel3_element_initialization_data                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel3_element_initialization_data_type */
	/* skip, unused field unused_channel3_element_initialization_data (channel3_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel3_element_initialization_data.channel3_element_initialization_data    |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x700c0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel3_element_extend_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel3_element_extend_mode_type */
	/* skip, unused field unused_channel3_element_extend_mode (channel3_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel3_element_extend_mode.channel3_element_extend_mode                    |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x700b4);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel2_lock_status                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel2_lock_status_type */
	/* skip, unused field unused_channel2_lock_status (channel2_lock_status) */
	REG_DUMP_PRINT_1("   -channel2_lock_status.channel2_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x700b0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel2_pending_counter                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel2_pending_counter_type */
	/* skip, unused field unused_channel2_pending_counter (channel2_pending_counter) */
	REG_DUMP_PRINT_1("   -channel2_pending_counter.channel2_pending_counter                            |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x700ac);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel2_completed_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel2_completed_counter_type */
	/* skip, unused field unused_channel2_completed_counter (channel2_completed_counter) */
	REG_DUMP_PRINT_1("   -channel2_completed_counter.channel2_completed_counter                        |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7009c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel2_acknowledge_data                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel2_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel2_acknowledge_data.channel2_acknowledge_data                          |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70098);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel2_acknowledge_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel2_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel2_acknowledge_address.channel2_acknowledge_address                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70094);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel2_acknowledge_mode                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel2_acknowledge_mode_type */
	/* skip, unused field unused_channel2_acknowledge_mode (channel2_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel2_acknowledge_mode.channel2_acknowledge_mode                          |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x70090);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel2_global_set_id                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel2_global_set_id_type */
	/* skip, unused field unused_channel2_global_set_id (channel2_global_set_id) */
	REG_DUMP_PRINT_1("   -channel2_global_set_id.channel2_global_set_id                                |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7008c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel2_sampling_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel2_sampling_setup_type */
	/* skip, unused field unused_channel2_sampling_setup (channel2_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel2_sampling_setup.channel2_sampling_setup                              |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x70088);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel2_padding_mode                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel2_padding_mode_type */
	/* skip, unused field unused_channel2_padding_mode (channel2_padding_mode) */
	REG_DUMP_PRINT_1("   -channel2_padding_mode.channel2_padding_mode                                  |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x70084);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel2_element_initialization_data                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel2_element_initialization_data_type */
	/* skip, unused field unused_channel2_element_initialization_data (channel2_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel2_element_initialization_data.channel2_element_initialization_data    |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70080);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel2_element_extend_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel2_element_extend_mode_type */
	/* skip, unused field unused_channel2_element_extend_mode (channel2_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel2_element_extend_mode.channel2_element_extend_mode                    |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel1_lock_status                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel1_lock_status_type */
	/* skip, unused field unused_channel1_lock_status (channel1_lock_status) */
	REG_DUMP_PRINT_1("   -channel1_lock_status.channel1_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel1_pending_counter                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel1_pending_counter_type */
	/* skip, unused field unused_channel1_pending_counter (channel1_pending_counter) */
	REG_DUMP_PRINT_1("   -channel1_pending_counter.channel1_pending_counter                            |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x7006c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel1_completed_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel1_completed_counter_type */
	/* skip, unused field unused_channel1_completed_counter (channel1_completed_counter) */
	REG_DUMP_PRINT_1("   -channel1_completed_counter.channel1_completed_counter                        |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7005c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel1_acknowledge_data                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel1_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel1_acknowledge_data.channel1_acknowledge_data                          |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel1_acknowledge_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel1_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel1_acknowledge_address.channel1_acknowledge_address                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel1_acknowledge_mode                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel1_acknowledge_mode_type */
	/* skip, unused field unused_channel1_acknowledge_mode (channel1_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel1_acknowledge_mode.channel1_acknowledge_mode                          |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x70050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel1_global_set_id                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel1_global_set_id_type */
	/* skip, unused field unused_channel1_global_set_id (channel1_global_set_id) */
	REG_DUMP_PRINT_1("   -channel1_global_set_id.channel1_global_set_id                                |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7004c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel1_sampling_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel1_sampling_setup_type */
	/* skip, unused field unused_channel1_sampling_setup (channel1_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel1_sampling_setup.channel1_sampling_setup                              |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x70048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel1_padding_mode                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel1_padding_mode_type */
	/* skip, unused field unused_channel1_padding_mode (channel1_padding_mode) */
	REG_DUMP_PRINT_1("   -channel1_padding_mode.channel1_padding_mode                                  |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x70044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel1_element_initialization_data                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel1_element_initialization_data_type */
	/* skip, unused field unused_channel1_element_initialization_data (channel1_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel1_element_initialization_data.channel1_element_initialization_data    |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel1_element_extend_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel1_element_extend_mode_type */
	/* skip, unused field unused_channel1_element_extend_mode (channel1_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel1_element_extend_mode.channel1_element_extend_mode                    |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel0_lock_status                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel0_lock_status_type */
	/* skip, unused field unused_channel0_lock_status (channel0_lock_status) */
	REG_DUMP_PRINT_1("   -channel0_lock_status.channel0_lock_status                                    |         0x%01X  |  [RO][00:00]""Register keeping track of whether the bank is locked for writing (incl. cache refill). This is the case when there are any instructions in flight using the bank. Hence, this register is '1' when the pending counter is not equal to zero and '0' when the pending counter is equal to zero.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel0_pending_counter                                         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel0_pending_counter_type */
	/* skip, unused field unused_channel0_pending_counter (channel0_pending_counter) */
	REG_DUMP_PRINT_1("   -channel0_pending_counter.channel0_pending_counter                            |        0x%02X  |  [RO][07:00]""Register keeping track of the number of operations currently queued for execution or being executed using this bank.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x7002c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel0_completed_counter                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel0_completed_counter_type */
	/* skip, unused field unused_channel0_completed_counter (channel0_completed_counter) */
	REG_DUMP_PRINT_1("   -channel0_completed_counter.channel0_completed_counter                        |        0x%02X  |  [RW][04:00]""Register keeping track of the number of operations using this channel that have completed and have been acknowledged, since the last time the register was read. When read through the slave interface and the channel is configured for passive acknowledgement, or when an active acknowledgment occurs, this register is automatically reset to 0. The register can written through the control slave interface for the purpose of state restore, typically when switching bank modes while using active acknowledge.""\n", FIELD_VALUE(val, 0, 4));
	val = REG_DUMP_READ_REGISTER(0x7001c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel0_acknowledge_data                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel0_acknowledge_data_type */
	REG_DUMP_PRINT_1("   -channel0_acknowledge_data.channel0_acknowledge_data                          |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel0_acknowledge_address                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel0_acknowledge_address_type */
	REG_DUMP_PRINT_1("   -channel0_acknowledge_address.channel0_acknowledge_address                    |  0x%08X  |  [RW][31:00]""Register holding the value of the acknowledge address field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x70014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel0_acknowledge_mode                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel0_acknowledge_mode_type */
	/* skip, unused field unused_channel0_acknowledge_mode (channel0_acknowledge_mode) */
	REG_DUMP_PRINT_1("   -channel0_acknowledge_mode.channel0_acknowledge_mode                          |         0x%01X  |  [RW][03:00]""Register holding the value of the acknowledge mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x70010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel0_global_set_id                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel0_global_set_id_type */
	/* skip, unused field unused_channel0_global_set_id (channel0_global_set_id) */
	REG_DUMP_PRINT_1("   -channel0_global_set_id.channel0_global_set_id                                |         0x%01X  |  [RW][00:00]""Register holding the value of the global set ID field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x7000c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel0_sampling_setup                                          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel0_sampling_setup_type */
	/* skip, unused field unused_channel0_sampling_setup (channel0_sampling_setup) */
	REG_DUMP_PRINT_1("   -channel0_sampling_setup.channel0_sampling_setup                              |         0x%01X  |  [RW][01:00]""Register holding the value of the sampling setup field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 1));
	val = REG_DUMP_READ_REGISTER(0x70008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel0_padding_mode                                            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel0_padding_mode_type */
	/* skip, unused field unused_channel0_padding_mode (channel0_padding_mode) */
	REG_DUMP_PRINT_1("   -channel0_padding_mode.channel0_padding_mode                                  |         0x%01X  |  [RW][02:00]""Register holding the value of the padding mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 2));
	val = REG_DUMP_READ_REGISTER(0x70004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel0_element_initialization_data                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel0_element_initialization_data_type */
	/* skip, unused field unused_channel0_element_initialization_data (channel0_element_initialization_data) */
	REG_DUMP_PRINT_1("   -channel0_element_initialization_data.channel0_element_initialization_data    |         0x%01X  |  [RW][00:00]""Register holding the value of the element initialization data field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x70000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  dma_external0.channel0_element_extend_mode                                     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_dma_logic_dma_external0_channel0_element_extend_mode_type */
	/* skip, unused field unused_channel0_element_extend_mode (channel0_element_extend_mode) */
	REG_DUMP_PRINT_1("   -channel0_element_extend_mode.channel0_element_extend_mode                    |         0x%01X  |  [RW][00:00]""Register holding the value of the element extend mode field contained in the descriptor of the channel for which this bank has been reserved.""\n", FIELD_VALUE(val, 0, 0));
} /* end dma_external0 */

/* Generated Debug Code: Device eqc_psa */
void ia_css_debug_dump_eqc_psa(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x60680);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.back_off_timer                   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_back_off_timer_type */
	/* skip, unused field unused_back_off_timer (back_off_timer) */
	REG_DUMP_PRINT_1("   -back_off_timer.back_off_timer          |        0x%02X  |  [RW][05:00]""Back_off timer register, holds off new queue reservation for the specified time""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x60678);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.queue_reserve_map7               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_queue_reserve_map7_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map7.queue_reserve_map7  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60674);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.ahigh_map7                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_ahigh_map7_type */
	REG_DUMP_PRINT_1("   -ahigh_map7.ahigh_map7                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60670);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.alow_map7                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_alow_map7_type */
	REG_DUMP_PRINT_1("   -alow_map7.alow_map7                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60668);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.queue_reserve_map6               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_queue_reserve_map6_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map6.queue_reserve_map6  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60664);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.ahigh_map6                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_ahigh_map6_type */
	REG_DUMP_PRINT_1("   -ahigh_map6.ahigh_map6                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60660);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.alow_map6                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_alow_map6_type */
	REG_DUMP_PRINT_1("   -alow_map6.alow_map6                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60658);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.queue_reserve_map5               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_queue_reserve_map5_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map5.queue_reserve_map5  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60654);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.ahigh_map5                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_ahigh_map5_type */
	REG_DUMP_PRINT_1("   -ahigh_map5.ahigh_map5                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60650);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.alow_map5                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_alow_map5_type */
	REG_DUMP_PRINT_1("   -alow_map5.alow_map5                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60648);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.queue_reserve_map4               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_queue_reserve_map4_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map4.queue_reserve_map4  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60644);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.ahigh_map4                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_ahigh_map4_type */
	REG_DUMP_PRINT_1("   -ahigh_map4.ahigh_map4                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60640);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.alow_map4                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_alow_map4_type */
	REG_DUMP_PRINT_1("   -alow_map4.alow_map4                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60638);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.queue_reserve_map3               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_queue_reserve_map3_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map3.queue_reserve_map3  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60634);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.ahigh_map3                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_ahigh_map3_type */
	REG_DUMP_PRINT_1("   -ahigh_map3.ahigh_map3                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60630);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.alow_map3                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_alow_map3_type */
	REG_DUMP_PRINT_1("   -alow_map3.alow_map3                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60628);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.queue_reserve_map2               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_queue_reserve_map2_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map2.queue_reserve_map2  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60624);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.ahigh_map2                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_ahigh_map2_type */
	REG_DUMP_PRINT_1("   -ahigh_map2.ahigh_map2                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60620);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.alow_map2                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_alow_map2_type */
	REG_DUMP_PRINT_1("   -alow_map2.alow_map2                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60618);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.queue_reserve_map1               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_queue_reserve_map1_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map1.queue_reserve_map1  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60614);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.ahigh_map1                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_ahigh_map1_type */
	REG_DUMP_PRINT_1("   -ahigh_map1.ahigh_map1                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60610);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.alow_map1                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_alow_map1_type */
	REG_DUMP_PRINT_1("   -alow_map1.alow_map1                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60608);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.queue_reserve_map0               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_queue_reserve_map0_type */
	REG_DUMP_PRINT_1("   -queue_reserve_map0.queue_reserve_map0  |  0x%08X  |  [RW][31:00]""Queue reserve address register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60604);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.ahigh_map0                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_ahigh_map0_type */
	REG_DUMP_PRINT_1("   -ahigh_map0.ahigh_map0                  |  0x%08X  |  [RW][31:00]""High address compare register""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  eqc_psa.alow_map0                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_eqc_psa_alow_map0_type */
	REG_DUMP_PRINT_1("   -alow_map0.alow_map0                    |  0x%08X  |  [RW][31:00]""Low address compare register""\n", FIELD_VALUE(val, 0, 31));
} /* end eqc_psa */

/* Generated Debug Code: Device gp_devices_wdt */
void ia_css_debug_dump_gp_devices_wdt(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x6043c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.token_value7        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_token_value7_type */
	/* skip, unused field unused_token_value7 (token_value7) */
	REG_DUMP_PRINT_1("   -token_value7.token_value7        |        0x%02X  |  [RW][07:00]""WDT service token.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x60438);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.token_value6        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_token_value6_type */
	/* skip, unused field unused_token_value6 (token_value6) */
	REG_DUMP_PRINT_1("   -token_value6.token_value6        |        0x%02X  |  [RW][07:00]""WDT service token.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x60434);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.token_value5        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_token_value5_type */
	/* skip, unused field unused_token_value5 (token_value5) */
	REG_DUMP_PRINT_1("   -token_value5.token_value5        |        0x%02X  |  [RW][07:00]""WDT service token.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x60430);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.token_value4        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_token_value4_type */
	/* skip, unused field unused_token_value4 (token_value4) */
	REG_DUMP_PRINT_1("   -token_value4.token_value4        |        0x%02X  |  [RW][07:00]""WDT service token.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x6042c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.token_value3        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_token_value3_type */
	/* skip, unused field unused_token_value3 (token_value3) */
	REG_DUMP_PRINT_1("   -token_value3.token_value3        |        0x%02X  |  [RW][07:00]""WDT service token.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x60428);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.token_value2        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_token_value2_type */
	/* skip, unused field unused_token_value2 (token_value2) */
	REG_DUMP_PRINT_1("   -token_value2.token_value2        |        0x%02X  |  [RW][07:00]""WDT service token.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x60424);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.token_value1        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_token_value1_type */
	/* skip, unused field unused_token_value1 (token_value1) */
	REG_DUMP_PRINT_1("   -token_value1.token_value1        |        0x%02X  |  [RW][07:00]""WDT service token.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x60420);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.token_value0        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_token_value0_type */
	/* skip, unused field unused_token_value0 (token_value0) */
	REG_DUMP_PRINT_1("   -token_value0.token_value0        |        0x%02X  |  [RW][07:00]""WDT service token.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x6041c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.timeout_counter     |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_timeout_counter_type */
	REG_DUMP_PRINT_1("   -timeout_counter.timeout_counter  |  0x%08X  |  [RO][31:00]""WDT counter register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60418);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.irq_enable          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_irq_enable_type */
	/* skip, unused field unused_irq_enable (irq_enable) */
	REG_DUMP_PRINT_1("   -irq_enable.irq_enable            |         0x%01X  |  [RW][00:00]""Enables (value='1') or disables (value='0') the 'irq' output signal. The signal is set to high when the WDT counter reaches the value in max_count.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x60414);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.reset_enable        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_reset_enable_type */
	/* skip, unused field unused_reset_enable (reset_enable) */
	REG_DUMP_PRINT_1("   -reset_enable.reset_enable        |         0x%01X  |  [RW][00:00]""Enables (value='1') or disables (value='0') the 'reset' output signal. The signal is set to high when the WDT counter reaches the value in max_count.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x60410);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.max_count           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_max_count_type */
	REG_DUMP_PRINT_1("   -max_count.max_count              |  0x%08X  |  [RW][31:00]""Maximum value to be reached by the counter to trigger the IRQ or reset outputs of the WDT.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x6040c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.status              |  0x%08X  |  ""Indicates for each bit whether a service token has been received (value='1').""\n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_status_type */
	/* skip, unused field unused_status (status) */
	REG_DUMP_PRINT_1("   -status.STAT_TOKEN0               |         0x%01X  |  [RO][00:00]""Represents the status of service of token.""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -status.STAT_TOKEN1               |         0x%01X  |  [RO][01:01]""Represents the status of service of token.""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -status.STAT_TOKEN2               |         0x%01X  |  [RO][02:02]""Represents the status of service of token.""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -status.STAT_TOKEN3               |         0x%01X  |  [RO][03:03]""Represents the status of service of token.""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -status.STAT_TOKEN4               |         0x%01X  |  [RO][04:04]""Represents the status of service of token.""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -status.STAT_TOKEN5               |         0x%01X  |  [RO][05:05]""Represents the status of service of token.""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -status.STAT_TOKEN6               |         0x%01X  |  [RO][06:06]""Represents the status of service of token.""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -status.STAT_TOKEN7               |         0x%01X  |  [RO][07:07]""Represents the status of service of token.""\n", FIELD_VALUE(val, 7, 7));
	val = REG_DUMP_READ_REGISTER(0x60408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.service_token       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_service_token_type */
	/* skip, unused field unused_service_token (service_token) */
	REG_DUMP_PRINT_1("   -service_token.service_token      |        0x%02X  |  [RW][07:00]""Input to service the WDT. Tokens can be input in any order, any number of times. Values different than the service tokens are ignored.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x60404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.cnt_enable          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_cnt_enable_type */
	/* skip, unused field unused_cnt_enable (cnt_enable) */
	REG_DUMP_PRINT_1("   -cnt_enable.cnt_enable            |         0x%01X  |  [RW][00:00]""Enables WDT counter (value='1'). Counting will only start when cfg_enable='0'. Once enabled, the counter can't be stopped. The counter is reset by servicing all tokens of the WDT.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x60400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_wdt.cfg_enable          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_wdt_cfg_enable_type */
	/* skip, unused field unused_cfg_enable (cfg_enable) */
	REG_DUMP_PRINT_1("   -cfg_enable.cfg_enable            |         0x%01X  |  [RW][00:00]""Enables (value='1') or disables (value='0') WDT register configuration.""\n", FIELD_VALUE(val, 0, 0));
} /* end gp_devices_wdt */

/* Generated Debug Code: Device gp_devices_srstreg */
void ia_css_debug_dump_gp_devices_srstreg(void) {
/* Skipping Device gp_devices_srstreg - No registers to dump*/
} /* end gp_devices_srstreg */

/* Generated Debug Code: Device gp_devices_irqcontrol */
void ia_css_debug_dump_gp_devices_irqcontrol(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x60214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqcontrol.irq_level_not_pulse  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqcontrol_irq_level_not_pulse_type */
	/* skip, unused field unused_irq_level_not_pulse (irq_level_not_pulse) */
	REG_DUMP_PRINT_1("   -irq_level_not_pulse.irq_level_not_pulse  |   0x%07X  |  [RW][24:00]""Indicates for each bit whether an interrupt cause is translated into a pulse (value='0') or into a constant level '1' (value='1') on the IRQ pin.""\n", FIELD_VALUE(val, 0, 24));
	val = REG_DUMP_READ_REGISTER(0x60210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqcontrol.irq_enable           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqcontrol_irq_enable_type */
	/* skip, unused field unused_irq_enable (irq_enable) */
	REG_DUMP_PRINT_1("   -irq_enable.irq_enable                    |   0x%07X  |  [RW][24:00]""Indicates for each bit whether an interrupt cause as monitored by the req_irq_status register also affects the IRQ pin (value='1') or not (value='0').""\n", FIELD_VALUE(val, 0, 24));
	val = REG_DUMP_READ_REGISTER(0x60208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqcontrol.irq_status           |  0x%08X  |  ""Indicates for each bit whether a non-masked interrupt has been generated (value='1'). Can be cleared by writing a '1' into the the corresponding bit of the req_irq_clear register.""\n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqcontrol_irq_status_type */
	/* skip, unused field unused_irq_status (irq_status) */
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_DMAEXT0              |         0x%01X  |  [RO][00:00]""Represents the status of the irq from DMA external 0.""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_DMAEXT1              |         0x%01X  |  [RO][01:01]""Represents the status of the irq from DMA external 1.""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_DMAEXT1R             |         0x%01X  |  [RO][02:02]""Represents the status of the irq from DMA external 1 for DDR reads.""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_DMAINT               |         0x%01X  |  [RO][03:03]""Represents the status of the irq from DMA internal.""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_DMAFW                |         0x%01X  |  [RO][04:04]""Represents the status of the irq from DMA firmware.""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_ISLC                 |         0x%01X  |  [RO][05:05]""Represents the status of the irq from Input Slice.""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_PSA                  |         0x%01X  |  [RO][06:06]""Represents the status of the irq from Processing System Accelerator.""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_OFS                  |         0x%01X  |  [RO][07:07]""Represents the status of the irq from Output Formatter System.""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_WDT                  |         0x%01X  |  [RO][08:08]""Represents the status of the irq from Watchdog Timer.""\n", FIELD_VALUE(val, 8, 8));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_SPC                  |         0x%01X  |  [RO][09:09]""Represents the status of the irq from SP control.""\n", FIELD_VALUE(val, 9, 9));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_SPP0                 |         0x%01X  |  [RO][10:10]""Represents the status of the irq from SP proxy 0.""\n", FIELD_VALUE(val, 10, 10));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_SPP1                 |         0x%01X  |  [RO][11:11]""Represents the status of the irq from SP proxy 1.""\n", FIELD_VALUE(val, 11, 11));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_SPF                  |         0x%01X  |  [RO][12:12]""Represents the status of the irq from SP FP.""\n", FIELD_VALUE(val, 12, 12));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_ISP0                 |         0x%01X  |  [RO][13:13]""Represents the status of the irq from ISP0.""\n", FIELD_VALUE(val, 13, 13));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_ISP1                 |         0x%01X  |  [RO][14:14]""Represents the status of the irq from ISP1.""\n", FIELD_VALUE(val, 14, 14));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_ISP2                 |         0x%01X  |  [RO][15:15]""Represents the status of the irq from ISP2.""\n", FIELD_VALUE(val, 15, 15));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_ISP3                 |         0x%01X  |  [RO][16:16]""Represents the status of the irq from ISP3.""\n", FIELD_VALUE(val, 16, 16));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_FW_IRQ0              |         0x%01X  |  [RO][17:17]""Represents the status of the irq from FW irqreg0.""\n", FIELD_VALUE(val, 17, 17));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_FW_IRQ1              |         0x%01X  |  [RO][18:18]""Represents the status of the irq from FW irqreg1.""\n", FIELD_VALUE(val, 18, 18));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_FW_IRQ2              |         0x%01X  |  [RO][19:19]""Represents the status of the irq from FW irqreg2.""\n", FIELD_VALUE(val, 19, 19));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_FW_IRQ3              |         0x%01X  |  [RO][20:20]""Represents the status of the irq from FW irqreg3.""\n", FIELD_VALUE(val, 20, 20));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_FW_IRQ4              |         0x%01X  |  [RO][21:21]""Represents the status of the irq from FW irqreg4.""\n", FIELD_VALUE(val, 21, 21));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_FW_IRQ5              |         0x%01X  |  [RO][22:22]""Represents the status of the irq from FW irqreg5.""\n", FIELD_VALUE(val, 22, 22));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_FW_IRQ6              |         0x%01X  |  [RO][23:23]""Represents the status of the irq from FW irqreg6.""\n", FIELD_VALUE(val, 23, 23));
	REG_DUMP_PRINT_1("   -irq_status.IRQ_STAT_FW_IRQ7              |         0x%01X  |  [RO][24:24]""Represents the status of the irq from FW irqreg7.""\n", FIELD_VALUE(val, 24, 24));
	val = REG_DUMP_READ_REGISTER(0x60204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqcontrol.irq_mask             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqcontrol_irq_mask_type */
	/* skip, unused field unused_irq_mask (irq_mask) */
	REG_DUMP_PRINT_1("   -irq_mask.irq_mask                        |   0x%07X  |  [RW][24:00]""Indicates for each bit of irq_di whether it can generate an interrupt request (value='1') or not (value='0'). Setting will affect irq_value as well as IRQ output pin.""\n", FIELD_VALUE(val, 0, 24));
	val = REG_DUMP_READ_REGISTER(0x60200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqcontrol.irq_edge             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqcontrol_irq_edge_type */
	/* skip, unused field unused_irq_edge (irq_edge) */
	REG_DUMP_PRINT_1("   -irq_edge.irq_edge                        |   0x%07X  |  [RW][24:00]""Indicates for each bit whether an interrupt request should be generated on a falling edge (value='0') or a rising edge (value='1').""\n", FIELD_VALUE(val, 0, 24));
} /* end gp_devices_irqcontrol */

/* Generated Debug Code: Device gp_devices_irqreg */
void ia_css_debug_dump_gp_devices_irqreg(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x6011c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqreg.irqreg7  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqreg_irqreg7_type */
	/* skip, unused field unused_irqreg7 (irqreg7) */
	REG_DUMP_PRINT_1("   -irqreg7.irqreg7          |         0x%01X  |  [RW][00:00]""FW interrupt register.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x60118);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqreg.irqreg6  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqreg_irqreg6_type */
	/* skip, unused field unused_irqreg6 (irqreg6) */
	REG_DUMP_PRINT_1("   -irqreg6.irqreg6          |         0x%01X  |  [RW][00:00]""FW interrupt register.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x60114);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqreg.irqreg5  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqreg_irqreg5_type */
	/* skip, unused field unused_irqreg5 (irqreg5) */
	REG_DUMP_PRINT_1("   -irqreg5.irqreg5          |         0x%01X  |  [RW][00:00]""FW interrupt register.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x60110);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqreg.irqreg4  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqreg_irqreg4_type */
	/* skip, unused field unused_irqreg4 (irqreg4) */
	REG_DUMP_PRINT_1("   -irqreg4.irqreg4          |         0x%01X  |  [RW][00:00]""FW interrupt register.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x6010c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqreg.irqreg3  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqreg_irqreg3_type */
	/* skip, unused field unused_irqreg3 (irqreg3) */
	REG_DUMP_PRINT_1("   -irqreg3.irqreg3          |         0x%01X  |  [RW][00:00]""FW interrupt register.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x60108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqreg.irqreg2  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqreg_irqreg2_type */
	/* skip, unused field unused_irqreg2 (irqreg2) */
	REG_DUMP_PRINT_1("   -irqreg2.irqreg2          |         0x%01X  |  [RW][00:00]""FW interrupt register.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x60104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqreg.irqreg1  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqreg_irqreg1_type */
	/* skip, unused field unused_irqreg1 (irqreg1) */
	REG_DUMP_PRINT_1("   -irqreg1.irqreg1          |         0x%01X  |  [RW][00:00]""FW interrupt register.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x60100);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_irqreg.irqreg0  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_irqreg_irqreg0_type */
	/* skip, unused field unused_irqreg0 (irqreg0) */
	REG_DUMP_PRINT_1("   -irqreg0.irqreg0          |         0x%01X  |  [RW][00:00]""FW interrupt register.""\n", FIELD_VALUE(val, 0, 0));
} /* end gp_devices_irqreg */

/* Generated Debug Code: Device gp_devices_configreg */
void ia_css_debug_dump_gp_devices_configreg(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x6007c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg31  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg31_type */
	REG_DUMP_PRINT_1("   -cfgreg31.cfgreg31            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60078);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg30  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg30_type */
	REG_DUMP_PRINT_1("   -cfgreg30.cfgreg30            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg29  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg29_type */
	REG_DUMP_PRINT_1("   -cfgreg29.cfgreg29            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg28  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg28_type */
	REG_DUMP_PRINT_1("   -cfgreg28.cfgreg28            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x6006c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg27  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg27_type */
	REG_DUMP_PRINT_1("   -cfgreg27.cfgreg27            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60068);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg26  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg26_type */
	REG_DUMP_PRINT_1("   -cfgreg26.cfgreg26            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60064);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg25  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg25_type */
	REG_DUMP_PRINT_1("   -cfgreg25.cfgreg25            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60060);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg24  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg24_type */
	REG_DUMP_PRINT_1("   -cfgreg24.cfgreg24            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x6005c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg23  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg23_type */
	REG_DUMP_PRINT_1("   -cfgreg23.cfgreg23            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg22  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg22_type */
	REG_DUMP_PRINT_1("   -cfgreg22.cfgreg22            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg21  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg21_type */
	REG_DUMP_PRINT_1("   -cfgreg21.cfgreg21            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg20  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg20_type */
	REG_DUMP_PRINT_1("   -cfgreg20.cfgreg20            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x6004c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg19  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg19_type */
	REG_DUMP_PRINT_1("   -cfgreg19.cfgreg19            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg18  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg18_type */
	REG_DUMP_PRINT_1("   -cfgreg18.cfgreg18            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg17  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg17_type */
	REG_DUMP_PRINT_1("   -cfgreg17.cfgreg17            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg16  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg16_type */
	REG_DUMP_PRINT_1("   -cfgreg16.cfgreg16            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x6003c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg15  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg15_type */
	REG_DUMP_PRINT_1("   -cfgreg15.cfgreg15            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60038);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg14  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg14_type */
	REG_DUMP_PRINT_1("   -cfgreg14.cfgreg14            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg13  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg13_type */
	REG_DUMP_PRINT_1("   -cfgreg13.cfgreg13            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg12  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg12_type */
	REG_DUMP_PRINT_1("   -cfgreg12.cfgreg12            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x6002c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg11  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg11_type */
	REG_DUMP_PRINT_1("   -cfgreg11.cfgreg11            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60028);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg10  |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg10_type */
	REG_DUMP_PRINT_1("   -cfgreg10.cfgreg10            |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60024);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg9   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg9_type */
	REG_DUMP_PRINT_1("   -cfgreg9.cfgreg9              |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60020);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg8   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg8_type */
	REG_DUMP_PRINT_1("   -cfgreg8.cfgreg8              |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x6001c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg7   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg7_type */
	REG_DUMP_PRINT_1("   -cfgreg7.cfgreg7              |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg6   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg6_type */
	REG_DUMP_PRINT_1("   -cfgreg6.cfgreg6              |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg5   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg5_type */
	REG_DUMP_PRINT_1("   -cfgreg5.cfgreg5              |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg4   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg4_type */
	REG_DUMP_PRINT_1("   -cfgreg4.cfgreg4              |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x6000c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg3   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg3_type */
	REG_DUMP_PRINT_1("   -cfgreg3.cfgreg3              |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60008);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg2   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg2_type */
	REG_DUMP_PRINT_1("   -cfgreg2.cfgreg2              |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg1   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg1_type */
	REG_DUMP_PRINT_1("   -cfgreg1.cfgreg1              |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x60000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  gp_devices_configreg.cfgreg0   |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_gp_devices_configreg_cfgreg0_type */
	REG_DUMP_PRINT_1("   -cfgreg0.cfgreg0              |  0x%08X  |  [RW][31:00]""General-purpose configuration register.""\n", FIELD_VALUE(val, 0, 31));
} /* end gp_devices_configreg */

/* Generated Debug Code: Device spp_tile1_evq */
void ia_css_debug_dump_spp_tile1_evq(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x31920);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.lost_packets       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_lost_packets_type */
	/* skip, unused field unused_lost_packets (lost_packets) */
	REG_DUMP_PRINT_1("   -lost_packets.lost_packets      |      0x%04X  |  [RO][15:00]""Tracks number of lost packets in acase of lossy tracing.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x3191c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.trace_mode         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_trace_mode_type */
	/* skip, unused field unused_trace_mode (trace_mode) */
	REG_DUMP_PRINT_1("   -trace_mode.trace_mode          |         0x%01X  |  [RW][00:00]""Mode of tracing. 0 is lossy tracing, 1 is lossless tracing""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x31918);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.trace_header       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_trace_header_type */
	/* skip, unused field unused_trace_header (trace_header) */
	REG_DUMP_PRINT_1("   -trace_header.trace_header      |         0x%01X  |  [RW][03:00]""SVEN header""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x31914);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.trace_per_pc       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_trace_per_pc_type */
	/* skip, unused field unused_trace_per_pc (trace_per_pc) */
	REG_DUMP_PRINT_1("   -trace_per_pc.trace_per_pc      |      0x%04X  |  [RW][15:00]""The periodic PC trace timer will count upto this value. It will then reset and send a PC trace packet.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x31910);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.trace_enable       |  0x%08X  |  ""Individual trace enable.""\n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_trace_enable_type */
	/* skip, unused field unused_trace_enable (trace_enable) */
	REG_DUMP_PRINT_1("   -trace_enable.flush             |         0x%01X  |  [RW][00:00]""Enable flush tracing""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -trace_enable.eq_entry          |         0x%01X  |  [RW][01:01]""Enable EQ entry tracing""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -trace_enable.eq_exit           |         0x%01X  |  [RW][02:02]""Enable EQ exit tracing""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -trace_enable.eq_promotion      |         0x%01X  |  [RW][03:03]""Enable EQ promotion tracing""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -trace_enable.bq_entry          |         0x%01X  |  [RW][04:04]""Enable BQ entry tracing""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -trace_enable.bq_exit           |         0x%01X  |  [RW][05:05]""Enable BQ exit tracing""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -trace_enable.bq_blocked_exit   |         0x%01X  |  [RW][06:06]""Enable BQ blocked exit tracing""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -trace_enable.pc                |         0x%01X  |  [RW][07:07]""Enable PC tracing""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -trace_enable.isp               |         0x%01X  |  [RW][08:08]""Enable (I)SP tracing""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0x3190c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.trace_addr_d       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_trace_addr_d_type */
	REG_DUMP_PRINT_1("   -trace_addr_d.trace_addr_d      |  0x%08X  |  [RW][31:00]""Address of all event queue and pc trace packets.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x31908);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.trace_addr_c       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_trace_addr_c_type */
	REG_DUMP_PRINT_1("   -trace_addr_c.trace_addr_c      |  0x%08X  |  [RW][31:00]""Address of the FW last trace packet.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x31904);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.trace_addr_b       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_trace_addr_b_type */
	REG_DUMP_PRINT_1("   -trace_addr_b.trace_addr_b      |  0x%08X  |  [RW][31:00]""Address of the FW middle trace packets.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x31900);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.trace_addr_a       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_trace_addr_a_type */
	REG_DUMP_PRINT_1("   -trace_addr_a.trace_addr_a      |  0x%08X  |  [RW][31:00]""Address of the FW first trace packet.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x31800);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.timer_inc          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_timer_inc_type */
	/* skip, unused field unused_timer_inc (timer_inc) */
	REG_DUMP_PRINT_1("   -timer_inc.timer_inc            |        0x%02X  |  [RW][07:00]""Timer increment value, count this many clock cycles before the timer is incremented.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x31700);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.queue_reserve      |  0x%08X  |  ""Queue reservation register""\n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_queue_reserve_type */
	/* skip, unused field unused_queue_reserve (queue_reserve) */
	REG_DUMP_PRINT_1("   -queue_reserve.space_available  |         0x%01X  |  [RO][00:00]""When bit is clear, no space is available. When bit is set space is available, reserved one location for writing.""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x31600);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.totalqstat         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_totalqstat_type */
	/* skip, unused field unused_totalqstat (totalqstat) */
	REG_DUMP_PRINT_1("   -totalqstat.totalqstat          |        0x%02X  |  [RO][06:00]""Number of tokens for all queues""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x3141c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqstat7          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqstat7_type */
	/* skip, unused field unused_pidqstat7 (pidqstat7) */
	REG_DUMP_PRINT_1("   -pidqstat7.pidqstat7            |        0x%02X  |  [RO][06:00]""Number of tokens for queue 7""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x31418);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqstat6          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqstat6_type */
	/* skip, unused field unused_pidqstat6 (pidqstat6) */
	REG_DUMP_PRINT_1("   -pidqstat6.pidqstat6            |        0x%02X  |  [RO][06:00]""Number of tokens for queue 6""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x31414);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqstat5          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqstat5_type */
	/* skip, unused field unused_pidqstat5 (pidqstat5) */
	REG_DUMP_PRINT_1("   -pidqstat5.pidqstat5            |        0x%02X  |  [RO][06:00]""Number of tokens for queue 5""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x31410);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqstat4          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqstat4_type */
	/* skip, unused field unused_pidqstat4 (pidqstat4) */
	REG_DUMP_PRINT_1("   -pidqstat4.pidqstat4            |        0x%02X  |  [RO][06:00]""Number of tokens for queue 4""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x3140c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqstat3          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqstat3_type */
	/* skip, unused field unused_pidqstat3 (pidqstat3) */
	REG_DUMP_PRINT_1("   -pidqstat3.pidqstat3            |        0x%02X  |  [RO][06:00]""Number of tokens for queue 3""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x31408);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqstat2          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqstat2_type */
	/* skip, unused field unused_pidqstat2 (pidqstat2) */
	REG_DUMP_PRINT_1("   -pidqstat2.pidqstat2            |        0x%02X  |  [RO][06:00]""Number of tokens for queue 2""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x31404);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqstat1          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqstat1_type */
	/* skip, unused field unused_pidqstat1 (pidqstat1) */
	REG_DUMP_PRINT_1("   -pidqstat1.pidqstat1            |        0x%02X  |  [RO][06:00]""Number of tokens for queue 1""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x31400);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqstat0          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqstat0_type */
	/* skip, unused field unused_pidqstat0 (pidqstat0) */
	REG_DUMP_PRINT_1("   -pidqstat0.pidqstat0            |        0x%02X  |  [RO][06:00]""Number of tokens for queue 0""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x3131c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqcfg7           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqcfg7_type */
	/* skip, unused field unused_pidqcfg7 (pidqcfg7) */
	REG_DUMP_PRINT_1("   -pidqcfg7.pidqcfg7              |        0x%02X  |  [RW][05:00]""Configuration register for queue 7""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x31318);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqcfg6           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqcfg6_type */
	/* skip, unused field unused_pidqcfg6 (pidqcfg6) */
	REG_DUMP_PRINT_1("   -pidqcfg6.pidqcfg6              |        0x%02X  |  [RW][05:00]""Configuration register for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x31314);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqcfg5           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqcfg5_type */
	/* skip, unused field unused_pidqcfg5 (pidqcfg5) */
	REG_DUMP_PRINT_1("   -pidqcfg5.pidqcfg5              |        0x%02X  |  [RW][05:00]""Configuration register for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x31310);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqcfg4           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqcfg4_type */
	/* skip, unused field unused_pidqcfg4 (pidqcfg4) */
	REG_DUMP_PRINT_1("   -pidqcfg4.pidqcfg4              |        0x%02X  |  [RW][05:00]""Configuration register for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x3130c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqcfg3           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqcfg3_type */
	/* skip, unused field unused_pidqcfg3 (pidqcfg3) */
	REG_DUMP_PRINT_1("   -pidqcfg3.pidqcfg3              |        0x%02X  |  [RW][05:00]""Configuration register for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x31308);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqcfg2           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqcfg2_type */
	/* skip, unused field unused_pidqcfg2 (pidqcfg2) */
	REG_DUMP_PRINT_1("   -pidqcfg2.pidqcfg2              |        0x%02X  |  [RW][05:00]""Configuration register for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x31304);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqcfg1           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqcfg1_type */
	/* skip, unused field unused_pidqcfg1 (pidqcfg1) */
	REG_DUMP_PRINT_1("   -pidqcfg1.pidqcfg1              |        0x%02X  |  [RW][05:00]""Configuration register for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x31300);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidqcfg0           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidqcfg0_type */
	/* skip, unused field unused_pidqcfg0 (pidqcfg0) */
	REG_DUMP_PRINT_1("   -pidqcfg0.pidqcfg0              |        0x%02X  |  [RW][05:00]""Configuration register for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x31218);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidmap6            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidmap6_type */
	/* skip, unused field unused_pidmap6 (pidmap6) */
	REG_DUMP_PRINT_1("   -pidmap6.pidmap6                |        0x%02X  |  [RW][05:00]""PID End Value for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x31214);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidmap5            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidmap5_type */
	/* skip, unused field unused_pidmap5 (pidmap5) */
	REG_DUMP_PRINT_1("   -pidmap5.pidmap5                |        0x%02X  |  [RW][05:00]""PID End Value for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x31210);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidmap4            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidmap4_type */
	/* skip, unused field unused_pidmap4 (pidmap4) */
	REG_DUMP_PRINT_1("   -pidmap4.pidmap4                |        0x%02X  |  [RW][05:00]""PID End Value for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x3120c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidmap3            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidmap3_type */
	/* skip, unused field unused_pidmap3 (pidmap3) */
	REG_DUMP_PRINT_1("   -pidmap3.pidmap3                |        0x%02X  |  [RW][05:00]""PID End Value for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x31208);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidmap2            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidmap2_type */
	/* skip, unused field unused_pidmap2 (pidmap2) */
	REG_DUMP_PRINT_1("   -pidmap2.pidmap2                |        0x%02X  |  [RW][05:00]""PID End Value for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x31204);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidmap1            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidmap1_type */
	/* skip, unused field unused_pidmap1 (pidmap1) */
	REG_DUMP_PRINT_1("   -pidmap1.pidmap1                |        0x%02X  |  [RW][05:00]""PID End Value for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x31200);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.pidmap0            |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_pidmap0_type */
	/* skip, unused field unused_pidmap0 (pidmap0) */
	REG_DUMP_PRINT_1("   -pidmap0.pidmap0                |        0x%02X  |  [RW][05:00]""PID End Value for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x3110c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.sdp3               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_sdp3_type */
	/* skip, unused field unused_sdp3 (sdp3) */
	REG_DUMP_PRINT_1("   -sdp3.sdp3                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 3 (lowest)""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x31108);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.sdp2               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_sdp2_type */
	/* skip, unused field unused_sdp2 (sdp2) */
	REG_DUMP_PRINT_1("   -sdp2.sdp2                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 2""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x31104);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_evq.sdp1               |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_evq_sdp1_type */
	/* skip, unused field unused_sdp1 (sdp1) */
	REG_DUMP_PRINT_1("   -sdp1.sdp1                      |      0x%04X  |  [RW][15:00]""Soft deadline for prio 1""\n", FIELD_VALUE(val, 0, 15));
} /* end spp_tile1_evq */

/* Generated Debug Code: Device spp_tile1_sp */
void ia_css_debug_dump_spp_tile1_sp(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x300a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.pmem_slave_access                                                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_pmem_slave_access_type */
	REG_DUMP_PRINT_1("   -pmem_slave_access.pmem_slave_access                                                                |  0x%08X  |  [RW][31:00]""PMEM slave access flag. By default, the local program memory of the core can only be accessed by a slave interface when the core is idling. While running a program, by default the core has exclusive read access to its local program. Whenever, the slave interface tries to access PMEM in this default mode, it will stall. When setting this flag to '1', this default behavior can be overuled by switching exclusive access to PMEM to the slave interface. Whenever the core tries to access PMEM in this 'PMEM slave access' mode, it will be stalled. The benefit of this feature is that it allows uploading new code to PMEM while the core is running a program, for instance from its instruction cache.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x300a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.config_icache_stat_control_reg_40                                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_config_icache_stat_control_reg_40_type */
	/* skip, unused field unused_config_icache_stat_control_reg_40 (config_icache_stat_control_reg_40) */
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_40.stall_stat_config_icache_loc_mt_am_inst_0_op0                    |         0x%01X  |  [RO][00:00]""Stalling flag for msink config_icache_loc_mt_am_inst_0_op0""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_40.stall_stat_dmem_loc_mt_am_inst_1_op0                             |         0x%01X  |  [RO][01:01]""Stalling flag for msink dmem_loc_mt_am_inst_1_op0""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_40.stall_stat_qmem_loc_mt_am_inst_2_op0                             |         0x%01X  |  [RO][02:02]""Stalling flag for msink qmem_loc_mt_am_inst_2_op0""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_40.stall_stat_cmem_loc_mt_am_inst_3_op0                             |         0x%01X  |  [RO][03:03]""Stalling flag for msink cmem_loc_mt_am_inst_3_op0""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_40.stall_stat_xmem_loc_mt_am_inst_4_op0                             |         0x%01X  |  [RO][04:04]""Stalling flag for msink xmem_loc_mt_am_inst_4_op0""\n", FIELD_VALUE(val, 4, 4));
	val = REG_DUMP_READ_REGISTER(0x3009c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.debug_pc                                                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_debug_pc_type */
	REG_DUMP_PRINT_1("   -debug_pc.debug_pc                                                                                  |  0x%08X  |  [RO][31:00]""Program counter. To observe the value of the program counter, for debug purpose.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30084);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_override_seg_3_MI_xmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_override_seg_3_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_3_MI_xmem_master_int.base_info_override_seg_3_MI_xmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 3 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30080);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_seg_3_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_seg_3_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_3_MI_xmem_master_int.base_info_seg_3_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 3 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3007c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_addr_seg_3_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_addr_seg_3_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_xmem_master_int.base_addr_seg_3_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30078);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_override_seg_2_MI_xmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_override_seg_2_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_2_MI_xmem_master_int.base_info_override_seg_2_MI_xmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 2 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_seg_2_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_seg_2_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_2_MI_xmem_master_int.base_info_seg_2_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 2 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_addr_seg_2_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_addr_seg_2_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_xmem_master_int.base_addr_seg_2_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3006c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_override_seg_1_MI_xmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_override_seg_1_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_1_MI_xmem_master_int.base_info_override_seg_1_MI_xmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 1 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30068);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_seg_1_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_seg_1_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_1_MI_xmem_master_int.base_info_seg_1_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 1 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30064);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_addr_seg_1_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_addr_seg_1_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_xmem_master_int.base_addr_seg_1_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30060);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_override_seg_0_MI_xmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_override_seg_0_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_xmem_master_int.base_info_override_seg_0_MI_xmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3005c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_seg_0_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_seg_0_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_xmem_master_int.base_info_seg_0_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_addr_seg_0_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_addr_seg_0_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_xmem_master_int.base_addr_seg_0_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_override_seg_3_MI_cmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_override_seg_3_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_3_MI_cmem_master_int.base_info_override_seg_3_MI_cmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 3 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_seg_3_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_seg_3_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_3_MI_cmem_master_int.base_info_seg_3_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 3 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3004c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_addr_seg_3_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_addr_seg_3_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_cmem_master_int.base_addr_seg_3_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_override_seg_2_MI_cmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_override_seg_2_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_2_MI_cmem_master_int.base_info_override_seg_2_MI_cmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 2 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_seg_2_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_seg_2_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_2_MI_cmem_master_int.base_info_seg_2_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 2 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_addr_seg_2_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_addr_seg_2_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_cmem_master_int.base_addr_seg_2_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3003c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_override_seg_1_MI_cmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_override_seg_1_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_1_MI_cmem_master_int.base_info_override_seg_1_MI_cmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 1 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30038);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_seg_1_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_seg_1_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_1_MI_cmem_master_int.base_info_seg_1_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 1 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_addr_seg_1_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_addr_seg_1_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_cmem_master_int.base_addr_seg_1_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_override_seg_0_MI_cmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_override_seg_0_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_cmem_master_int.base_info_override_seg_0_MI_cmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3002c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_seg_0_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_seg_0_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_cmem_master_int.base_info_seg_0_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30028);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_addr_seg_0_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_addr_seg_0_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_cmem_master_int.base_addr_seg_0_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x3001c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_addr_seg_0_MI_qmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_addr_seg_0_MI_qmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_qmem_master_int.base_addr_seg_0_MI_qmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface qmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_override_seg_0_MI_config_icache_master                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_override_seg_0_MI_config_icache_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_config_icache_master.base_info_override_seg_0_MI_config_icache_master  |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface config_icache_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_info_seg_0_MI_config_icache_master                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_info_seg_0_MI_config_icache_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_config_icache_master.base_info_seg_0_MI_config_icache_master                    |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface config_icache_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.base_addr_seg_0_MI_config_icache_master                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_base_addr_seg_0_MI_config_icache_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_config_icache_master.base_addr_seg_0_MI_config_icache_master                    |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface config_icache_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.start_address                                                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_start_address_type */
	REG_DUMP_PRINT_1("   -start_address.start_address                                                                        |  0x%08X  |  [RW][31:00]""Program start address. Specifies the address in the program memory from which the program execution starts when a start signal is issued to the core being in IDLE state.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x30000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile1_sp.config_icache_stat_control_reg_0                                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile1_sp_config_icache_stat_control_reg_0_type */
	/* skip, unused field unused_config_icache_stat_control_reg_0 (config_icache_stat_control_reg_0) */
	/* skip, WO field reset_flag */
	/* skip, WO field start_flag */
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.run_flag                                                          |         0x%01X  |  [RW][03:03]""Run flag. Enables program execution (high) or stall the cell, disabling it from continuing program execution (low).""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.ready_flag                                                        |         0x%01X  |  [RO][05:05]""Ready flag. Set to '1' when not executing a program. This state is entered after a (soft) reset or when the 'std_idle' operation has been issued. To (re)start execution from the start address (in the following register), the start control flag must be set to high.""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.sleeping_flag                                                     |         0x%01X  |  [RO][06:06]""Sleeping flag. The cell is in sleep mode, i.e. when the 'std_sleep' operation has been issued. To resume execution, the start control flag must be set to high.""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.stalling_flag                                                     |         0x%01X  |  [RO][07:07]""Stalling flag. Set to '1' when not executing an instruction. Happens when the run control signal has been set to low, or when an LSU or the CoreIO cannot access data (e.g. cache miss, arbitration conflict or FIFO full).""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.irq_clear_flag                                                    |         0x%01X  |  [RW][08:08]""IRQ clear flag. Clears an interrupt request sent by the cell. The cell can generate a level-shaped IRQ when it gets to the BROKEN, IDLE or SLEEP state. Interrupt generation is controlled by mask.""\n", FIELD_VALUE(val, 8, 8));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.broken_irq_mask_flag                                              |         0x%01X  |  [RW][09:09]""Broken IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the BROKEN state.""\n", FIELD_VALUE(val, 9, 9));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.ready_irq_mask_flag                                               |         0x%01X  |  [RW][10:10]""Ready IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the IDLE state.""\n", FIELD_VALUE(val, 10, 10));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.sleeping_irq_mask_flag                                            |         0x%01X  |  [RW][11:11]""Sleeping IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the SLEEP state.""\n", FIELD_VALUE(val, 11, 11));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.ivalidate_cache_flag                                              |         0x%01X  |  [RW][12:12]""Invalidate cache flag for config_icache_icache. The cell automatically resets the bit to '0' after one clock cycle.""\n", FIELD_VALUE(val, 12, 12));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.prefetch_enable_flag                                              |         0x%01X  |  [RW][13:13]""Prefetch enable flag for config_icache_icache. Enables (high) or disables (low) prefetching of instructions by the instruction cache.""\n", FIELD_VALUE(val, 13, 13));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.arb_period_dmem_Arb_mem_wp                                        |        0x%02X  |  [RW][18:14]""Arbiter period for dmem_Arb_mem_wp""\n", FIELD_VALUE(val, 14, 18));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.arb_cont_dmem_Arb_mem_wp_source0                                  |         0x%01X  |  [RW][22:19]""Arbiter contender group bandwidth for dmem_Arb_mem_wp_source0""\n", FIELD_VALUE(val, 19, 22));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.arb_cont_dmem_Arb_mem_wp_source1                                  |         0x%01X  |  [RW][26:23]""Arbiter contender group bandwidth for dmem_Arb_mem_wp_source1""\n", FIELD_VALUE(val, 23, 26));
} /* end spp_tile1_sp */

/* Generated Debug Code: Device spp_tile0_evq */
void ia_css_debug_dump_spp_tile0_evq(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x21920);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.lost_packets      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_lost_packets_type */
	/* skip, unused field unused_lost_packets (lost_packets) */
	REG_DUMP_PRINT_1("   -lost_packets.lost_packets     |      0x%04X  |  [RO][15:00]""Tracks number of lost packets in acase of lossy tracing.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x2191c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.trace_mode        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_trace_mode_type */
	/* skip, unused field unused_trace_mode (trace_mode) */
	REG_DUMP_PRINT_1("   -trace_mode.trace_mode         |         0x%01X  |  [RW][00:00]""Mode of tracing. 0 is lossy tracing, 1 is lossless tracing""\n", FIELD_VALUE(val, 0, 0));
	val = REG_DUMP_READ_REGISTER(0x21918);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.trace_header      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_trace_header_type */
	/* skip, unused field unused_trace_header (trace_header) */
	REG_DUMP_PRINT_1("   -trace_header.trace_header     |         0x%01X  |  [RW][03:00]""SVEN header""\n", FIELD_VALUE(val, 0, 3));
	val = REG_DUMP_READ_REGISTER(0x21914);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.trace_per_pc      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_trace_per_pc_type */
	/* skip, unused field unused_trace_per_pc (trace_per_pc) */
	REG_DUMP_PRINT_1("   -trace_per_pc.trace_per_pc     |      0x%04X  |  [RW][15:00]""The periodic PC trace timer will count upto this value. It will then reset and send a PC trace packet.""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x21910);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.trace_enable      |  0x%08X  |  ""Individual trace enable.""\n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_trace_enable_type */
	/* skip, unused field unused_trace_enable (trace_enable) */
	REG_DUMP_PRINT_1("   -trace_enable.flush            |         0x%01X  |  [RW][00:00]""Enable flush tracing""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -trace_enable.eq_entry         |         0x%01X  |  [RW][01:01]""Enable EQ entry tracing""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -trace_enable.eq_exit          |         0x%01X  |  [RW][02:02]""Enable EQ exit tracing""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -trace_enable.eq_promotion     |         0x%01X  |  [RW][03:03]""Enable EQ promotion tracing""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -trace_enable.bq_entry         |         0x%01X  |  [RW][04:04]""Enable BQ entry tracing""\n", FIELD_VALUE(val, 4, 4));
	REG_DUMP_PRINT_1("   -trace_enable.bq_exit          |         0x%01X  |  [RW][05:05]""Enable BQ exit tracing""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -trace_enable.bq_blocked_exit  |         0x%01X  |  [RW][06:06]""Enable BQ blocked exit tracing""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -trace_enable.pc               |         0x%01X  |  [RW][07:07]""Enable PC tracing""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -trace_enable.isp              |         0x%01X  |  [RW][08:08]""Enable (I)SP tracing""\n", FIELD_VALUE(val, 8, 8));
	val = REG_DUMP_READ_REGISTER(0x2190c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.trace_addr_d      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_trace_addr_d_type */
	REG_DUMP_PRINT_1("   -trace_addr_d.trace_addr_d     |  0x%08X  |  [RW][31:00]""Address of all event queue and pc trace packets.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x21908);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.trace_addr_c      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_trace_addr_c_type */
	REG_DUMP_PRINT_1("   -trace_addr_c.trace_addr_c     |  0x%08X  |  [RW][31:00]""Address of the FW last trace packet.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x21904);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.trace_addr_b      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_trace_addr_b_type */
	REG_DUMP_PRINT_1("   -trace_addr_b.trace_addr_b     |  0x%08X  |  [RW][31:00]""Address of the FW middle trace packets.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x21900);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.trace_addr_a      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_trace_addr_a_type */
	REG_DUMP_PRINT_1("   -trace_addr_a.trace_addr_a     |  0x%08X  |  [RW][31:00]""Address of the FW first trace packet.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x21800);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.timer_inc         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_timer_inc_type */
	/* skip, unused field unused_timer_inc (timer_inc) */
	REG_DUMP_PRINT_1("   -timer_inc.timer_inc           |        0x%02X  |  [RW][07:00]""Timer increment value, count this many clock cycles before the timer is incremented.""\n", FIELD_VALUE(val, 0, 7));
	val = REG_DUMP_READ_REGISTER(0x21600);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.totalqstat        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_totalqstat_type */
	/* skip, unused field unused_totalqstat (totalqstat) */
	REG_DUMP_PRINT_1("   -totalqstat.totalqstat         |        0x%02X  |  [RO][06:00]""Number of tokens for all queues""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x2141c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqstat7         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqstat7_type */
	/* skip, unused field unused_pidqstat7 (pidqstat7) */
	REG_DUMP_PRINT_1("   -pidqstat7.pidqstat7           |        0x%02X  |  [RO][06:00]""Number of tokens for queue 7""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x21418);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqstat6         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqstat6_type */
	/* skip, unused field unused_pidqstat6 (pidqstat6) */
	REG_DUMP_PRINT_1("   -pidqstat6.pidqstat6           |        0x%02X  |  [RO][06:00]""Number of tokens for queue 6""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x21414);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqstat5         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqstat5_type */
	/* skip, unused field unused_pidqstat5 (pidqstat5) */
	REG_DUMP_PRINT_1("   -pidqstat5.pidqstat5           |        0x%02X  |  [RO][06:00]""Number of tokens for queue 5""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x21410);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqstat4         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqstat4_type */
	/* skip, unused field unused_pidqstat4 (pidqstat4) */
	REG_DUMP_PRINT_1("   -pidqstat4.pidqstat4           |        0x%02X  |  [RO][06:00]""Number of tokens for queue 4""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x2140c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqstat3         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqstat3_type */
	/* skip, unused field unused_pidqstat3 (pidqstat3) */
	REG_DUMP_PRINT_1("   -pidqstat3.pidqstat3           |        0x%02X  |  [RO][06:00]""Number of tokens for queue 3""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x21408);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqstat2         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqstat2_type */
	/* skip, unused field unused_pidqstat2 (pidqstat2) */
	REG_DUMP_PRINT_1("   -pidqstat2.pidqstat2           |        0x%02X  |  [RO][06:00]""Number of tokens for queue 2""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x21404);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqstat1         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqstat1_type */
	/* skip, unused field unused_pidqstat1 (pidqstat1) */
	REG_DUMP_PRINT_1("   -pidqstat1.pidqstat1           |        0x%02X  |  [RO][06:00]""Number of tokens for queue 1""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x21400);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqstat0         |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqstat0_type */
	/* skip, unused field unused_pidqstat0 (pidqstat0) */
	REG_DUMP_PRINT_1("   -pidqstat0.pidqstat0           |        0x%02X  |  [RO][06:00]""Number of tokens for queue 0""\n", FIELD_VALUE(val, 0, 6));
	val = REG_DUMP_READ_REGISTER(0x2131c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqcfg7          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqcfg7_type */
	/* skip, unused field unused_pidqcfg7 (pidqcfg7) */
	REG_DUMP_PRINT_1("   -pidqcfg7.pidqcfg7             |        0x%02X  |  [RW][05:00]""Configuration register for queue 7""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x21318);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqcfg6          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqcfg6_type */
	/* skip, unused field unused_pidqcfg6 (pidqcfg6) */
	REG_DUMP_PRINT_1("   -pidqcfg6.pidqcfg6             |        0x%02X  |  [RW][05:00]""Configuration register for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x21314);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqcfg5          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqcfg5_type */
	/* skip, unused field unused_pidqcfg5 (pidqcfg5) */
	REG_DUMP_PRINT_1("   -pidqcfg5.pidqcfg5             |        0x%02X  |  [RW][05:00]""Configuration register for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x21310);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqcfg4          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqcfg4_type */
	/* skip, unused field unused_pidqcfg4 (pidqcfg4) */
	REG_DUMP_PRINT_1("   -pidqcfg4.pidqcfg4             |        0x%02X  |  [RW][05:00]""Configuration register for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2130c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqcfg3          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqcfg3_type */
	/* skip, unused field unused_pidqcfg3 (pidqcfg3) */
	REG_DUMP_PRINT_1("   -pidqcfg3.pidqcfg3             |        0x%02X  |  [RW][05:00]""Configuration register for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x21308);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqcfg2          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqcfg2_type */
	/* skip, unused field unused_pidqcfg2 (pidqcfg2) */
	REG_DUMP_PRINT_1("   -pidqcfg2.pidqcfg2             |        0x%02X  |  [RW][05:00]""Configuration register for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x21304);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqcfg1          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqcfg1_type */
	/* skip, unused field unused_pidqcfg1 (pidqcfg1) */
	REG_DUMP_PRINT_1("   -pidqcfg1.pidqcfg1             |        0x%02X  |  [RW][05:00]""Configuration register for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x21300);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidqcfg0          |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidqcfg0_type */
	/* skip, unused field unused_pidqcfg0 (pidqcfg0) */
	REG_DUMP_PRINT_1("   -pidqcfg0.pidqcfg0             |        0x%02X  |  [RW][05:00]""Configuration register for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x21218);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidmap6           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidmap6_type */
	/* skip, unused field unused_pidmap6 (pidmap6) */
	REG_DUMP_PRINT_1("   -pidmap6.pidmap6               |        0x%02X  |  [RW][05:00]""PID End Value for queue 6""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x21214);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidmap5           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidmap5_type */
	/* skip, unused field unused_pidmap5 (pidmap5) */
	REG_DUMP_PRINT_1("   -pidmap5.pidmap5               |        0x%02X  |  [RW][05:00]""PID End Value for queue 5""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x21210);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidmap4           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidmap4_type */
	/* skip, unused field unused_pidmap4 (pidmap4) */
	REG_DUMP_PRINT_1("   -pidmap4.pidmap4               |        0x%02X  |  [RW][05:00]""PID End Value for queue 4""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2120c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidmap3           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidmap3_type */
	/* skip, unused field unused_pidmap3 (pidmap3) */
	REG_DUMP_PRINT_1("   -pidmap3.pidmap3               |        0x%02X  |  [RW][05:00]""PID End Value for queue 3""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x21208);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidmap2           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidmap2_type */
	/* skip, unused field unused_pidmap2 (pidmap2) */
	REG_DUMP_PRINT_1("   -pidmap2.pidmap2               |        0x%02X  |  [RW][05:00]""PID End Value for queue 2""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x21204);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidmap1           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidmap1_type */
	/* skip, unused field unused_pidmap1 (pidmap1) */
	REG_DUMP_PRINT_1("   -pidmap1.pidmap1               |        0x%02X  |  [RW][05:00]""PID End Value for queue 1""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x21200);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.pidmap0           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_pidmap0_type */
	/* skip, unused field unused_pidmap0 (pidmap0) */
	REG_DUMP_PRINT_1("   -pidmap0.pidmap0               |        0x%02X  |  [RW][05:00]""PID End Value for queue 0""\n", FIELD_VALUE(val, 0, 5));
	val = REG_DUMP_READ_REGISTER(0x2110c);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.sdp3              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_sdp3_type */
	/* skip, unused field unused_sdp3 (sdp3) */
	REG_DUMP_PRINT_1("   -sdp3.sdp3                     |      0x%04X  |  [RW][15:00]""Soft deadline for prio 3 (lowest)""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x21108);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.sdp2              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_sdp2_type */
	/* skip, unused field unused_sdp2 (sdp2) */
	REG_DUMP_PRINT_1("   -sdp2.sdp2                     |      0x%04X  |  [RW][15:00]""Soft deadline for prio 2""\n", FIELD_VALUE(val, 0, 15));
	val = REG_DUMP_READ_REGISTER(0x21104);
	REG_DUMP_PRINT_0("++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_evq.sdp1              |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_evq_sdp1_type */
	/* skip, unused field unused_sdp1 (sdp1) */
	REG_DUMP_PRINT_1("   -sdp1.sdp1                     |      0x%04X  |  [RW][15:00]""Soft deadline for prio 1""\n", FIELD_VALUE(val, 0, 15));
} /* end spp_tile0_evq */

/* Generated Debug Code: Device spp_tile0_sp */
void ia_css_debug_dump_spp_tile0_sp(void) {

	unsigned int val;

	val = REG_DUMP_READ_REGISTER(0x200a8);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.pmem_slave_access                                                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_pmem_slave_access_type */
	REG_DUMP_PRINT_1("   -pmem_slave_access.pmem_slave_access                                                                |  0x%08X  |  [RW][31:00]""PMEM slave access flag. By default, the local program memory of the core can only be accessed by a slave interface when the core is idling. While running a program, by default the core has exclusive read access to its local program. Whenever, the slave interface tries to access PMEM in this default mode, it will stall. When setting this flag to '1', this default behavior can be overuled by switching exclusive access to PMEM to the slave interface. Whenever the core tries to access PMEM in this 'PMEM slave access' mode, it will be stalled. The benefit of this feature is that it allows uploading new code to PMEM while the core is running a program, for instance from its instruction cache.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x200a0);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.config_icache_stat_control_reg_40                                                       |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_config_icache_stat_control_reg_40_type */
	/* skip, unused field unused_config_icache_stat_control_reg_40 (config_icache_stat_control_reg_40) */
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_40.stall_stat_config_icache_loc_mt_am_inst_0_op0                    |         0x%01X  |  [RO][00:00]""Stalling flag for msink config_icache_loc_mt_am_inst_0_op0""\n", FIELD_VALUE(val, 0, 0));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_40.stall_stat_dmem_loc_mt_am_inst_1_op0                             |         0x%01X  |  [RO][01:01]""Stalling flag for msink dmem_loc_mt_am_inst_1_op0""\n", FIELD_VALUE(val, 1, 1));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_40.stall_stat_qmem_loc_mt_am_inst_2_op0                             |         0x%01X  |  [RO][02:02]""Stalling flag for msink qmem_loc_mt_am_inst_2_op0""\n", FIELD_VALUE(val, 2, 2));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_40.stall_stat_cmem_loc_mt_am_inst_3_op0                             |         0x%01X  |  [RO][03:03]""Stalling flag for msink cmem_loc_mt_am_inst_3_op0""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_40.stall_stat_xmem_loc_mt_am_inst_4_op0                             |         0x%01X  |  [RO][04:04]""Stalling flag for msink xmem_loc_mt_am_inst_4_op0""\n", FIELD_VALUE(val, 4, 4));
	val = REG_DUMP_READ_REGISTER(0x2009c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.debug_pc                                                                                |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_debug_pc_type */
	REG_DUMP_PRINT_1("   -debug_pc.debug_pc                                                                                  |  0x%08X  |  [RO][31:00]""Program counter. To observe the value of the program counter, for debug purpose.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20084);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_override_seg_3_MI_xmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_override_seg_3_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_3_MI_xmem_master_int.base_info_override_seg_3_MI_xmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 3 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20080);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_seg_3_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_seg_3_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_3_MI_xmem_master_int.base_info_seg_3_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 3 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2007c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_addr_seg_3_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_addr_seg_3_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_xmem_master_int.base_addr_seg_3_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20078);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_override_seg_2_MI_xmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_override_seg_2_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_2_MI_xmem_master_int.base_info_override_seg_2_MI_xmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 2 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20074);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_seg_2_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_seg_2_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_2_MI_xmem_master_int.base_info_seg_2_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 2 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20070);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_addr_seg_2_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_addr_seg_2_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_xmem_master_int.base_addr_seg_2_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2006c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_override_seg_1_MI_xmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_override_seg_1_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_1_MI_xmem_master_int.base_info_override_seg_1_MI_xmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 1 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20068);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_seg_1_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_seg_1_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_1_MI_xmem_master_int.base_info_seg_1_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 1 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20064);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_addr_seg_1_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_addr_seg_1_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_xmem_master_int.base_addr_seg_1_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20060);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_override_seg_0_MI_xmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_override_seg_0_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_xmem_master_int.base_info_override_seg_0_MI_xmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2005c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_seg_0_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_seg_0_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_xmem_master_int.base_info_seg_0_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20058);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_addr_seg_0_MI_xmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_addr_seg_0_MI_xmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_xmem_master_int.base_addr_seg_0_MI_xmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface xmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20054);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_override_seg_3_MI_cmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_override_seg_3_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_3_MI_cmem_master_int.base_info_override_seg_3_MI_cmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 3 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20050);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_seg_3_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_seg_3_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_3_MI_cmem_master_int.base_info_seg_3_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 3 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2004c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_addr_seg_3_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_addr_seg_3_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_3_MI_cmem_master_int.base_addr_seg_3_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 3 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20048);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_override_seg_2_MI_cmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_override_seg_2_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_2_MI_cmem_master_int.base_info_override_seg_2_MI_cmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 2 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20044);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_seg_2_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_seg_2_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_2_MI_cmem_master_int.base_info_seg_2_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 2 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20040);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_addr_seg_2_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_addr_seg_2_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_2_MI_cmem_master_int.base_addr_seg_2_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 2 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2003c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_override_seg_1_MI_cmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_override_seg_1_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_1_MI_cmem_master_int.base_info_override_seg_1_MI_cmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 1 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20038);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_seg_1_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_seg_1_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_1_MI_cmem_master_int.base_info_seg_1_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 1 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20034);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_addr_seg_1_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_addr_seg_1_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_1_MI_cmem_master_int.base_addr_seg_1_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 1 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20030);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_override_seg_0_MI_cmem_master_int                                             |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_override_seg_0_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_cmem_master_int.base_info_override_seg_0_MI_cmem_master_int            |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2002c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_seg_0_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_seg_0_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_cmem_master_int.base_info_seg_0_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20028);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_addr_seg_0_MI_cmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_addr_seg_0_MI_cmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_cmem_master_int.base_addr_seg_0_MI_cmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface cmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x2001c);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_addr_seg_0_MI_qmem_master_int                                                      |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_addr_seg_0_MI_qmem_master_int_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_qmem_master_int.base_addr_seg_0_MI_qmem_master_int                              |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface qmem_master_int""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20018);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_override_seg_0_MI_config_icache_master                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_override_seg_0_MI_config_icache_master_type */
	REG_DUMP_PRINT_1("   -base_info_override_seg_0_MI_config_icache_master.base_info_override_seg_0_MI_config_icache_master  |  0x%08X  |  [RW][31:00]""Info override bit for segment 0 of master interface config_icache_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20014);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_info_seg_0_MI_config_icache_master                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_info_seg_0_MI_config_icache_master_type */
	REG_DUMP_PRINT_1("   -base_info_seg_0_MI_config_icache_master.base_info_seg_0_MI_config_icache_master                    |  0x%08X  |  [RW][31:00]""Info for segment 0 of master interface config_icache_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20010);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.base_addr_seg_0_MI_config_icache_master                                                 |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_base_addr_seg_0_MI_config_icache_master_type */
	REG_DUMP_PRINT_1("   -base_addr_seg_0_MI_config_icache_master.base_addr_seg_0_MI_config_icache_master                    |  0x%08X  |  [RW][31:00]""Base address for segment 0 of master interface config_icache_master""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20004);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.start_address                                                                           |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_start_address_type */
	REG_DUMP_PRINT_1("   -start_address.start_address                                                                        |  0x%08X  |  [RW][31:00]""Program start address. Specifies the address in the program memory from which the program execution starts when a start signal is issued to the core being in IDLE state.""\n", FIELD_VALUE(val, 0, 31));
	val = REG_DUMP_READ_REGISTER(0x20000);
	REG_DUMP_PRINT_0("+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++\n");
	REG_DUMP_PRINT_1("  spp_tile0_sp.config_icache_stat_control_reg_0                                                        |  0x%08X  |  \n", val);
/* reg_type: reg_processing_system_unps_logic_spp_tile0_sp_config_icache_stat_control_reg_0_type */
	/* skip, unused field unused_config_icache_stat_control_reg_0 (config_icache_stat_control_reg_0) */
	/* skip, WO field reset_flag */
	/* skip, WO field start_flag */
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.run_flag                                                          |         0x%01X  |  [RW][03:03]""Run flag. Enables program execution (high) or stall the cell, disabling it from continuing program execution (low).""\n", FIELD_VALUE(val, 3, 3));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.ready_flag                                                        |         0x%01X  |  [RO][05:05]""Ready flag. Set to '1' when not executing a program. This state is entered after a (soft) reset or when the 'std_idle' operation has been issued. To (re)start execution from the start address (in the following register), the start control flag must be set to high.""\n", FIELD_VALUE(val, 5, 5));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.sleeping_flag                                                     |         0x%01X  |  [RO][06:06]""Sleeping flag. The cell is in sleep mode, i.e. when the 'std_sleep' operation has been issued. To resume execution, the start control flag must be set to high.""\n", FIELD_VALUE(val, 6, 6));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.stalling_flag                                                     |         0x%01X  |  [RO][07:07]""Stalling flag. Set to '1' when not executing an instruction. Happens when the run control signal has been set to low, or when an LSU or the CoreIO cannot access data (e.g. cache miss, arbitration conflict or FIFO full).""\n", FIELD_VALUE(val, 7, 7));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.irq_clear_flag                                                    |         0x%01X  |  [RW][08:08]""IRQ clear flag. Clears an interrupt request sent by the cell. The cell can generate a level-shaped IRQ when it gets to the BROKEN, IDLE or SLEEP state. Interrupt generation is controlled by mask.""\n", FIELD_VALUE(val, 8, 8));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.broken_irq_mask_flag                                              |         0x%01X  |  [RW][09:09]""Broken IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the BROKEN state.""\n", FIELD_VALUE(val, 9, 9));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.ready_irq_mask_flag                                               |         0x%01X  |  [RW][10:10]""Ready IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the IDLE state.""\n", FIELD_VALUE(val, 10, 10));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.sleeping_irq_mask_flag                                            |         0x%01X  |  [RW][11:11]""Sleeping IRQ mask flag. Enables (high) or disables (low) IRQ generation when the cell enters the SLEEP state.""\n", FIELD_VALUE(val, 11, 11));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.ivalidate_cache_flag                                              |         0x%01X  |  [RW][12:12]""Invalidate cache flag for config_icache_icache. The cell automatically resets the bit to '0' after one clock cycle.""\n", FIELD_VALUE(val, 12, 12));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.prefetch_enable_flag                                              |         0x%01X  |  [RW][13:13]""Prefetch enable flag for config_icache_icache. Enables (high) or disables (low) prefetching of instructions by the instruction cache.""\n", FIELD_VALUE(val, 13, 13));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.arb_period_dmem_Arb_mem_wp                                        |        0x%02X  |  [RW][18:14]""Arbiter period for dmem_Arb_mem_wp""\n", FIELD_VALUE(val, 14, 18));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.arb_cont_dmem_Arb_mem_wp_source0                                  |         0x%01X  |  [RW][22:19]""Arbiter contender group bandwidth for dmem_Arb_mem_wp_source0""\n", FIELD_VALUE(val, 19, 22));
	REG_DUMP_PRINT_1("   -config_icache_stat_control_reg_0.arb_cont_dmem_Arb_mem_wp_source1                                  |         0x%01X  |  [RW][26:23]""Arbiter contender group bandwidth for dmem_Arb_mem_wp_source1""\n", FIELD_VALUE(val, 23, 26));
} /* end spp_tile0_sp */


