Search.setIndex({docnames:["auto_basic/display_info","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/clock_tree_insertion","auto_openfpga/connection_patterns","auto_openfpga/extract_configuration_order","auto_openfpga/index","auto_openfpga/rename_modules","auto_openfpga/sg_execution_times","auto_openfpga/tile_creation","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","example","index","introduction","introduction/getting_started","introduction/install","introduction/shell_interface","introduction/visualisation","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/base","reference/openfpga/index","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_info.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/clock_tree_insertion.rst","auto_openfpga/connection_patterns.rst","auto_openfpga/extract_configuration_order.rst","auto_openfpga/index.rst","auto_openfpga/rename_modules.rst","auto_openfpga/sg_execution_times.rst","auto_openfpga/tile_creation.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","example.rst","index.rst","introduction.rst","introduction/getting_started.rst","introduction/install.rst","introduction/shell_interface.rst","introduction/visualisation.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[23,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[23,1,1,""],get_verilog_index:[23,1,1,""],size:[23,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[24,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[24,1,1,""],connect_instance_port:[24,1,1,""],connect_port:[24,1,1,""],is_port_cable:[24,2,1,""],size:[24,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[25,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[25,1,1,""],OptWires:[25,1,1,""],combine_cables:[25,1,1,""],combine_ports:[25,1,1,""],create_feedthrough:[25,1,1,""],create_feedthrough_multiple:[25,1,1,""],create_feedthroughs_ports:[25,1,1,""],create_ft_multiple:[25,1,1,""],create_ft_ports:[25,1,1,""],duplicate_port:[25,1,1,""],remove_port:[25,1,1,""]},"spydrnet_physical.ir.element":{Element:[26,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[26,2,1,""],get_verilog_index:[26,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[28,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[28,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[29,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[29,2,1,""],port:[29,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[30,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[30,2,1,""]},"spydrnet_physical.util":{OpenFPGA_Tile01:[32,0,1,""],get_attr:[34,3,1,""],get_names:[35,3,1,""]},"spydrnet_physical.util.OpenFPGA_Tile01":{_bottom_left_tile:[32,1,1,""],_bottom_right_tile:[32,1,1,""],_bottom_tile:[32,1,1,""],_left_tile:[32,1,1,""],_main_tile:[32,1,1,""],_right_tile:[32,1,1,""],_top_left_tile:[32,1,1,""],_top_right_tile:[32,1,1,""],_top_tile:[32,1,1,""],create_grid_clb_bus:[32,1,1,""],create_grid_clb_feedthroughs:[32,1,1,""],create_tiles:[32,1,1,""],design_top_stat:[32,1,1,""],save_netlist:[32,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:function"},terms:{"0":[0,2,3,4,5,6,7,8,10,11,12,13,14,25],"00":[4,11],"001":[2,3,4,6,8,10,11],"01":11,"014":[4,5],"023":[0,4],"038":4,"056":[7,11],"1":[0,7,12,13,14],"12":12,"16":12,"2":[0,7,14],"228":[11,12],"285":11,"3":[0,7,12,14],"4":[0,7,12],"5":7,"6":7,"9":12,"90":7,"97":12,"class":[23,24,25,26,28,29,30,32],"default":[7,23,24,25,26,28,29,30],"do":[25,29],"export":20,"float":25,"function":[1,4,18,20,25,31],"import":[0,2,3,5,6,7,8,10,12,27],"int":[23,24],"new":25,"return":[23,24,25,26,28,29,34,35],"short":25,"true":[0,7,12,24,25],"try":0,As:29,By:7,For:[0,20],IN:[0,25],If:[25,27],It:25,The:[25,27],To:20,_:[12,25],__main__:12,__name__:12,_bottom_left_til:32,_bottom_right_til:32,_bottom_til:32,_dup:25,_fishbone_pattern:7,_fishbone_pattern_90:7,_fishbone_pattern_margin:7,_fishbone_pattern_merg:7,_fishbone_pattern_scaling1:7,_fishbone_pattern_scaling2:7,_ft_:25,_i_1:0,_in:25,_initial_design:5,_inst:0,_left_til:32,_main_til:32,_out:25,_output:12,_output_bu:5,_output_wir:5,_right_til:32,_top_left_til:32,_top_right_til:32,_top_til:32,_verilog:12,about:25,absorb:25,ad:25,add:[18,27],affili:0,after:21,alia:25,all:[0,1,9,25],allow:21,also:0,an:[0,27],analyz:27,anchor:7,ani:[24,25,30],anyth:25,api:17,append:12,ar:[25,27],arg:25,assign:[24,25],assign_c:24,associ:29,attr:34,attribut:34,auto_bas:4,auto_basic_jupyt:1,auto_basic_python:1,auto_openfpga:11,auto_openfpga_jupyt:9,auto_openfpga_python:9,b_:12,base:[23,24,25,26,28,29,30,33],base_dir:12,basic:[7,16],basic_hierarchi:[5,15],becaus:0,beetween:[24,25],belong:24,between:0,bleed:20,block:25,bool:[24,25],bottom:32,browser:20,bu:[12,25,32],bufg:0,bundl:27,bus_in:[5,13],bus_out:13,byu:0,c:0,cabl:[5,12,25,27,28,34,35],cable0:5,cable_list:12,cable_nam:25,call:27,callabl:25,can:[0,7,25,27],cannot:29,cbx:32,cbx_1__0_:12,cbx_1__1_:12,cbx_1__2_:12,cbx_1__3_:12,cbx_1__4_:12,cbx_2__0_:12,cbx_2__1_:12,cbx_2__2_:12,cbx_2__3_:12,cbx_3__0_:12,cbx_3__1_:12,cbx_3__2_:12,cbx_3__3_:12,cbx_4__0_:12,cbx_4__1_:12,cbx_4__2_:12,cbx_4__3_:12,cby:32,cby_0__1_:12,cby_0__2_:12,cby_0__3_:12,cby_0__4_:12,cby_1__1_:12,cby_1__2_:12,cby_1__3_:12,cby_1__4_:12,cby_2__1_:12,cby_2__2_:12,cby_2__3_:12,cby_2__4_:12,cby_3__1_:12,cby_3__2_:12,cby_3__3_:12,cby_3__4_:12,cby_4__1_:12,ccl:0,ce:0,chain:[9,11,12],chang:25,check:[24,30],check_all_scalar_connect:12,checked_previous_inst:0,child:0,children:0,circuit:27,clb:32,click:[0,2,3,5,6,7,8,10,12],clk:0,clk_ibuf_bufg_inst:0,clk_ibuf_inst:0,clock_tree_insert:[6,11],clr:0,code:[0,1,2,3,5,6,7,8,9,10,12],com:20,combin:25,combine_c:[12,25],combine_port:25,command:[20,21],compos:5,configur:[9,11],connect:[0,5,9,11,20,24,25,30],connect_instance_port:24,connect_port:24,connection_pattern:[7,11],connectionpattern:7,consid:[24,25],constraint:25,contain:35,convert:[12,32],copi:29,corrospond:29,count:[0,12],crear:25,creat:[0,7,9,11,20,24,25,27,32,37],create_cb_bu:12,create_feedthrough:[5,25],create_feedthrough_multipl:25,create_feedthroughs_port:25,create_ft_multipl:25,create_ft_port:25,create_grid_clb_bu:[12,32],create_grid_clb_feedthrough:[12,32],create_grid_io_bu:12,create_librari:27,create_sb_bu:12,create_til:32,crop_edg:7,current:20,current_inst:0,current_netlist:0,custom:[25,37],d:0,def:[0,12],definit:[0,24,27,34,35],demonst:12,demonstr:[2,3,6,7,8,10],demostr:5,depth:0,design:[0,1,3,4,5,12,18],design_top_stat:[12,32],desir:7,detail:20,develop:20,differ:[7,25],direct:[0,25,37],directli:[20,29],displai:[1,4],display_info:[0,4],document:27,doe:25,download:[0,1,2,3,5,6,7,8,9,10,12],driver:25,dry_run:25,dryrun:25,duplic:25,duplicate_port:25,each:[0,9,11,25],eachv:12,edf:27,edg:20,edif:27,element:[23,27,29],els:25,empti:27,enabl:0,enable_ibuf_inst:0,encod:12,end:29,endmodul:[13,14],error:25,even:0,exampl:[0,2,3,5,6,7,8,9,10,12,17,27],exampleir:27,exceed:0,execut:[4,11],exist:25,expect:25,extend:[7,23,24,25,26,28,29,30],extern:25,extrac:[9,11],extract:8,extract_configuration_ord:[8,11],f:12,fals:[24,25,30],fdce:0,feedthough:[5,25],feedthrough:[1,4,25,32],few:25,fig:27,file:[4,11,12,20,27,32],filter:[0,12,25],fishbon:7,fishbone_pattern:7,fix:12,follow:[20,25,27],format:25,found:30,four_bit_count:27,fourbitcount:0,fp:12,fpga:[9,11],fpga_top:[12,32],fpv:12,fro:25,from:[0,1,2,3,4,6,7,9,10,11,20,25,29],ft:25,full:[0,2,3,5,6,7,8,10,12],galleri:[0,1,2,3,5,6,7,8,9,10,12],ganeshgor:20,gener:[0,1,2,3,5,6,8,9,10,11,12],genrat:[1,4,7],get:[18,32],get_cabl:[5,12],get_cable_nam:25,get_definit:0,get_fishbon:7,get_index:[23,26,29],get_inst:[0,5,12],get_librari:0,get_pin:0,get_port_nam:25,get_verilog_index:[23,26],git:20,github:[0,20],given:[5,24,25],glob:12,global:[7,20],grid:[9,11,12,32],grid_clb:[12,32],grid_clb_1__1_:12,grid_clb_1__1__clb_bottom_out:12,grid_clb_1__1__clb_left_out:12,grid_clb_1__2_:12,grid_clb_1__2__clb_bottom_out:12,grid_clb_1__2__clb_left_out:12,grid_clb_1__3_:12,grid_clb_1__3__clb_bottom_out:12,grid_clb_1__3__clb_left_out:12,grid_clb_1__4_:12,grid_clb_1__4__clb_bottom_out:12,grid_clb_1__4__clb_left_out:12,grid_clb_2__1_:12,grid_clb_2__1__clb_bottom_out:12,grid_clb_2__1__clb_left_out:12,grid_clb_2__2_:12,grid_clb_2__2__clb_bottom_out:12,grid_clb_2__2__clb_left_out:12,grid_clb_2__3_:12,grid_clb_2__3__clb_bottom_out:12,grid_clb_2__3__clb_left_out:12,grid_clb_2__4_:12,grid_clb_2__4__clb_bottom_out:12,grid_clb_2__4__clb_left_out:12,grid_clb_3__1_:12,grid_clb_3__1__clb_bottom_out:12,grid_clb_3__1__clb_left_out:12,grid_clb_3__2_:12,grid_clb_3__2__clb_bottom_out:12,grid_clb_3__2__clb_left_out:12,grid_clb_3__3_:12,grid_clb_3__3__clb_bottom_out:12,grid_clb_3__3__clb_left_out:12,grid_clb_3__4_:12,grid_clb_3__4__clb_bottom_out:12,grid_clb_3__4__clb_left_out:12,grid_clb_4__1_:12,grid_clb_4__1__clb_bottom_out:12,grid_clb_4__1__clb_left_out:12,grid_clb_4__2_:12,grid_clb_4__2__clb_bottom_out:12,grid_clb_4__2__clb_left_out:12,grid_clb_4__3_:12,grid_clb_4__3__clb_bottom_out:12,grid_clb_4__3__clb_left_out:12,grid_clb_4__4_:12,grid_clb_4__4__clb_bottom_out:12,grid_clb_4__4__clb_left_out:12,grid_exampl:15,grid_io:12,grid_io_bottom:12,grid_io_left:12,grid_io_right:12,grid_io_top:12,group:[1,4],h:[9,11],have:29,hdi_primit:0,help:25,here:[0,2,3,5,6,7,8,10,12,27],hi:0,hierarchi:0,homogen:[9,11],homogeneous_fabr:12,how:[2,3,5,6,7,8,10,12],htree:7,http:20,i0:0,i1:0,i2:0,i3:0,i4:0,i:[0,12],ibuf:0,imag:0,in0:[13,14],in1:[13,14],in_coming_pin:0,inc_dec:0,inc_dec_ibuf_inst:0,indent:[0,7],index:[17,23,26,28,29],indx:25,inform:[1,4,20],initi:5,initial_port:25,inner:29,inner_pin:[0,29],innerconnect:24,innerpin:[24,27,29],inport:25,input:[0,13,14,25],insert:[9,11],inspect:25,inst1:[5,25],inst2:5,inst_1_0:[5,13],inst_1_11:14,inst_1_12:14,inst_1_1:13,inst_1_21:14,inst_1_22:14,inst_2_0:[5,13],inst_2_11:14,inst_2_12:14,inst_2_1:[5,13],inst_2_21:14,inst_2_22:14,instal:[18,21],instanc:[0,1,4,12,24,25,29,34,35],instance_count:0,instances_list:25,instead:20,instn:25,inter0:14,inter1:14,interfac:18,intermedi:27,intern:[24,25],introduct:17,inv:0,ipynb:[0,2,3,5,6,7,8,10,12],ir:[23,24,25,26,27,28,29,30],is_connect:30,is_downto:24,is_leaf:0,is_port_c:24,is_scalar:24,itertool:12,its:0,jensrestemei:0,join:12,jupyt:[0,1,2,3,5,6,7,8,9,10,12],just:25,kwarg:25,lambda:[0,12,25],larg:0,latest:20,lb:12,left:32,left_tre:7,level:[0,12],librari:[0,7,27,32],libraries_definit:0,like:[7,20,21,27],list:[0,25,34,35],load:[21,25],load_example_netlist_by_nam:0,load_netlist_by_nam:5,local:20,locat:[25,32],log:37,lower:24,lower_index:24,lut1:0,lut3:0,lut4:0,lut5:0,m:20,made:[25,27],mai:0,main:[12,32],margin:7,maximum:0,mb:[4,11],memori:27,merg:[1,4,7,25],merge_inst:[2,4],merge_multiple_inst:[3,4],method:25,mid11:14,mid12:14,mid21:14,mid22:14,minim:0,minut:[0,2,3,5,6,7,8,10,12],modifi:29,modul:[9,11,13,14,17,20,32],module1:[13,14],module2:[13,14],more:20,multipl:[12,25],must:25,my_netlist:0,name:[0,12,24,25,35],namedtemporaryfil:12,need:25,net:12,netlist:[1,4,5,8,12,17,18,20,27,32],new_cabl:25,new_cable_nam:25,new_port:25,newli:25,newport:25,next:[0,5],next_inst:0,no_driv:25,no_load:25,none:[0,24,25,29],note:0,notebook:[0,1,2,3,5,6,7,8,9,10,12],notimpl:[2,3,6,8,10],number:[0,24,28],o:0,object:[25,29,34,35],obtain:12,obuf:0,one:[20,25],onli:25,open:12,openfpga:[11,16,31],openfpga_tile01:[12,32],optim:25,optimis:25,option:[7,25],optpin:25,optwir:25,order:[9,11,25],origin:7,os:[2,3,5,6,8,10,12],other:25,out0:[13,14],out1:14,out:[0,2,3,6,8,10,12,13,14,25],out_going_pin:0,out_obuf:0,out_reg:0,outer:29,outerpin:27,outport:25,output1:5,output2:5,output:[0,7,13,14,25],outsid:0,overrid:25,overview:27,p:12,p_manag:7,packag:20,page:17,paramet:[24,25,34,35],parent:28,pars:[12,27],parser:27,part:29,pass:[25,34,35],path:[2,3,5,6,8,10,12],patten:32,pattern:[9,11],perform:[18,25],physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,37],pin2:0,pin:[12,25,27,29],pip:20,pleas:20,plugin:18,port:[0,12,24,25,29,34,35],port_nam:25,post:25,pprint:12,pretti:7,previous_inst:0,primit:0,primitives_librari:0,print:[0,2,3,6,8,10],print_connect:0,project:18,properti:[23,24,25,26,29,30,35],propperti:35,provid:[24,25],py:[0,2,3,4,5,6,7,8,10,11,12],python3:20,python:[0,1,2,3,5,6,7,8,9,10,12,21,23,26,27,29],q:0,quiet:25,r:12,rais:25,read:12,readlin:12,recurs:0,refer:[0,5,12,17],relat:[16,18,20],releas:20,remov:[12,25],remove_c:12,remove_port:25,renam:[9,11],rename_modul:[10,11],render:20,render_pattern:7,repo:20,repositori:0,repres:27,represent:[25,27],reset:7,restructur:[8,16],result:37,revers:24,right:32,right_tre:7,rotat:7,rout:[7,12],routinlg:12,rst:0,rst_ibuf_inst:0,run:[0,2,3,5,6,7,8,10,12,20],s:0,same:27,sampl:17,save:[12,32],save_netlist:[12,32],savea:7,sb:32,sb_0__0_:12,sb_0__1_:12,sb_0__4_:12,sb_1__0_:12,sb_1__1_:12,sb_1__4_:12,sb_4__0_:12,sb_4__1_:12,sb_4__4_:12,sb_:12,scalar:[5,25],scale:7,script:[0,2,3,5,6,7,8,10,12],sdn:[0,2,3,5,6,8,10,12,25,27],sdnphy:[2,3,5,6,8,10,12,21],search:17,second:[0,2,3,5,6,7,8,10,12],see:0,seek:12,select:0,self:24,shell:18,show:27,signal:7,simpl:27,simpler:0,singl:[1,4,25],size:[12,23,24],some:0,sourc:[0,1,2,3,5,6,7,8,9,10,12,23,24,25,26,28,29,30,32,34,35],source_fil:12,specif:[25,34],sphinx:[0,1,2,3,5,6,7,8,9,10,12],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,18,19,20,21,22,23,24,25,26,28,29,30,31,32,33,34,35,36,37],spydrnet_phys:[2,3,5,6,7,8,10,12,20,23,24,25,26,28,29,30,32],start:18,stat:12,statist:32,str:[0,12,25,34,35],strcutur:12,structur:[12,25],sub_modul:12,sufffix:25,suffix:[12,25],summari:31,support:7,svg:[7,20],svgwrite:20,t:0,tempfil:12,temporari:12,test:17,thei:25,thi:[2,3,5,6,7,8,12,23,24,25,26,27,28,29,30],through:25,tilabl:[9,11],tile:[9,11,32],tile_1__1_:14,tile_1__2_:14,tile_2__1_:14,tile_2__2_:14,tile_:12,tile_cr:[11,12],tileabl:6,time:[0,2,3,5,6,7,8,10,12],titl:7,todo:[2,3,6,8,10],togther:25,tool:[0,27],top:[5,12,13,14,32],top_inst:[0,5],top_modul:[12,32],total:[0,2,3,4,5,6,7,8,10,11,12],transal:7,transform:[7,18,27],translat:7,tree:[9,11],tupl:25,two:[1,4,25],type:[24,25,34,35],unchang:25,under:20,undriven:12,unit:17,upper:24,us:[0,25,27],user:[20,29],usng:7,util:[0,7,12,31,32],v:[5,12],vector:[5,25],verilog:[9,11,17,23,26,32],version:20,visit:20,visual:18,wai:27,websock:20,websocket:20,what:0,which:[7,18,25],wire0:[5,13],wire:[0,5,12,13,14,24,25,28,30,32],wire_bu:13,wire_feedthrough:[4,5],without:25,work:[0,32],would:27,write:12,x:[0,12],x_margin:7,you:[21,27],zip:[1,9]},titles:["Display Netlist Information Functions","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Computation times","Genrating feedthrough from single instance","H-Tree insertion in FPGA Tilable grid","Connection Pattern Generation","Extracing configuration chain order from each module","OpenFPGA Related Restructuring","Renaming Homogeneous FPGA Modules","Computation times","Creating FPGA Tiles from OpenFPGA verilog","basic_hierarchy","grid_example","Sample Verilog Netlists","Examples","SpyDrNet-Physical Documentation","Introduction","Getting Started","Install","Shell Interface","Visualization","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","OuterPin","Pin","API Reference","OpenFPGA Base","OpenFPGA Functions","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"function":[0,33,36],api:[27,31],base:32,basic:[1,27],basic_hierarchi:13,bundl:23,cabl:24,chain:8,comput:[4,11],configur:8,connect:7,creat:12,definit:25,depend:20,design:2,displai:0,document:17,each:8,element:26,exampl:[1,16],extrac:8,feedthrough:5,fpga:[6,10,12],from:[5,8,12],gener:7,genrat:5,get:19,get_attr:34,get_nam:35,grid:6,grid_exampl:14,group:3,h:6,homogen:10,indic:17,inform:0,innerpin:28,insert:6,instal:20,instanc:[2,3,5],interfac:21,introduct:18,merg:[2,3],modul:[8,10],netlist:[0,15],object:27,openfpga:[9,12,32,33],order:8,outerpin:29,overview:[23,24,25,26,28,29,30,32,33,36],pattern:7,physic:[17,27],pin:30,refer:31,relat:9,renam:10,restructur:[1,9],sampl:15,shell:21,singl:5,spydrnet:[17,27],spydrnet_phys:[34,35],start:19,summari:27,tabl:17,test:37,tilabl:6,tile:12,time:[4,11],tree:6,two:2,type:27,unit:37,util:[34,35,36],verilog:[12,15],visual:22}})