// Seed: 2546401261
module module_0 (
    input supply1 id_0,
    input supply0 id_1
    , id_10,
    input tri0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output tri id_5,
    input wor id_6,
    input tri1 id_7,
    output supply1 id_8
);
  id_11(
      .id_0(id_7), .id_1(id_6 - id_7), .id_2(id_3), .id_3(1)
  );
endmodule
macromodule module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    inout  logic id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  uwire id_5
);
  supply1 id_7;
  always @(posedge id_7) begin
    id_7 = id_3;
    id_2 <= 1'b0;
  end
  module_0(
      id_3, id_5, id_7, id_3, id_7, id_0, id_1, id_1, id_0
  );
  wire id_8 = 1;
endmodule
