library ieee;
use ieee.std_logic_1164.all;

entity regis is
  generic(
    WIDTH : natural);  -- Number of input bits
  port(
    A   : in  std_logic_vector(WIDTH-1 downto 0);
	 B   : in  std_logic_vector(WIDTH-1 downto 0);
	 Y   : out std_logic_vector(WIDTH-1 downto 0);
	 S   : in  std_logic);
end entity;

architecture syn of regis
begin
if(S = '1') then
	Y <= B;
	else
	Y <= A;
	end if;
end architecture;