[
  {
    "start": "0",
    "end": "0"
  },
  {
    "text": "Okay, it's finally time to investigate issues\ncaused by asynchronous inputs to a sequential",
    "start": "1050",
    "end": "6370"
  },
  {
    "text": "logic circuit.",
    "start": "6370",
    "end": "8170"
  },
  {
    "text": "By \"asynchronous\" we mean that the timing\nof transitions on the input is completely",
    "start": "8170",
    "end": "12530"
  },
  {
    "text": "independent of the timing of the sequential\nlogic clock.",
    "start": "12530",
    "end": "16090"
  },
  {
    "text": "This situation arises when the inputs arrive\nfrom the outside world where the timing of",
    "start": "16090",
    "end": "20759"
  },
  {
    "text": "events is not under our control.",
    "start": "20759",
    "end": "24039"
  },
  {
    "text": "As we saw at the end of Chapter 5, to ensure\nreliable operation of the state registers",
    "start": "24039",
    "end": "29399"
  },
  {
    "text": "inputs to a sequential logic system have to\nobey setup and hold time constraints relative",
    "start": "29399",
    "end": "35039"
  },
  {
    "text": "to the rising edge of the system clock.",
    "start": "35039",
    "end": "37829"
  },
  {
    "text": "Clearly if the input can change at anytime,\nit can change at time that would violate the",
    "start": "37829",
    "end": "42340"
  },
  {
    "text": "setup and hold times.",
    "start": "42340",
    "end": "44060"
  },
  {
    "text": "Maybe we can come up with a synchronizer circuit\nthat takes an unsynchronized input signal",
    "start": "44060",
    "end": "50039"
  },
  {
    "text": "and produces a synchronized signal that only\nchanges shortly after the rising edge of the",
    "start": "50039",
    "end": "54800"
  },
  {
    "text": "clock.",
    "start": "54800",
    "end": "56399"
  },
  {
    "text": "We'd use a synchronizer on each asynchronous\ninput and solve our timing problems that way.",
    "start": "56399",
    "end": "62260"
  },
  {
    "start": "62000",
    "end": "62000"
  },
  {
    "text": "Here's a detailed specification for our synchronizer.",
    "start": "62260",
    "end": "65790"
  },
  {
    "text": "The synchronizer has two inputs, IN and CLK,\nwhich have transitions at time t_IN and t_C",
    "start": "65790",
    "end": "72680"
  },
  {
    "text": "respectively.",
    "start": "72680",
    "end": "74230"
  },
  {
    "text": "If IN's transition happens sufficiently before\nC's transition, we want the synchronizer to",
    "start": "74230",
    "end": "79310"
  },
  {
    "text": "output a 1 within some bounded time t_D after\nCLK's transition.",
    "start": "79310",
    "end": "85220"
  },
  {
    "text": "And if CLK's transition happens sufficient\nbefore IN's transition, we want the synchronizer",
    "start": "85220",
    "end": "90020"
  },
  {
    "text": "to output a 0 within time t_D after CLK's\ntransition.",
    "start": "90020",
    "end": "94689"
  },
  {
    "text": "Finally, if the two transitions are closer\ntogether than some specified interval t_E,",
    "start": "94690",
    "end": "101240"
  },
  {
    "text": "the synchronizer can output either a 0 or\na 1 within time t_D of CLK's transition.",
    "start": "101240",
    "end": "107790"
  },
  {
    "text": "Either answer is fine so long as it's a stable\ndigital 0 or digital 1 by the specified deadline.",
    "start": "107790",
    "end": "115620"
  },
  {
    "text": "This turns out to be an unsolvable problem!",
    "start": "115620",
    "end": "118580"
  },
  {
    "text": "For no finite values of t_E and t_D can we\nbuild a synchronizer that's guaranteed to",
    "start": "118580",
    "end": "124650"
  },
  {
    "text": "meet this specification even when using components\nthat are 100% reliable.",
    "start": "124650",
    "end": "131130"
  },
  {
    "start": "131000",
    "end": "131000"
  },
  {
    "text": "But can't we just use a D register to solve\nthe problem?",
    "start": "131130",
    "end": "134470"
  },
  {
    "text": "We'll connect IN to the register's data input\nand connect CLK to the register's clock input.",
    "start": "134470",
    "end": "140720"
  },
  {
    "text": "We'll set the decision time t_D to the propagation\ndelay of the register and the allowable error",
    "start": "140720",
    "end": "146250"
  },
  {
    "text": "interval to the larger of the register's setup\nand hold times.",
    "start": "146250",
    "end": "151920"
  },
  {
    "text": "Our theory is that if the rising edge of IN\noccurs at least t_SETUP before the rising",
    "start": "151920",
    "end": "156910"
  },
  {
    "text": "edge of CLK, the register is guaranteed to\noutput a 1.",
    "start": "156910",
    "end": "162100"
  },
  {
    "text": "And if IN transitions more than t_HOLD after\nthe rising edge of CLK, the register is guaranteed",
    "start": "162100",
    "end": "167920"
  },
  {
    "text": "to output a 0.",
    "start": "167920",
    "end": "169150"
  },
  {
    "text": "So far, so good.",
    "start": "169150",
    "end": "171739"
  },
  {
    "text": "If IN transitions during the setup and hold\ntimes with respect to the rising edge on CLK,",
    "start": "171740",
    "end": "177040"
  },
  {
    "text": "we know we've violated the dynamic discipline\nand we can't tell whether the register will",
    "start": "177040",
    "end": "181650"
  },
  {
    "text": "store a 0 or a 1.",
    "start": "181650",
    "end": "184349"
  },
  {
    "text": "But in this case, our specification lets us\nproduce either answer, so we're good to go,",
    "start": "184350",
    "end": "190220"
  },
  {
    "text": "right?",
    "start": "190220",
    "end": "191220"
  },
  {
    "text": "Sadly, we're not good to go.",
    "start": "191220",
    "end": "193900"
  },
  {
    "text": "We're lured by the digital abstraction into\nassuming that even if we violate the dynamic",
    "start": "193900",
    "end": "199060"
  },
  {
    "text": "discipline that Q must be either 1 or 0 after\nthe propagation delay.",
    "start": "199060",
    "end": "204360"
  },
  {
    "text": "But that isn't a valid assumption as we'll\nsee when we look more carefully at the operation",
    "start": "204360",
    "end": "209459"
  },
  {
    "text": "of the register's master latch when B and\nC change at about the same time.",
    "start": "209459",
    "end": "215330"
  },
  {
    "start": "215000",
    "end": "215000"
  },
  {
    "text": "Recall that the master latch is really just\na lenient MUX that can be configured as a",
    "start": "215330",
    "end": "219710"
  },
  {
    "text": "bi-stable storage element using a positive\nfeedback loop.",
    "start": "219710",
    "end": "224330"
  },
  {
    "text": "When the latch is in memory mode, it's essentially\na two-gate cyclic circuit whose behavior has",
    "start": "224330",
    "end": "229230"
  },
  {
    "text": "two constraints:\nthe voltage transfer characteristic of the",
    "start": "229230",
    "end": "232900"
  },
  {
    "text": "two-gate circuit, shown in green on the graph,\nand that V_IN = V_OUT, a constraint that's",
    "start": "232900",
    "end": "238590"
  },
  {
    "text": "shown in red on the graph.",
    "start": "238590",
    "end": "241170"
  },
  {
    "text": "These two curves intersect at three points.",
    "start": "241170",
    "end": "244500"
  },
  {
    "text": "Our concern is the middle point of intersection.",
    "start": "244500",
    "end": "247680"
  },
  {
    "text": "If IN and CLK change at the same time, the\nvoltage on Q may be in transition at the time",
    "start": "247680",
    "end": "253310"
  },
  {
    "text": "the MUX closes and enables the positive feedback\nloop.",
    "start": "253310",
    "end": "257630"
  },
  {
    "text": "So the initial voltage in the feedback loop\nmay happen to be at or very near the voltage",
    "start": "257630",
    "end": "262419"
  },
  {
    "text": "of the middle intersection point.",
    "start": "262419",
    "end": "265590"
  },
  {
    "text": "When Q is at the metastable voltage, the storage\nloop is in an unstable equilibrium called",
    "start": "265590",
    "end": "270999"
  },
  {
    "text": "the metastable state.",
    "start": "270999",
    "end": "272840"
  },
  {
    "text": "In theory the system could balance at this\npoint forever, but a small change in the voltages",
    "start": "272840",
    "end": "277680"
  },
  {
    "text": "in the loop will move the system away from\nthe metastable equilibrium point and set it",
    "start": "277680",
    "end": "282340"
  },
  {
    "text": "irrevocably in motion towards the stable equilibrium\npoints.",
    "start": "282340",
    "end": "286259"
  },
  {
    "text": "Here's the issue we face: we can't bound the\namount of time the system will spend in the",
    "start": "286259",
    "end": "290990"
  },
  {
    "text": "metastable state.",
    "start": "290990",
    "end": "292969"
  },
  {
    "text": "Here's what we know about the metastable state.",
    "start": "292969",
    "end": "295629"
  },
  {
    "start": "293000",
    "end": "293000"
  },
  {
    "text": "It's in the forbidden zone of the digital\nsignaling specifications and so corresponds",
    "start": "295629",
    "end": "300889"
  },
  {
    "text": "to an invalid logic level.",
    "start": "300889",
    "end": "303919"
  },
  {
    "text": "Violating the dynamic discipline means that\nour register is no longer guaranteed to produce",
    "start": "303919",
    "end": "308020"
  },
  {
    "text": "a digital output in bounded time.",
    "start": "308020",
    "end": "310610"
  },
  {
    "text": "A persistent invalid logic level can wreak\nboth logical and electrical havoc in our sequential",
    "start": "310610",
    "end": "316870"
  },
  {
    "text": "logic circuit.",
    "start": "316870",
    "end": "319000"
  },
  {
    "text": "Since combinational logic gates with invalid\ninputs have unpredictable outputs, an invalid",
    "start": "319000",
    "end": "324529"
  },
  {
    "text": "signal may corrupt the state and output values\nin our sequential system.",
    "start": "324529",
    "end": "329930"
  },
  {
    "text": "At the electrical level, if an input to a\nCMOS gate is at the metastable voltage, both",
    "start": "329930",
    "end": "335400"
  },
  {
    "text": "PFET and NFET switches controlled by that\ninput would be conducting, so we'd have a",
    "start": "335400",
    "end": "340379"
  },
  {
    "text": "path between V_DD and GROUND, causing a spike\nin the system's power dissipation.",
    "start": "340379",
    "end": "347580"
  },
  {
    "text": "It's an unstable equilibrium and will eventually\nbe resolved by a transition to one of the",
    "start": "347580",
    "end": "352400"
  },
  {
    "text": "two stable equilibrium points.",
    "start": "352400",
    "end": "355190"
  },
  {
    "text": "You can see from the graph that the metastable\nvoltage is in the high-gain region of the",
    "start": "355190",
    "end": "359289"
  },
  {
    "text": "VTC, so a small change in V_IN results in\na large change in V_OUT, and once away from",
    "start": "359289",
    "end": "366240"
  },
  {
    "text": "the metastable point the loop voltage will\nmove towards 0 or V_DD.",
    "start": "366240",
    "end": "369870"
  },
  {
    "text": "The time it takes for the system to evolve\nto a stable equilibrium is related to how",
    "start": "369870",
    "end": "377319"
  },
  {
    "text": "close Q's voltage was to the metastable point\nwhen the positive feedback loop was enabled.",
    "start": "377319",
    "end": "383990"
  },
  {
    "text": "The closer Q's initial voltage is to the metastable\nvoltage, the longer it will take for the system",
    "start": "383990",
    "end": "389440"
  },
  {
    "text": "to resolve the metastability.",
    "start": "389440",
    "end": "392389"
  },
  {
    "text": "But since there's no lower bound on how close\nQ is to the metastable voltage, there's no",
    "start": "392389",
    "end": "397490"
  },
  {
    "text": "upper bound on the time it will take for resolution.",
    "start": "397490",
    "end": "400979"
  },
  {
    "text": "In other words, if you specify a bound, e.g.,\nt_D, on the time available for resolution,",
    "start": "400979",
    "end": "407460"
  },
  {
    "text": "there's a range of initial Q voltages that\nwon't be resolved within that time.",
    "start": "407460",
    "end": "413710"
  },
  {
    "text": "If the system goes metastable at some point\nin time, then there's a non-zero probability",
    "start": "413710",
    "end": "418689"
  },
  {
    "text": "that the system will still be metastable after\nsome interval T, for any finite choice of",
    "start": "418689",
    "end": "424219"
  },
  {
    "text": "T.\nThe good news is that the probability of being",
    "start": "424219",
    "end": "428289"
  },
  {
    "text": "metastable at the end of the interval decreases\nexponentially with increasing T.",
    "start": "428289",
    "end": "434219"
  },
  {
    "text": "Note that every bistable system has at least\none metastable state.",
    "start": "434219",
    "end": "438240"
  },
  {
    "text": "So metastability is the price we pay for building\nstorage elements from positive feedback loops.",
    "start": "438240",
    "end": "444819"
  },
  {
    "text": "If you'd like to read a more thorough discussion\nof synchronizers and related problems and",
    "start": "444819",
    "end": "449280"
  },
  {
    "text": "learn about the mathematics behind the exponential\nprobabilities, please see Chapter 10 of the",
    "start": "449280",
    "end": "454499"
  },
  {
    "text": "Course Notes.",
    "start": "454499",
    "end": "456530"
  },
  {
    "start": "456000",
    "end": "456000"
  },
  {
    "text": "Our approach to dealing with asynchronous\ninputs is to put the potentially metastable",
    "start": "456530",
    "end": "460749"
  },
  {
    "text": "value coming out of our D-register synchronizer\ninto \"quarantine\" by adding a second register",
    "start": "460749",
    "end": "466710"
  },
  {
    "text": "hooked to the output of the first register.",
    "start": "466710",
    "end": "470499"
  },
  {
    "text": "If a transition on the input violates the\ndynamic discipline and causes the first register",
    "start": "470499",
    "end": "475310"
  },
  {
    "text": "to go metastable, it's not immediately an\nissue since the metastable value is stopped",
    "start": "475310",
    "end": "480839"
  },
  {
    "text": "from entering the system by the second register.",
    "start": "480839",
    "end": "483310"
  },
  {
    "text": "In fact, during the first half of the clock\ncycle, the master latch in the second register",
    "start": "483310",
    "end": "488159"
  },
  {
    "text": "is closed, so the metastable value is being\ncompletely ignored.",
    "start": "488159",
    "end": "493639"
  },
  {
    "text": "It's only at the next clock edge, an entire\nclock period later, that the second D register",
    "start": "493639",
    "end": "499050"
  },
  {
    "text": "will need a valid and stable input.",
    "start": "499050",
    "end": "501659"
  },
  {
    "text": "There's still some probability that the first\nregister will be metastable after an entire",
    "start": "501659",
    "end": "505909"
  },
  {
    "text": "clock period, but we can make that probability\nas low as we wish by choosing a sufficiently",
    "start": "505909",
    "end": "511449"
  },
  {
    "text": "long clock period.",
    "start": "511449",
    "end": "513758"
  },
  {
    "text": "In other words, the output of the second register,\nwhich provides the signal used by the internal",
    "start": "513759",
    "end": "518728"
  },
  {
    "text": "combinational logic, will be stable and valid\nwith a probability of our choosing.",
    "start": "518729",
    "end": "524550"
  },
  {
    "text": "Validity is not 100% guaranteed, but the failure\ntimes are measured in years or decades, so",
    "start": "524550",
    "end": "531279"
  },
  {
    "text": "it's not an issue in practice.",
    "start": "531280",
    "end": "534029"
  },
  {
    "text": "Without the second register, the system might\nsee a metastability failure every handful",
    "start": "534029",
    "end": "538320"
  },
  {
    "text": "of hours - the exact failure rate depends\non the transition frequencies and gains in",
    "start": "538320",
    "end": "543519"
  },
  {
    "text": "the circuit.",
    "start": "543519",
    "end": "545990"
  },
  {
    "text": "What happens if our clock period is short\nbut we want a long quarantine time?",
    "start": "545990",
    "end": "551480"
  },
  {
    "text": "We can use multiple quarantine registers in\nseries.",
    "start": "551480",
    "end": "555120"
  },
  {
    "text": "It's the total delay between when the first\nregister goes metastable and when the synchronized",
    "start": "555120",
    "end": "559680"
  },
  {
    "text": "input is used by the internal logic that determines\nthe failure probability.",
    "start": "559680",
    "end": "565470"
  },
  {
    "text": "The bottom line?",
    "start": "565470",
    "end": "567110"
  },
  {
    "text": "We can use synchronizing registers to quarantine\npotentially metastable signals for some period",
    "start": "567110",
    "end": "572199"
  },
  {
    "text": "of time.",
    "start": "572199",
    "end": "574100"
  },
  {
    "text": "Since the probability of still being metastable\ndecreases exponentially with the quarantine",
    "start": "574100",
    "end": "579000"
  },
  {
    "text": "time, we can reduce the failure probability\nto any desired level.",
    "start": "579000",
    "end": "584329"
  },
  {
    "text": "Not a 100% guaranteed, but close enough that\nmetastability is not a practical issue if",
    "start": "584329",
    "end": "589240"
  },
  {
    "text": "we use our quarantine strategy.",
    "start": "589240",
    "end": "591050"
  }
]