# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../sfp_test_1.srcs/sources_1/ip/clk_wiz_1" \
"../../../../sfp_test_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common_reset.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/support/gtwizard_0_clock_module.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt_usrclk_source.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_support.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v" \
"../../../../sfp_test_1.srcs/sources_1/ip/gtwizard_0/gtwizard_0.v" \
"../../../../sfp_test_1.srcs/sources_1/imports/example_design/gtwizard_0_exdes.v" \
"../../../../sfp_test_1.srcs/sources_1/imports/top_logic_n_packs.v" \
"../../../../sfp_test_1.srcs/sources_1/imports/uart_delay_test.v" \
"../../../../sfp_test_1.srcs/sim_1/imports/simulation/gtwizard_0_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
