LIBRARY IEEE;
USE IEEE.std_logic_1164.all;

ENTITY seg14 IS
	PORT(
	entrada: in std_logic_vector(7 downto 0);
	s: out std_logic_vector(13 downto 0)
	);
end seg14;


architecture arq_seg7 of seg7 IS

component seg7 is



begin

with entrada select

s <=  "1000000" when "0000",
		"1111001" when "0001",
		"0100100" when "0010",
		"0110000" when "0011",
		"0011001" when "0100",
		"0010010" when "0101",
		"0000010" when "0110",
		"1111000" when "0111",
		"0000000" when "1000",
		"0010000" when "1001",
	   "0111111" when others;
	  
end arq_seg7;