#ifndef REG_ADR_H_
#define REG_ADR_H_

#define WDT_CON_ADDR		(0x20)

#define AHB_P1_IN		0x28000
#define AHB_P1_OUT		0x28001
#define AHB_P1_DIR		0x28002
#define AHB_P1_REN		0x28003
#define AHB_P1_SEL		0x28004
#define AHB_P1_BSR		0x28005

#define AHB_P2_IN		0x28400
#define AHB_P2_OUT		0x28401
#define AHB_P2_DIR		0x28402
#define AHB_P2_REN		0x28403
#define AHB_P2_SEL		0x28404
#define AHB_P2_BSR		0x28405

#define AHB_P3_IN		0x28800
#define AHB_P3_OUT		0x28801
#define AHB_P3_DIR		0x28802
#define AHB_P3_REN		0x28803
#define AHB_P3_SEL		0x28804
#define AHB_P3_BSR		0x28805

#define AHB_P4_IN		0x28C00
#define AHB_P4_OUT		0x28C01
#define AHB_P4_DIR		0x28C02
#define AHB_P4_REN		0x28C03
#define AHB_P4_SEL		0x28C04
#define AHB_P4_BSR		0x28C05

#define AHB_SPI1_CTL		0x29000
#define AHB_SPI1_STAT		0x29001
#define AHB_SPI1_TXBUF		0x29002
#define AHB_SPI1_RXBUF		0x29003

#define AHB_SPI2_CTL		0x29400
#define AHB_SPI2_STAT		0x29401
#define AHB_SPI2_TXBUF		0x29402
#define AHB_SPI2_RXBUF		0x29403

#define AHB_SPI3_CTL		0x29800
#define AHB_SPI3_STAT		0x29801
#define AHB_SPI3_TXBUF		0x29802
#define AHB_SPI3_RXBUF		0x29803

#define AHB_USART1_BAUD_FREQ	0x29C00
#define AHB_USART1_BAUD_LIMIT	0x29C01
#define AHB_USART1_DATA_TX		0x29C02
#define AHB_USART1_DATA_RX		0x29C03
#define AHB_USART1_STAT_TX		0x29C04
#define AHB_USART1_STAT_RX		0x29C05
#define AHB_USART1_USART_CONFIG	0x29C06

#define AHB_USART2_BAUD_FREQ	0x2A000
#define AHB_USART2_BAUD_LIMIT	0x2A001
#define AHB_USART2_DATA_TX		0x2A002
#define AHB_USART2_DATA_RX		0x2A003
#define AHB_USART2_STAT_TX		0x2A004
#define AHB_USART2_STAT_RX		0x2A005
#define AHB_USART2_USART_CONFIG	0x2A006

#define ADR_COUNTER_COM			0x040
#define ADR_COUNTER_LOAD		0x041
#define ADR_COUNTER_END			0x042
#define ADR_COUNTER_DATA		0x043
#define ADR_COUNTER_COM_2		0x044
#define ADR_COUNTER_LOAD_2		0x045
#define ADR_COUNTER_END_2		0x046
#define ADR_COUNTER_DATA_2		0x047
#define ADR_COUNTER_SN_COM		0x048
#define ADR_COUNTER_SN_LOAD		0x049
#define ADR_COUNTER_SN_END		0x04A
#define ADR_COUNTER_SN_DATA		0x04B
#define ADR_COUNTER_SN_SCAN		0x04C
#define ADR_COUNTER_SN_SCAN2	0x04D
#define ADR_COUNTER_SN_COM_1	0x050
#define ADR_COUNTER_SN_LOAD_1	0x051
#define ADR_COUNTER_SN_END_1	0x052
#define ADR_COUNTER_SN_DATA_1	0x053
#define ADR_COUNTER_SN_SCAN_1	0x054
#define ADR_COUNTER_SN_SCAN2_1	0x055

#define AHB_I2C1_PRER			0x2AC00
#define AHB_I2C1_CTR			0x2AC01
#define AHB_I2C1_RXR			0x2AC02
#define AHB_I2C1_SR				0x2AC03
#define AHB_I2C1_TXR			0x2AC04
#define AHB_I2C1_CR				0x2AC05

#define AHB_I2C2_PRER			0x2B000
#define AHB_I2C2_CTR			0x2B001
#define AHB_I2C2_RXR			0x2B002
#define AHB_I2C2_SR				0x2B003
#define AHB_I2C2_TXR			0x2B004
#define AHB_I2C2_CR				0x2B005

#define AHB_reg_CTRL1			0x2B400
#define AHB_reg_CTRL2			0x2B401
#define AHB_reg_CTRL3			0x2B402
#define AHB_reg_CTRL4			0x2B403
#define AHB_reg_CTRL5			0x2B404

#define ADSU_LDO_CFG_FLASH		0x33
#define ADSU_START_TMR			0x2A
#define ADSU_DATA_TMR			0x2B

#endif /* REG_ADR_H_ */
