<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <title>
   LSR- Logical Shift Right -  - AVR Assembler
  </title>
  <!--[if IE]>
	<![endif]-->
 </head>
 <body>
  <div id="header">
   </a>
   <h1>
    AVR Assembler
    <br/>
    Instructions
   </h1>
   <div id="navheader">
    <!-- -->
   </div>
  </div>
  <div id="content">
   <!-- -->
   <div class="section">
    <div class="titlepage" xmlns="">
     <div>
      <div>
       <h2 class="title" style="clear: both" xmlns="http://www.w3.org/1999/xhtml">
        <a id="avrassembler.wb_LSR">
        </a>
        <abbr class="abbrev">
         <a id="avrassembler.wb_LSR1">
         </a>
         LSR
        </abbr>
        - Logical Shift Right
       </h2>
      </div>
     </div>
    </div>
    <h3>
     Description:
    </h3>
    <p>
     Shifts all bits in Rd one place to the right. Bit 7 is cleared. Bit 0 is loaded into the C flag of the
     <a class="xref" href="avrassembler.wb_nomenclature.html#avrassembler.Status_Register" title="SREG : Status register">
      SREG
     </a>
     . This operation effectively divides an unsigned value by two. The C flag can be used to round the result.
    </p>
    <p>
     Operation:
    </p>
    <div class="informaltable">
     <table border="1">
      <colgroup>
       <col class="col1"/>
       <col class="col2"/>
       <col class="col3"/>
       <col class="col4"/>
       <col class="col5"/>
      </colgroup>
      <tbody>
       <tr>
        <td>
         <p>
          0
         </p>
        </td>
        <td>
         <p>
          →
         </p>
        </td>
        <td>
         <p>
          b7------------------b0
         </p>
        </td>
        <td>
         <p>
          →
         </p>
        </td>
        <td>
         <p>
          C
         </p>
        </td>
       </tr>
      </tbody>
     </table>
    </div>
    <p>
     Syntax: Operands: Program Counter:
    </p>
    <p>
     (i) LSR Rd 0 ≤ d ≤ 31 PC ← PC + 1
    </p>
    <p>
     16-bit Opcode:
    </p>
    <div class="informaltable">
     <table border="1">
      <colgroup>
       <col class="col1"/>
       <col class="col2"/>
       <col class="col3"/>
       <col class="col4"/>
      </colgroup>
      <tbody>
       <tr>
        <td>
         <p>
          1001
         </p>
        </td>
        <td>
         <p>
          010d
         </p>
        </td>
        <td>
         <p>
          dddd
         </p>
        </td>
        <td>
         <p>
          0110
         </p>
        </td>
       </tr>
      </tbody>
     </table>
    </div>
    <h3>
     Status Register (SREG) and Boolean Formula:
    </h3>
    <div class="informaltable">
     <table border="1">
      <colgroup>
       <col class="col1"/>
       <col class="col2"/>
       <col class="col3"/>
       <col class="col4"/>
       <col class="col5"/>
       <col class="col6"/>
       <col class="col7"/>
       <col class="col8"/>
      </colgroup>
      <thead>
       <tr>
        <th>
         <p>
          I
         </p>
        </th>
        <th>
         <p>
          T
         </p>
        </th>
        <th>
         <p>
          H
         </p>
        </th>
        <th>
         <p>
          S
         </p>
        </th>
        <th>
         <p>
          V
         </p>
        </th>
        <th>
         <p>
          N
         </p>
        </th>
        <th>
         <p>
          Z
         </p>
        </th>
        <th>
         <p>
          C
         </p>
        </th>
       </tr>
      </thead>
      <tbody>
       <tr>
        <td>
         <p>
          -
         </p>
        </td>
        <td>
         <p>
          -
         </p>
        </td>
        <td>
         <p>
          -
         </p>
        </td>
        <td>
         <p>
          ⇔
         </p>
        </td>
        <td>
         <p>
          ⇔
         </p>
        </td>
        <td>
         <p>
          0
         </p>
        </td>
        <td>
         <p>
          ⇔
         </p>
        </td>
        <td>
         <p>
          ⇔
         </p>
        </td>
       </tr>
      </tbody>
     </table>
    </div>
    <p>
     S: N ⊕ V, For signed tests.
    </p>
    <p>
     V: N ⊕ C (For N and C after the shift)
    </p>
    <p>
     N: 0
    </p>
    <p>
     Z:
    </p>
    <div class="informalequation">
     <math xmlns="http://www.w3.org/1998/Math/MathML">
      <mover accent="true">
       <mi>
        R7
       </mi>
       <mo>
        ¯
       </mo>
      </mover>
      <mo>
       •
      </mo>
      <mover accent="true">
       <mi>
        R6
       </mi>
       <mo>
        ¯
       </mo>
      </mover>
      <mo>
       •
      </mo>
      <mover accent="true">
       <mi>
        R5
       </mi>
       <mo>
        ¯
       </mo>
      </mover>
      <mo>
       •
      </mo>
      <mover accent="true">
       <mi>
        R4
       </mi>
       <mo>
        ¯
       </mo>
      </mover>
     </math>
    </div>
    <p>
    </p>
    <div class="informalequation">
     <math xmlns="http://www.w3.org/1998/Math/MathML">
      <mo>
       •
      </mo>
      <mover accent="true">
       <mi>
        R3
       </mi>
       <mo>
        ¯
       </mo>
      </mover>
      <mo>
       •
      </mo>
      <mover accent="true">
       <mi>
        R2
       </mi>
       <mo>
        ¯
       </mo>
      </mover>
      <mo>
       •
      </mo>
      <mover accent="true">
       <mi>
        R1
       </mi>
       <mo>
        ¯
       </mo>
      </mover>
      <mo>
       •
      </mo>
      <mover accent="true">
       <mi>
        R0
       </mi>
       <mo>
        ¯
       </mo>
      </mover>
     </math>
    </div>
    <p>
    </p>
    <p>
     Set if the result is $00; cleared otherwise.
    </p>
    <p>
     C: Rd0
    </p>
    <p>
     Set if, before the shift, the LSB of Rd was set; cleared otherwise.
    </p>
    <p>
     R (Result) equals Rd after the operation.
    </p>
    <p>
     Example:
    </p>
    <pre class="programlisting">add r0,r4 ; Add r4 to r0
lsr r0 ; Divide r0 by 2</pre>
    <p>
    </p>
    <p>
     Words: 1 (2 bytes)
    </p>
    <p>
     Cycles: 1
    </p>
   </div>
