Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  6 01:28:14 2020
| Host         : DESKTOP-L8325QD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             124 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                     | reset_cond/M_reset_cond_in |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | FSM_sequential_M_state_q[4]_i_1_n_0 | reset_cond/Q[0]            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | M_temp_a_d                          | reset_cond/Q[0]            |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | M_temp_b_d                          | reset_cond/Q[0]            |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG |                                     | reset_cond/Q[0]            |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | M_timer_d                           | reset_cond/Q[0]            |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG | M_timera_d                          | reset_cond/Q[0]            |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG | M_timerb_d                          | reset_cond/Q[0]            |                9 |             28 |         3.11 |
+----------------+-------------------------------------+----------------------------+------------------+----------------+--------------+


