<stg><name>Matrix_Vector_Activate_Batch.1</name>


<trans_list>

<trans id="15" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:2 %p_read_4 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_read

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="28">
<![CDATA[
entry:3 %empty = trunc i28 %p_read_4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:4 %p_shl_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %empty, i7 0

]]></Node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
entry:5 %p_shl1_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %p_read_4, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1_i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %mul_i = add i32 %p_shl_i, i32 %p_shl1_i

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:7 %empty_1316 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_1316"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0">
<![CDATA[
entry:8 %call_ln0 = call void @Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1, i32 %mul_i, i32 %convInp_3, i16 %mvOut_m_buffer_8, i32 %p_ZL8weights2_0, i32 %p_ZL8weights2_1, i32 %p_ZL8weights2_2, i32 %p_ZL8weights2_3, i32 %p_ZL8weights2_4, i32 %p_ZL8weights2_5, i32 %p_ZL8weights2_6, i32 %p_ZL8weights2_7, i32 %p_ZL8weights2_8, i32 %p_ZL8weights2_9, i32 %p_ZL8weights2_10, i32 %p_ZL8weights2_11, i32 %p_ZL8weights2_12, i32 %p_ZL8weights2_13, i32 %p_ZL8weights2_14, i32 %p_ZL8weights2_15, i16 %p_ZL8threshs2_0, i16 %p_ZL8threshs2_1, i16 %p_ZL8threshs2_2, i16 %p_ZL8threshs2_3, i16 %p_ZL8threshs2_4, i16 %p_ZL8threshs2_5, i16 %p_ZL8threshs2_6, i16 %p_ZL8threshs2_7, i16 %p_ZL8threshs2_8, i16 %p_ZL8threshs2_9, i16 %p_ZL8threshs2_10, i16 %p_ZL8threshs2_11, i16 %p_ZL8threshs2_12, i16 %p_ZL8threshs2_13, i16 %p_ZL8threshs2_14, i16 %p_ZL8threshs2_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_3, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mvOut_m_buffer_8, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="0">
<![CDATA[
entry:8 %call_ln0 = call void @Matrix_Vector_Activate_Batch.1_Pipeline_VITIS_LOOP_122_1, i32 %mul_i, i32 %convInp_3, i16 %mvOut_m_buffer_8, i32 %p_ZL8weights2_0, i32 %p_ZL8weights2_1, i32 %p_ZL8weights2_2, i32 %p_ZL8weights2_3, i32 %p_ZL8weights2_4, i32 %p_ZL8weights2_5, i32 %p_ZL8weights2_6, i32 %p_ZL8weights2_7, i32 %p_ZL8weights2_8, i32 %p_ZL8weights2_9, i32 %p_ZL8weights2_10, i32 %p_ZL8weights2_11, i32 %p_ZL8weights2_12, i32 %p_ZL8weights2_13, i32 %p_ZL8weights2_14, i32 %p_ZL8weights2_15, i16 %p_ZL8threshs2_0, i16 %p_ZL8threshs2_1, i16 %p_ZL8threshs2_2, i16 %p_ZL8threshs2_3, i16 %p_ZL8threshs2_4, i16 %p_ZL8threshs2_5, i16 %p_ZL8threshs2_6, i16 %p_ZL8threshs2_7, i16 %p_ZL8threshs2_8, i16 %p_ZL8threshs2_9, i16 %p_ZL8threshs2_10, i16 %p_ZL8threshs2_11, i16 %p_ZL8threshs2_12, i16 %p_ZL8threshs2_13, i16 %p_ZL8threshs2_14, i16 %p_ZL8threshs2_15

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
entry:9 %ret_ln118 = ret

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
