Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/shift_16.v" into library work
Parsing module <shift_16>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/cmp_14.v" into library work
Parsing module <cmp_14>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/boole_15.v" into library work
Parsing module <boole_15>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/add_13.v" into library work
Parsing module <add_13>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_8.v" into library work
Parsing module <rom_8>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/register_10.v" into library work
Parsing module <register_10>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_5_4.v" into library work
Parsing module <mux_5_4>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_2_3.v" into library work
Parsing module <mux_2_3>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_9.v" into library work
Parsing module <alu_9>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_1.v" into library work
Parsing module <emulator_1>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <emulator_1>.

Elaborating module <mux_2_3>.

Elaborating module <mux_5_4>.

Elaborating module <rom_8>.
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_8.v" Line 53: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_8.v" Line 86: case condition never applies
WARNING:HDLCompiler:295 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_8.v" Line 89: case condition never applies

Elaborating module <alu_9>.

Elaborating module <add_13>.
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_9.v" Line 31: Assignment to M_myAdd_led ignored, since the identifier is never used

Elaborating module <cmp_14>.

Elaborating module <boole_15>.

Elaborating module <shift_16>.
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_1.v" Line 113: Assignment to M_myalu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_1.v" Line 114: Assignment to M_myalu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_1.v" Line 115: Assignment to M_myalu_n ignored, since the identifier is never used

Elaborating module <register_10>.
WARNING:HDLCompiler:1127 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 63: Assignment to M_myGame_eq ignored, since the identifier is never used

Elaborating module <reset_conditioner_2>.
WARNING:HDLCompiler:634 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 44: Net <M_myGame_rstl[2]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mojo_top_0.v" line 48: Output port <eq> of the instance <myGame> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <M_myGame_rstl<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 20-bit register for signal <M_counter2_q>.
    Found 38-bit register for signal <M_counter_q>.
    Found 38-bit adder for signal <M_counter_d> created at line 87.
    Found 20-bit adder for signal <M_counter2_d> created at line 88.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 74
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 74
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 74
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 74
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 74
    Found 1-bit tristate buffer for signal <avr_rx> created at line 74
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <emulator_1>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_1.v".
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_1.v" line 108: Output port <z> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_1.v" line 108: Output port <v> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/emulator_1.v" line 108: Output port <n> of the instance <myalu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <emulator_1> synthesized.

Synthesizing Unit <mux_2_3>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_2_3.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_3> synthesized.

Synthesizing Unit <mux_5_4>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/mux_5_4.v".
    Found 16-bit 7-to-1 multiplexer for signal <out> created at line 22.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_5_4> synthesized.

Synthesizing Unit <rom_8>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/rom_8.v".
    Found 64x16-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <rom_8> synthesized.

Synthesizing Unit <alu_9>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_9.v".
INFO:Xst:3210 - "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/alu_9.v" line 27: Output port <led> of the instance <myAdd> is unconnected or connected to loadless signal.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 92.
    Summary:
	inferred   4 Multiplexer(s).
Unit <alu_9> synthesized.

Synthesizing Unit <add_13>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/add_13.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <led<5:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 36.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 32.
    Found 16x16-bit multiplier for signal <n0029> created at line 40.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 30.
    Found 1-bit 3-to-1 multiplexer for signal <v> created at line 30.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <add_13> synthesized.

Synthesizing Unit <cmp_14>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/cmp_14.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <cmp_14> synthesized.

Synthesizing Unit <boole_15>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/boole_15.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <c<0>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<1>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<2>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<3>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<4>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<5>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<6>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<7>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<8>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<9>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<10>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<11>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<12>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<13>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<14>> created at line 11.
    Found 1-bit 4-to-1 multiplexer for signal <c<15>> created at line 11.
    Summary:
	inferred  16 Multiplexer(s).
Unit <boole_15> synthesized.

Synthesizing Unit <shift_16>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/shift_16.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 21
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 24
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 27
    Found 16-bit 4-to-1 multiplexer for signal <c> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift_16> synthesized.

Synthesizing Unit <register_10>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/register_10.v".
    Found 16-bit register for signal <M_reg_q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <register_10> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/compstruc1D/work/planAhead/compstruc1D/compstruc1D.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x16-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 20-bit adder                                          : 1
 38-bit adder                                          : 1
# Registers                                            : 6
 16-bit register                                       : 3
 20-bit register                                       : 1
 38-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 3
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 7-to-1 multiplexer                             : 2
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
The following registers are absorbed into counter <M_counter2_q>: 1 register on signal <M_counter2_q>.
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <rom_8>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <rom_8> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x16-bit single-port distributed Read Only RAM       : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
# Counters                                             : 2
 20-bit up counter                                     : 1
 38-bit up counter                                     : 1
# Registers                                            : 52
 Flip-Flops                                            : 52
# Multiplexers                                         : 29
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 3
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 7-to-1 multiplexer                             : 2
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <M_counter_q_26> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_27> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_28> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_29> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_30> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_31> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_32> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_33> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_34> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_35> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_36> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter_q_37> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_13> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_16> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_17> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_18> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <M_counter2_q_19> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <register_10> ...

Optimizing unit <mojo_top_0> ...

Optimizing unit <emulator_1> ...

Optimizing unit <alu_9> ...

Optimizing unit <add_13> ...
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_13> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myGame/level/M_reg_q_2> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 6.
FlipFlop myGame/level/M_reg_q_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop myGame/level/M_reg_q_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 436
#      GND                         : 3
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 2
#      LUT3                        : 19
#      LUT4                        : 21
#      LUT5                        : 118
#      LUT6                        : 120
#      MUXCY                       : 55
#      MUXF7                       : 9
#      VCC                         : 2
#      XORCY                       : 59
# FlipFlops/Latches                : 67
#      FDR                         : 27
#      FDRE                        : 36
#      FDS                         : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 18
#      OBUF                        : 44
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              65  out of  11440     0%  
 Number of Slice LUTs:                  308  out of   5720     5%  
    Number used as Logic:               308  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    347
   Number with an unused Flip Flop:     282  out of    347    81%  
   Number with an unused LUT:            39  out of    347    11%  
   Number of fully used LUT-FF pairs:    26  out of    347     7%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  69  out of    102    67%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 30    |
M_counter_q_25                     | NONE(M_counter2_q_0)   | 1     |
M_counter2_q_0                     | BUFG                   | 36    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.274ns (Maximum Frequency: 81.473MHz)
   Minimum input arrival time before clock: 12.560ns
   Maximum output required time after clock: 4.906ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.905ns (frequency: 344.248MHz)
  Total number of paths / destination ports: 380 / 55
-------------------------------------------------------------------------
Delay:               2.905ns (Levels of Logic = 1)
  Source:            reset_cond/M_stage_q_3 (FF)
  Destination:       M_counter_q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reset_cond/M_stage_q_3 to M_counter_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             63   0.525   1.921  M_stage_q_3 (M_stage_q_3)
     end scope: 'reset_cond:out'
     FDR:R                     0.459          M_counter_q_0
    ----------------------------------------
    Total                      2.905ns (0.984ns logic, 1.921ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M_counter_q_25'
  Clock period: 1.684ns (frequency: 593.824MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.684ns (Levels of Logic = 2)
  Source:            M_counter2_q_0 (FF)
  Destination:       M_counter2_q_0 (FF)
  Source Clock:      M_counter_q_25 rising
  Destination Clock: M_counter_q_25 rising

  Data Path: M_counter2_q_0 to M_counter2_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.681  M_counter2_q_0 (M_counter2_q_0)
     INV:I->O              0   0.255   0.000  Mcount_M_counter2_q_lut<0>_INV_0 (Mcount_M_counter2_q_lut<0>)
     XORCY:LI->O           1   0.149   0.000  Mcount_M_counter2_q_xor<0> (Result<0>1)
     FDR:D                     0.074          M_counter2_q_0
    ----------------------------------------
    Total                      1.684ns (1.003ns logic, 0.681ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M_counter2_q_0'
  Clock period: 12.274ns (frequency: 81.473MHz)
  Total number of paths / destination ports: 30808 / 32
-------------------------------------------------------------------------
Delay:               12.274ns (Levels of Logic = 13)
  Source:            myGame/level/M_reg_q_0 (FF)
  Destination:       myGame/board/M_reg_q_0 (FF)
  Source Clock:      M_counter2_q_0 rising
  Destination Clock: M_counter2_q_0 rising

  Data Path: myGame/level/M_reg_q_0 to myGame/board/M_reg_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.525   1.637  M_reg_q_0 (M_reg_q_0)
     end scope: 'myGame/level:out<0>'
     end scope: 'myGame:lvl<0>'
     begin scope: 'myGame_myRom:M_reg_q_0'
     LUT6:I0->O            5   0.254   0.841  Mram_out151 (M_myRom_out<15>)
     end scope: 'myGame_myRom:M_myRom_out<15>'
     begin scope: 'myGame:M_myRom_out<15>'
     begin scope: 'myGame/muxA:a<15>'
     LUT4:I3->O           19   0.254   1.260  Mmux_out71 (out<15>)
     end scope: 'myGame/muxA:out<15>'
     begin scope: 'myGame/myalu:a<15>'
     begin scope: 'myGame/myalu/myAdd:a<15>'
     DSP48A1:B15->M9       2   3.894   1.156  Mmult_n0029 (n0029<9>)
     LUT6:I1->O            1   0.254   0.910  z9 (z8)
     end scope: 'myGame/myalu/myAdd:z8'
     LUT6:I3->O            2   0.235   0.726  Mmux_c_8 (Mmux_c_8)
     end scope: 'myGame/myalu:Mmux_c_8'
     begin scope: 'myGame/muxBoard:Mmux_c_8'
     LUT6:I5->O            1   0.254   0.000  Mmux_out17 (out<0>)
     end scope: 'myGame/muxBoard:out<0>'
     begin scope: 'myGame/board:value<0>'
     FDRE:D                    0.074          M_reg_q_0
    ----------------------------------------
    Total                     12.274ns (5.744ns logic, 6.530ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M_counter2_q_0'
  Total number of paths / destination ports: 16282 / 72
-------------------------------------------------------------------------
Offset:              12.560ns (Levels of Logic = 19)
  Source:            io_dip<7> (PAD)
  Destination:       myGame/board/M_reg_q_0 (FF)
  Destination Clock: M_counter2_q_0 rising

  Data Path: io_dip<7> to myGame/board/M_reg_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.328   2.111  io_dip_7_IBUF (io_dip_7_IBUF)
     begin scope: 'myGame:bsel'
     begin scope: 'myGame/muxB:sel'
     LUT3:I0->O           41   0.235   1.671  Mmux_out17 (out<0>)
     end scope: 'myGame/muxB:out<0>'
     begin scope: 'myGame/myalu:b<0>'
     begin scope: 'myGame/myalu/myAdd:b<0>'
     LUT5:I4->O            1   0.254   0.000  Madd_a[15]_b[15]_add_0_OUT_lut<0> (Madd_a[15]_b[15]_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<0> (Madd_a[15]_b[15]_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<1> (Madd_a[15]_b[15]_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<2> (Madd_a[15]_b[15]_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_b[15]_add_0_OUT_cy<3> (Madd_a[15]_b[15]_add_0_OUT_cy<3>)
     XORCY:CI->O           2   0.206   0.834  Madd_a[15]_b[15]_add_0_OUT_xor<4> (a[15]_b[15]_add_0_OUT<4>)
     LUT2:I0->O            1   0.250   0.682  z3 (z2)
     LUT6:I5->O            1   0.254   0.910  z4 (z3)
     LUT6:I3->O            1   0.235   0.790  z8 (z7)
     end scope: 'myGame/myalu/myAdd:z7'
     LUT5:I3->O            1   0.250   0.958  Mmux_c_8_SW1 (N17)
     LUT6:I2->O            2   0.254   0.726  Mmux_c_8 (Mmux_c_8)
     end scope: 'myGame/myalu:Mmux_c_8'
     begin scope: 'myGame/muxBoard:Mmux_c_8'
     LUT6:I5->O            1   0.254   0.000  Mmux_out17 (out<0>)
     end scope: 'myGame/muxBoard:out<0>'
     begin scope: 'myGame/board:value<0>'
     FDRE:D                    0.074          M_reg_q_0
    ----------------------------------------
    Total                     12.560ns (3.879ns logic, 8.682ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M_counter2_q_0'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              4.906ns (Levels of Logic = 2)
  Source:            myGame/sequence/M_reg_q_1 (FF)
  Destination:       io_led<17> (PAD)
  Source Clock:      M_counter2_q_0 rising

  Data Path: myGame/sequence/M_reg_q_1 to io_led<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            29   0.525   1.469  M_reg_q_1 (M_reg_q_1)
     end scope: 'myGame/sequence:out<1>'
     end scope: 'myGame:sqc<1>'
     OBUF:I->O                 2.912          io_led_17_OBUF (io_led<17>)
    ----------------------------------------
    Total                      4.906ns (3.437ns logic, 1.469ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock M_counter2_q_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_counter2_q_0 |   12.274|         |         |         |
clk            |    2.905|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M_counter_q_25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_counter_q_25 |    1.684|         |         |         |
clk            |    2.905|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.905|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.62 secs
 
--> 

Total memory usage is 248224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   71 (   0 filtered)
Number of infos    :    8 (   0 filtered)

