An ASIP instruction set optimization algorithm with functional module sharing constraint.	Alauddin Alomary,Takeharu Nakata,Yoshimichi Honma,Masaharu Imai,Nobuyuki Hikichi	10.1109/ICCAD.1993.580109
A general consistency technique for increasing the controllability of high level synthesis tools.	Lawrence F. Arnstein,Donald E. Thomas	10.1109/ICCAD.1993.580171
Algebraic decision diagrams and their applications.	R. Iris Bahar,Erica A. Frohm,Charles M. Gaona,Gary D. Hachtel,Enrico Macii,Abelardo Pardo,Fabio Somenzi	10.1109/ICCAD.1993.580054
Exact evaluation of memory size for multi-dimensional signal processing systems.	Florin Balasa,Francky Catthoor,Hugo De Man	10.1109/ICCAD.1993.580159
Latchup-aware placement and parasitic-bounded routing of custom analog cells.	Bulent Basaran,Rob A. Rutenbar,L. Richard Carley	10.1109/ICCAD.1993.580090
An algorithm for improving partitions of pin-limited multi-chip systems.	Mark Beardslee,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1993.580084
Efficient verification of determinate speed-independent circuits.	Peter A. Beerel,Jerry R. Burch,Teresa H.-Y. Meng	10.1109/ICCAD.1993.580067
Boolean algebraic test generation using a distributed system.	Debashis Bhattacharya,Prathima Agrawal	10.1109/ICCAD.1993.580094
A flow-based user interface for efficient execution of the design cycle.	K. Olav ten Bosch,Pieter van der Wolf,Peter Bingley	10.1109/ICCAD.1993.580081
Verification of large synthesized designs.	Daniel Brand	10.1109/ICCAD.1993.580110
Modeling hierarchical combinational circuits.	Jerry R. Burch,David L. Dill,Elizabeth Wolf,Giovanni De Micheli	10.1109/ICCAD.1993.580149
Min-max linear programming and the timing analysis of digital circuits.	Timothy M. Burks,Karem A. Sakallah	10.1109/ICCAD.1993.580047
A relaxation/multipole-accelerated scheme for self-consistent electromechanical analysis of complex 3-D microelectromechanical structures.	Xuejun Cai,He Yie,Peter Osterberg,John Gilbert,Stephen D. Senturia,Jacob K. White 0001	10.1109/ICCAD.1993.580070
An efficient algorithm for the net matching problem.	Robert J. Carragher,Chung-Kuan Cheng,Masahiro Fujita	10.1109/ICCAD.1993.580153
Run-time requirement tracing.	Andrea Casotto	10.1109/ICCAD.1993.580080
An accurate grid local truncation error for device simulation.	Mi-Chang Chang,Jue-Hsien Chern,Ping Yang 0001	10.1109/ICCAD.1993.580069
Generalized constraint generation for analog circuit design.	Edoardo Charbon,Enrico Malavasi,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1993.580089
A spacing algorithm for performance enhancement and cross-talk reduction.	Kamal Chaudhary,Akira Onozawa,Ernest S. Kuh	10.1109/ICCAD.1993.580164
Combining technology mapping and placement for delay-optimization in FPGA designs.	Chau-Shen Chen,Yu-Wen Tsay,TingTing Hwang,Allen C.-H. Wu,Youn-Long Lin	10.1109/ICCAD.1993.580042
Style: a technology-independent approach to statistical design.	Julie Chen,Andrew T. Yang	10.1109/ICCAD.1993.580058
Logic partitioning to pseudo-exhaustive test for BIST design.	Chien-In Henry Chen,Joel T. Yuen	10.1109/ICCAD.1993.580154
SEFOP: a novel approach to data path module placement.	Chih-Liang Eric Cheng,Ching-yen Ho	10.1109/ICCAD.1993.580052
Simulating 3-D retarded interconnect models using complex frequency hopping (CFH).	Eli Chiprout,Hansruedi Heeb,Michel S. Nakhla,Albert E. Ruehli	10.1109/ICCAD.1993.580032
Fault behavior dictionary for simulation of device-level transients.	Gwan S. Choi,Ravishankar K. Iyer,Daniel G. Saab	10.1109/ICCAD.1993.580023
Cellular automata based synthesis of easily and fully testable FSMs.	Dipanwita Roy Chowdhury,Supratik Chakraborty,B. Vamsi,B. Pal Chaudhuri	10.1109/ICCAD.1993.580155
A unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area.	Weitong Chuang,Sachin S. Sapatnekar,Ibrahim N. Hajj	10.1109/ICCAD.1993.580060
Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs.	Jason Cong,Yuzheng Ding	10.1109/ICCAD.1993.580040
Optimal wiresizing under the distributed Elmore delay model.	Jason Cong,Kwok-Shing Leung	10.1109/ICCAD.1993.580152
Instruction set mapping for performance optimization.	Miguel R. Corazao,Marwan A. Khalaf,Lisa M. Guerra,Miodrag Potkonjak,Jan M. Rabaey	10.1109/ICCAD.1993.580107
Efficient modeling of switch-level networks containing undetermined logic node states.	Peter Dahlgren,Peter Lidén	10.1109/ICCAD.1993.580172
Event driven adaptively controlled explicit simulation of integrated circuits.	Anirudh Devgan,Ronald A. Rohrer	10.1109/ICCAD.1993.580044
Exploiting hardware sharing in high-level synthesis for partial scan optimization.	Sujit Dey,Miodrag Potkonjak,Rabindra K. Roy	10.1109/ICCAD.1993.580025
New faster Kernighan-Lin-type graph-partitioning algorithms.	Shantanu Dutt	10.1109/ICCAD.1993.580083
State look ahead technique for cycle optimization of interacting finite state Moore machines.	Wolfgang Ecker,M. Hofmeister	10.1109/ICCAD.1993.580086
Sequential logic optimization by redundancy addition and removal.	Luis Entrena,Kwang-Ting Cheng	10.1109/ICCAD.1993.580074
Interleaving based variable ordering methods for ordered binary decision diagrams.	Hiroshige Fujii,Goichi Ootomo,Chikahiro Hori	10.1109/ICCAD.1993.580028
Test quality and yield analysis using the DEFAM defect to fault mapper.	Dinesh D. Gaitonde,Duncan M. Hank Walker	10.1109/ICCAD.1993.580056
Minimum crosstalk channel routing.	Tong Gao,C. L. Liu 0001	10.1109/ICCAD.1993.580163
Hierarchical extraction of 3D interconnect capacitances in large regular VLSI structures.	Arjan J. van Genderen,N. P. van der Meijs	10.1109/ICCAD.1993.580175
Quadratic zero-one programming based synthesis of application specific data paths.	Werner Geurts,Francky Catthoor,Hugo De Man	10.1109/ICCAD.1993.580108
A visual design environment.	Eric J. Golin,Annette C. Feng,Linus Huang,Eric Hughes	10.1109/ICCAD.1993.580082
High level synthesis for reconfigurable datapath structures.	Lisa M. Guerra,Miodrag Potkonjak,Jan M. Rabaey	10.1109/ICCAD.1993.580026
Representation and symbolic manipulation of linearly inductive Boolean functions.	Aarti Gupta,Allan L. Fisher	10.1109/ICCAD.1993.580055
A symbolic algorithm for maximum flow in 0-1 networks.	Gary D. Hachtel,Fabio Somenzi	10.1109/ICCAD.1993.580088
An improved method for RTL synthesis with testability tradeoffs.	Haidar Harmanani,Christos A. Papachristou	10.1109/ICCAD.1993.580027
Hardware/software resolution of pipeline hazards in pipeline synthesis of instruction set processors.	Ing-Jer Huang,Alvin M. Despain	10.1109/ICCAD.1993.580120
Scheduling a minimum dependence in FSMs.	Steve C.-Y. Huang,Wayne H. Wolf	10.1109/ICCAD.1993.580095
Practical applications of an efficient time separation of events algorithm.	Henrik Hulgaard,Steven M. Burns,Tod Amon,Gaetano Borriello	10.1109/ICCAD.1993.580046
Retiming gated-clocks and precharged circuit structures.	Alexander T. Ishii	10.1109/ICCAD.1993.580073
Inverter minimization in multi-level logic networks.	Alok Jain,Randal E. Bryant	10.1109/ICCAD.1993.580098
A grid-based approach for connectivity binding with geometric costs.	Hyuk-Jae Jang,Barry M. Pangrle	10.1109/ICCAD.1993.580037
High throughput pipelined data path synthesis by conserving the regularity of nested loops.	Yuan-Long Jeang,Yu-Chin Hsu,Jhing-Fa Wang,Jau-Yien Lee	10.1109/ICCAD.1993.580096
Test generation for multiple faults based on parallel vector pair analysis.	Seiji Kajihara,Tetsuji Sumioka,Kozo Kinoshita	10.1109/ICCAD.1993.580093
Piecewise linear models for Rsim.	Russell Kao,Mark Horowitz	10.1109/ICCAD.1993.580173
An efficient methodology for extraction and simulation of transmission lines for application specific electronic modules.	S. Y. Kim,Emre Tuncer,Rohini Gupta,Byron Krauter,Thomas L. Savarino,Dean P. Neikirk,Lawrence T. Pillage	10.1109/ICCAD.1993.580031
A simple algorithm for fanout optimization using high-performance buffer libraries.	K. Kodandapani,Joel Grodstein,Antun Domic,Hervé J. Touati	10.1109/ICCAD.1993.580099
Sizing and verification of communication buffers for communicating processes.	Tilman Kolks,Bill Lin 0001,Hugo De Man	10.1109/ICCAD.1993.580157
Tri-state bus conflict checking method for ATPG using BDD.	Yasushi Koseko,Takuji Ogihara,Shinichi Murai	10.1109/ICCAD.1993.580106
HANNIBAL: an efficient tool for logic verification based on recursive learning.	Wolfgang Kunz	10.1109/ICCAD.1993.580111
FGILP: an integer linear program solver based on function graphs.	Yung-Te Lai,Massoud Pedram,Sarma B. K. Vrudhula	10.1109/ICCAD.1993.580162
New methods of improving parallel fault simulation in synchronous sequential circuits.	Hyung Ki Lee,Dong Sam Ha	10.1109/ICCAD.1993.580024
Parallel multi-delay simulation.	Yun Sik Lee,Peter M. Maurer	10.1109/ICCAD.1993.580174
Bounds on net lengths for high-speed PCB.	Jaebum Lee,Eugene Shragowitz,David J. Poli	10.1109/ICCAD.1993.580033
Boolean factorization using multiple-valued minimization.	Stan Y. Liao,Srinivas Devadas,Abhijit Ghosh	10.1109/ICCAD.1993.580122
Allocation of multiport memories for hierarchical data stream.	Paul E. R. Lippens,Jef L. van Meerbergen,Wim F. J. Verhaegh,Albert van der Werf	10.1109/ICCAD.1993.580169
Nyquist data converter testing and yield analysis using behavioral simulation.	Edward W. Y. Liu,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1993.580079
Performance-driven partitioning using retiming and replication.	Lung-Tien Liu,Minshine Shih,Nan-Chi Chou,Chung-Kuan Cheng,Walter H. Ku	10.1109/ICCAD.1993.580072
The practical application of retiming to the design of high-performance systems.	Brian Lockyear,Carl Ebeling	10.1109/ICCAD.1993.580071
A fast algorithm for VLSI net extraction.	Mario Alberto López,Ravi Janardan,Sartaj K. Sahni	10.1109/ICCAD.1993.580176
Gate sizing and buffer insertion for optimizing performance in power constrained BiCMOS circuits.	Kerry S. Lowe,P. Glenn Gulak	10.1109/ICCAD.1993.580059
Analysis of cyclic combinational circuits.	Sharad Malik	10.1109/ICCAD.1993.580150
Macromodeling of the A.C. characteristics of CMOS Op-amps.	Pradip Mandal,V. Visvanathan	10.1109/ICCAD.1993.580078
Tree-based mapping of algorithms to predefined structures.	Peter Marwedel	10.1109/ICCAD.1993.580119
Unifying test and diagnosis of interconnects and logic clusters in partial boundary scan boards.	Meryem Marzouki,Marcelo Lubaszewski,Mohamed Hedi Touati	10.1109/ICCAD.1993.580156
Augmented partial reset.	Ben Mathew,Daniel G. Saab	10.1109/ICCAD.1993.580167
Boolean matching for full-custom ECL gates.	Robert N. Mayo,Hervé J. Touati	10.1109/ICCAD.1993.580100
A flexible statistical model for CAD of submicrometer analog CMOS integrated circuits.	Christopher Michael,Christopher J. Abel,C. S. Teng	10.1109/ICCAD.1993.580077
Rapid prototyping of microprocessor-based systems.	Raj S. Mitra,Biswaroop Guha,Anupam Basu	10.1109/ICCAD.1993.580121
New methods for parallel pattern fast fault simulation for synchronous sequential circuits.	Mehrdad Mojtahedi,Walter Geisselhardt	10.1109/ICCAD.1993.580022
Detection of symmetry of Boolean functions represented by ROBDDs.	Dirk Möller,Janett Mohnke,Michael Weber	10.1109/ICCAD.1993.580161
Retiming sequential circuits for low power.	José Monteiro 0001,Srinivas Devadas,Abhijit Ghosh	10.1109/ICCAD.1993.580087
Layout-driven module selection for register-transfer synthesis of sub-micron ASIC&apos;s.	Vasily G. Moshnyaga,Hiroshi Mori,Hidetoshi Onodera,Keikichi Tamaru	10.1109/ICCAD.1993.580038
Merging multiple FSM controllers for DFT/BIST hardware.	Debaditya Mukherjee,Massoud Pedram,Melvin A. Breuer	10.1109/ICCAD.1993.580168
Cube-packing and two-level minimization.	Rajeev Murgai,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1993.580041
Fault-based automatic test generator for linear analog circuits.	Naveena Nagi,Abhijit Chatterjee,Ashok Balivada,Jacob A. Abraham	10.1109/ICCAD.1993.580036
Reconfigurable scan chains: a novel approach to reduce test application time.	Sridhar Narayanan,Melvin A. Breuer	10.1109/ICCAD.1993.580166
Breadth-first manipulation of very large binary-decision diagrams.	Hiroyuki Ochi,Koichi Yasuoka,Shuzo Yajima	10.1109/ICCAD.1993.580030
A new feed-through assignment algorithm based on a flow model.	Takumi Okamoto,Masaki Ishikawa,Tomoyuki Fujita	10.1109/ICCAD.1993.580177
Polynomial algorithms for the synthesis for hazard-free circuits from signal transition graphs.	Enric Pastor,Jordi Cortadella	10.1109/ICCAD.1993.580065
Architecture and routability analysis for row-based FPGAs.	Massoud Pedram,Bahman S. Nobandegani,Bryan Preas	10.1109/ICCAD.1993.580062
Test generation for path delay faults based on learning.	Irith Pomeranz,Sudhakar M. Reddy	10.1109/ICCAD.1993.580092
On diagnosis and correction of design errors.	Irith Pomeranz,Sudhakar M. Reddy	10.1109/ICCAD.1993.580104
Buffer assignment for data driven architectures.	Dhiraj K. Pradhan,Mitrajit Chatterjee,Savita Banerjee	10.1109/ICCAD.1993.580158
Behavior tables: a basis for system representation and transformational system synthesis.	Kamlesh Rath,M. Esen Tuna,Steven D. Johnson	10.1109/ICCAD.1993.580170
Accelerated waveform methods for parallel transient simulation of semiconductor devices.	Mark W. Reichelt,Andrew Lumsdaine,Jacob K. White 0001	10.1109/ICCAD.1993.580068
Dynamic variable ordering for ordered binary decision diagrams.	Richard Rudell	10.1109/ICCAD.1993.580029
Design tool integration using object-oriented database views.	Elke A. Rundensteiner	10.1109/ICCAD.1993.580039
Fault dictionary compression and equivalence class computation for sequential circuits.	Paul G. Ryan,W. Kent Fuchs,Irith Pomeranz	10.1109/ICCAD.1993.580105
Convexity-based algorithms for design centering.	Sachin S. Sapatnekar,Pravin M. Vaidya,Steve M. Kang	10.1109/ICCAD.1993.580057
Transforming an arbitrary floorplan into a sliceable one.	Majid Sarrafzadeh	10.1109/ICCAD.1993.580085
Partitioning with cone structures.	Gabriele Saucier,Daniel R. Brasen,J. P. Hiol	10.1109/ICCAD.1993.580063
Probabilistic construction and manipulation of free Boolean diagrams.	Amelia Shen,Srinivas Devadas,Abhijit Ghosh	10.1109/ICCAD.1993.580112
Minimum padding to satisfy short path constraints.	Narendra V. Shenoy,Robert K. Brayton,Alberto L. Sangiovanni-Vincentelli	10.1109/ICCAD.1993.580048
A combined hierarchical placement algorithm.	Hyunchul Shin,Chunghee Kim,Wonjong Kim,Myoungsub Oh,Kwangjoon Rhee,Seogyun Choi,Heasoo Chung	10.1109/ICCAD.1993.580050
Maximum projections of don&apos;t care conditions in a Boolean network.	Ted Stanion,Carl Sechen	10.1109/ICCAD.1993.580160
Efficient and effective placement for very large circuits.	Wern-Jieh Sun,Carl Sechen	10.1109/ICCAD.1993.580051
Routing for symmetric FPGAs and FPICs.	Yachyang Sun,Ting-Chi Wang,Chak-Kuen Wong,C. L. Liu 0001	10.1109/ICCAD.1993.580102
A new generalized row-based global router.	William Swartz,Carl Sechen	10.1109/ICCAD.1993.580103
Computing the observable equivalence relation of a finite state machine.	Thomas Tamisier	10.1109/ICCAD.1993.580053
Execution interval analysis under resource constraints.	Adwin H. Timmer,Jochen A. G. Jess	10.1109/ICCAD.1993.580097
Simulating sigma-delta modulators in AWEswit.	Richard J. Trihy,Ronald A. Rohrer	10.1109/ICCAD.1993.580045
Efficient estimation of dynamic power consumption under a real delay model.	Chi-Ying Tsui,Massoud Pedram,Alvin M. Despain	10.1109/ICCAD.1993.580061
On-chip test generation for combinational circuits by LFSR modification.	Shambhu J. Upadhyaya,Liang-Chi Chen	10.1109/ICCAD.1993.580035
A unified approach to simulating electrical and thermal substrate coupling interactions in ICs.	Nishath K. Verghese,Sang-Soo Lee,David J. Allstot	10.1109/ICCAD.1993.580091
Input don&apos;t care sequences in FSM networks.	Huey-Yih Wang,Robert K. Brayton	10.1109/ICCAD.1993.580076
A graph-based simplex algorithm for minimizing the layout size and the delay on timing critical paths.	Lih-Yang Wang,Yen-Tai Lai,Bin-Da Liu,Ting-Chung Chang	10.1109/ICCAD.1993.580165
The maximum set of permissible behaviors for FSM networks.	Yosinori Watanabe,Robert K. Brayton	10.1109/ICCAD.1993.580075
Parallel timing simulation on a distributed memory multiprocessor.	Chih-Po Wen,Katherine A. Yelick	10.1109/ICCAD.1993.580043
A net-oriented method for realistic fault analysis.	Hua Xue,Chennian Di,Jochen A. G. Jess	10.1109/ICCAD.1993.580034
Unifying synchronous/asynchronous state machine synthesis.	Kenneth Y. Yun,David L. Dill	10.1109/ICCAD.1993.580066
Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models.	Qing Zhu,Wayne Wei-Ming Dai,Joe G. Xi	10.1109/ICCAD.1993.580151
Switch module design with application to two-dimensional segmentation design.	Kai Zhu 0001,D. F. Wong 0001,Yao-Wen Chang	10.1109/ICCAD.1993.580101
Proceedings of the 1993 IEEE/ACM International Conference on Computer-Aided Design, 1993, Santa Clara, California, USA, November 7-11, 1993	Michael R. Lightner,Jochen A. G. Jess	
