(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sdscc 2018.3 SW Build 2405991 on Thu Dec  6 23:37:15 MST 2018
# Start time    : Thu Dec 12 23:27:35 EET 2019
# Command line  : sdscc -Wall -O0 -g -I../src -c -fmessage-length=0 -MTsrc/myAccel.o -MMD -MP -MFsrc/myAccel.d -MTsrc/myAccel.o -o src/myAccel.o ../src/myAccel.c -sds-hw myFuncAccel myAccel.c -clkid 2 -sds-end -sds-sys-config linux -sds-proc linux -sds-pf zed
# Log file      : /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/reports/sds_myAccel.log
# Journal file  : /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/reports/sds_myAccel.jou
# Report file   : /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/reports/sds_myAccel.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : /home/skalogerakis/TUC_Projects/TUC_HLS/MyCode/MIlestone3/SDSOC_Accel/Algo_4/Debug/_sds/vhls/myFuncAccel/solution/syn/report/myFuncAccel_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |Loop_sizeLoop_proc_U0    |Loop_sizeLoop_proc    |    ?|    ?|    ?|    ?|   none  |
        |Block_codeRepl49_pro_U0  |Block_codeRepl49_pro  |   15|   15|   15|   15|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     98|
|FIFO             |        0|      -|      90|    792|
|Instance         |        0|     23|    5109|   5108|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    180|
|Register         |        -|      -|      22|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     23|    5221|   6178|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       4|     11|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |Block_codeRepl49_pro_U0  |Block_codeRepl49_pro  |        0|      0|  1009|   269|
    |Loop_sizeLoop_proc_U0    |Loop_sizeLoop_proc    |        0|     23|  4100|  4839|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     23|  5109|  5108|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |data0_load_10_loc_ch_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_11_loc_ch_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_12_loc_ch_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_13_loc_ch_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_14_loc_ch_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_15_loc_ch_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_1_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_2_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_3_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_4_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_5_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_6_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_7_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_8_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_9_loc_cha_U  |        0|  5|  44|     2|   32|       64|
    |data0_load_loc_chann_U  |        0|  5|  44|     2|   32|       64|
    |size_c_U                |        0|  5|  44|     2|   32|       64|
    |threshold_c_U           |        0|  5|  44|     2|   32|       64|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0| 90| 792|    36|  576|     1152|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_codeRepl49_pro_U0_ap_ready_count      |     +    |      0|  0|  10|           2|           1|
    |Loop_sizeLoop_proc_U0_ap_ready_count        |     +    |      0|  0|  10|           2|           1|
    |Block_codeRepl49_pro_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |Block_codeRepl49_pro_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |Loop_sizeLoop_proc_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_10_loc_ch        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_11_loc_ch        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_12_loc_ch        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_13_loc_ch        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_14_loc_ch        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_15_loc_ch        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_1_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_2_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_3_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_4_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_5_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_6_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_7_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_8_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_9_loc_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_data0_load_loc_chann        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                               |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_codeRepl49_pro_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_sizeLoop_proc_U0_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_10_loc_ch  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_11_loc_ch  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_12_loc_ch  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_13_loc_ch  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_14_loc_ch  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_15_loc_ch  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_1_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_2_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_3_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_4_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_5_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_6_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_7_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_8_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_9_loc_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_data0_load_loc_chann  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|  98|          43|          41|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Block_codeRepl49_pro_U0_ap_ready_count          |   9|          2|    2|          4|
    |Loop_sizeLoop_proc_U0_ap_ready_count            |   9|          2|    2|          4|
    |ap_sync_reg_Block_codeRepl49_pro_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_Loop_sizeLoop_proc_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_10_loc_ch  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_11_loc_ch  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_12_loc_ch  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_13_loc_ch  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_14_loc_ch  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_15_loc_ch  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_1_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_2_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_3_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_4_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_5_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_6_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_7_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_8_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_9_loc_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data0_load_loc_chann  |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 180|         40|   22|         44|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |Block_codeRepl49_pro_U0_ap_ready_count          |  2|   0|    2|          0|
    |Loop_sizeLoop_proc_U0_ap_ready_count            |  2|   0|    2|          0|
    |ap_sync_reg_Block_codeRepl49_pro_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_Loop_sizeLoop_proc_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_10_loc_ch  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_11_loc_ch  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_12_loc_ch  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_13_loc_ch  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_14_loc_ch  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_15_loc_ch  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_1_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_2_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_3_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_4_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_5_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_6_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_7_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_8_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_9_loc_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data0_load_loc_chann  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 22|   0|   22|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|size           |  in |   32|   ap_none  |     size     |    scalar    |
|dim            |  in |   32|   ap_none  |      dim     |    scalar    |
|threshold      |  in |   32|   ap_none  |   threshold  |    scalar    |
|data0_dout     |  in |   32|   ap_fifo  |     data0    |    pointer   |
|data0_empty_n  |  in |    1|   ap_fifo  |     data0    |    pointer   |
|data0_read     | out |    1|   ap_fifo  |     data0    |    pointer   |
|data1_dout     |  in |   32|   ap_fifo  |     data1    |    pointer   |
|data1_empty_n  |  in |    1|   ap_fifo  |     data1    |    pointer   |
|data1_read     | out |    1|   ap_fifo  |     data1    |    pointer   |
|data2_din      | out |   32|   ap_fifo  |     data2    |    pointer   |
|data2_full_n   |  in |    1|   ap_fifo  |     data2    |    pointer   |
|data2_write    | out |    1|   ap_fifo  |     data2    |    pointer   |
|ap_clk         |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_rst_n       |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_done        | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
+---------------+-----+-----+------------+--------------+--------------+

