#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Feb 19 16:26:27 2025
# Process ID: 13764
# Current directory: C:/FPGA_project/stopwatch_bhg/stopwatch_bhg.runs/synth_1
# Command line: vivado.exe -log hex_cnt_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hex_cnt_test.tcl
# Log file: C:/FPGA_project/stopwatch_bhg/stopwatch_bhg.runs/synth_1/hex_cnt_test.vds
# Journal file: C:/FPGA_project/stopwatch_bhg/stopwatch_bhg.runs/synth_1\vivado.jou
# Running On        :COMSYS01
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :2112 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34020 MB
# Swap memory       :8753 MB
# Total Virtual     :42773 MB
# Available Virtual :28414 MB
#-----------------------------------------------------------
source hex_cnt_test.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/FPGA_project/stopwatch_bhg/stopwatch_bhg.srcs/utils_1/imports/synth_1/bcd_cnt_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/FPGA_project/stopwatch_bhg/stopwatch_bhg.srcs/utils_1/imports/synth_1/bcd_cnt_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top hex_cnt_test -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17348
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 982.441 ; gain = 447.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hex_cnt_test' [C:/FPGA_project/stopwatch_bhg/stopwatch_bhg.srcs/sources_1/new/hex_cnt_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hex_cnt_test' (0#1) [C:/FPGA_project/stopwatch_bhg/stopwatch_bhg.srcs/sources_1/new/hex_cnt_test.v:3]
WARNING: [Synth 8-3848] Net bcd in module/entity hex_cnt_test does not have driver. [C:/FPGA_project/stopwatch_bhg/stopwatch_bhg.srcs/sources_1/new/hex_cnt_test.v:9]
WARNING: [Synth 8-3330] design hex_cnt_test has an empty top module
WARNING: [Synth 8-7129] Port bcd in module hex_cnt_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module hex_cnt_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module hex_cnt_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port watch_state[1] in module hex_cnt_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port watch_state[0] in module hex_cnt_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port pls_100hz in module hex_cnt_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port disp_md in module hex_cnt_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1091.273 ; gain = 556.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1091.273 ; gain = 556.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1091.273 ; gain = 556.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/FPGA_project/stopwatch_bhg/stopwatch_bhg.srcs/utils_1/imports/synth_1/bcd_cnt_test.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1091.273 ; gain = 556.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1091.273 ; gain = 556.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1091.273 ; gain = 556.586
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design hex_cnt_test has an empty top module
WARNING: [Synth 8-7129] Port bcd in module hex_cnt_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module hex_cnt_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module hex_cnt_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port watch_state[1] in module hex_cnt_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port watch_state[0] in module hex_cnt_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port pls_100hz in module hex_cnt_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port disp_md in module hex_cnt_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.699 ; gain = 739.012
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.699 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.699 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.699 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.699 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.699 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.699 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.699 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.699 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.699 ; gain = 739.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.699 ; gain = 739.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.699 ; gain = 739.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1273.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 57d48a0f
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1375.973 ; gain = 848.594
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_project/stopwatch_bhg/stopwatch_bhg.runs/synth_1/hex_cnt_test.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file hex_cnt_test_utilization_synth.rpt -pb hex_cnt_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 16:26:46 2025...
