DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I0"
duLibraryName "RS232"
duName "serialPortFIFO"
elements [
(GiElement
name "baudRateDivide"
type "positive"
value "2083"
)
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "txFifoDepth"
type "positive"
value "8"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
mwi 0
uid 5929,0
)
(Instance
name "I1"
duLibraryName "Poetic"
duName "clockGenerator"
elements [
(GiElement
name "counterBitNb"
type "integer"
value "12"
)
(GiElement
name "countValue"
type "integer"
value "250"
)
]
mwi 0
uid 6653,0
)
(Instance
name "I2"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
]
mwi 0
uid 7383,0
)
(Instance
name "I3"
duLibraryName "SPI"
duName "spiFifo_master"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "16"
)
(GiElement
name "fifoDepth"
type "positive"
value "1"
)
(GiElement
name "clockFrequency"
type "real"
value "20.0E6"
)
(GiElement
name "spiFrequency"
type "real"
value "2.0E6"
)
(GiElement
name "cPol"
type "std_ulogic"
value "'0'"
)
(GiElement
name "cPha"
type "std_ulogic"
value "'0'"
)
]
mwi 0
uid 7699,0
)
(Instance
name "I4"
duLibraryName "Poetic"
duName "DAC"
elements [
]
mwi 0
uid 8039,0
)
(Instance
name "I5"
duLibraryName "Cordic"
duName "cordicPipelinedAmplitude"
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "16"
)
(GiElement
name "signalBitNb"
type "positive"
value "16"
)
]
mwi 0
uid 8129,0
)
(Instance
name "I6"
duLibraryName "Poetic"
duName "threephase"
elements [
]
mwi 0
uid 8247,0
)
(Instance
name "I7"
duLibraryName "Poetic"
duName "splitter"
elements [
]
mwi 0
uid 8626,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic"
)
(vvPair
variable "d_logical"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic"
)
(vvPair
variable "date"
value "22.06.2021"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "poetic"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "jeann"
)
(vvPair
variable "graphical_source_date"
value "22.06.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "graphical_source_time"
value "17:28:42"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Poetic"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Poetic"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/../Board/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/../Board/svassistant"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "poetic"
)
(vvPair
variable "month"
value "juin"
)
(vvPair
variable "month_long"
value "juin"
)
(vvPair
variable "p"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\poetic\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR/NanoBlaze/hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "17:28:42"
)
(vvPair
variable "unit"
value "poetic"
)
(vvPair
variable "user"
value "jeann"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 83,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "33000,30625,34500,31375"
)
(Line
uid 12,0
sl 0
ro 270
xt "34500,31000,35000,31000"
pts [
"34500,31000"
"35000,31000"
]
)
]
)
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "28200,30300,32000,31700"
st "clock"
ju 2
blo "32000,31500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,30000,9900,31000"
st "clock         : std_ulogic
"
)
)
*3 (Grouping
uid 51,0
optionalChildren [
*4 (CommentText
uid 53,0
shape (Rectangle
uid 54,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,73000,86000,74000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 55,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,73500,69200,73500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 56,0
shape (Rectangle
uid 57,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,69000,90000,70000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 58,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "86200,69500,86200,69500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 59,0
shape (Rectangle
uid 60,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,71000,86000,72000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 61,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,71500,69200,71500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 62,0
shape (Rectangle
uid 63,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,71000,69000,72000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 64,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,71500,65200,71500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 65,0
shape (Rectangle
uid 66,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,70000,106000,74000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 67,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "86200,70200,100300,71400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*9 (CommentText
uid 68,0
shape (Rectangle
uid 69,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,69000,106000,70000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 70,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "90200,69500,90200,69500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 71,0
shape (Rectangle
uid 72,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,69000,86000,71000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 73,0
va (VaSet
fg "32768,0,0"
)
xt "70350,69400,80650,70600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 74,0
shape (Rectangle
uid 75,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,72000,69000,73000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 76,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,72500,65200,72500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 77,0
shape (Rectangle
uid 78,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,73000,69000,74000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 79,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,73500,65200,73500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 80,0
shape (Rectangle
uid 81,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,72000,86000,73000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 82,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,72500,69200,72500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 52,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "65000,69000,106000,74000"
)
oxt "14000,66000,55000,71000"
)
*14 (Net
uid 2339,0
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 20,0
)
declText (MLText
uid 2340,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,31000,9900,32000"
st "reset         : std_ulogic
"
)
)
*15 (PortIoIn
uid 2367,0
shape (CompositeShape
uid 2368,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2369,0
sl 0
ro 270
xt "33000,32625,34500,33375"
)
(Line
uid 2370,0
sl 0
ro 270
xt "34500,33000,35000,33000"
pts [
"34500,33000"
"35000,33000"
]
)
]
)
tg (WTG
uid 2371,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2372,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27900,32350,32000,33750"
st "reset"
ju 2
blo "32000,33550"
tm "WireNameMgr"
)
)
)
*16 (PortIoIn
uid 2941,0
shape (CompositeShape
uid 2942,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2943,0
sl 0
ro 270
xt "33000,38625,34500,39375"
)
(Line
uid 2944,0
sl 0
ro 270
xt "34500,39000,35000,39000"
pts [
"34500,39000"
"35000,39000"
]
)
]
)
tg (WTG
uid 2945,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2946,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "20900,38500,32000,39900"
st "ADC_CH0_SDO"
ju 2
blo "32000,39700"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 2953,0
lang 11
decl (Decl
n "ADC_CH0_SDO"
t "std_ulogic"
o 1
suid 25,0
)
declText (MLText
uid 2954,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,8000,12200,9000"
st "ADC_CH0_SDO   : std_ulogic
"
)
)
*18 (PortIoIn
uid 2955,0
shape (CompositeShape
uid 2956,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2957,0
sl 0
ro 270
xt "33000,40625,34500,41375"
)
(Line
uid 2958,0
sl 0
ro 270
xt "34500,41000,35000,41000"
pts [
"34500,41000"
"35000,41000"
]
)
]
)
tg (WTG
uid 2959,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2960,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "20900,40500,32000,41900"
st "ADC_CH1_SDO"
ju 2
blo "32000,41700"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 2967,0
lang 11
decl (Decl
n "ADC_CH1_SDO"
t "std_ulogic"
o 12
suid 26,0
)
declText (MLText
uid 2968,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,19000,12200,20000"
st "ADC_CH1_SDO   : std_ulogic
"
)
)
*20 (PortIoIn
uid 2969,0
shape (CompositeShape
uid 2970,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2971,0
sl 0
ro 270
xt "29000,58625,30500,59375"
)
(Line
uid 2972,0
sl 0
ro 270
xt "30500,59000,31000,59000"
pts [
"30500,59000"
"31000,59000"
]
)
]
)
tg (WTG
uid 2973,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2974,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "16900,58500,28000,59900"
st "ADC_CH2_SDO"
ju 2
blo "28000,59700"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 2981,0
lang 11
decl (Decl
n "ADC_CH2_SDO"
t "std_ulogic"
o 13
suid 27,0
)
declText (MLText
uid 2982,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,20000,12200,21000"
st "ADC_CH2_SDO   : std_ulogic
"
)
)
*22 (PortIoIn
uid 2983,0
shape (CompositeShape
uid 2984,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2985,0
sl 0
ro 270
xt "33000,60625,34500,61375"
)
(Line
uid 2986,0
sl 0
ro 270
xt "34500,61000,35000,61000"
pts [
"34500,61000"
"35000,61000"
]
)
]
)
tg (WTG
uid 2987,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2988,0
va (VaSet
font "Verdana,12,0"
)
xt "20900,60500,32000,61900"
st "ADC_CH3_SDO"
ju 2
blo "32000,61700"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 2995,0
lang 11
decl (Decl
n "ADC_CH3_SDO"
t "std_ulogic"
o 14
suid 28,0
)
declText (MLText
uid 2996,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,21000,12200,22000"
st "ADC_CH3_SDO   : std_ulogic
"
)
)
*24 (PortIoIn
uid 2997,0
shape (CompositeShape
uid 2998,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2999,0
sl 0
ro 270
xt "33000,62625,34500,63375"
)
(Line
uid 3000,0
sl 0
ro 270
xt "34500,63000,35000,63000"
pts [
"34500,63000"
"35000,63000"
]
)
]
)
tg (WTG
uid 3001,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3002,0
va (VaSet
font "Verdana,12,0"
)
xt "20900,62500,32000,63900"
st "ADC_CH4_SDO"
ju 2
blo "32000,63700"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 3009,0
lang 11
decl (Decl
n "ADC_CH4_SDO"
t "std_ulogic"
o 15
suid 29,0
)
declText (MLText
uid 3010,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,22000,12200,23000"
st "ADC_CH4_SDO   : std_ulogic
"
)
)
*26 (PortIoIn
uid 3011,0
shape (CompositeShape
uid 3012,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3013,0
sl 0
ro 270
xt "33000,64625,34500,65375"
)
(Line
uid 3014,0
sl 0
ro 270
xt "34500,65000,35000,65000"
pts [
"34500,65000"
"35000,65000"
]
)
]
)
tg (WTG
uid 3015,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3016,0
va (VaSet
font "Verdana,12,0"
)
xt "20900,64500,32000,65900"
st "ADC_CH5_SDO"
ju 2
blo "32000,65700"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 3023,0
lang 11
decl (Decl
n "ADC_CH5_SDO"
t "std_ulogic"
o 16
suid 30,0
)
declText (MLText
uid 3024,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,23000,12200,24000"
st "ADC_CH5_SDO   : std_ulogic
"
)
)
*28 (PortIoIn
uid 3025,0
shape (CompositeShape
uid 3026,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3027,0
sl 0
ro 270
xt "33000,66625,34500,67375"
)
(Line
uid 3028,0
sl 0
ro 270
xt "34500,67000,35000,67000"
pts [
"34500,67000"
"35000,67000"
]
)
]
)
tg (WTG
uid 3029,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3030,0
va (VaSet
font "Verdana,12,0"
)
xt "20900,66500,32000,67900"
st "ADC_CH6_SDO"
ju 2
blo "32000,67700"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 3037,0
lang 11
decl (Decl
n "ADC_CH6_SDO"
t "std_ulogic"
o 17
suid 31,0
)
declText (MLText
uid 3038,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,24000,12200,25000"
st "ADC_CH6_SDO   : std_ulogic
"
)
)
*30 (PortIoIn
uid 3039,0
shape (CompositeShape
uid 3040,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3041,0
sl 0
ro 270
xt "33000,68625,34500,69375"
)
(Line
uid 3042,0
sl 0
ro 270
xt "34500,69000,35000,69000"
pts [
"34500,69000"
"35000,69000"
]
)
]
)
tg (WTG
uid 3043,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3044,0
va (VaSet
font "Verdana,12,0"
)
xt "20900,68500,32000,69900"
st "ADC_CH7_SDO"
ju 2
blo "32000,69700"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 3051,0
lang 11
decl (Decl
n "ADC_CH7_SDO"
t "std_ulogic"
o 18
suid 32,0
)
declText (MLText
uid 3052,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,25000,12200,26000"
st "ADC_CH7_SDO   : std_ulogic
"
)
)
*32 (PortIoIn
uid 3053,0
shape (CompositeShape
uid 3054,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3055,0
sl 0
ro 270
xt "33000,70625,34500,71375"
)
(Line
uid 3056,0
sl 0
ro 270
xt "34500,71000,35000,71000"
pts [
"34500,71000"
"35000,71000"
]
)
]
)
tg (WTG
uid 3057,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3058,0
va (VaSet
font "Verdana,12,0"
)
xt "20900,70500,32000,71900"
st "ADC_CH8_SDO"
ju 2
blo "32000,71700"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 3065,0
lang 11
decl (Decl
n "ADC_CH8_SDO"
t "std_ulogic"
o 19
suid 33,0
)
declText (MLText
uid 3066,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,26000,12200,27000"
st "ADC_CH8_SDO   : std_ulogic
"
)
)
*34 (PortIoIn
uid 3067,0
shape (CompositeShape
uid 3068,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3069,0
sl 0
ro 270
xt "33000,72625,34500,73375"
)
(Line
uid 3070,0
sl 0
ro 270
xt "34500,73000,35000,73000"
pts [
"34500,73000"
"35000,73000"
]
)
]
)
tg (WTG
uid 3071,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3072,0
va (VaSet
font "Verdana,12,0"
)
xt "20900,72500,32000,73900"
st "ADC_CH9_SDO"
ju 2
blo "32000,73700"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 3079,0
lang 11
decl (Decl
n "ADC_CH9_SDO"
t "std_ulogic"
o 20
suid 34,0
)
declText (MLText
uid 3080,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,27000,12200,28000"
st "ADC_CH9_SDO   : std_ulogic
"
)
)
*36 (PortIoIn
uid 3081,0
shape (CompositeShape
uid 3082,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3083,0
sl 0
ro 270
xt "33000,74625,34500,75375"
)
(Line
uid 3084,0
sl 0
ro 270
xt "34500,75000,35000,75000"
pts [
"34500,75000"
"35000,75000"
]
)
]
)
tg (WTG
uid 3085,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3086,0
va (VaSet
font "Verdana,12,0"
)
xt "20100,74500,32000,75900"
st "ADC_CH10_SDO"
ju 2
blo "32000,75700"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 3093,0
lang 11
decl (Decl
n "ADC_CH10_SDO"
t "std_ulogic"
o 2
suid 35,0
)
declText (MLText
uid 3094,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,9000,12400,10000"
st "ADC_CH10_SDO  : std_ulogic
"
)
)
*38 (PortIoIn
uid 3095,0
shape (CompositeShape
uid 3096,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3097,0
sl 0
ro 270
xt "33000,76625,34500,77375"
)
(Line
uid 3098,0
sl 0
ro 270
xt "34500,77000,35000,77000"
pts [
"34500,77000"
"35000,77000"
]
)
]
)
tg (WTG
uid 3099,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3100,0
va (VaSet
font "Verdana,12,0"
)
xt "20100,76500,32000,77900"
st "ADC_CH11_SDO"
ju 2
blo "32000,77700"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 3107,0
lang 11
decl (Decl
n "ADC_CH11_SDO"
t "std_ulogic"
o 3
suid 36,0
)
declText (MLText
uid 3108,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,10000,12400,11000"
st "ADC_CH11_SDO  : std_ulogic
"
)
)
*40 (PortIoIn
uid 3109,0
shape (CompositeShape
uid 3110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3111,0
sl 0
ro 270
xt "33000,78625,34500,79375"
)
(Line
uid 3112,0
sl 0
ro 270
xt "34500,79000,35000,79000"
pts [
"34500,79000"
"35000,79000"
]
)
]
)
tg (WTG
uid 3113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3114,0
va (VaSet
font "Verdana,12,0"
)
xt "20100,78500,32000,79900"
st "ADC_CH12_SDO"
ju 2
blo "32000,79700"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 3121,0
lang 11
decl (Decl
n "ADC_CH12_SDO"
t "std_ulogic"
o 4
suid 37,0
)
declText (MLText
uid 3122,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,11000,12400,12000"
st "ADC_CH12_SDO  : std_ulogic
"
)
)
*42 (PortIoIn
uid 3123,0
shape (CompositeShape
uid 3124,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3125,0
sl 0
ro 270
xt "33000,80625,34500,81375"
)
(Line
uid 3126,0
sl 0
ro 270
xt "34500,81000,35000,81000"
pts [
"34500,81000"
"35000,81000"
]
)
]
)
tg (WTG
uid 3127,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3128,0
va (VaSet
font "Verdana,12,0"
)
xt "20100,80500,32000,81900"
st "ADC_CH13_SDO"
ju 2
blo "32000,81700"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 3135,0
lang 11
decl (Decl
n "ADC_CH13_SDO"
t "std_ulogic"
o 5
suid 38,0
)
declText (MLText
uid 3136,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,12000,12400,13000"
st "ADC_CH13_SDO  : std_ulogic
"
)
)
*44 (PortIoIn
uid 3137,0
shape (CompositeShape
uid 3138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3139,0
sl 0
ro 270
xt "33000,82625,34500,83375"
)
(Line
uid 3140,0
sl 0
ro 270
xt "34500,83000,35000,83000"
pts [
"34500,83000"
"35000,83000"
]
)
]
)
tg (WTG
uid 3141,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3142,0
va (VaSet
font "Verdana,12,0"
)
xt "20100,82500,32000,83900"
st "ADC_CH14_SDO"
ju 2
blo "32000,83700"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 3149,0
lang 11
decl (Decl
n "ADC_CH14_SDO"
t "std_ulogic"
o 6
suid 39,0
)
declText (MLText
uid 3150,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,13000,12400,14000"
st "ADC_CH14_SDO  : std_ulogic
"
)
)
*46 (PortIoIn
uid 3151,0
shape (CompositeShape
uid 3152,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3153,0
sl 0
ro 270
xt "33000,84625,34500,85375"
)
(Line
uid 3154,0
sl 0
ro 270
xt "34500,85000,35000,85000"
pts [
"34500,85000"
"35000,85000"
]
)
]
)
tg (WTG
uid 3155,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3156,0
va (VaSet
font "Verdana,12,0"
)
xt "20100,84500,32000,85900"
st "ADC_CH15_SDO"
ju 2
blo "32000,85700"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 3163,0
lang 11
decl (Decl
n "ADC_CH15_SDO"
t "std_ulogic"
o 7
suid 40,0
)
declText (MLText
uid 3164,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,14000,12400,15000"
st "ADC_CH15_SDO  : std_ulogic
"
)
)
*48 (PortIoIn
uid 3165,0
shape (CompositeShape
uid 3166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3167,0
sl 0
ro 270
xt "33000,86625,34500,87375"
)
(Line
uid 3168,0
sl 0
ro 270
xt "34500,87000,35000,87000"
pts [
"34500,87000"
"35000,87000"
]
)
]
)
tg (WTG
uid 3169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3170,0
va (VaSet
font "Verdana,12,0"
)
xt "20100,86500,32000,87900"
st "ADC_CH16_SDO"
ju 2
blo "32000,87700"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 3177,0
lang 11
decl (Decl
n "ADC_CH16_SDO"
t "std_ulogic"
o 8
suid 41,0
)
declText (MLText
uid 3178,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,15000,12400,16000"
st "ADC_CH16_SDO  : std_ulogic
"
)
)
*50 (PortIoIn
uid 3179,0
shape (CompositeShape
uid 3180,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3181,0
sl 0
ro 270
xt "33000,88625,34500,89375"
)
(Line
uid 3182,0
sl 0
ro 270
xt "34500,89000,35000,89000"
pts [
"34500,89000"
"35000,89000"
]
)
]
)
tg (WTG
uid 3183,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3184,0
va (VaSet
font "Verdana,12,0"
)
xt "20100,88500,32000,89900"
st "ADC_CH17_SDO"
ju 2
blo "32000,89700"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 3191,0
lang 11
decl (Decl
n "ADC_CH17_SDO"
t "std_ulogic"
o 9
suid 42,0
)
declText (MLText
uid 3192,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,16000,12400,17000"
st "ADC_CH17_SDO  : std_ulogic
"
)
)
*52 (PortIoIn
uid 3193,0
shape (CompositeShape
uid 3194,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3195,0
sl 0
ro 270
xt "33000,90625,34500,91375"
)
(Line
uid 3196,0
sl 0
ro 270
xt "34500,91000,35000,91000"
pts [
"34500,91000"
"35000,91000"
]
)
]
)
tg (WTG
uid 3197,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3198,0
va (VaSet
font "Verdana,12,0"
)
xt "20100,90500,32000,91900"
st "ADC_CH18_SDO"
ju 2
blo "32000,91700"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 3205,0
lang 11
decl (Decl
n "ADC_CH18_SDO"
t "std_ulogic"
o 10
suid 43,0
)
declText (MLText
uid 3206,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,17000,12400,18000"
st "ADC_CH18_SDO  : std_ulogic
"
)
)
*54 (PortIoIn
uid 3207,0
shape (CompositeShape
uid 3208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3209,0
sl 0
ro 270
xt "33000,92625,34500,93375"
)
(Line
uid 3210,0
sl 0
ro 270
xt "34500,93000,35000,93000"
pts [
"34500,93000"
"35000,93000"
]
)
]
)
tg (WTG
uid 3211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3212,0
va (VaSet
font "Verdana,12,0"
)
xt "20100,92500,32000,93900"
st "ADC_CH19_SDO"
ju 2
blo "32000,93700"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 3219,0
lang 11
decl (Decl
n "ADC_CH19_SDO"
t "std_ulogic"
o 11
suid 44,0
)
declText (MLText
uid 3220,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,18000,12400,19000"
st "ADC_CH19_SDO  : std_ulogic
"
)
)
*56 (Net
uid 3233,0
lang 11
decl (Decl
n "ADC_CH0_CS"
t "std_ulogic"
o 25
suid 45,0
)
declText (MLText
uid 3234,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,32000,11900,33000"
st "ADC_CH0_CS    : std_ulogic
"
)
)
*57 (Net
uid 3247,0
lang 11
decl (Decl
n "ADC_CH1_CS"
t "std_ulogic"
o 36
suid 46,0
)
declText (MLText
uid 3248,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,43000,11900,44000"
st "ADC_CH1_CS    : std_ulogic
"
)
)
*58 (Net
uid 3261,0
lang 11
decl (Decl
n "ADC_CH2_CS"
t "std_ulogic"
o 37
suid 47,0
)
declText (MLText
uid 3262,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,44000,11900,45000"
st "ADC_CH2_CS    : std_ulogic
"
)
)
*59 (Net
uid 3275,0
lang 11
decl (Decl
n "ADC_CH3_CS"
t "std_ulogic"
o 38
suid 48,0
)
declText (MLText
uid 3276,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,45000,11900,46000"
st "ADC_CH3_CS    : std_ulogic
"
)
)
*60 (Net
uid 3289,0
lang 11
decl (Decl
n "ADC_CH4_CS"
t "std_ulogic"
o 39
suid 49,0
)
declText (MLText
uid 3290,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,46000,11900,47000"
st "ADC_CH4_CS    : std_ulogic
"
)
)
*61 (Net
uid 3303,0
lang 11
decl (Decl
n "ADC_CH5_CS"
t "std_ulogic"
o 40
suid 50,0
)
declText (MLText
uid 3304,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,47000,11900,48000"
st "ADC_CH5_CS    : std_ulogic
"
)
)
*62 (Net
uid 3317,0
lang 11
decl (Decl
n "ADC_CH6_CS"
t "std_ulogic"
o 41
suid 51,0
)
declText (MLText
uid 3318,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,48000,11900,49000"
st "ADC_CH6_CS    : std_ulogic
"
)
)
*63 (Net
uid 3331,0
lang 11
decl (Decl
n "ADC_CH7_CS"
t "std_ulogic"
o 42
suid 52,0
)
declText (MLText
uid 3332,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,49000,11900,50000"
st "ADC_CH7_CS    : std_ulogic
"
)
)
*64 (Net
uid 3345,0
lang 11
decl (Decl
n "ADC_CH8_CS"
t "std_ulogic"
o 43
suid 53,0
)
declText (MLText
uid 3346,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,50000,11900,51000"
st "ADC_CH8_CS    : std_ulogic
"
)
)
*65 (Net
uid 3359,0
lang 11
decl (Decl
n "ADC_CH9_CS"
t "std_ulogic"
o 44
suid 54,0
)
declText (MLText
uid 3360,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,51000,11900,52000"
st "ADC_CH9_CS    : std_ulogic
"
)
)
*66 (Net
uid 3373,0
lang 11
decl (Decl
n "ADC_CH10_CS"
t "std_ulogic"
o 26
suid 55,0
)
declText (MLText
uid 3374,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,33000,12100,34000"
st "ADC_CH10_CS   : std_ulogic
"
)
)
*67 (Net
uid 3387,0
lang 11
decl (Decl
n "ADC_CH11_CS"
t "std_ulogic"
o 27
suid 56,0
)
declText (MLText
uid 3388,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,34000,12100,35000"
st "ADC_CH11_CS   : std_ulogic
"
)
)
*68 (Net
uid 3401,0
lang 11
decl (Decl
n "ADC_CH12_CS"
t "std_ulogic"
o 28
suid 57,0
)
declText (MLText
uid 3402,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,35000,12100,36000"
st "ADC_CH12_CS   : std_ulogic
"
)
)
*69 (Net
uid 3415,0
lang 11
decl (Decl
n "ADC_CH13_CS"
t "std_ulogic"
o 29
suid 58,0
)
declText (MLText
uid 3416,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,36000,12100,37000"
st "ADC_CH13_CS   : std_ulogic
"
)
)
*70 (Net
uid 3429,0
lang 11
decl (Decl
n "ADC_CH14_CS"
t "std_ulogic"
o 30
suid 59,0
)
declText (MLText
uid 3430,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,37000,12100,38000"
st "ADC_CH14_CS   : std_ulogic
"
)
)
*71 (Net
uid 3443,0
lang 11
decl (Decl
n "ADC_CH15_CS"
t "std_ulogic"
o 31
suid 60,0
)
declText (MLText
uid 3444,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,38000,12100,39000"
st "ADC_CH15_CS   : std_ulogic
"
)
)
*72 (Net
uid 3457,0
lang 11
decl (Decl
n "ADC_CH16_CS"
t "std_ulogic"
o 32
suid 61,0
)
declText (MLText
uid 3458,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,39000,12100,40000"
st "ADC_CH16_CS   : std_ulogic
"
)
)
*73 (Net
uid 3471,0
lang 11
decl (Decl
n "ADC_CH17_CS"
t "std_ulogic"
o 33
suid 62,0
)
declText (MLText
uid 3472,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,40000,12100,41000"
st "ADC_CH17_CS   : std_ulogic
"
)
)
*74 (Net
uid 3485,0
lang 11
decl (Decl
n "ADC_CH18_CS"
t "std_ulogic"
o 34
suid 63,0
)
declText (MLText
uid 3486,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,41000,12100,42000"
st "ADC_CH18_CS   : std_ulogic
"
)
)
*75 (Net
uid 3499,0
lang 11
decl (Decl
n "ADC_CH19_CS"
t "std_ulogic"
o 35
suid 64,0
)
declText (MLText
uid 3500,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,42000,12100,43000"
st "ADC_CH19_CS   : std_ulogic
"
)
)
*76 (PortIoOut
uid 3775,0
shape (CompositeShape
uid 3776,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3777,0
sl 0
ro 90
xt "33000,110625,34500,111375"
)
(Line
uid 3778,0
sl 0
ro 90
xt "34500,111000,35000,111000"
pts [
"35000,111000"
"34500,111000"
]
)
]
)
tg (WTG
uid 3779,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3780,0
va (VaSet
font "Verdana,12,0"
)
xt "21900,110300,32000,111700"
st "ADC_CH8_CS"
ju 2
blo "32000,111500"
tm "WireNameMgr"
)
)
)
*77 (PortIoOut
uid 3781,0
shape (CompositeShape
uid 3782,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3783,0
sl 0
ro 90
xt "33000,114625,34500,115375"
)
(Line
uid 3784,0
sl 0
ro 90
xt "34500,115000,35000,115000"
pts [
"35000,115000"
"34500,115000"
]
)
]
)
tg (WTG
uid 3785,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3786,0
va (VaSet
font "Verdana,12,0"
)
xt "21100,114300,32000,115700"
st "ADC_CH10_CS"
ju 2
blo "32000,115500"
tm "WireNameMgr"
)
)
)
*78 (PortIoOut
uid 3787,0
shape (CompositeShape
uid 3788,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3789,0
sl 0
ro 90
xt "33000,112625,34500,113375"
)
(Line
uid 3790,0
sl 0
ro 90
xt "34500,113000,35000,113000"
pts [
"35000,113000"
"34500,113000"
]
)
]
)
tg (WTG
uid 3791,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3792,0
va (VaSet
font "Verdana,12,0"
)
xt "21900,112300,32000,113700"
st "ADC_CH9_CS"
ju 2
blo "32000,113500"
tm "WireNameMgr"
)
)
)
*79 (PortIoOut
uid 3793,0
shape (CompositeShape
uid 3794,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3795,0
sl 0
ro 90
xt "33000,116625,34500,117375"
)
(Line
uid 3796,0
sl 0
ro 90
xt "34500,117000,35000,117000"
pts [
"35000,117000"
"34500,117000"
]
)
]
)
tg (WTG
uid 3797,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3798,0
va (VaSet
font "Verdana,12,0"
)
xt "21100,116300,32000,117700"
st "ADC_CH11_CS"
ju 2
blo "32000,117500"
tm "WireNameMgr"
)
)
)
*80 (PortIoOut
uid 3799,0
shape (CompositeShape
uid 3800,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3801,0
sl 0
ro 90
xt "33000,118625,34500,119375"
)
(Line
uid 3802,0
sl 0
ro 90
xt "34500,119000,35000,119000"
pts [
"35000,119000"
"34500,119000"
]
)
]
)
tg (WTG
uid 3803,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3804,0
va (VaSet
font "Verdana,12,0"
)
xt "21100,118300,32000,119700"
st "ADC_CH12_CS"
ju 2
blo "32000,119500"
tm "WireNameMgr"
)
)
)
*81 (PortIoOut
uid 3805,0
shape (CompositeShape
uid 3806,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3807,0
sl 0
ro 90
xt "33000,130625,34500,131375"
)
(Line
uid 3808,0
sl 0
ro 90
xt "34500,131000,35000,131000"
pts [
"35000,131000"
"34500,131000"
]
)
]
)
tg (WTG
uid 3809,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3810,0
va (VaSet
font "Verdana,12,0"
)
xt "21100,130300,32000,131700"
st "ADC_CH18_CS"
ju 2
blo "32000,131500"
tm "WireNameMgr"
)
)
)
*82 (PortIoOut
uid 3811,0
shape (CompositeShape
uid 3812,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3813,0
sl 0
ro 90
xt "33000,108625,34500,109375"
)
(Line
uid 3814,0
sl 0
ro 90
xt "34500,109000,35000,109000"
pts [
"35000,109000"
"34500,109000"
]
)
]
)
tg (WTG
uid 3815,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3816,0
va (VaSet
font "Verdana,12,0"
)
xt "21900,108300,32000,109700"
st "ADC_CH7_CS"
ju 2
blo "32000,109500"
tm "WireNameMgr"
)
)
)
*83 (PortIoOut
uid 3817,0
shape (CompositeShape
uid 3818,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3819,0
sl 0
ro 90
xt "33000,106625,34500,107375"
)
(Line
uid 3820,0
sl 0
ro 90
xt "34500,107000,35000,107000"
pts [
"35000,107000"
"34500,107000"
]
)
]
)
tg (WTG
uid 3821,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3822,0
va (VaSet
font "Verdana,12,0"
)
xt "21900,106300,32000,107700"
st "ADC_CH6_CS"
ju 2
blo "32000,107500"
tm "WireNameMgr"
)
)
)
*84 (PortIoOut
uid 3823,0
shape (CompositeShape
uid 3824,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3825,0
sl 0
ro 90
xt "33000,96625,34500,97375"
)
(Line
uid 3826,0
sl 0
ro 90
xt "34500,97000,35000,97000"
pts [
"35000,97000"
"34500,97000"
]
)
]
)
tg (WTG
uid 3827,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3828,0
va (VaSet
font "Verdana,12,0"
)
xt "21900,96300,32000,97700"
st "ADC_CH1_CS"
ju 2
blo "32000,97500"
tm "WireNameMgr"
)
)
)
*85 (PortIoOut
uid 3829,0
shape (CompositeShape
uid 3830,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3831,0
sl 0
ro 90
xt "33000,120625,34500,121375"
)
(Line
uid 3832,0
sl 0
ro 90
xt "34500,121000,35000,121000"
pts [
"35000,121000"
"34500,121000"
]
)
]
)
tg (WTG
uid 3833,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3834,0
va (VaSet
font "Verdana,12,0"
)
xt "21100,120300,32000,121700"
st "ADC_CH13_CS"
ju 2
blo "32000,121500"
tm "WireNameMgr"
)
)
)
*86 (PortIoOut
uid 3835,0
shape (CompositeShape
uid 3836,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3837,0
sl 0
ro 90
xt "33000,122625,34500,123375"
)
(Line
uid 3838,0
sl 0
ro 90
xt "34500,123000,35000,123000"
pts [
"35000,123000"
"34500,123000"
]
)
]
)
tg (WTG
uid 3839,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3840,0
va (VaSet
font "Verdana,12,0"
)
xt "21100,122300,32000,123700"
st "ADC_CH14_CS"
ju 2
blo "32000,123500"
tm "WireNameMgr"
)
)
)
*87 (PortIoOut
uid 3841,0
shape (CompositeShape
uid 3842,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3843,0
sl 0
ro 90
xt "33000,126625,34500,127375"
)
(Line
uid 3844,0
sl 0
ro 90
xt "34500,127000,35000,127000"
pts [
"35000,127000"
"34500,127000"
]
)
]
)
tg (WTG
uid 3845,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3846,0
va (VaSet
font "Verdana,12,0"
)
xt "21100,126300,32000,127700"
st "ADC_CH16_CS"
ju 2
blo "32000,127500"
tm "WireNameMgr"
)
)
)
*88 (PortIoOut
uid 3847,0
shape (CompositeShape
uid 3848,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3849,0
sl 0
ro 90
xt "33000,128625,34500,129375"
)
(Line
uid 3850,0
sl 0
ro 90
xt "34500,129000,35000,129000"
pts [
"35000,129000"
"34500,129000"
]
)
]
)
tg (WTG
uid 3851,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3852,0
va (VaSet
font "Verdana,12,0"
)
xt "21100,128300,32000,129700"
st "ADC_CH17_CS"
ju 2
blo "32000,129500"
tm "WireNameMgr"
)
)
)
*89 (PortIoOut
uid 3853,0
shape (CompositeShape
uid 3854,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3855,0
sl 0
ro 90
xt "33000,132625,34500,133375"
)
(Line
uid 3856,0
sl 0
ro 90
xt "34500,133000,35000,133000"
pts [
"35000,133000"
"34500,133000"
]
)
]
)
tg (WTG
uid 3857,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3858,0
va (VaSet
font "Verdana,12,0"
)
xt "21100,132300,32000,133700"
st "ADC_CH19_CS"
ju 2
blo "32000,133500"
tm "WireNameMgr"
)
)
)
*90 (PortIoOut
uid 3859,0
shape (CompositeShape
uid 3860,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3861,0
sl 0
ro 90
xt "33000,104625,34500,105375"
)
(Line
uid 3862,0
sl 0
ro 90
xt "34500,105000,35000,105000"
pts [
"35000,105000"
"34500,105000"
]
)
]
)
tg (WTG
uid 3863,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3864,0
va (VaSet
font "Verdana,12,0"
)
xt "21900,104300,32000,105700"
st "ADC_CH5_CS"
ju 2
blo "32000,105500"
tm "WireNameMgr"
)
)
)
*91 (PortIoOut
uid 3865,0
shape (CompositeShape
uid 3866,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3867,0
sl 0
ro 90
xt "33000,124625,34500,125375"
)
(Line
uid 3868,0
sl 0
ro 90
xt "34500,125000,35000,125000"
pts [
"35000,125000"
"34500,125000"
]
)
]
)
tg (WTG
uid 3869,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3870,0
va (VaSet
font "Verdana,12,0"
)
xt "21100,124300,32000,125700"
st "ADC_CH15_CS"
ju 2
blo "32000,125500"
tm "WireNameMgr"
)
)
)
*92 (PortIoOut
uid 3871,0
shape (CompositeShape
uid 3872,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3873,0
sl 0
ro 90
xt "33000,98625,34500,99375"
)
(Line
uid 3874,0
sl 0
ro 90
xt "34500,99000,35000,99000"
pts [
"35000,99000"
"34500,99000"
]
)
]
)
tg (WTG
uid 3875,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3876,0
va (VaSet
font "Verdana,12,0"
)
xt "21900,98300,32000,99700"
st "ADC_CH2_CS"
ju 2
blo "32000,99500"
tm "WireNameMgr"
)
)
)
*93 (PortIoOut
uid 3877,0
shape (CompositeShape
uid 3878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3879,0
sl 0
ro 90
xt "33000,102625,34500,103375"
)
(Line
uid 3880,0
sl 0
ro 90
xt "34500,103000,35000,103000"
pts [
"35000,103000"
"34500,103000"
]
)
]
)
tg (WTG
uid 3881,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3882,0
va (VaSet
font "Verdana,12,0"
)
xt "21900,102300,32000,103700"
st "ADC_CH4_CS"
ju 2
blo "32000,103500"
tm "WireNameMgr"
)
)
)
*94 (PortIoOut
uid 3883,0
shape (CompositeShape
uid 3884,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3885,0
sl 0
ro 90
xt "33000,100625,34500,101375"
)
(Line
uid 3886,0
sl 0
ro 90
xt "34500,101000,35000,101000"
pts [
"35000,101000"
"34500,101000"
]
)
]
)
tg (WTG
uid 3887,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3888,0
va (VaSet
font "Verdana,12,0"
)
xt "21900,100300,32000,101700"
st "ADC_CH3_CS"
ju 2
blo "32000,101500"
tm "WireNameMgr"
)
)
)
*95 (PortIoOut
uid 3889,0
shape (CompositeShape
uid 3890,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3891,0
sl 0
ro 90
xt "33000,94625,34500,95375"
)
(Line
uid 3892,0
sl 0
ro 90
xt "34500,95000,35000,95000"
pts [
"35000,95000"
"34500,95000"
]
)
]
)
tg (WTG
uid 3893,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3894,0
va (VaSet
font "Verdana,12,0"
)
xt "21900,94300,32000,95700"
st "ADC_CH0_CS"
ju 2
blo "32000,95500"
tm "WireNameMgr"
)
)
)
*96 (PortIoOut
uid 4219,0
shape (CompositeShape
uid 4220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4221,0
sl 0
ro 270
xt "90500,45625,92000,46375"
)
(Line
uid 4222,0
sl 0
ro 270
xt "90000,46000,90500,46000"
pts [
"90000,46000"
"90500,46000"
]
)
]
)
tg (WTG
uid 4223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4224,0
va (VaSet
font "Verdana,12,0"
)
xt "93000,45500,100400,46900"
st "ADC_SCLK"
blo "93000,46700"
tm "WireNameMgr"
)
)
)
*97 (Net
uid 4231,0
lang 11
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 45
suid 65,0
)
declText (MLText
uid 4232,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,52000,11300,53000"
st "ADC_SCLK      : std_ulogic
"
)
)
*98 (PortIoOut
uid 4233,0
shape (CompositeShape
uid 4234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4235,0
sl 0
ro 270
xt "35500,136625,37000,137375"
)
(Line
uid 4236,0
sl 0
ro 270
xt "35000,137000,35500,137000"
pts [
"35000,137000"
"35500,137000"
]
)
]
)
tg (WTG
uid 4237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4238,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,136500,45900,137900"
st "BP_PWM1A"
blo "38000,137700"
tm "WireNameMgr"
)
)
)
*99 (Net
uid 4245,0
lang 11
decl (Decl
n "BP_PWM1A"
t "std_ulogic"
o 52
suid 66,0
)
declText (MLText
uid 4246,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,59000,11500,60000"
st "BP_PWM1A      : std_ulogic
"
)
)
*100 (PortIoOut
uid 4247,0
shape (CompositeShape
uid 4248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4249,0
sl 0
ro 270
xt "35500,138625,37000,139375"
)
(Line
uid 4250,0
sl 0
ro 270
xt "35000,139000,35500,139000"
pts [
"35000,139000"
"35500,139000"
]
)
]
)
tg (WTG
uid 4251,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4252,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,138500,45900,139900"
st "BP_PWM1B"
blo "38000,139700"
tm "WireNameMgr"
)
)
)
*101 (Net
uid 4259,0
lang 11
decl (Decl
n "BP_PWM1B"
t "std_ulogic"
o 53
suid 67,0
)
declText (MLText
uid 4260,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,60000,11500,61000"
st "BP_PWM1B      : std_ulogic
"
)
)
*102 (PortIoOut
uid 4261,0
shape (CompositeShape
uid 4262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4263,0
sl 0
ro 270
xt "35500,140625,37000,141375"
)
(Line
uid 4264,0
sl 0
ro 270
xt "35000,141000,35500,141000"
pts [
"35000,141000"
"35500,141000"
]
)
]
)
tg (WTG
uid 4265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4266,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,140500,45900,141900"
st "BP_PWM2A"
blo "38000,141700"
tm "WireNameMgr"
)
)
)
*103 (Net
uid 4273,0
lang 11
decl (Decl
n "BP_PWM2A"
t "std_ulogic"
o 54
suid 68,0
)
declText (MLText
uid 4274,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,61000,11500,62000"
st "BP_PWM2A      : std_ulogic
"
)
)
*104 (PortIoOut
uid 4275,0
shape (CompositeShape
uid 4276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4277,0
sl 0
ro 270
xt "35500,142625,37000,143375"
)
(Line
uid 4278,0
sl 0
ro 270
xt "35000,143000,35500,143000"
pts [
"35000,143000"
"35500,143000"
]
)
]
)
tg (WTG
uid 4279,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4280,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,142500,45900,143900"
st "BP_PWM2B"
blo "38000,143700"
tm "WireNameMgr"
)
)
)
*105 (Net
uid 4287,0
lang 11
decl (Decl
n "BP_PWM2B"
t "std_ulogic"
o 55
suid 69,0
)
declText (MLText
uid 4288,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,62000,11500,63000"
st "BP_PWM2B      : std_ulogic
"
)
)
*106 (PortIoOut
uid 4289,0
shape (CompositeShape
uid 4290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4291,0
sl 0
ro 270
xt "35500,144625,37000,145375"
)
(Line
uid 4292,0
sl 0
ro 270
xt "35000,145000,35500,145000"
pts [
"35000,145000"
"35500,145000"
]
)
]
)
tg (WTG
uid 4293,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4294,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,144500,45900,145900"
st "BP_PWM3A"
blo "38000,145700"
tm "WireNameMgr"
)
)
)
*107 (Net
uid 4301,0
lang 11
decl (Decl
n "BP_PWM3A"
t "std_ulogic"
o 56
suid 70,0
)
declText (MLText
uid 4302,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,63000,11500,64000"
st "BP_PWM3A      : std_ulogic
"
)
)
*108 (PortIoOut
uid 4303,0
shape (CompositeShape
uid 4304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4305,0
sl 0
ro 270
xt "35500,146625,37000,147375"
)
(Line
uid 4306,0
sl 0
ro 270
xt "35000,147000,35500,147000"
pts [
"35000,147000"
"35500,147000"
]
)
]
)
tg (WTG
uid 4307,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4308,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,146500,45900,147900"
st "BP_PWM3B"
blo "38000,147700"
tm "WireNameMgr"
)
)
)
*109 (Net
uid 4315,0
lang 11
decl (Decl
n "BP_PWM3B"
t "std_ulogic"
o 57
suid 71,0
)
declText (MLText
uid 4316,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,64000,11500,65000"
st "BP_PWM3B      : std_ulogic
"
)
)
*110 (PortIoOut
uid 4317,0
shape (CompositeShape
uid 4318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4319,0
sl 0
ro 270
xt "35500,148625,37000,149375"
)
(Line
uid 4320,0
sl 0
ro 270
xt "35000,149000,35500,149000"
pts [
"35000,149000"
"35500,149000"
]
)
]
)
tg (WTG
uid 4321,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4322,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,148500,45900,149900"
st "BP_PWM4A"
blo "38000,149700"
tm "WireNameMgr"
)
)
)
*111 (Net
uid 4329,0
lang 11
decl (Decl
n "BP_PWM4A"
t "std_ulogic"
o 58
suid 72,0
)
declText (MLText
uid 4330,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,65000,11500,66000"
st "BP_PWM4A      : std_ulogic
"
)
)
*112 (PortIoOut
uid 4331,0
shape (CompositeShape
uid 4332,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4333,0
sl 0
ro 270
xt "35500,150625,37000,151375"
)
(Line
uid 4334,0
sl 0
ro 270
xt "35000,151000,35500,151000"
pts [
"35000,151000"
"35500,151000"
]
)
]
)
tg (WTG
uid 4335,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4336,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,150500,45900,151900"
st "BP_PWM4B"
blo "38000,151700"
tm "WireNameMgr"
)
)
)
*113 (Net
uid 4343,0
lang 11
decl (Decl
n "BP_PWM4B"
t "std_ulogic"
o 59
suid 73,0
)
declText (MLText
uid 4344,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,66000,11500,67000"
st "BP_PWM4B      : std_ulogic
"
)
)
*114 (PortIoOut
uid 4345,0
shape (CompositeShape
uid 4346,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4347,0
sl 0
ro 270
xt "35500,152625,37000,153375"
)
(Line
uid 4348,0
sl 0
ro 270
xt "35000,153000,35500,153000"
pts [
"35000,153000"
"35500,153000"
]
)
]
)
tg (WTG
uid 4349,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4350,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,152500,45900,153900"
st "BP_PWM5A"
blo "38000,153700"
tm "WireNameMgr"
)
)
)
*115 (Net
uid 4357,0
lang 11
decl (Decl
n "BP_PWM5A"
t "std_ulogic"
o 60
suid 74,0
)
declText (MLText
uid 4358,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,67000,11500,68000"
st "BP_PWM5A      : std_ulogic
"
)
)
*116 (PortIoOut
uid 4359,0
shape (CompositeShape
uid 4360,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4361,0
sl 0
ro 270
xt "35500,154625,37000,155375"
)
(Line
uid 4362,0
sl 0
ro 270
xt "35000,155000,35500,155000"
pts [
"35000,155000"
"35500,155000"
]
)
]
)
tg (WTG
uid 4363,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4364,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,154500,45900,155900"
st "BP_PWM5B"
blo "38000,155700"
tm "WireNameMgr"
)
)
)
*117 (Net
uid 4371,0
lang 11
decl (Decl
n "BP_PWM5B"
t "std_ulogic"
o 61
suid 75,0
)
declText (MLText
uid 4372,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,68000,11500,69000"
st "BP_PWM5B      : std_ulogic
"
)
)
*118 (PortIoOut
uid 4373,0
shape (CompositeShape
uid 4374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4375,0
sl 0
ro 270
xt "35500,156625,37000,157375"
)
(Line
uid 4376,0
sl 0
ro 270
xt "35000,157000,35500,157000"
pts [
"35000,157000"
"35500,157000"
]
)
]
)
tg (WTG
uid 4377,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4378,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,156500,45900,157900"
st "BP_PWM6A"
blo "38000,157700"
tm "WireNameMgr"
)
)
)
*119 (Net
uid 4385,0
lang 11
decl (Decl
n "BP_PWM6A"
t "std_ulogic"
o 62
suid 76,0
)
declText (MLText
uid 4386,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,69000,11500,70000"
st "BP_PWM6A      : std_ulogic
"
)
)
*120 (PortIoOut
uid 4387,0
shape (CompositeShape
uid 4388,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4389,0
sl 0
ro 270
xt "35500,158625,37000,159375"
)
(Line
uid 4390,0
sl 0
ro 270
xt "35000,159000,35500,159000"
pts [
"35000,159000"
"35500,159000"
]
)
]
)
tg (WTG
uid 4391,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4392,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,158500,45900,159900"
st "BP_PWM6B"
blo "38000,159700"
tm "WireNameMgr"
)
)
)
*121 (Net
uid 4399,0
lang 11
decl (Decl
n "BP_PWM6B"
t "std_ulogic"
o 63
suid 77,0
)
declText (MLText
uid 4400,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,70000,11500,71000"
st "BP_PWM6B      : std_ulogic
"
)
)
*122 (PortIoOut
uid 4401,0
shape (CompositeShape
uid 4402,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4403,0
sl 0
ro 270
xt "35500,160625,37000,161375"
)
(Line
uid 4404,0
sl 0
ro 270
xt "35000,161000,35500,161000"
pts [
"35000,161000"
"35500,161000"
]
)
]
)
tg (WTG
uid 4405,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4406,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,160500,45900,161900"
st "BP_PWM7A"
blo "38000,161700"
tm "WireNameMgr"
)
)
)
*123 (Net
uid 4413,0
lang 11
decl (Decl
n "BP_PWM7A"
t "std_ulogic"
o 64
suid 78,0
)
declText (MLText
uid 4414,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,71000,11500,72000"
st "BP_PWM7A      : std_ulogic
"
)
)
*124 (PortIoOut
uid 4415,0
shape (CompositeShape
uid 4416,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4417,0
sl 0
ro 270
xt "35500,162625,37000,163375"
)
(Line
uid 4418,0
sl 0
ro 270
xt "35000,163000,35500,163000"
pts [
"35000,163000"
"35500,163000"
]
)
]
)
tg (WTG
uid 4419,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4420,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,162500,45900,163900"
st "BP_PWM7B"
blo "38000,163700"
tm "WireNameMgr"
)
)
)
*125 (Net
uid 4427,0
lang 11
decl (Decl
n "BP_PWM7B"
t "std_ulogic"
o 65
suid 79,0
)
declText (MLText
uid 4428,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,72000,11500,73000"
st "BP_PWM7B      : std_ulogic
"
)
)
*126 (PortIoOut
uid 4429,0
shape (CompositeShape
uid 4430,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4431,0
sl 0
ro 270
xt "35500,164625,37000,165375"
)
(Line
uid 4432,0
sl 0
ro 270
xt "35000,165000,35500,165000"
pts [
"35000,165000"
"35500,165000"
]
)
]
)
tg (WTG
uid 4433,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4434,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,164500,45900,165900"
st "BP_PWM8A"
blo "38000,165700"
tm "WireNameMgr"
)
)
)
*127 (Net
uid 4441,0
lang 11
decl (Decl
n "BP_PWM8A"
t "std_ulogic"
o 66
suid 80,0
)
declText (MLText
uid 4442,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,73000,11500,74000"
st "BP_PWM8A      : std_ulogic
"
)
)
*128 (PortIoOut
uid 4443,0
shape (CompositeShape
uid 4444,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4445,0
sl 0
ro 270
xt "35500,166625,37000,167375"
)
(Line
uid 4446,0
sl 0
ro 270
xt "35000,167000,35500,167000"
pts [
"35000,167000"
"35500,167000"
]
)
]
)
tg (WTG
uid 4447,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4448,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,166500,45900,167900"
st "BP_PWM8B"
blo "38000,167700"
tm "WireNameMgr"
)
)
)
*129 (Net
uid 4455,0
lang 11
decl (Decl
n "BP_PWM8B"
t "std_ulogic"
o 67
suid 81,0
)
declText (MLText
uid 4456,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,74000,11500,75000"
st "BP_PWM8B      : std_ulogic
"
)
)
*130 (PortIoOut
uid 4457,0
shape (CompositeShape
uid 4458,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4459,0
sl 0
ro 270
xt "35500,168625,37000,169375"
)
(Line
uid 4460,0
sl 0
ro 270
xt "35000,169000,35500,169000"
pts [
"35000,169000"
"35500,169000"
]
)
]
)
tg (WTG
uid 4461,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4462,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,168500,45900,169900"
st "BP_PWM9A"
blo "38000,169700"
tm "WireNameMgr"
)
)
)
*131 (Net
uid 4469,0
lang 11
decl (Decl
n "BP_PWM9A"
t "std_ulogic"
o 68
suid 82,0
)
declText (MLText
uid 4470,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,75000,11500,76000"
st "BP_PWM9A      : std_ulogic
"
)
)
*132 (PortIoOut
uid 4471,0
shape (CompositeShape
uid 4472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4473,0
sl 0
ro 270
xt "35500,170625,37000,171375"
)
(Line
uid 4474,0
sl 0
ro 270
xt "35000,171000,35500,171000"
pts [
"35000,171000"
"35500,171000"
]
)
]
)
tg (WTG
uid 4475,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4476,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,170500,45900,171900"
st "BP_PWM9B"
blo "38000,171700"
tm "WireNameMgr"
)
)
)
*133 (Net
uid 4483,0
lang 11
decl (Decl
n "BP_PWM9B"
t "std_ulogic"
o 69
suid 83,0
)
declText (MLText
uid 4484,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,76000,11500,77000"
st "BP_PWM9B      : std_ulogic
"
)
)
*134 (PortIoOut
uid 4485,0
shape (CompositeShape
uid 4486,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4487,0
sl 0
ro 270
xt "35500,172625,37000,173375"
)
(Line
uid 4488,0
sl 0
ro 270
xt "35000,173000,35500,173000"
pts [
"35000,173000"
"35500,173000"
]
)
]
)
tg (WTG
uid 4489,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4490,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,172500,46700,173900"
st "BP_PWM10A"
blo "38000,173700"
tm "WireNameMgr"
)
)
)
*135 (Net
uid 4497,0
lang 11
decl (Decl
n "BP_PWM10A"
t "std_ulogic"
o 46
suid 84,0
)
declText (MLText
uid 4498,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,53000,11700,54000"
st "BP_PWM10A     : std_ulogic
"
)
)
*136 (PortIoOut
uid 4499,0
shape (CompositeShape
uid 4500,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4501,0
sl 0
ro 270
xt "35500,174625,37000,175375"
)
(Line
uid 4502,0
sl 0
ro 270
xt "35000,175000,35500,175000"
pts [
"35000,175000"
"35500,175000"
]
)
]
)
tg (WTG
uid 4503,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4504,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,174500,46700,175900"
st "BP_PWM10B"
blo "38000,175700"
tm "WireNameMgr"
)
)
)
*137 (Net
uid 4511,0
lang 11
decl (Decl
n "BP_PWM10B"
t "std_ulogic"
o 47
suid 85,0
)
declText (MLText
uid 4512,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,54000,11700,55000"
st "BP_PWM10B     : std_ulogic
"
)
)
*138 (PortIoOut
uid 4513,0
shape (CompositeShape
uid 4514,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4515,0
sl 0
ro 270
xt "35500,176625,37000,177375"
)
(Line
uid 4516,0
sl 0
ro 270
xt "35000,177000,35500,177000"
pts [
"35000,177000"
"35500,177000"
]
)
]
)
tg (WTG
uid 4517,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4518,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,176500,46700,177900"
st "BP_PWM11A"
blo "38000,177700"
tm "WireNameMgr"
)
)
)
*139 (Net
uid 4525,0
lang 11
decl (Decl
n "BP_PWM11A"
t "std_ulogic"
o 48
suid 86,0
)
declText (MLText
uid 4526,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,55000,11700,56000"
st "BP_PWM11A     : std_ulogic
"
)
)
*140 (PortIoOut
uid 4527,0
shape (CompositeShape
uid 4528,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4529,0
sl 0
ro 270
xt "35500,178625,37000,179375"
)
(Line
uid 4530,0
sl 0
ro 270
xt "35000,179000,35500,179000"
pts [
"35000,179000"
"35500,179000"
]
)
]
)
tg (WTG
uid 4531,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4532,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,178500,46700,179900"
st "BP_PWM11B"
blo "38000,179700"
tm "WireNameMgr"
)
)
)
*141 (Net
uid 4539,0
lang 11
decl (Decl
n "BP_PWM11B"
t "std_ulogic"
o 49
suid 87,0
)
declText (MLText
uid 4540,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,56000,11700,57000"
st "BP_PWM11B     : std_ulogic
"
)
)
*142 (PortIoOut
uid 4541,0
shape (CompositeShape
uid 4542,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4543,0
sl 0
ro 270
xt "35500,180625,37000,181375"
)
(Line
uid 4544,0
sl 0
ro 270
xt "35000,181000,35500,181000"
pts [
"35000,181000"
"35500,181000"
]
)
]
)
tg (WTG
uid 4545,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4546,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,180500,46700,181900"
st "BP_PWM12A"
blo "38000,181700"
tm "WireNameMgr"
)
)
)
*143 (Net
uid 4553,0
lang 11
decl (Decl
n "BP_PWM12A"
t "std_ulogic"
o 50
suid 88,0
)
declText (MLText
uid 4554,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,57000,11700,58000"
st "BP_PWM12A     : std_ulogic
"
)
)
*144 (PortIoOut
uid 4555,0
shape (CompositeShape
uid 4556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4557,0
sl 0
ro 270
xt "35500,182625,37000,183375"
)
(Line
uid 4558,0
sl 0
ro 270
xt "35000,183000,35500,183000"
pts [
"35000,183000"
"35500,183000"
]
)
]
)
tg (WTG
uid 4559,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4560,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,182500,46700,183900"
st "BP_PWM12B"
blo "38000,183700"
tm "WireNameMgr"
)
)
)
*145 (Net
uid 4567,0
lang 11
decl (Decl
n "BP_PWM12B"
t "std_ulogic"
o 51
suid 89,0
)
declText (MLText
uid 4568,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,58000,11700,59000"
st "BP_PWM12B     : std_ulogic
"
)
)
*146 (PortIoInOut
uid 4804,0
shape (CompositeShape
uid 4805,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4806,0
sl 0
xt "35500,184625,37000,185375"
)
(Line
uid 4807,0
sl 0
xt "35000,185000,35500,185000"
pts [
"35000,185000"
"35500,185000"
]
)
]
)
tg (WTG
uid 4808,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4809,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,184500,46000,185900"
st "BP_GPIO_0"
blo "38000,185700"
tm "WireNameMgr"
)
)
)
*147 (Net
uid 4816,0
lang 11
decl (Decl
n "BP_GPIO_0"
t "std_ulogic"
o 76
suid 90,0
)
declText (MLText
uid 4817,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,83000,11200,84000"
st "BP_GPIO_0     : std_ulogic
"
)
)
*148 (PortIoInOut
uid 4818,0
shape (CompositeShape
uid 4819,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4820,0
sl 0
xt "35500,186625,37000,187375"
)
(Line
uid 4821,0
sl 0
xt "35000,187000,35500,187000"
pts [
"35000,187000"
"35500,187000"
]
)
]
)
tg (WTG
uid 4822,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4823,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,186500,46000,187900"
st "BP_GPIO_1"
blo "38000,187700"
tm "WireNameMgr"
)
)
)
*149 (Net
uid 4830,0
lang 11
decl (Decl
n "BP_GPIO_1"
t "std_ulogic"
o 77
suid 91,0
)
declText (MLText
uid 4831,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,84000,11200,85000"
st "BP_GPIO_1     : std_ulogic
"
)
)
*150 (PortIoInOut
uid 4832,0
shape (CompositeShape
uid 4833,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4834,0
sl 0
xt "35500,188625,37000,189375"
)
(Line
uid 4835,0
sl 0
xt "35000,189000,35500,189000"
pts [
"35000,189000"
"35500,189000"
]
)
]
)
tg (WTG
uid 4836,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4837,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,188500,46000,189900"
st "BP_GPIO_2"
blo "38000,189700"
tm "WireNameMgr"
)
)
)
*151 (Net
uid 4844,0
lang 11
decl (Decl
n "BP_GPIO_2"
t "std_ulogic"
o 87
suid 92,0
)
declText (MLText
uid 4845,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,94000,11200,95000"
st "BP_GPIO_2     : std_ulogic
"
)
)
*152 (PortIoInOut
uid 4846,0
shape (CompositeShape
uid 4847,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4848,0
sl 0
xt "35500,190625,37000,191375"
)
(Line
uid 4849,0
sl 0
xt "35000,191000,35500,191000"
pts [
"35000,191000"
"35500,191000"
]
)
]
)
tg (WTG
uid 4850,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4851,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,190500,46000,191900"
st "BP_GPIO_3"
blo "38000,191700"
tm "WireNameMgr"
)
)
)
*153 (Net
uid 4858,0
lang 11
decl (Decl
n "BP_GPIO_3"
t "std_ulogic"
o 97
suid 93,0
)
declText (MLText
uid 4859,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,104000,11200,105000"
st "BP_GPIO_3     : std_ulogic
"
)
)
*154 (PortIoInOut
uid 4860,0
shape (CompositeShape
uid 4861,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4862,0
sl 0
xt "35500,192625,37000,193375"
)
(Line
uid 4863,0
sl 0
xt "35000,193000,35500,193000"
pts [
"35000,193000"
"35500,193000"
]
)
]
)
tg (WTG
uid 4864,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4865,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,192500,46000,193900"
st "BP_GPIO_4"
blo "38000,193700"
tm "WireNameMgr"
)
)
)
*155 (Net
uid 4872,0
lang 11
decl (Decl
n "BP_GPIO_4"
t "std_ulogic"
o 105
suid 94,0
)
declText (MLText
uid 4873,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,112000,11200,113000"
st "BP_GPIO_4     : std_ulogic
"
)
)
*156 (PortIoInOut
uid 4874,0
shape (CompositeShape
uid 4875,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4876,0
sl 0
xt "35500,194625,37000,195375"
)
(Line
uid 4877,0
sl 0
xt "35000,195000,35500,195000"
pts [
"35000,195000"
"35500,195000"
]
)
]
)
tg (WTG
uid 4878,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4879,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,194500,46000,195900"
st "BP_GPIO_5"
blo "38000,195700"
tm "WireNameMgr"
)
)
)
*157 (Net
uid 4886,0
lang 11
decl (Decl
n "BP_GPIO_5"
t "std_ulogic"
o 106
suid 95,0
)
declText (MLText
uid 4887,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,113000,11200,114000"
st "BP_GPIO_5     : std_ulogic
"
)
)
*158 (PortIoInOut
uid 4888,0
shape (CompositeShape
uid 4889,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4890,0
sl 0
xt "35500,196625,37000,197375"
)
(Line
uid 4891,0
sl 0
xt "35000,197000,35500,197000"
pts [
"35000,197000"
"35500,197000"
]
)
]
)
tg (WTG
uid 4892,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4893,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,196500,46000,197900"
st "BP_GPIO_6"
blo "38000,197700"
tm "WireNameMgr"
)
)
)
*159 (Net
uid 4900,0
lang 11
decl (Decl
n "BP_GPIO_6"
t "std_ulogic"
o 107
suid 96,0
)
declText (MLText
uid 4901,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,114000,11200,115000"
st "BP_GPIO_6     : std_ulogic
"
)
)
*160 (PortIoInOut
uid 4902,0
shape (CompositeShape
uid 4903,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4904,0
sl 0
xt "35500,198625,37000,199375"
)
(Line
uid 4905,0
sl 0
xt "35000,199000,35500,199000"
pts [
"35000,199000"
"35500,199000"
]
)
]
)
tg (WTG
uid 4906,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4907,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,198500,46000,199900"
st "BP_GPIO_7"
blo "38000,199700"
tm "WireNameMgr"
)
)
)
*161 (Net
uid 4914,0
lang 11
decl (Decl
n "BP_GPIO_7"
t "std_ulogic"
o 108
suid 97,0
)
declText (MLText
uid 4915,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,115000,11200,116000"
st "BP_GPIO_7     : std_ulogic
"
)
)
*162 (PortIoInOut
uid 4916,0
shape (CompositeShape
uid 4917,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4918,0
sl 0
xt "35500,200625,37000,201375"
)
(Line
uid 4919,0
sl 0
xt "35000,201000,35500,201000"
pts [
"35000,201000"
"35500,201000"
]
)
]
)
tg (WTG
uid 4920,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4921,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,200500,46000,201900"
st "BP_GPIO_8"
blo "38000,201700"
tm "WireNameMgr"
)
)
)
*163 (Net
uid 4928,0
lang 11
decl (Decl
n "BP_GPIO_8"
t "std_ulogic"
o 109
suid 98,0
)
declText (MLText
uid 4929,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,116000,11200,117000"
st "BP_GPIO_8     : std_ulogic
"
)
)
*164 (PortIoInOut
uid 4930,0
shape (CompositeShape
uid 4931,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4932,0
sl 0
xt "35500,202625,37000,203375"
)
(Line
uid 4933,0
sl 0
xt "35000,203000,35500,203000"
pts [
"35000,203000"
"35500,203000"
]
)
]
)
tg (WTG
uid 4934,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4935,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,202500,46000,203900"
st "BP_GPIO_9"
blo "38000,203700"
tm "WireNameMgr"
)
)
)
*165 (Net
uid 4942,0
lang 11
decl (Decl
n "BP_GPIO_9"
t "std_ulogic"
o 110
suid 99,0
)
declText (MLText
uid 4943,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,117000,11200,118000"
st "BP_GPIO_9     : std_ulogic
"
)
)
*166 (PortIoInOut
uid 4944,0
shape (CompositeShape
uid 4945,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4946,0
sl 0
xt "35500,204625,37000,205375"
)
(Line
uid 4947,0
sl 0
xt "35000,205000,35500,205000"
pts [
"35000,205000"
"35500,205000"
]
)
]
)
tg (WTG
uid 4948,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4949,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,204500,47600,205900"
st "BP_GPIO_10"
blo "38000,205700"
tm "WireNameMgr"
)
)
)
*167 (Net
uid 4956,0
lang 11
decl (Decl
n "BP_GPIO_10"
t "std_ulogic"
o 78
suid 100,0
)
declText (MLText
uid 4957,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,85000,11400,86000"
st "BP_GPIO_10    : std_ulogic
"
)
)
*168 (PortIoInOut
uid 4958,0
shape (CompositeShape
uid 4959,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4960,0
sl 0
xt "35500,206625,37000,207375"
)
(Line
uid 4961,0
sl 0
xt "35000,207000,35500,207000"
pts [
"35000,207000"
"35500,207000"
]
)
]
)
tg (WTG
uid 4962,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4963,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,206500,47600,207900"
st "BP_GPIO_11"
blo "38000,207700"
tm "WireNameMgr"
)
)
)
*169 (Net
uid 4970,0
lang 11
decl (Decl
n "BP_GPIO_11"
t "std_ulogic"
o 79
suid 101,0
)
declText (MLText
uid 4971,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,86000,11400,87000"
st "BP_GPIO_11    : std_ulogic
"
)
)
*170 (PortIoInOut
uid 4972,0
shape (CompositeShape
uid 4973,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4974,0
sl 0
xt "35500,208625,37000,209375"
)
(Line
uid 4975,0
sl 0
xt "35000,209000,35500,209000"
pts [
"35000,209000"
"35500,209000"
]
)
]
)
tg (WTG
uid 4976,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4977,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,208500,47600,209900"
st "BP_GPIO_13"
blo "38000,209700"
tm "WireNameMgr"
)
)
)
*171 (Net
uid 4984,0
lang 11
decl (Decl
n "BP_GPIO_13"
t "std_ulogic"
o 80
suid 102,0
)
declText (MLText
uid 4985,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,87000,11400,88000"
st "BP_GPIO_13    : std_ulogic
"
)
)
*172 (PortIoInOut
uid 4986,0
shape (CompositeShape
uid 4987,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 4988,0
sl 0
xt "35500,210625,37000,211375"
)
(Line
uid 4989,0
sl 0
xt "35000,211000,35500,211000"
pts [
"35000,211000"
"35500,211000"
]
)
]
)
tg (WTG
uid 4990,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4991,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,210500,47600,211900"
st "BP_GPIO_14"
blo "38000,211700"
tm "WireNameMgr"
)
)
)
*173 (Net
uid 4998,0
lang 11
decl (Decl
n "BP_GPIO_14"
t "std_ulogic"
o 81
suid 103,0
)
declText (MLText
uid 4999,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,88000,11400,89000"
st "BP_GPIO_14    : std_ulogic
"
)
)
*174 (PortIoInOut
uid 5000,0
shape (CompositeShape
uid 5001,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5002,0
sl 0
xt "35500,212625,37000,213375"
)
(Line
uid 5003,0
sl 0
xt "35000,213000,35500,213000"
pts [
"35000,213000"
"35500,213000"
]
)
]
)
tg (WTG
uid 5004,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5005,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,212500,47600,213900"
st "BP_GPIO_15"
blo "38000,213700"
tm "WireNameMgr"
)
)
)
*175 (Net
uid 5012,0
lang 11
decl (Decl
n "BP_GPIO_15"
t "std_ulogic"
o 82
suid 104,0
)
declText (MLText
uid 5013,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,89000,11400,90000"
st "BP_GPIO_15    : std_ulogic
"
)
)
*176 (PortIoInOut
uid 5014,0
shape (CompositeShape
uid 5015,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5016,0
sl 0
xt "35500,214625,37000,215375"
)
(Line
uid 5017,0
sl 0
xt "35000,215000,35500,215000"
pts [
"35000,215000"
"35500,215000"
]
)
]
)
tg (WTG
uid 5018,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5019,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,214500,47600,215900"
st "BP_GPIO_16"
blo "38000,215700"
tm "WireNameMgr"
)
)
)
*177 (Net
uid 5026,0
lang 11
decl (Decl
n "BP_GPIO_16"
t "std_ulogic"
o 83
suid 105,0
)
declText (MLText
uid 5027,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,90000,11400,91000"
st "BP_GPIO_16    : std_ulogic
"
)
)
*178 (PortIoInOut
uid 5028,0
shape (CompositeShape
uid 5029,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5030,0
sl 0
xt "35500,216625,37000,217375"
)
(Line
uid 5031,0
sl 0
xt "35000,217000,35500,217000"
pts [
"35000,217000"
"35500,217000"
]
)
]
)
tg (WTG
uid 5032,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5033,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,216500,47600,217900"
st "BP_GPIO_17"
blo "38000,217700"
tm "WireNameMgr"
)
)
)
*179 (Net
uid 5040,0
lang 11
decl (Decl
n "BP_GPIO_17"
t "std_ulogic"
o 84
suid 106,0
)
declText (MLText
uid 5041,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,91000,11400,92000"
st "BP_GPIO_17    : std_ulogic
"
)
)
*180 (PortIoInOut
uid 5042,0
shape (CompositeShape
uid 5043,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5044,0
sl 0
xt "35500,218625,37000,219375"
)
(Line
uid 5045,0
sl 0
xt "35000,219000,35500,219000"
pts [
"35000,219000"
"35500,219000"
]
)
]
)
tg (WTG
uid 5046,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5047,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,218500,47600,219900"
st "BP_GPIO_18"
blo "38000,219700"
tm "WireNameMgr"
)
)
)
*181 (Net
uid 5054,0
lang 11
decl (Decl
n "BP_GPIO_18"
t "std_ulogic"
o 85
suid 107,0
)
declText (MLText
uid 5055,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,92000,11400,93000"
st "BP_GPIO_18    : std_ulogic
"
)
)
*182 (PortIoInOut
uid 5056,0
shape (CompositeShape
uid 5057,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5058,0
sl 0
xt "35500,220625,37000,221375"
)
(Line
uid 5059,0
sl 0
xt "35000,221000,35500,221000"
pts [
"35000,221000"
"35500,221000"
]
)
]
)
tg (WTG
uid 5060,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5061,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,220500,47600,221900"
st "BP_GPIO_19"
blo "38000,221700"
tm "WireNameMgr"
)
)
)
*183 (Net
uid 5068,0
lang 11
decl (Decl
n "BP_GPIO_19"
t "std_ulogic"
o 86
suid 108,0
)
declText (MLText
uid 5069,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,93000,11400,94000"
st "BP_GPIO_19    : std_ulogic
"
)
)
*184 (PortIoInOut
uid 5070,0
shape (CompositeShape
uid 5071,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5072,0
sl 0
xt "35500,222625,37000,223375"
)
(Line
uid 5073,0
sl 0
xt "35000,223000,35500,223000"
pts [
"35000,223000"
"35500,223000"
]
)
]
)
tg (WTG
uid 5074,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5075,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,222500,47600,223900"
st "BP_GPIO_20"
blo "38000,223700"
tm "WireNameMgr"
)
)
)
*185 (Net
uid 5082,0
lang 11
decl (Decl
n "BP_GPIO_20"
t "std_ulogic"
o 88
suid 109,0
)
declText (MLText
uid 5083,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,95000,11400,96000"
st "BP_GPIO_20    : std_ulogic
"
)
)
*186 (PortIoInOut
uid 5084,0
shape (CompositeShape
uid 5085,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5086,0
sl 0
xt "35500,224625,37000,225375"
)
(Line
uid 5087,0
sl 0
xt "35000,225000,35500,225000"
pts [
"35000,225000"
"35500,225000"
]
)
]
)
tg (WTG
uid 5088,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5089,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,224500,47600,225900"
st "BP_GPIO_21"
blo "38000,225700"
tm "WireNameMgr"
)
)
)
*187 (Net
uid 5096,0
lang 11
decl (Decl
n "BP_GPIO_21"
t "std_ulogic"
o 89
suid 110,0
)
declText (MLText
uid 5097,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,96000,11400,97000"
st "BP_GPIO_21    : std_ulogic
"
)
)
*188 (PortIoInOut
uid 5098,0
shape (CompositeShape
uid 5099,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5100,0
sl 0
xt "35500,226625,37000,227375"
)
(Line
uid 5101,0
sl 0
xt "35000,227000,35500,227000"
pts [
"35000,227000"
"35500,227000"
]
)
]
)
tg (WTG
uid 5102,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5103,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,226500,47600,227900"
st "BP_GPIO_22"
blo "38000,227700"
tm "WireNameMgr"
)
)
)
*189 (Net
uid 5110,0
lang 11
decl (Decl
n "BP_GPIO_22"
t "std_ulogic"
o 90
suid 111,0
)
declText (MLText
uid 5111,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,97000,11400,98000"
st "BP_GPIO_22    : std_ulogic
"
)
)
*190 (PortIoInOut
uid 5112,0
shape (CompositeShape
uid 5113,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5114,0
sl 0
xt "35500,228625,37000,229375"
)
(Line
uid 5115,0
sl 0
xt "35000,229000,35500,229000"
pts [
"35000,229000"
"35500,229000"
]
)
]
)
tg (WTG
uid 5116,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5117,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,228500,47600,229900"
st "BP_GPIO_23"
blo "38000,229700"
tm "WireNameMgr"
)
)
)
*191 (Net
uid 5124,0
lang 11
decl (Decl
n "BP_GPIO_23"
t "std_ulogic"
o 91
suid 112,0
)
declText (MLText
uid 5125,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,98000,11400,99000"
st "BP_GPIO_23    : std_ulogic
"
)
)
*192 (PortIoInOut
uid 5126,0
shape (CompositeShape
uid 5127,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5128,0
sl 0
xt "35500,230625,37000,231375"
)
(Line
uid 5129,0
sl 0
xt "35000,231000,35500,231000"
pts [
"35000,231000"
"35500,231000"
]
)
]
)
tg (WTG
uid 5130,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5131,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,230500,47600,231900"
st "BP_GPIO_24"
blo "38000,231700"
tm "WireNameMgr"
)
)
)
*193 (Net
uid 5138,0
lang 11
decl (Decl
n "BP_GPIO_24"
t "std_ulogic"
o 92
suid 113,0
)
declText (MLText
uid 5139,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,99000,11400,100000"
st "BP_GPIO_24    : std_ulogic
"
)
)
*194 (PortIoInOut
uid 5405,0
shape (CompositeShape
uid 5406,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5407,0
sl 0
xt "35500,232625,37000,233375"
)
(Line
uid 5408,0
sl 0
xt "35000,233000,35500,233000"
pts [
"35000,233000"
"35500,233000"
]
)
]
)
tg (WTG
uid 5409,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5410,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,232500,47600,233900"
st "BP_GPIO_26"
blo "38000,233700"
tm "WireNameMgr"
)
)
)
*195 (Net
uid 5417,0
lang 11
decl (Decl
n "BP_GPIO_26"
t "std_ulogic"
o 93
suid 114,0
)
declText (MLText
uid 5418,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,100000,11400,101000"
st "BP_GPIO_26    : std_ulogic
"
)
)
*196 (PortIoInOut
uid 5419,0
shape (CompositeShape
uid 5420,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5421,0
sl 0
xt "35500,234625,37000,235375"
)
(Line
uid 5422,0
sl 0
xt "35000,235000,35500,235000"
pts [
"35000,235000"
"35500,235000"
]
)
]
)
tg (WTG
uid 5423,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5424,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,234500,47600,235900"
st "BP_GPIO_27"
blo "38000,235700"
tm "WireNameMgr"
)
)
)
*197 (Net
uid 5431,0
lang 11
decl (Decl
n "BP_GPIO_27"
t "std_ulogic"
o 94
suid 115,0
)
declText (MLText
uid 5432,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,101000,11400,102000"
st "BP_GPIO_27    : std_ulogic
"
)
)
*198 (PortIoInOut
uid 5433,0
shape (CompositeShape
uid 5434,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5435,0
sl 0
xt "35500,236625,37000,237375"
)
(Line
uid 5436,0
sl 0
xt "35000,237000,35500,237000"
pts [
"35000,237000"
"35500,237000"
]
)
]
)
tg (WTG
uid 5437,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5438,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,236500,47600,237900"
st "BP_GPIO_28"
blo "38000,237700"
tm "WireNameMgr"
)
)
)
*199 (Net
uid 5445,0
lang 11
decl (Decl
n "BP_GPIO_28"
t "std_ulogic"
o 95
suid 116,0
)
declText (MLText
uid 5446,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,102000,11400,103000"
st "BP_GPIO_28    : std_ulogic
"
)
)
*200 (PortIoInOut
uid 5447,0
shape (CompositeShape
uid 5448,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5449,0
sl 0
xt "35500,238625,37000,239375"
)
(Line
uid 5450,0
sl 0
xt "35000,239000,35500,239000"
pts [
"35000,239000"
"35500,239000"
]
)
]
)
tg (WTG
uid 5451,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5452,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,238500,47600,239900"
st "BP_GPIO_29"
blo "38000,239700"
tm "WireNameMgr"
)
)
)
*201 (Net
uid 5459,0
lang 11
decl (Decl
n "BP_GPIO_29"
t "std_ulogic"
o 96
suid 117,0
)
declText (MLText
uid 5460,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,103000,11400,104000"
st "BP_GPIO_29    : std_ulogic
"
)
)
*202 (PortIoInOut
uid 5461,0
shape (CompositeShape
uid 5462,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5463,0
sl 0
xt "35500,240625,37000,241375"
)
(Line
uid 5464,0
sl 0
xt "35000,241000,35500,241000"
pts [
"35000,241000"
"35500,241000"
]
)
]
)
tg (WTG
uid 5465,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5466,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,240500,47600,241900"
st "BP_GPIO_30"
blo "38000,241700"
tm "WireNameMgr"
)
)
)
*203 (Net
uid 5473,0
lang 11
decl (Decl
n "BP_GPIO_30"
t "std_ulogic"
o 98
suid 118,0
)
declText (MLText
uid 5474,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,105000,11400,106000"
st "BP_GPIO_30    : std_ulogic
"
)
)
*204 (PortIoInOut
uid 5475,0
shape (CompositeShape
uid 5476,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5477,0
sl 0
xt "35500,242625,37000,243375"
)
(Line
uid 5478,0
sl 0
xt "35000,243000,35500,243000"
pts [
"35000,243000"
"35500,243000"
]
)
]
)
tg (WTG
uid 5479,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5480,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,242500,47600,243900"
st "BP_GPIO_31"
blo "38000,243700"
tm "WireNameMgr"
)
)
)
*205 (Net
uid 5487,0
lang 11
decl (Decl
n "BP_GPIO_31"
t "std_ulogic"
o 99
suid 119,0
)
declText (MLText
uid 5488,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,106000,11400,107000"
st "BP_GPIO_31    : std_ulogic
"
)
)
*206 (PortIoInOut
uid 5489,0
shape (CompositeShape
uid 5490,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5491,0
sl 0
xt "35500,244625,37000,245375"
)
(Line
uid 5492,0
sl 0
xt "35000,245000,35500,245000"
pts [
"35000,245000"
"35500,245000"
]
)
]
)
tg (WTG
uid 5493,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5494,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,244500,47600,245900"
st "BP_GPIO_32"
blo "38000,245700"
tm "WireNameMgr"
)
)
)
*207 (Net
uid 5501,0
lang 11
decl (Decl
n "BP_GPIO_32"
t "std_ulogic"
o 100
suid 120,0
)
declText (MLText
uid 5502,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,107000,11400,108000"
st "BP_GPIO_32    : std_ulogic
"
)
)
*208 (PortIoInOut
uid 5503,0
shape (CompositeShape
uid 5504,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5505,0
sl 0
xt "35500,246625,37000,247375"
)
(Line
uid 5506,0
sl 0
xt "35000,247000,35500,247000"
pts [
"35000,247000"
"35500,247000"
]
)
]
)
tg (WTG
uid 5507,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5508,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,246500,47600,247900"
st "BP_GPIO_33"
blo "38000,247700"
tm "WireNameMgr"
)
)
)
*209 (Net
uid 5515,0
lang 11
decl (Decl
n "BP_GPIO_33"
t "std_ulogic"
o 101
suid 121,0
)
declText (MLText
uid 5516,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,108000,11400,109000"
st "BP_GPIO_33    : std_ulogic
"
)
)
*210 (PortIoInOut
uid 5517,0
shape (CompositeShape
uid 5518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5519,0
sl 0
xt "35500,248625,37000,249375"
)
(Line
uid 5520,0
sl 0
xt "35000,249000,35500,249000"
pts [
"35000,249000"
"35500,249000"
]
)
]
)
tg (WTG
uid 5521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5522,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,248500,47600,249900"
st "BP_GPIO_34"
blo "38000,249700"
tm "WireNameMgr"
)
)
)
*211 (Net
uid 5529,0
lang 11
decl (Decl
n "BP_GPIO_34"
t "std_ulogic"
o 102
suid 122,0
)
declText (MLText
uid 5530,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,109000,11400,110000"
st "BP_GPIO_34    : std_ulogic
"
)
)
*212 (PortIoInOut
uid 5531,0
shape (CompositeShape
uid 5532,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5533,0
sl 0
xt "35500,250625,37000,251375"
)
(Line
uid 5534,0
sl 0
xt "35000,251000,35500,251000"
pts [
"35000,251000"
"35500,251000"
]
)
]
)
tg (WTG
uid 5535,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5536,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,250500,47600,251900"
st "BP_GPIO_35"
blo "38000,251700"
tm "WireNameMgr"
)
)
)
*213 (Net
uid 5543,0
lang 11
decl (Decl
n "BP_GPIO_35"
t "std_ulogic"
o 103
suid 123,0
)
declText (MLText
uid 5544,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,110000,11400,111000"
st "BP_GPIO_35    : std_ulogic
"
)
)
*214 (PortIoInOut
uid 5545,0
shape (CompositeShape
uid 5546,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5547,0
sl 0
xt "35500,252625,37000,253375"
)
(Line
uid 5548,0
sl 0
xt "35000,253000,35500,253000"
pts [
"35000,253000"
"35500,253000"
]
)
]
)
tg (WTG
uid 5549,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5550,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,252500,47600,253900"
st "BP_GPIO_36"
blo "38000,253700"
tm "WireNameMgr"
)
)
)
*215 (Net
uid 5557,0
lang 11
decl (Decl
n "BP_GPIO_36"
t "std_ulogic"
o 104
suid 124,0
)
declText (MLText
uid 5558,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,111000,11400,112000"
st "BP_GPIO_36    : std_ulogic
"
)
)
*216 (PortIoInOut
uid 5559,0
shape (CompositeShape
uid 5560,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5561,0
sl 0
xt "35500,254625,37000,255375"
)
(Line
uid 5562,0
sl 0
xt "35000,255000,35500,255000"
pts [
"35000,255000"
"35500,255000"
]
)
]
)
tg (WTG
uid 5563,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5564,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,254500,50100,255900"
st "BN_MASTER_RST"
blo "38000,255700"
tm "WireNameMgr"
)
)
)
*217 (Net
uid 5571,0
lang 11
decl (Decl
n "BN_MASTER_RST"
t "std_ulogic"
o 75
suid 125,0
)
declText (MLText
uid 5572,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,82000,12500,83000"
st "BN_MASTER_RST : std_ulogic
"
)
)
*218 (PortIoInOut
uid 5573,0
shape (CompositeShape
uid 5574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5575,0
sl 0
xt "35500,256625,37000,257375"
)
(Line
uid 5576,0
sl 0
xt "35000,257000,35500,257000"
pts [
"35000,257000"
"35500,257000"
]
)
]
)
tg (WTG
uid 5577,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5578,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,256500,43000,257900"
st "BN_EN"
blo "38000,257700"
tm "WireNameMgr"
)
)
)
*219 (Net
uid 5585,0
lang 11
decl (Decl
n "BN_EN"
t "std_ulogic"
o 72
suid 126,0
)
declText (MLText
uid 5586,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,79000,10600,80000"
st "BN_EN         : std_ulogic
"
)
)
*220 (PortIoInOut
uid 5587,0
shape (CompositeShape
uid 5588,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5589,0
sl 0
xt "35500,258625,37000,259375"
)
(Line
uid 5590,0
sl 0
xt "35000,259000,35500,259000"
pts [
"35000,259000"
"35500,259000"
]
)
]
)
tg (WTG
uid 5591,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5592,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,258500,48400,259900"
st "BN_ERROR_W"
blo "38000,259700"
tm "WireNameMgr"
)
)
)
*221 (Net
uid 5599,0
lang 11
decl (Decl
n "BN_ERROR_W"
t "std_ulogic"
o 74
suid 127,0
)
declText (MLText
uid 5600,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,81000,12200,82000"
st "BN_ERROR_W    : std_ulogic
"
)
)
*222 (PortIoInOut
uid 5601,0
shape (CompositeShape
uid 5602,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 5603,0
sl 0
xt "35500,260625,37000,261375"
)
(Line
uid 5604,0
sl 0
xt "35000,261000,35500,261000"
pts [
"35000,261000"
"35500,261000"
]
)
]
)
tg (WTG
uid 5605,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5606,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,260500,47900,261900"
st "BN_ERROR_R"
blo "38000,261700"
tm "WireNameMgr"
)
)
)
*223 (Net
uid 5613,0
lang 11
decl (Decl
n "BN_ERROR_R"
t "std_ulogic"
o 73
suid 128,0
)
declText (MLText
uid 5614,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,80000,12000,81000"
st "BN_ERROR_R    : std_ulogic
"
)
)
*224 (SaComponent
uid 5929,0
optionalChildren [
*225 (CptPort
uid 5889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5890,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,5625,64000,6375"
)
tg (CPTG
uid 5891,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5892,0
va (VaSet
)
xt "65000,5400,67800,6600"
st "RxD"
blo "65000,6400"
)
)
thePort (LogicalPort
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*226 (CptPort
uid 5893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5894,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,15625,64000,16375"
)
tg (CPTG
uid 5895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5896,0
va (VaSet
)
xt "65000,15400,68400,16600"
st "clock"
blo "65000,16400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*227 (CptPort
uid 5897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,17625,64000,18375"
)
tg (CPTG
uid 5899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5900,0
va (VaSet
)
xt "65000,17400,68300,18600"
st "reset"
blo "65000,18400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*228 (CptPort
uid 5901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5902,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,11625,64000,12375"
)
tg (CPTG
uid 5903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5904,0
va (VaSet
)
xt "65000,11400,67800,12600"
st "TxD"
blo "65000,12400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TxD"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*229 (CptPort
uid 5905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,7625,80750,8375"
)
tg (CPTG
uid 5907,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5908,0
va (VaSet
)
xt "74100,7400,79000,8600"
st "rxEmpty"
ju 2
blo "79000,8400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 5
suid 6,0
)
)
)
*230 (CptPort
uid 5909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5910,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,13625,80750,14375"
)
tg (CPTG
uid 5911,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5912,0
va (VaSet
)
xt "75500,13400,79000,14600"
st "txFull"
ju 2
blo "79000,14400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 9
suid 7,0
)
)
)
*231 (CptPort
uid 5913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5914,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,9625,80750,10375"
)
tg (CPTG
uid 5915,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5916,0
va (VaSet
)
xt "76000,9400,79000,10600"
st "rxRd"
ju 2
blo "79000,10400"
)
)
thePort (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*232 (CptPort
uid 5917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5918,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,15625,80750,16375"
)
tg (CPTG
uid 5919,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5920,0
va (VaSet
)
xt "76000,15400,79000,16600"
st "txWr"
ju 2
blo "79000,16400"
)
)
thePort (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 9,0
)
)
)
*233 (CptPort
uid 5921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5922,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,5625,80750,6375"
)
tg (CPTG
uid 5923,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5924,0
va (VaSet
)
xt "74900,5400,79000,6600"
st "rxData"
ju 2
blo "79000,6400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 7
suid 2011,0
)
)
)
*234 (CptPort
uid 5925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5926,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80000,11625,80750,12375"
)
tg (CPTG
uid 5927,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5928,0
va (VaSet
)
xt "74900,11400,79000,12600"
st "txData"
ju 2
blo "79000,12400"
)
)
thePort (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 2012,0
)
)
)
]
shape (Rectangle
uid 5930,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "64000,2000,80000,20000"
)
oxt "34000,10000,50000,28000"
ttg (MlTextGroup
uid 5931,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*235 (Text
uid 5932,0
va (VaSet
)
xt "64600,19800,68800,21000"
st "RS232"
blo "64600,20800"
tm "BdLibraryNameMgr"
)
*236 (Text
uid 5933,0
va (VaSet
)
xt "64600,21000,73500,22200"
st "serialPortFIFO"
blo "64600,22000"
tm "CptNameMgr"
)
*237 (Text
uid 5934,0
va (VaSet
)
xt "64600,22200,66500,23400"
st "I0"
blo "64600,23200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5935,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5936,0
text (MLText
uid 5937,0
va (VaSet
font "Verdana,8,0"
)
xt "64000,24000,81500,28000"
st "baudRateDivide = 2083    ( positive )  
dataBitNb      = 8       ( positive )  
txFifoDepth    = 8       ( positive )  
rxFifoDepth    = 1       ( positive )  "
)
header ""
)
elements [
(GiElement
name "baudRateDivide"
type "positive"
value "2083"
)
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "txFifoDepth"
type "positive"
value "8"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*238 (PortIoIn
uid 6201,0
shape (CompositeShape
uid 6202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6203,0
sl 0
ro 270
xt "53000,5625,54500,6375"
)
(Line
uid 6204,0
sl 0
ro 270
xt "54500,6000,55000,6000"
pts [
"54500,6000"
"55000,6000"
]
)
]
)
tg (WTG
uid 6205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6206,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "46400,5500,52000,6900"
st "USB_TX"
ju 2
blo "52000,6700"
tm "WireNameMgr"
)
)
)
*239 (Net
uid 6213,0
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 107
suid 129,0
)
declText (MLText
uid 6214,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,29000,10700,30000"
st "USB_TX        : std_ulogic
"
)
)
*240 (PortIoOut
uid 6215,0
shape (CompositeShape
uid 6216,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6217,0
sl 0
ro 90
xt "53000,11625,54500,12375"
)
(Line
uid 6218,0
sl 0
ro 90
xt "54500,12000,55000,12000"
pts [
"55000,12000"
"54500,12000"
]
)
]
)
tg (WTG
uid 6219,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6220,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "46300,11300,52000,12700"
st "USB_RX"
ju 2
blo "52000,12500"
tm "WireNameMgr"
)
)
)
*241 (Net
uid 6227,0
lang 11
decl (Decl
n "USB_RX"
t "std_ulogic"
o 108
suid 130,0
)
declText (MLText
uid 6228,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,78000,10800,79000"
st "USB_RX        : std_ulogic
"
)
)
*242 (PortIoOut
uid 6229,0
shape (CompositeShape
uid 6230,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6231,0
sl 0
ro 270
xt "38500,-4375,40000,-3625"
)
(Line
uid 6232,0
sl 0
ro 270
xt "38000,-4000,38500,-4000"
pts [
"38000,-4000"
"38500,-4000"
]
)
]
)
tg (WTG
uid 6233,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6234,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "41000,-4500,47500,-3100"
st "USB_CTS"
blo "41000,-3300"
tm "WireNameMgr"
)
)
)
*243 (Net
uid 6241,0
lang 11
decl (Decl
n "USB_CTS"
t "std_ulogic"
o 109
suid 131,0
)
declText (MLText
uid 6242,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,77000,11000,78000"
st "USB_CTS       : std_ulogic
"
)
)
*244 (PortIoIn
uid 6243,0
shape (CompositeShape
uid 6244,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6245,0
sl 0
ro 270
xt "28000,-2375,29500,-1625"
)
(Line
uid 6246,0
sl 0
ro 270
xt "29500,-2000,30000,-2000"
pts [
"29500,-2000"
"30000,-2000"
]
)
]
)
tg (WTG
uid 6247,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6248,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "20600,-2500,27000,-1100"
st "USB_RTS"
ju 2
blo "27000,-1300"
tm "WireNameMgr"
)
)
)
*245 (Net
uid 6255,0
lang 11
decl (Decl
n "USB_RTS"
t "std_ulogic"
o 110
suid 132,0
)
declText (MLText
uid 6256,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,28000,11000,29000"
st "USB_RTS       : std_ulogic
"
)
)
*246 (Net
uid 6540,0
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 111
suid 134,0
)
declText (MLText
uid 6541,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,124000,13500,125000"
st "SIGNAL enable        : std_ulogic
"
)
)
*247 (SaComponent
uid 6653,0
optionalChildren [
*248 (CptPort
uid 6637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,46625,73000,47375"
)
tg (CPTG
uid 6639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6640,0
va (VaSet
font "Verdana,12,0"
)
xt "74000,46300,77800,47700"
st "clock"
blo "74000,47500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*249 (CptPort
uid 6641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,45625,86750,46375"
)
tg (CPTG
uid 6643,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6644,0
va (VaSet
font "Verdana,12,0"
)
xt "78900,45300,85000,46700"
st "clockOut"
ju 2
blo "85000,46500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clockOut"
t "std_ulogic"
o 112
suid 2,0
)
)
)
*250 (CptPort
uid 6645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6646,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86000,42625,86750,43375"
)
tg (CPTG
uid 6647,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6648,0
va (VaSet
font "Verdana,12,0"
)
xt "79900,42300,85000,43700"
st "enable"
ju 2
blo "85000,43500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 111
suid 3,0
)
)
)
*251 (CptPort
uid 6649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,47625,73000,48375"
)
tg (CPTG
uid 6651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6652,0
va (VaSet
font "Verdana,12,0"
)
xt "74000,47300,78100,48700"
st "reset"
blo "74000,48500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 6654,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "73000,41000,86000,55000"
)
oxt "15000,6000,28000,20000"
ttg (MlTextGroup
uid 6655,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*252 (Text
uid 6656,0
va (VaSet
font "Verdana,9,1"
)
xt "71650,64800,75450,66000"
st "Poetic"
blo "71650,65800"
tm "BdLibraryNameMgr"
)
*253 (Text
uid 6657,0
va (VaSet
font "Verdana,9,1"
)
xt "71650,66000,80350,67200"
st "clockGenerator"
blo "71650,67000"
tm "CptNameMgr"
)
*254 (Text
uid 6658,0
va (VaSet
font "Verdana,9,1"
)
xt "71650,67200,73350,68400"
st "I1"
blo "71650,68200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6659,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6660,0
text (MLText
uid 6661,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,56400,91000,58000"
st "counterBitNb = 12     ( integer )  
countValue   = 250    ( integer )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "integer"
value "12"
)
(GiElement
name "countValue"
type "integer"
value "250"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*255 (Net
uid 7212,0
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
suid 140,0
)
declText (MLText
uid 7213,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,121000,13500,122000"
st "SIGNAL SCLK          : std_ulogic
"
)
)
*256 (Net
uid 7220,0
lang 11
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
suid 144,0
)
declText (MLText
uid 7221,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,120000,13500,121000"
st "SIGNAL CS_n          : std_ulogic
"
)
)
*257 (Net
uid 7222,0
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
suid 145,0
)
declText (MLText
uid 7223,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,122000,13400,123000"
st "SIGNAL SDO           : std_ulogic
"
)
)
*258 (Net
uid 7345,0
lang 11
decl (Decl
n "data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 115
suid 146,0
)
declText (MLText
uid 7346,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,123000,26700,124000"
st "SIGNAL data          : std_ulogic_vector(adcBitNb-1 DOWNTO 0)
"
)
)
*259 (SaComponent
uid 7383,0
optionalChildren [
*260 (CptPort
uid 7355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,54625,115000,55375"
)
tg (CPTG
uid 7357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7358,0
va (VaSet
font "Verdana,12,0"
)
xt "116000,54300,119800,55700"
st "clock"
blo "116000,55500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*261 (CptPort
uid 7359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127000,49625,127750,50375"
)
tg (CPTG
uid 7361,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7362,0
va (VaSet
font "Verdana,12,0"
)
xt "121900,49300,126000,50700"
st "CS_n"
ju 2
blo "126000,50500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
suid 2,0
)
)
)
*262 (CptPort
uid 7363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,55625,115000,56375"
)
tg (CPTG
uid 7365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7366,0
va (VaSet
font "Verdana,12,0"
)
xt "116000,55300,120100,56700"
st "reset"
blo "116000,56500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 3,0
)
)
)
*263 (CptPort
uid 7367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,48625,115000,49375"
)
tg (CPTG
uid 7369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7370,0
va (VaSet
font "Verdana,12,0"
)
xt "116000,48300,120000,49700"
st "SCLK"
blo "116000,49500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
suid 4,0
)
)
)
*264 (CptPort
uid 7371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7372,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127000,52625,127750,53375"
)
tg (CPTG
uid 7373,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7374,0
va (VaSet
font "Verdana,12,0"
)
xt "122500,52300,126000,53700"
st "SDO"
ju 2
blo "126000,53500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
suid 5,0
)
)
)
*265 (CptPort
uid 7375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7376,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120625,45250,121375,46000"
)
tg (CPTG
uid 7377,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7378,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "120300,47000,121700,52000"
st "trigger"
ju 2
blo "121500,47000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "trigger"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*266 (CptPort
uid 7379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7380,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "127000,55625,127750,56375"
)
tg (CPTG
uid 7381,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7382,0
va (VaSet
font "Verdana,12,0"
)
xt "122200,55300,126000,56700"
st "Data"
ju 2
blo "126000,56500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 7384,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,46000,127000,58000"
)
oxt "15000,6000,27000,18000"
ttg (MlTextGroup
uid 7385,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*267 (Text
uid 7386,0
va (VaSet
font "Verdana,9,1"
)
xt "118600,50300,122400,51500"
st "Poetic"
blo "118600,51300"
tm "BdLibraryNameMgr"
)
*268 (Text
uid 7387,0
va (VaSet
font "Verdana,9,1"
)
xt "118600,51500,121300,52700"
st "ADC"
blo "118600,52500"
tm "CptNameMgr"
)
*269 (Text
uid 7388,0
va (VaSet
font "Verdana,9,1"
)
xt "118600,52700,120300,53900"
st "I2"
blo "118600,53700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7389,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7390,0
text (MLText
uid 7391,0
va (VaSet
font "Courier New,8,0"
)
xt "86500,47500,103500,48300"
st "adcBitNb = 12    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*270 (SaComponent
uid 7699,0
optionalChildren [
*271 (CptPort
uid 7651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175000,5625,175750,6375"
)
tg (CPTG
uid 7653,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7654,0
va (VaSet
)
xt "171000,5400,174000,6600"
st "sClk"
ju 2
blo "174000,6400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sClk"
t "std_ulogic"
o 11
suid 1,0
)
)
)
*272 (CptPort
uid 7655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "157250,17625,158000,18375"
)
tg (CPTG
uid 7657,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7658,0
va (VaSet
)
xt "159000,17400,162400,18600"
st "clock"
blo "159000,18400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*273 (CptPort
uid 7659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "157250,19625,158000,20375"
)
tg (CPTG
uid 7661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7662,0
va (VaSet
)
xt "159000,19400,162300,20600"
st "reset"
blo "159000,20400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 3,0
)
)
)
*274 (CptPort
uid 7663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7664,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "157250,11625,158000,12375"
)
tg (CPTG
uid 7665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7666,0
va (VaSet
)
xt "159000,11400,166300,12600"
st "slaveEmpty"
blo "159000,12400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 7
suid 6,0
)
)
)
*275 (CptPort
uid 7667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7668,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "157250,5625,158000,6375"
)
tg (CPTG
uid 7669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7670,0
va (VaSet
)
xt "159000,5400,165700,6600"
st "masterFull"
blo "159000,6400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
suid 7,0
)
)
)
*276 (CptPort
uid 7671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "157250,13625,158000,14375"
)
tg (CPTG
uid 7673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7674,0
va (VaSet
)
xt "159000,13400,163700,14600"
st "slaveRd"
blo "159000,14400"
)
)
thePort (LogicalPort
decl (Decl
n "slaveRd"
t "std_ulogic"
o 1
suid 8,0
)
)
)
*277 (CptPort
uid 7675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7676,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "157250,7625,158000,8375"
)
tg (CPTG
uid 7677,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7678,0
va (VaSet
)
xt "159000,7400,164500,8600"
st "masterWr"
blo "159000,8400"
)
)
thePort (LogicalPort
decl (Decl
n "masterWr"
t "std_ulogic"
o 10
suid 9,0
)
)
)
*278 (CptPort
uid 7679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7680,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "157250,9625,158000,10375"
)
tg (CPTG
uid 7681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7682,0
va (VaSet
)
xt "159000,9400,164800,10600"
st "slaveData"
blo "159000,10400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 2
suid 2011,0
)
)
)
*279 (CptPort
uid 7683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "157250,3625,158000,4375"
)
tg (CPTG
uid 7685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7686,0
va (VaSet
)
xt "159000,3400,166300,4600"
st "masterData"
blo "159000,4400"
)
)
thePort (LogicalPort
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 2012,0
)
)
)
*280 (CptPort
uid 7687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175000,7625,175750,8375"
)
tg (CPTG
uid 7689,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7690,0
va (VaSet
)
xt "170300,7400,174000,8600"
st "MOSI"
ju 2
blo "174000,8400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MOSI"
t "std_ulogic"
o 6
suid 2013,0
)
)
)
*281 (CptPort
uid 7691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7692,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175000,9625,175750,10375"
)
tg (CPTG
uid 7693,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7694,0
va (VaSet
)
xt "170300,9400,174000,10600"
st "MISO"
ju 2
blo "174000,10400"
)
)
thePort (LogicalPort
decl (Decl
n "MISO"
t "std_ulogic"
o 4
suid 2014,0
)
)
)
*282 (CptPort
uid 7695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "175000,3625,175750,4375"
)
tg (CPTG
uid 7697,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7698,0
va (VaSet
)
xt "170700,3400,174000,4600"
st "SS_n"
ju 2
blo "174000,4400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SS_n"
t "std_ulogic"
o 12
suid 2018,0
)
)
)
]
shape (Rectangle
uid 7700,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "158000,0,175000,22000"
)
oxt "39000,8000,56000,30000"
ttg (MlTextGroup
uid 7701,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*283 (Text
uid 7702,0
va (VaSet
font "Verdana,9,1"
)
xt "158600,21800,161000,23000"
st "SPI"
blo "158600,22800"
tm "BdLibraryNameMgr"
)
*284 (Text
uid 7703,0
va (VaSet
font "Verdana,9,1"
)
xt "158600,23000,167300,24200"
st "spiFifo_master"
blo "158600,24000"
tm "CptNameMgr"
)
*285 (Text
uid 7704,0
va (VaSet
font "Verdana,9,1"
)
xt "158600,24200,160300,25400"
st "I3"
blo "158600,25200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7705,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7706,0
text (MLText
uid 7707,0
va (VaSet
font "Verdana,8,0"
)
xt "158000,25200,176800,31200"
st "dataBitNb      = 16        ( positive   )  
fifoDepth      = 1         ( positive   )  
clockFrequency = 20.0E6    ( real       )  
spiFrequency   = 2.0E6     ( real       )  
cPol           = '0'       ( std_ulogic )  
cPha           = '0'       ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "16"
)
(GiElement
name "fifoDepth"
type "positive"
value "1"
)
(GiElement
name "clockFrequency"
type "real"
value "20.0E6"
)
(GiElement
name "spiFrequency"
type "real"
value "2.0E6"
)
(GiElement
name "cPol"
type "std_ulogic"
value "'0'"
)
(GiElement
name "cPha"
type "std_ulogic"
value "'0'"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*286 (Net
uid 7884,0
decl (Decl
n "masterWr"
t "std_ulogic"
o 117
suid 148,0
)
declText (MLText
uid 7885,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,127000,14100,128000"
st "SIGNAL masterWr      : std_ulogic
"
)
)
*287 (Net
uid 7892,0
decl (Decl
n "masterFull"
t "std_ulogic"
o 118
suid 149,0
)
declText (MLText
uid 7893,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,126000,13800,127000"
st "SIGNAL masterFull    : std_ulogic
"
)
)
*288 (Net
uid 7900,0
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 118
suid 150,0
)
declText (MLText
uid 7901,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,125000,28200,126000"
st "SIGNAL masterData    : std_ulogic_vector(dataBitNb-1 DOWNTO 0)
"
)
)
*289 (SaComponent
uid 8039,0
optionalChildren [
*290 (CptPort
uid 8003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,16625,132000,17375"
)
tg (CPTG
uid 8005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8006,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,16300,137900,17700"
st "dacSel"
blo "133000,17500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dacSel"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 120
suid 1,0
)
)
)
*291 (CptPort
uid 8007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,14625,132000,15375"
)
tg (CPTG
uid 8009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8010,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,14300,136700,15700"
st "data"
blo "133000,15500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 115
suid 2,0
)
)
)
*292 (CptPort
uid 8011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,3625,132000,4375"
)
tg (CPTG
uid 8013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8014,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,3300,136900,4700"
st "send"
blo "133000,4500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "send"
t "std_ulogic"
o 120
suid 3,0
)
)
)
*293 (CptPort
uid 8015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,3625,145750,4375"
)
tg (CPTG
uid 8017,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8018,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,3300,144000,4700"
st "masterData"
ju 2
blo "144000,4500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 118
suid 4,0
)
)
)
*294 (CptPort
uid 8019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8020,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,5625,145750,6375"
)
tg (CPTG
uid 8021,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8022,0
va (VaSet
font "Verdana,12,0"
)
xt "135900,5300,144000,6700"
st "masterFull"
ju 2
blo "144000,6500"
)
)
thePort (LogicalPort
decl (Decl
n "masterFull"
t "std_ulogic"
o 118
suid 5,0
)
)
)
*295 (CptPort
uid 8023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,7625,145750,8375"
)
tg (CPTG
uid 8025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8026,0
va (VaSet
font "Verdana,12,0"
)
xt "137000,7300,144000,8700"
st "masterWr"
ju 2
blo "144000,8500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterWr"
t "std_ulogic"
o 117
suid 6,0
)
)
)
*296 (CptPort
uid 8027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,18625,132000,19375"
)
tg (CPTG
uid 8029,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8030,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,18300,137300,19700"
st "mode"
blo "133000,19500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "mode"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 7
suid 9,0
)
)
)
*297 (CptPort
uid 8031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,24625,132000,25375"
)
tg (CPTG
uid 8033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8034,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,24300,136800,25700"
st "clock"
blo "133000,25500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 11,0
)
)
)
*298 (CptPort
uid 8035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131250,25625,132000,26375"
)
tg (CPTG
uid 8037,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8038,0
va (VaSet
font "Verdana,12,0"
)
xt "133000,25300,137100,26700"
st "reset"
blo "133000,26500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 12,0
)
)
)
]
shape (Rectangle
uid 8040,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "132000,0,145000,28000"
)
oxt "15000,6000,28000,34000"
ttg (MlTextGroup
uid 8041,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*299 (Text
uid 8042,0
va (VaSet
font "Verdana,9,1"
)
xt "136600,9800,140400,11000"
st "Poetic"
blo "136600,10800"
tm "BdLibraryNameMgr"
)
*300 (Text
uid 8043,0
va (VaSet
font "Verdana,9,1"
)
xt "136600,11000,139300,12200"
st "DAC"
blo "136600,12000"
tm "CptNameMgr"
)
*301 (Text
uid 8044,0
va (VaSet
font "Verdana,9,1"
)
xt "136600,12200,138300,13400"
st "I4"
blo "136600,13200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8045,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8046,0
text (MLText
uid 8047,0
va (VaSet
font "Courier New,8,0"
)
xt "109000,7000,109000,7000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*302 (SaComponent
uid 8129,0
optionalChildren [
*303 (CptPort
uid 8105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8106,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225250,50625,226000,51375"
)
tg (CPTG
uid 8107,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8108,0
va (VaSet
)
xt "227000,50400,230400,51600"
st "clock"
blo "227000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*304 (CptPort
uid 8109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "242000,44625,242750,45375"
)
tg (CPTG
uid 8111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8112,0
va (VaSet
)
xt "238200,44400,241000,45600"
st "sine"
ju 2
blo "241000,45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sine"
t "signed"
b "(signalBitNb-1 DOWNTO 0)"
o 5
suid 2,0
)
)
)
*305 (CptPort
uid 8113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225250,52625,226000,53375"
)
tg (CPTG
uid 8115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8116,0
va (VaSet
)
xt "227000,52400,230300,53600"
st "reset"
blo "227000,53400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*306 (CptPort
uid 8117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225250,46625,226000,47375"
)
tg (CPTG
uid 8119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8120,0
va (VaSet
)
xt "227000,46400,230700,47600"
st "phase"
blo "227000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "phase"
t "unsigned"
b "(phaseBitNb-1 DOWNTO 0)"
o 2
suid 4,0
)
)
)
*307 (CptPort
uid 8121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "242000,46625,242750,47375"
)
tg (CPTG
uid 8123,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8124,0
va (VaSet
)
xt "237000,46400,241000,47600"
st "cosine"
ju 2
blo "241000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cosine"
t "signed"
b "(signalBitNb-1 DOWNTO 0)"
o 4
suid 7,0
)
)
)
*308 (CptPort
uid 8125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "225250,44625,226000,45375"
)
tg (CPTG
uid 8127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8128,0
va (VaSet
)
xt "227000,44400,232600,45600"
st "amplitude"
blo "227000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "amplitude"
t "signed"
b "(signalBitNb-1+1 DOWNTO 0)"
o 6
suid 2008,0
)
)
)
]
shape (Rectangle
uid 8130,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "226000,43000,242000,55000"
)
oxt "35000,11000,51000,23000"
ttg (MlTextGroup
uid 8131,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*309 (Text
uid 8132,0
va (VaSet
font "Verdana,9,1"
)
xt "226050,54800,229650,56000"
st "Cordic"
blo "226050,55800"
tm "BdLibraryNameMgr"
)
*310 (Text
uid 8133,0
va (VaSet
font "Verdana,9,1"
)
xt "226050,56000,240550,57200"
st "cordicPipelinedAmplitude"
blo "226050,57000"
tm "CptNameMgr"
)
*311 (Text
uid 8134,0
va (VaSet
font "Verdana,9,1"
)
xt "226050,57200,227750,58400"
st "I5"
blo "226050,58200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8135,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8136,0
text (MLText
uid 8137,0
va (VaSet
font "Courier New,8,0"
)
xt "226000,58600,244500,60200"
st "phaseBitNb  = 16    ( positive )  
signalBitNb = 16    ( positive )  "
)
header ""
)
elements [
(GiElement
name "phaseBitNb"
type "positive"
value "16"
)
(GiElement
name "signalBitNb"
type "positive"
value "16"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*312 (Net
uid 8207,0
lang 11
decl (Decl
n "phaseIn"
t "std_ulogic"
o 124
suid 163,0
)
declText (MLText
uid 8208,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,131000,13700,132000"
st "SIGNAL phaseIn       : std_ulogic
"
)
)
*313 (Net
uid 8209,0
lang 11
decl (Decl
n "phase1"
t "std_ulogic"
o 119
suid 164,0
)
declText (MLText
uid 8210,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,128000,13700,129000"
st "SIGNAL phase1        : std_ulogic
"
)
)
*314 (Net
uid 8211,0
lang 11
decl (Decl
n "phase2"
t "std_ulogic"
o 120
suid 165,0
)
declText (MLText
uid 8212,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,129000,13700,130000"
st "SIGNAL phase2        : std_ulogic
"
)
)
*315 (Net
uid 8213,0
lang 11
decl (Decl
n "phase3"
t "std_ulogic"
o 121
suid 166,0
)
declText (MLText
uid 8214,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,130000,13700,131000"
st "SIGNAL phase3        : std_ulogic
"
)
)
*316 (SaComponent
uid 8247,0
optionalChildren [
*317 (CptPort
uid 8223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "199250,60625,200000,61375"
)
tg (CPTG
uid 8225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8226,0
va (VaSet
font "Verdana,12,0"
)
xt "201000,60300,204800,61700"
st "clock"
blo "201000,61500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*318 (CptPort
uid 8227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,54625,213750,55375"
)
tg (CPTG
uid 8229,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8230,0
va (VaSet
font "Verdana,12,0"
)
xt "206500,54300,212000,55700"
st "phase1"
ju 2
blo "212000,55500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "phase1"
t "std_ulogic"
o 119
suid 2,0
)
)
)
*319 (CptPort
uid 8231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,56625,213750,57375"
)
tg (CPTG
uid 8233,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8234,0
va (VaSet
font "Verdana,12,0"
)
xt "206500,56300,212000,57700"
st "phase2"
ju 2
blo "212000,57500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "phase2"
t "std_ulogic"
o 120
suid 3,0
)
)
)
*320 (CptPort
uid 8235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,58625,213750,59375"
)
tg (CPTG
uid 8237,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8238,0
va (VaSet
font "Verdana,12,0"
)
xt "206500,58300,212000,59700"
st "phase3"
ju 2
blo "212000,59500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "phase3"
t "std_ulogic"
o 121
suid 4,0
)
)
)
*321 (CptPort
uid 8239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "199250,49625,200000,50375"
)
tg (CPTG
uid 8241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8242,0
va (VaSet
font "Verdana,12,0"
)
xt "201000,49300,207000,50700"
st "phaseIn"
blo "201000,50500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "phaseIn"
t "std_ulogic"
o 124
suid 5,0
)
)
)
*322 (CptPort
uid 8243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "199250,62625,200000,63375"
)
tg (CPTG
uid 8245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8246,0
va (VaSet
font "Verdana,12,0"
)
xt "201000,62300,205100,63700"
st "reset"
blo "201000,63500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 6,0
)
)
)
]
shape (Rectangle
uid 8248,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "200000,46000,213000,64000"
)
oxt "15000,6000,28000,24000"
ttg (MlTextGroup
uid 8249,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*323 (Text
uid 8250,0
va (VaSet
font "Verdana,9,1"
)
xt "203100,53800,206900,55000"
st "Poetic"
blo "203100,54800"
tm "BdLibraryNameMgr"
)
*324 (Text
uid 8251,0
va (VaSet
font "Verdana,9,1"
)
xt "203100,55000,209900,56200"
st "threephase"
blo "203100,56000"
tm "CptNameMgr"
)
*325 (Text
uid 8252,0
va (VaSet
font "Verdana,9,1"
)
xt "203100,56200,204800,57400"
st "I6"
blo "203100,57200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8253,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8254,0
text (MLText
uid 8255,0
va (VaSet
font "Courier New,8,0"
)
xt "177000,51000,177000,51000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*326 (SaComponent
uid 8626,0
optionalChildren [
*327 (CptPort
uid 8614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "230250,22625,231000,23375"
)
tg (CPTG
uid 8616,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8617,0
va (VaSet
font "Verdana,12,0"
)
xt "232000,22300,238300,23700"
st "signedIn"
blo "232000,23500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "signedIn"
t "signed"
o 123
suid 1,0
)
)
)
*328 (CptPort
uid 8618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "246000,20625,246750,21375"
)
tg (CPTG
uid 8620,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8621,0
va (VaSet
font "Verdana,12,0"
)
xt "235300,20300,245000,21700"
st "unsignedPos"
ju 2
blo "245000,21500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "unsignedPos"
t "unsigned"
o 124
suid 2,0
)
)
)
*329 (CptPort
uid 8622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "246000,25625,246750,26375"
)
tg (CPTG
uid 8624,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8625,0
va (VaSet
font "Verdana,12,0"
)
xt "235100,25300,245000,26700"
st "unsignedNeg"
ju 2
blo "245000,26500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "unsignedNeg"
t "unsigned"
o 125
suid 3,0
)
)
)
]
shape (Rectangle
uid 8627,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "231000,19000,246000,29000"
)
oxt "15000,6000,30000,16000"
ttg (MlTextGroup
uid 8628,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*330 (Text
uid 8629,0
va (VaSet
font "Verdana,9,1"
)
xt "232850,26300,236650,27500"
st "Poetic"
blo "232850,27300"
tm "BdLibraryNameMgr"
)
*331 (Text
uid 8630,0
va (VaSet
font "Verdana,9,1"
)
xt "232850,27500,237150,28700"
st "splitter"
blo "232850,28500"
tm "CptNameMgr"
)
*332 (Text
uid 8631,0
va (VaSet
font "Verdana,9,1"
)
xt "232850,28700,234550,29900"
st "I7"
blo "232850,29700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8632,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8633,0
text (MLText
uid 8634,0
va (VaSet
font "Courier New,8,0"
)
xt "205500,19500,205500,19500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*333 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "35000,31000,42250,31000"
pts [
"35000,31000"
"42250,31000"
]
)
start &1
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,29600,38800,31000"
st "clock"
blo "35000,30800"
tm "WireNameMgr"
)
)
on &2
)
*334 (Wire
uid 2357,0
shape (OrthoPolyLine
uid 2358,0
va (VaSet
vasetType 3
)
xt "35000,33000,42250,33000"
pts [
"35000,33000"
"42250,33000"
]
)
start &15
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2364,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,31600,38100,33000"
st "reset"
blo "34000,32800"
tm "WireNameMgr"
)
)
on &14
)
*335 (Wire
uid 2947,0
shape (OrthoPolyLine
uid 2948,0
va (VaSet
vasetType 3
)
xt "35000,39000,45000,39000"
pts [
"35000,39000"
"45000,39000"
]
)
start &16
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2952,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,37600,48100,39000"
st "ADC_CH0_SDO"
blo "37000,38800"
tm "WireNameMgr"
)
)
on &17
)
*336 (Wire
uid 2961,0
shape (OrthoPolyLine
uid 2962,0
va (VaSet
vasetType 3
)
xt "35000,41000,45000,41000"
pts [
"35000,41000"
"45000,41000"
]
)
start &18
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2965,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2966,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,39600,48100,41000"
st "ADC_CH1_SDO"
blo "37000,40800"
tm "WireNameMgr"
)
)
on &19
)
*337 (Wire
uid 2975,0
shape (OrthoPolyLine
uid 2976,0
va (VaSet
vasetType 3
)
xt "31000,59000,41000,59000"
pts [
"31000,59000"
"41000,59000"
]
)
start &20
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2980,0
va (VaSet
font "Verdana,12,0"
)
xt "33000,57600,44100,59000"
st "ADC_CH2_SDO"
blo "33000,58800"
tm "WireNameMgr"
)
)
on &21
)
*338 (Wire
uid 2989,0
shape (OrthoPolyLine
uid 2990,0
va (VaSet
vasetType 3
)
xt "35000,61000,45000,61000"
pts [
"35000,61000"
"45000,61000"
]
)
start &22
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2994,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,59600,48100,61000"
st "ADC_CH3_SDO"
blo "37000,60800"
tm "WireNameMgr"
)
)
on &23
)
*339 (Wire
uid 3003,0
shape (OrthoPolyLine
uid 3004,0
va (VaSet
vasetType 3
)
xt "35000,63000,45000,63000"
pts [
"35000,63000"
"45000,63000"
]
)
start &24
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3008,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,61600,48100,63000"
st "ADC_CH4_SDO"
blo "37000,62800"
tm "WireNameMgr"
)
)
on &25
)
*340 (Wire
uid 3017,0
shape (OrthoPolyLine
uid 3018,0
va (VaSet
vasetType 3
)
xt "35000,65000,45000,65000"
pts [
"35000,65000"
"45000,65000"
]
)
start &26
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3022,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,63600,48100,65000"
st "ADC_CH5_SDO"
blo "37000,64800"
tm "WireNameMgr"
)
)
on &27
)
*341 (Wire
uid 3031,0
shape (OrthoPolyLine
uid 3032,0
va (VaSet
vasetType 3
)
xt "35000,67000,45000,67000"
pts [
"35000,67000"
"45000,67000"
]
)
start &28
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3036,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,65600,48100,67000"
st "ADC_CH6_SDO"
blo "37000,66800"
tm "WireNameMgr"
)
)
on &29
)
*342 (Wire
uid 3045,0
shape (OrthoPolyLine
uid 3046,0
va (VaSet
vasetType 3
)
xt "35000,69000,45000,69000"
pts [
"35000,69000"
"45000,69000"
]
)
start &30
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3050,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,67600,48100,69000"
st "ADC_CH7_SDO"
blo "37000,68800"
tm "WireNameMgr"
)
)
on &31
)
*343 (Wire
uid 3059,0
shape (OrthoPolyLine
uid 3060,0
va (VaSet
vasetType 3
)
xt "35000,71000,45000,71000"
pts [
"35000,71000"
"45000,71000"
]
)
start &32
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3064,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,69600,48100,71000"
st "ADC_CH8_SDO"
blo "37000,70800"
tm "WireNameMgr"
)
)
on &33
)
*344 (Wire
uid 3073,0
shape (OrthoPolyLine
uid 3074,0
va (VaSet
vasetType 3
)
xt "35000,73000,45000,73000"
pts [
"35000,73000"
"45000,73000"
]
)
start &34
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3078,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,71600,48100,73000"
st "ADC_CH9_SDO"
blo "37000,72800"
tm "WireNameMgr"
)
)
on &35
)
*345 (Wire
uid 3087,0
shape (OrthoPolyLine
uid 3088,0
va (VaSet
vasetType 3
)
xt "35000,75000,45000,75000"
pts [
"35000,75000"
"45000,75000"
]
)
start &36
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3092,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,73600,48900,75000"
st "ADC_CH10_SDO"
blo "37000,74800"
tm "WireNameMgr"
)
)
on &37
)
*346 (Wire
uid 3101,0
shape (OrthoPolyLine
uid 3102,0
va (VaSet
vasetType 3
)
xt "35000,77000,45000,77000"
pts [
"35000,77000"
"45000,77000"
]
)
start &38
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3106,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,75600,48900,77000"
st "ADC_CH11_SDO"
blo "37000,76800"
tm "WireNameMgr"
)
)
on &39
)
*347 (Wire
uid 3115,0
shape (OrthoPolyLine
uid 3116,0
va (VaSet
vasetType 3
)
xt "35000,79000,45000,79000"
pts [
"35000,79000"
"45000,79000"
]
)
start &40
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3120,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,77600,48900,79000"
st "ADC_CH12_SDO"
blo "37000,78800"
tm "WireNameMgr"
)
)
on &41
)
*348 (Wire
uid 3129,0
shape (OrthoPolyLine
uid 3130,0
va (VaSet
vasetType 3
)
xt "35000,81000,45000,81000"
pts [
"35000,81000"
"45000,81000"
]
)
start &42
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3134,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,79600,48900,81000"
st "ADC_CH13_SDO"
blo "37000,80800"
tm "WireNameMgr"
)
)
on &43
)
*349 (Wire
uid 3143,0
shape (OrthoPolyLine
uid 3144,0
va (VaSet
vasetType 3
)
xt "35000,83000,45000,83000"
pts [
"35000,83000"
"45000,83000"
]
)
start &44
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3148,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,81600,48900,83000"
st "ADC_CH14_SDO"
blo "37000,82800"
tm "WireNameMgr"
)
)
on &45
)
*350 (Wire
uid 3157,0
shape (OrthoPolyLine
uid 3158,0
va (VaSet
vasetType 3
)
xt "35000,85000,45000,85000"
pts [
"35000,85000"
"45000,85000"
]
)
start &46
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3162,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,83600,48900,85000"
st "ADC_CH15_SDO"
blo "37000,84800"
tm "WireNameMgr"
)
)
on &47
)
*351 (Wire
uid 3171,0
shape (OrthoPolyLine
uid 3172,0
va (VaSet
vasetType 3
)
xt "35000,87000,45000,87000"
pts [
"35000,87000"
"45000,87000"
]
)
start &48
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3176,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,85600,48900,87000"
st "ADC_CH16_SDO"
blo "37000,86800"
tm "WireNameMgr"
)
)
on &49
)
*352 (Wire
uid 3185,0
shape (OrthoPolyLine
uid 3186,0
va (VaSet
vasetType 3
)
xt "35000,89000,45000,89000"
pts [
"35000,89000"
"45000,89000"
]
)
start &50
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3190,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,87600,48900,89000"
st "ADC_CH17_SDO"
blo "37000,88800"
tm "WireNameMgr"
)
)
on &51
)
*353 (Wire
uid 3199,0
shape (OrthoPolyLine
uid 3200,0
va (VaSet
vasetType 3
)
xt "35000,91000,45000,91000"
pts [
"35000,91000"
"45000,91000"
]
)
start &52
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3204,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,89600,48900,91000"
st "ADC_CH18_SDO"
blo "37000,90800"
tm "WireNameMgr"
)
)
on &53
)
*354 (Wire
uid 3213,0
shape (OrthoPolyLine
uid 3214,0
va (VaSet
vasetType 3
)
xt "35000,93000,45000,93000"
pts [
"35000,93000"
"45000,93000"
]
)
start &54
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3218,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,91600,48900,93000"
st "ADC_CH19_SDO"
blo "37000,92800"
tm "WireNameMgr"
)
)
on &55
)
*355 (Wire
uid 3227,0
shape (OrthoPolyLine
uid 3228,0
va (VaSet
vasetType 3
)
xt "35000,95000,45000,95000"
pts [
"35000,95000"
"45000,95000"
]
)
start &95
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3232,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,93600,47100,95000"
st "ADC_CH0_CS"
blo "37000,94800"
tm "WireNameMgr"
)
)
on &56
)
*356 (Wire
uid 3241,0
shape (OrthoPolyLine
uid 3242,0
va (VaSet
vasetType 3
)
xt "35000,97000,45000,97000"
pts [
"35000,97000"
"45000,97000"
]
)
start &84
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3246,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,95600,47100,97000"
st "ADC_CH1_CS"
blo "37000,96800"
tm "WireNameMgr"
)
)
on &57
)
*357 (Wire
uid 3255,0
shape (OrthoPolyLine
uid 3256,0
va (VaSet
vasetType 3
)
xt "35000,99000,45000,99000"
pts [
"35000,99000"
"45000,99000"
]
)
start &92
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3260,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,97600,47100,99000"
st "ADC_CH2_CS"
blo "37000,98800"
tm "WireNameMgr"
)
)
on &58
)
*358 (Wire
uid 3269,0
shape (OrthoPolyLine
uid 3270,0
va (VaSet
vasetType 3
)
xt "35000,101000,45000,101000"
pts [
"35000,101000"
"45000,101000"
]
)
start &94
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3274,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,99600,47100,101000"
st "ADC_CH3_CS"
blo "37000,100800"
tm "WireNameMgr"
)
)
on &59
)
*359 (Wire
uid 3283,0
shape (OrthoPolyLine
uid 3284,0
va (VaSet
vasetType 3
)
xt "35000,103000,45000,103000"
pts [
"35000,103000"
"45000,103000"
]
)
start &93
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3288,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,101600,47100,103000"
st "ADC_CH4_CS"
blo "37000,102800"
tm "WireNameMgr"
)
)
on &60
)
*360 (Wire
uid 3297,0
shape (OrthoPolyLine
uid 3298,0
va (VaSet
vasetType 3
)
xt "35000,105000,45000,105000"
pts [
"35000,105000"
"45000,105000"
]
)
start &90
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3302,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,103600,47100,105000"
st "ADC_CH5_CS"
blo "37000,104800"
tm "WireNameMgr"
)
)
on &61
)
*361 (Wire
uid 3311,0
shape (OrthoPolyLine
uid 3312,0
va (VaSet
vasetType 3
)
xt "35000,107000,45000,107000"
pts [
"35000,107000"
"45000,107000"
]
)
start &83
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3316,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,105600,47100,107000"
st "ADC_CH6_CS"
blo "37000,106800"
tm "WireNameMgr"
)
)
on &62
)
*362 (Wire
uid 3325,0
shape (OrthoPolyLine
uid 3326,0
va (VaSet
vasetType 3
)
xt "35000,109000,45000,109000"
pts [
"35000,109000"
"45000,109000"
]
)
start &82
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3330,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,107600,47100,109000"
st "ADC_CH7_CS"
blo "37000,108800"
tm "WireNameMgr"
)
)
on &63
)
*363 (Wire
uid 3339,0
shape (OrthoPolyLine
uid 3340,0
va (VaSet
vasetType 3
)
xt "35000,111000,45000,111000"
pts [
"35000,111000"
"45000,111000"
]
)
start &76
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3344,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,109600,47100,111000"
st "ADC_CH8_CS"
blo "37000,110800"
tm "WireNameMgr"
)
)
on &64
)
*364 (Wire
uid 3353,0
shape (OrthoPolyLine
uid 3354,0
va (VaSet
vasetType 3
)
xt "35000,113000,45000,113000"
pts [
"35000,113000"
"45000,113000"
]
)
start &78
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3358,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,111600,47100,113000"
st "ADC_CH9_CS"
blo "37000,112800"
tm "WireNameMgr"
)
)
on &65
)
*365 (Wire
uid 3367,0
shape (OrthoPolyLine
uid 3368,0
va (VaSet
vasetType 3
)
xt "35000,115000,45000,115000"
pts [
"35000,115000"
"45000,115000"
]
)
start &77
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3372,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,113600,47900,115000"
st "ADC_CH10_CS"
blo "37000,114800"
tm "WireNameMgr"
)
)
on &66
)
*366 (Wire
uid 3381,0
shape (OrthoPolyLine
uid 3382,0
va (VaSet
vasetType 3
)
xt "35000,117000,45000,117000"
pts [
"35000,117000"
"45000,117000"
]
)
start &79
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3386,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,115600,47900,117000"
st "ADC_CH11_CS"
blo "37000,116800"
tm "WireNameMgr"
)
)
on &67
)
*367 (Wire
uid 3395,0
shape (OrthoPolyLine
uid 3396,0
va (VaSet
vasetType 3
)
xt "35000,119000,45000,119000"
pts [
"35000,119000"
"45000,119000"
]
)
start &80
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3400,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,117600,47900,119000"
st "ADC_CH12_CS"
blo "37000,118800"
tm "WireNameMgr"
)
)
on &68
)
*368 (Wire
uid 3409,0
shape (OrthoPolyLine
uid 3410,0
va (VaSet
vasetType 3
)
xt "35000,121000,45000,121000"
pts [
"35000,121000"
"45000,121000"
]
)
start &85
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3414,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,119600,47900,121000"
st "ADC_CH13_CS"
blo "37000,120800"
tm "WireNameMgr"
)
)
on &69
)
*369 (Wire
uid 3423,0
shape (OrthoPolyLine
uid 3424,0
va (VaSet
vasetType 3
)
xt "35000,123000,45000,123000"
pts [
"35000,123000"
"45000,123000"
]
)
start &86
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3428,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,121600,47900,123000"
st "ADC_CH14_CS"
blo "37000,122800"
tm "WireNameMgr"
)
)
on &70
)
*370 (Wire
uid 3437,0
shape (OrthoPolyLine
uid 3438,0
va (VaSet
vasetType 3
)
xt "35000,125000,45000,125000"
pts [
"35000,125000"
"45000,125000"
]
)
start &91
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3442,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,123600,47900,125000"
st "ADC_CH15_CS"
blo "37000,124800"
tm "WireNameMgr"
)
)
on &71
)
*371 (Wire
uid 3451,0
shape (OrthoPolyLine
uid 3452,0
va (VaSet
vasetType 3
)
xt "35000,127000,45000,127000"
pts [
"35000,127000"
"45000,127000"
]
)
start &87
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3456,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,125600,47900,127000"
st "ADC_CH16_CS"
blo "37000,126800"
tm "WireNameMgr"
)
)
on &72
)
*372 (Wire
uid 3465,0
shape (OrthoPolyLine
uid 3466,0
va (VaSet
vasetType 3
)
xt "35000,129000,45000,129000"
pts [
"35000,129000"
"45000,129000"
]
)
start &88
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3470,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,127600,47900,129000"
st "ADC_CH17_CS"
blo "37000,128800"
tm "WireNameMgr"
)
)
on &73
)
*373 (Wire
uid 3479,0
shape (OrthoPolyLine
uid 3480,0
va (VaSet
vasetType 3
)
xt "35000,131000,45000,131000"
pts [
"35000,131000"
"45000,131000"
]
)
start &81
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3484,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,129600,47900,131000"
st "ADC_CH18_CS"
blo "37000,130800"
tm "WireNameMgr"
)
)
on &74
)
*374 (Wire
uid 3493,0
shape (OrthoPolyLine
uid 3494,0
va (VaSet
vasetType 3
)
xt "35000,133000,45000,133000"
pts [
"35000,133000"
"45000,133000"
]
)
start &89
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3498,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "37000,131600,47900,133000"
st "ADC_CH19_CS"
blo "37000,132800"
tm "WireNameMgr"
)
)
on &75
)
*375 (Wire
uid 4225,0
shape (OrthoPolyLine
uid 4226,0
va (VaSet
vasetType 3
)
xt "86750,46000,90000,46000"
pts [
"86750,46000"
"90000,46000"
]
)
start &249
end &96
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4230,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "82000,44600,89400,46000"
st "ADC_SCLK"
blo "82000,45800"
tm "WireNameMgr"
)
)
on &97
)
*376 (Wire
uid 4239,0
shape (OrthoPolyLine
uid 4240,0
va (VaSet
vasetType 3
)
xt "25000,137000,35000,137000"
pts [
"25000,137000"
"35000,137000"
]
)
end &98
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4244,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,135600,34900,137000"
st "BP_PWM1A"
blo "27000,136800"
tm "WireNameMgr"
)
)
on &99
)
*377 (Wire
uid 4253,0
shape (OrthoPolyLine
uid 4254,0
va (VaSet
vasetType 3
)
xt "25000,139000,35000,139000"
pts [
"25000,139000"
"35000,139000"
]
)
end &100
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4258,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,137600,34900,139000"
st "BP_PWM1B"
blo "27000,138800"
tm "WireNameMgr"
)
)
on &101
)
*378 (Wire
uid 4267,0
shape (OrthoPolyLine
uid 4268,0
va (VaSet
vasetType 3
)
xt "25000,141000,35000,141000"
pts [
"25000,141000"
"35000,141000"
]
)
end &102
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4272,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,139600,34900,141000"
st "BP_PWM2A"
blo "27000,140800"
tm "WireNameMgr"
)
)
on &103
)
*379 (Wire
uid 4281,0
shape (OrthoPolyLine
uid 4282,0
va (VaSet
vasetType 3
)
xt "25000,143000,35000,143000"
pts [
"25000,143000"
"35000,143000"
]
)
end &104
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4286,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,141600,34900,143000"
st "BP_PWM2B"
blo "27000,142800"
tm "WireNameMgr"
)
)
on &105
)
*380 (Wire
uid 4295,0
shape (OrthoPolyLine
uid 4296,0
va (VaSet
vasetType 3
)
xt "25000,145000,35000,145000"
pts [
"25000,145000"
"35000,145000"
]
)
end &106
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4300,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,143600,34900,145000"
st "BP_PWM3A"
blo "27000,144800"
tm "WireNameMgr"
)
)
on &107
)
*381 (Wire
uid 4309,0
shape (OrthoPolyLine
uid 4310,0
va (VaSet
vasetType 3
)
xt "25000,147000,35000,147000"
pts [
"25000,147000"
"35000,147000"
]
)
end &108
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4314,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,145600,34900,147000"
st "BP_PWM3B"
blo "27000,146800"
tm "WireNameMgr"
)
)
on &109
)
*382 (Wire
uid 4323,0
shape (OrthoPolyLine
uid 4324,0
va (VaSet
vasetType 3
)
xt "25000,149000,35000,149000"
pts [
"25000,149000"
"35000,149000"
]
)
end &110
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4328,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,147600,34900,149000"
st "BP_PWM4A"
blo "27000,148800"
tm "WireNameMgr"
)
)
on &111
)
*383 (Wire
uid 4337,0
shape (OrthoPolyLine
uid 4338,0
va (VaSet
vasetType 3
)
xt "25000,151000,35000,151000"
pts [
"25000,151000"
"35000,151000"
]
)
end &112
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4342,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,149600,34900,151000"
st "BP_PWM4B"
blo "27000,150800"
tm "WireNameMgr"
)
)
on &113
)
*384 (Wire
uid 4351,0
shape (OrthoPolyLine
uid 4352,0
va (VaSet
vasetType 3
)
xt "25000,153000,35000,153000"
pts [
"25000,153000"
"35000,153000"
]
)
end &114
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4356,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,151600,34900,153000"
st "BP_PWM5A"
blo "27000,152800"
tm "WireNameMgr"
)
)
on &115
)
*385 (Wire
uid 4365,0
shape (OrthoPolyLine
uid 4366,0
va (VaSet
vasetType 3
)
xt "25000,155000,35000,155000"
pts [
"25000,155000"
"35000,155000"
]
)
end &116
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4370,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,153600,34900,155000"
st "BP_PWM5B"
blo "27000,154800"
tm "WireNameMgr"
)
)
on &117
)
*386 (Wire
uid 4379,0
shape (OrthoPolyLine
uid 4380,0
va (VaSet
vasetType 3
)
xt "25000,157000,35000,157000"
pts [
"25000,157000"
"35000,157000"
]
)
end &118
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4384,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,155600,34900,157000"
st "BP_PWM6A"
blo "27000,156800"
tm "WireNameMgr"
)
)
on &119
)
*387 (Wire
uid 4393,0
shape (OrthoPolyLine
uid 4394,0
va (VaSet
vasetType 3
)
xt "25000,159000,35000,159000"
pts [
"25000,159000"
"35000,159000"
]
)
end &120
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4398,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,157600,34900,159000"
st "BP_PWM6B"
blo "27000,158800"
tm "WireNameMgr"
)
)
on &121
)
*388 (Wire
uid 4407,0
shape (OrthoPolyLine
uid 4408,0
va (VaSet
vasetType 3
)
xt "25000,161000,35000,161000"
pts [
"25000,161000"
"35000,161000"
]
)
end &122
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4411,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4412,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,159600,34900,161000"
st "BP_PWM7A"
blo "27000,160800"
tm "WireNameMgr"
)
)
on &123
)
*389 (Wire
uid 4421,0
shape (OrthoPolyLine
uid 4422,0
va (VaSet
vasetType 3
)
xt "25000,163000,35000,163000"
pts [
"25000,163000"
"35000,163000"
]
)
end &124
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4426,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,161600,34900,163000"
st "BP_PWM7B"
blo "27000,162800"
tm "WireNameMgr"
)
)
on &125
)
*390 (Wire
uid 4435,0
shape (OrthoPolyLine
uid 4436,0
va (VaSet
vasetType 3
)
xt "25000,165000,35000,165000"
pts [
"25000,165000"
"35000,165000"
]
)
end &126
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4440,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,163600,34900,165000"
st "BP_PWM8A"
blo "27000,164800"
tm "WireNameMgr"
)
)
on &127
)
*391 (Wire
uid 4449,0
shape (OrthoPolyLine
uid 4450,0
va (VaSet
vasetType 3
)
xt "25000,167000,35000,167000"
pts [
"25000,167000"
"35000,167000"
]
)
end &128
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4453,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4454,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,165600,34900,167000"
st "BP_PWM8B"
blo "27000,166800"
tm "WireNameMgr"
)
)
on &129
)
*392 (Wire
uid 4463,0
shape (OrthoPolyLine
uid 4464,0
va (VaSet
vasetType 3
)
xt "25000,169000,35000,169000"
pts [
"25000,169000"
"35000,169000"
]
)
end &130
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4468,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,167600,34900,169000"
st "BP_PWM9A"
blo "27000,168800"
tm "WireNameMgr"
)
)
on &131
)
*393 (Wire
uid 4477,0
shape (OrthoPolyLine
uid 4478,0
va (VaSet
vasetType 3
)
xt "25000,171000,35000,171000"
pts [
"25000,171000"
"35000,171000"
]
)
end &132
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4482,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,169600,34900,171000"
st "BP_PWM9B"
blo "27000,170800"
tm "WireNameMgr"
)
)
on &133
)
*394 (Wire
uid 4491,0
shape (OrthoPolyLine
uid 4492,0
va (VaSet
vasetType 3
)
xt "25000,173000,35000,173000"
pts [
"25000,173000"
"35000,173000"
]
)
end &134
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4496,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,171600,35700,173000"
st "BP_PWM10A"
blo "27000,172800"
tm "WireNameMgr"
)
)
on &135
)
*395 (Wire
uid 4505,0
shape (OrthoPolyLine
uid 4506,0
va (VaSet
vasetType 3
)
xt "25000,175000,35000,175000"
pts [
"25000,175000"
"35000,175000"
]
)
end &136
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4510,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,173600,35700,175000"
st "BP_PWM10B"
blo "27000,174800"
tm "WireNameMgr"
)
)
on &137
)
*396 (Wire
uid 4519,0
shape (OrthoPolyLine
uid 4520,0
va (VaSet
vasetType 3
)
xt "25000,177000,35000,177000"
pts [
"25000,177000"
"35000,177000"
]
)
end &138
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4523,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4524,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,175600,35700,177000"
st "BP_PWM11A"
blo "27000,176800"
tm "WireNameMgr"
)
)
on &139
)
*397 (Wire
uid 4533,0
shape (OrthoPolyLine
uid 4534,0
va (VaSet
vasetType 3
)
xt "25000,179000,35000,179000"
pts [
"25000,179000"
"35000,179000"
]
)
end &140
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4538,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,177600,35700,179000"
st "BP_PWM11B"
blo "27000,178800"
tm "WireNameMgr"
)
)
on &141
)
*398 (Wire
uid 4547,0
shape (OrthoPolyLine
uid 4548,0
va (VaSet
vasetType 3
)
xt "25000,181000,35000,181000"
pts [
"25000,181000"
"35000,181000"
]
)
end &142
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4552,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,179600,35700,181000"
st "BP_PWM12A"
blo "27000,180800"
tm "WireNameMgr"
)
)
on &143
)
*399 (Wire
uid 4561,0
shape (OrthoPolyLine
uid 4562,0
va (VaSet
vasetType 3
)
xt "25000,183000,35000,183000"
pts [
"25000,183000"
"35000,183000"
]
)
end &144
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4566,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,181600,35700,183000"
st "BP_PWM12B"
blo "27000,182800"
tm "WireNameMgr"
)
)
on &145
)
*400 (Wire
uid 4810,0
shape (OrthoPolyLine
uid 4811,0
va (VaSet
vasetType 3
)
xt "25000,185000,35000,185000"
pts [
"25000,185000"
"35000,185000"
]
)
end &146
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4815,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,183600,35000,185000"
st "BP_GPIO_0"
blo "27000,184800"
tm "WireNameMgr"
)
)
on &147
)
*401 (Wire
uid 4824,0
shape (OrthoPolyLine
uid 4825,0
va (VaSet
vasetType 3
)
xt "25000,187000,35000,187000"
pts [
"25000,187000"
"35000,187000"
]
)
end &148
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4829,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,185600,35000,187000"
st "BP_GPIO_1"
blo "27000,186800"
tm "WireNameMgr"
)
)
on &149
)
*402 (Wire
uid 4838,0
shape (OrthoPolyLine
uid 4839,0
va (VaSet
vasetType 3
)
xt "25000,189000,35000,189000"
pts [
"25000,189000"
"35000,189000"
]
)
end &150
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4843,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,187600,35000,189000"
st "BP_GPIO_2"
blo "27000,188800"
tm "WireNameMgr"
)
)
on &151
)
*403 (Wire
uid 4852,0
shape (OrthoPolyLine
uid 4853,0
va (VaSet
vasetType 3
)
xt "25000,191000,35000,191000"
pts [
"25000,191000"
"35000,191000"
]
)
end &152
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4857,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,189600,35000,191000"
st "BP_GPIO_3"
blo "27000,190800"
tm "WireNameMgr"
)
)
on &153
)
*404 (Wire
uid 4866,0
shape (OrthoPolyLine
uid 4867,0
va (VaSet
vasetType 3
)
xt "25000,193000,35000,193000"
pts [
"25000,193000"
"35000,193000"
]
)
end &154
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4871,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,191600,35000,193000"
st "BP_GPIO_4"
blo "27000,192800"
tm "WireNameMgr"
)
)
on &155
)
*405 (Wire
uid 4880,0
shape (OrthoPolyLine
uid 4881,0
va (VaSet
vasetType 3
)
xt "25000,195000,35000,195000"
pts [
"25000,195000"
"35000,195000"
]
)
end &156
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4885,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,193600,35000,195000"
st "BP_GPIO_5"
blo "27000,194800"
tm "WireNameMgr"
)
)
on &157
)
*406 (Wire
uid 4894,0
shape (OrthoPolyLine
uid 4895,0
va (VaSet
vasetType 3
)
xt "25000,197000,35000,197000"
pts [
"25000,197000"
"35000,197000"
]
)
end &158
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4899,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,195600,35000,197000"
st "BP_GPIO_6"
blo "27000,196800"
tm "WireNameMgr"
)
)
on &159
)
*407 (Wire
uid 4908,0
shape (OrthoPolyLine
uid 4909,0
va (VaSet
vasetType 3
)
xt "25000,199000,35000,199000"
pts [
"25000,199000"
"35000,199000"
]
)
end &160
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4913,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,197600,35000,199000"
st "BP_GPIO_7"
blo "27000,198800"
tm "WireNameMgr"
)
)
on &161
)
*408 (Wire
uid 4922,0
shape (OrthoPolyLine
uid 4923,0
va (VaSet
vasetType 3
)
xt "25000,201000,35000,201000"
pts [
"25000,201000"
"35000,201000"
]
)
end &162
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4927,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,199600,35000,201000"
st "BP_GPIO_8"
blo "27000,200800"
tm "WireNameMgr"
)
)
on &163
)
*409 (Wire
uid 4936,0
shape (OrthoPolyLine
uid 4937,0
va (VaSet
vasetType 3
)
xt "25000,203000,35000,203000"
pts [
"25000,203000"
"35000,203000"
]
)
end &164
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4941,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,201600,35000,203000"
st "BP_GPIO_9"
blo "27000,202800"
tm "WireNameMgr"
)
)
on &165
)
*410 (Wire
uid 4950,0
shape (OrthoPolyLine
uid 4951,0
va (VaSet
vasetType 3
)
xt "25000,205000,35000,205000"
pts [
"25000,205000"
"35000,205000"
]
)
end &166
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4955,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,203600,36600,205000"
st "BP_GPIO_10"
blo "27000,204800"
tm "WireNameMgr"
)
)
on &167
)
*411 (Wire
uid 4964,0
shape (OrthoPolyLine
uid 4965,0
va (VaSet
vasetType 3
)
xt "25000,207000,35000,207000"
pts [
"25000,207000"
"35000,207000"
]
)
end &168
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4968,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4969,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,205600,36600,207000"
st "BP_GPIO_11"
blo "27000,206800"
tm "WireNameMgr"
)
)
on &169
)
*412 (Wire
uid 4978,0
shape (OrthoPolyLine
uid 4979,0
va (VaSet
vasetType 3
)
xt "25000,209000,35000,209000"
pts [
"25000,209000"
"35000,209000"
]
)
end &170
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4983,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,207600,36600,209000"
st "BP_GPIO_13"
blo "27000,208800"
tm "WireNameMgr"
)
)
on &171
)
*413 (Wire
uid 4992,0
shape (OrthoPolyLine
uid 4993,0
va (VaSet
vasetType 3
)
xt "25000,211000,35000,211000"
pts [
"25000,211000"
"35000,211000"
]
)
end &172
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4997,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,209600,36600,211000"
st "BP_GPIO_14"
blo "27000,210800"
tm "WireNameMgr"
)
)
on &173
)
*414 (Wire
uid 5006,0
shape (OrthoPolyLine
uid 5007,0
va (VaSet
vasetType 3
)
xt "25000,213000,35000,213000"
pts [
"25000,213000"
"35000,213000"
]
)
end &174
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5011,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,211600,36600,213000"
st "BP_GPIO_15"
blo "27000,212800"
tm "WireNameMgr"
)
)
on &175
)
*415 (Wire
uid 5020,0
shape (OrthoPolyLine
uid 5021,0
va (VaSet
vasetType 3
)
xt "25000,215000,35000,215000"
pts [
"25000,215000"
"35000,215000"
]
)
end &176
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5025,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,213600,36600,215000"
st "BP_GPIO_16"
blo "27000,214800"
tm "WireNameMgr"
)
)
on &177
)
*416 (Wire
uid 5034,0
shape (OrthoPolyLine
uid 5035,0
va (VaSet
vasetType 3
)
xt "25000,217000,35000,217000"
pts [
"25000,217000"
"35000,217000"
]
)
end &178
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5039,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,215600,36600,217000"
st "BP_GPIO_17"
blo "27000,216800"
tm "WireNameMgr"
)
)
on &179
)
*417 (Wire
uid 5048,0
shape (OrthoPolyLine
uid 5049,0
va (VaSet
vasetType 3
)
xt "25000,219000,35000,219000"
pts [
"25000,219000"
"35000,219000"
]
)
end &180
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5053,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,217600,36600,219000"
st "BP_GPIO_18"
blo "27000,218800"
tm "WireNameMgr"
)
)
on &181
)
*418 (Wire
uid 5062,0
shape (OrthoPolyLine
uid 5063,0
va (VaSet
vasetType 3
)
xt "25000,221000,35000,221000"
pts [
"25000,221000"
"35000,221000"
]
)
end &182
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5067,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,219600,36600,221000"
st "BP_GPIO_19"
blo "27000,220800"
tm "WireNameMgr"
)
)
on &183
)
*419 (Wire
uid 5076,0
shape (OrthoPolyLine
uid 5077,0
va (VaSet
vasetType 3
)
xt "25000,223000,35000,223000"
pts [
"25000,223000"
"35000,223000"
]
)
end &184
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5081,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,221600,36600,223000"
st "BP_GPIO_20"
blo "27000,222800"
tm "WireNameMgr"
)
)
on &185
)
*420 (Wire
uid 5090,0
shape (OrthoPolyLine
uid 5091,0
va (VaSet
vasetType 3
)
xt "25000,225000,35000,225000"
pts [
"25000,225000"
"35000,225000"
]
)
end &186
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5095,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,223600,36600,225000"
st "BP_GPIO_21"
blo "27000,224800"
tm "WireNameMgr"
)
)
on &187
)
*421 (Wire
uid 5104,0
shape (OrthoPolyLine
uid 5105,0
va (VaSet
vasetType 3
)
xt "25000,227000,35000,227000"
pts [
"25000,227000"
"35000,227000"
]
)
end &188
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5109,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,225600,36600,227000"
st "BP_GPIO_22"
blo "27000,226800"
tm "WireNameMgr"
)
)
on &189
)
*422 (Wire
uid 5118,0
shape (OrthoPolyLine
uid 5119,0
va (VaSet
vasetType 3
)
xt "25000,229000,35000,229000"
pts [
"25000,229000"
"35000,229000"
]
)
end &190
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5123,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,227600,36600,229000"
st "BP_GPIO_23"
blo "27000,228800"
tm "WireNameMgr"
)
)
on &191
)
*423 (Wire
uid 5132,0
shape (OrthoPolyLine
uid 5133,0
va (VaSet
vasetType 3
)
xt "25000,231000,35000,231000"
pts [
"25000,231000"
"35000,231000"
]
)
end &192
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5137,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,229600,36600,231000"
st "BP_GPIO_24"
blo "27000,230800"
tm "WireNameMgr"
)
)
on &193
)
*424 (Wire
uid 5411,0
shape (OrthoPolyLine
uid 5412,0
va (VaSet
vasetType 3
)
xt "25000,233000,35000,233000"
pts [
"25000,233000"
"35000,233000"
]
)
end &194
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5416,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,231600,36600,233000"
st "BP_GPIO_26"
blo "27000,232800"
tm "WireNameMgr"
)
)
on &195
)
*425 (Wire
uid 5425,0
shape (OrthoPolyLine
uid 5426,0
va (VaSet
vasetType 3
)
xt "25000,235000,35000,235000"
pts [
"25000,235000"
"35000,235000"
]
)
end &196
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5430,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,233600,36600,235000"
st "BP_GPIO_27"
blo "27000,234800"
tm "WireNameMgr"
)
)
on &197
)
*426 (Wire
uid 5439,0
shape (OrthoPolyLine
uid 5440,0
va (VaSet
vasetType 3
)
xt "25000,237000,35000,237000"
pts [
"25000,237000"
"35000,237000"
]
)
end &198
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5444,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,235600,36600,237000"
st "BP_GPIO_28"
blo "27000,236800"
tm "WireNameMgr"
)
)
on &199
)
*427 (Wire
uid 5453,0
shape (OrthoPolyLine
uid 5454,0
va (VaSet
vasetType 3
)
xt "25000,239000,35000,239000"
pts [
"25000,239000"
"35000,239000"
]
)
end &200
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5458,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,237600,36600,239000"
st "BP_GPIO_29"
blo "27000,238800"
tm "WireNameMgr"
)
)
on &201
)
*428 (Wire
uid 5467,0
shape (OrthoPolyLine
uid 5468,0
va (VaSet
vasetType 3
)
xt "25000,241000,35000,241000"
pts [
"25000,241000"
"35000,241000"
]
)
end &202
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5472,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,239600,36600,241000"
st "BP_GPIO_30"
blo "27000,240800"
tm "WireNameMgr"
)
)
on &203
)
*429 (Wire
uid 5481,0
shape (OrthoPolyLine
uid 5482,0
va (VaSet
vasetType 3
)
xt "25000,243000,35000,243000"
pts [
"25000,243000"
"35000,243000"
]
)
end &204
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5486,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,241600,36600,243000"
st "BP_GPIO_31"
blo "27000,242800"
tm "WireNameMgr"
)
)
on &205
)
*430 (Wire
uid 5495,0
shape (OrthoPolyLine
uid 5496,0
va (VaSet
vasetType 3
)
xt "25000,245000,35000,245000"
pts [
"25000,245000"
"35000,245000"
]
)
end &206
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5500,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,243600,36600,245000"
st "BP_GPIO_32"
blo "27000,244800"
tm "WireNameMgr"
)
)
on &207
)
*431 (Wire
uid 5509,0
shape (OrthoPolyLine
uid 5510,0
va (VaSet
vasetType 3
)
xt "25000,247000,35000,247000"
pts [
"25000,247000"
"35000,247000"
]
)
end &208
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5514,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,245600,36600,247000"
st "BP_GPIO_33"
blo "27000,246800"
tm "WireNameMgr"
)
)
on &209
)
*432 (Wire
uid 5523,0
shape (OrthoPolyLine
uid 5524,0
va (VaSet
vasetType 3
)
xt "25000,249000,35000,249000"
pts [
"25000,249000"
"35000,249000"
]
)
end &210
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5528,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,247600,36600,249000"
st "BP_GPIO_34"
blo "27000,248800"
tm "WireNameMgr"
)
)
on &211
)
*433 (Wire
uid 5537,0
shape (OrthoPolyLine
uid 5538,0
va (VaSet
vasetType 3
)
xt "25000,251000,35000,251000"
pts [
"25000,251000"
"35000,251000"
]
)
end &212
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5542,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,249600,36600,251000"
st "BP_GPIO_35"
blo "27000,250800"
tm "WireNameMgr"
)
)
on &213
)
*434 (Wire
uid 5551,0
shape (OrthoPolyLine
uid 5552,0
va (VaSet
vasetType 3
)
xt "25000,253000,35000,253000"
pts [
"25000,253000"
"35000,253000"
]
)
end &214
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5556,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,251600,36600,253000"
st "BP_GPIO_36"
blo "27000,252800"
tm "WireNameMgr"
)
)
on &215
)
*435 (Wire
uid 5565,0
shape (OrthoPolyLine
uid 5566,0
va (VaSet
vasetType 3
)
xt "25000,255000,35000,255000"
pts [
"25000,255000"
"35000,255000"
]
)
end &216
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5570,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,253600,39100,255000"
st "BN_MASTER_RST"
blo "27000,254800"
tm "WireNameMgr"
)
)
on &217
)
*436 (Wire
uid 5579,0
shape (OrthoPolyLine
uid 5580,0
va (VaSet
vasetType 3
)
xt "25000,257000,35000,257000"
pts [
"25000,257000"
"35000,257000"
]
)
end &218
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5584,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,255600,32000,257000"
st "BN_EN"
blo "27000,256800"
tm "WireNameMgr"
)
)
on &219
)
*437 (Wire
uid 5593,0
shape (OrthoPolyLine
uid 5594,0
va (VaSet
vasetType 3
)
xt "25000,259000,35000,259000"
pts [
"25000,259000"
"35000,259000"
]
)
end &220
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5598,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,257600,37400,259000"
st "BN_ERROR_W"
blo "27000,258800"
tm "WireNameMgr"
)
)
on &221
)
*438 (Wire
uid 5607,0
shape (OrthoPolyLine
uid 5608,0
va (VaSet
vasetType 3
)
xt "25000,261000,35000,261000"
pts [
"25000,261000"
"35000,261000"
]
)
end &222
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5612,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "27000,259600,36900,261000"
st "BN_ERROR_R"
blo "27000,260800"
tm "WireNameMgr"
)
)
on &223
)
*439 (Wire
uid 5938,0
shape (OrthoPolyLine
uid 5939,0
va (VaSet
vasetType 3
)
xt "57000,16000,63250,16000"
pts [
"57000,16000"
"63250,16000"
]
)
end &226
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5945,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,14600,61800,16000"
st "clock"
blo "58000,15800"
tm "WireNameMgr"
)
)
on &2
)
*440 (Wire
uid 5946,0
shape (OrthoPolyLine
uid 5947,0
va (VaSet
vasetType 3
)
xt "57000,18000,63250,18000"
pts [
"57000,18000"
"63250,18000"
]
)
end &227
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5953,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,16600,62100,18000"
st "reset"
blo "58000,17800"
tm "WireNameMgr"
)
)
on &14
)
*441 (Wire
uid 6207,0
shape (OrthoPolyLine
uid 6208,0
va (VaSet
vasetType 3
)
xt "55000,6000,63250,6000"
pts [
"55000,6000"
"63250,6000"
]
)
start &238
end &225
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6212,0
va (VaSet
font "Verdana,12,0"
)
xt "56000,4600,61600,6000"
st "USB_TX"
blo "56000,5800"
tm "WireNameMgr"
)
)
on &239
)
*442 (Wire
uid 6221,0
shape (OrthoPolyLine
uid 6222,0
va (VaSet
vasetType 3
)
xt "55000,12000,63250,12000"
pts [
"63250,12000"
"55000,12000"
]
)
start &228
end &240
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6226,0
va (VaSet
font "Verdana,12,0"
)
xt "56000,10600,61700,12000"
st "USB_RX"
blo "56000,11800"
tm "WireNameMgr"
)
)
on &241
)
*443 (Wire
uid 6235,0
shape (OrthoPolyLine
uid 6236,0
va (VaSet
vasetType 3
)
xt "28000,-4000,38000,-4000"
pts [
"28000,-4000"
"38000,-4000"
]
)
end &242
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6240,0
va (VaSet
font "Verdana,12,0"
)
xt "30000,-5400,36500,-4000"
st "USB_CTS"
blo "30000,-4200"
tm "WireNameMgr"
)
)
on &243
)
*444 (Wire
uid 6249,0
shape (OrthoPolyLine
uid 6250,0
va (VaSet
vasetType 3
)
xt "30000,-2000,40000,-2000"
pts [
"30000,-2000"
"40000,-2000"
]
)
start &244
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6254,0
va (VaSet
font "Verdana,12,0"
)
xt "32000,-3400,38400,-2000"
st "USB_RTS"
blo "32000,-2200"
tm "WireNameMgr"
)
)
on &245
)
*445 (Wire
uid 6513,0
shape (OrthoPolyLine
uid 6514,0
va (VaSet
vasetType 3
)
xt "65000,47000,72250,47000"
pts [
"65000,47000"
"72250,47000"
]
)
end &248
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6520,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,45600,69800,47000"
st "clock"
blo "66000,46800"
tm "WireNameMgr"
)
)
on &2
)
*446 (Wire
uid 6532,0
shape (OrthoPolyLine
uid 6533,0
va (VaSet
vasetType 3
)
xt "86750,43000,100000,43000"
pts [
"100000,43000"
"86750,43000"
]
)
end &250
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6539,0
va (VaSet
font "Verdana,12,0"
)
xt "96000,41600,101100,43000"
st "enable"
blo "96000,42800"
tm "WireNameMgr"
)
)
on &246
)
*447 (Wire
uid 6604,0
shape (OrthoPolyLine
uid 6605,0
va (VaSet
vasetType 3
)
xt "65000,48000,72250,48000"
pts [
"65000,48000"
"72250,48000"
]
)
end &251
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6611,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,46600,70100,48000"
st "reset"
blo "66000,47800"
tm "WireNameMgr"
)
)
on &14
)
*448 (Wire
uid 7184,0
shape (OrthoPolyLine
uid 7185,0
va (VaSet
vasetType 3
)
xt "127750,50000,143000,50000"
pts [
"127750,50000"
"143000,50000"
]
)
start &261
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7191,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,48600,134100,50000"
st "CS_n"
blo "130000,49800"
tm "WireNameMgr"
)
)
on &256
)
*449 (Wire
uid 7194,0
shape (OrthoPolyLine
uid 7195,0
va (VaSet
vasetType 3
)
xt "127750,53000,143000,53000"
pts [
"143000,53000"
"127750,53000"
]
)
end &264
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7201,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,51600,142500,53000"
st "SDO"
blo "139000,52800"
tm "WireNameMgr"
)
)
on &257
)
*450 (Wire
uid 7204,0
shape (OrthoPolyLine
uid 7205,0
va (VaSet
vasetType 3
)
xt "110000,49000,114250,49000"
pts [
"110000,49000"
"114250,49000"
]
)
end &263
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7211,0
va (VaSet
font "Verdana,12,0"
)
xt "110000,47600,114000,49000"
st "SCLK"
blo "110000,48800"
tm "WireNameMgr"
)
)
on &255
)
*451 (Wire
uid 7224,0
shape (OrthoPolyLine
uid 7225,0
va (VaSet
vasetType 3
)
xt "109000,56000,114250,56000"
pts [
"109000,56000"
"114250,56000"
]
)
end &262
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7231,0
va (VaSet
font "Verdana,12,0"
)
xt "110000,54600,114100,56000"
st "reset"
blo "110000,55800"
tm "WireNameMgr"
)
)
on &14
)
*452 (Wire
uid 7232,0
shape (OrthoPolyLine
uid 7233,0
va (VaSet
vasetType 3
)
xt "109000,55000,114250,55000"
pts [
"109000,55000"
"114250,55000"
]
)
end &260
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7239,0
va (VaSet
font "Verdana,12,0"
)
xt "110000,53600,113800,55000"
st "clock"
blo "110000,54800"
tm "WireNameMgr"
)
)
on &2
)
*453 (Wire
uid 7347,0
shape (OrthoPolyLine
uid 7348,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "127750,56000,141000,56000"
pts [
"127750,56000"
"141000,56000"
]
)
start &266
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 7351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7352,0
va (VaSet
font "Verdana,12,0"
)
xt "129750,54600,133450,56000"
st "data"
blo "129750,55800"
tm "WireNameMgr"
)
)
on &258
)
*454 (Wire
uid 7886,0
shape (OrthoPolyLine
uid 7887,0
va (VaSet
vasetType 3
)
xt "145750,8000,157250,8000"
pts [
"157250,8000"
"145750,8000"
]
)
start &277
end &295
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7891,0
va (VaSet
font "Verdana,12,0"
)
xt "149250,6600,156250,8000"
st "masterWr"
blo "149250,7800"
tm "WireNameMgr"
)
)
on &286
)
*455 (Wire
uid 7894,0
shape (OrthoPolyLine
uid 7895,0
va (VaSet
vasetType 3
)
xt "145750,6000,157250,6000"
pts [
"157250,6000"
"145750,6000"
]
)
start &275
end &294
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7899,0
va (VaSet
font "Verdana,12,0"
)
xt "148250,4600,156350,6000"
st "masterFull"
blo "148250,5800"
tm "WireNameMgr"
)
)
on &287
)
*456 (Wire
uid 7902,0
shape (OrthoPolyLine
uid 7903,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "145750,4000,157250,4000"
pts [
"157250,4000"
"145750,4000"
]
)
start &279
end &293
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7907,0
va (VaSet
font "Verdana,12,0"
)
xt "147250,2600,156250,4000"
st "masterData"
blo "147250,3800"
tm "WireNameMgr"
)
)
on &288
)
*457 (Wire
uid 8149,0
shape (OrthoPolyLine
uid 8150,0
va (VaSet
vasetType 3
)
xt "213750,55000,219000,55000"
pts [
"213750,55000"
"219000,55000"
]
)
start &318
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8156,0
va (VaSet
font "Verdana,12,0"
)
xt "215000,53600,220500,55000"
st "phase1"
blo "215000,54800"
tm "WireNameMgr"
)
)
on &313
)
*458 (Wire
uid 8159,0
shape (OrthoPolyLine
uid 8160,0
va (VaSet
vasetType 3
)
xt "213750,57000,219000,57000"
pts [
"213750,57000"
"219000,57000"
]
)
start &319
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8166,0
va (VaSet
font "Verdana,12,0"
)
xt "215000,55600,220500,57000"
st "phase2"
blo "215000,56800"
tm "WireNameMgr"
)
)
on &314
)
*459 (Wire
uid 8169,0
shape (OrthoPolyLine
uid 8170,0
va (VaSet
vasetType 3
)
xt "213750,59000,219000,59000"
pts [
"213750,59000"
"219000,59000"
]
)
start &320
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8176,0
va (VaSet
font "Verdana,12,0"
)
xt "215000,57600,220500,59000"
st "phase3"
blo "215000,58800"
tm "WireNameMgr"
)
)
on &315
)
*460 (Wire
uid 8179,0
shape (OrthoPolyLine
uid 8180,0
va (VaSet
vasetType 3
)
xt "194000,61000,199250,61000"
pts [
"194000,61000"
"199250,61000"
]
)
end &317
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8186,0
va (VaSet
font "Verdana,12,0"
)
xt "195000,59600,198800,61000"
st "clock"
blo "195000,60800"
tm "WireNameMgr"
)
)
on &2
)
*461 (Wire
uid 8189,0
shape (OrthoPolyLine
uid 8190,0
va (VaSet
vasetType 3
)
xt "194000,63000,199250,63000"
pts [
"194000,63000"
"199250,63000"
]
)
end &322
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8196,0
va (VaSet
font "Verdana,12,0"
)
xt "194000,61600,198100,63000"
st "reset"
blo "194000,62800"
tm "WireNameMgr"
)
)
on &14
)
*462 (Wire
uid 8199,0
shape (OrthoPolyLine
uid 8200,0
va (VaSet
vasetType 3
)
xt "193000,50000,199250,50000"
pts [
"193000,50000"
"199250,50000"
]
)
end &321
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8206,0
va (VaSet
font "Verdana,12,0"
)
xt "194000,48600,200000,50000"
st "phaseIn"
blo "194000,49800"
tm "WireNameMgr"
)
)
on &312
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *463 (PackageList
uid 84,0
stg "VerticalLayoutStrategy"
textVec [
*464 (Text
uid 85,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,400,3900,1400"
st "Package List"
blo "-3000,1200"
)
*465 (MLText
uid 86,0
va (VaSet
)
xt "-3000,1400,14500,5000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 87,0
stg "VerticalLayoutStrategy"
textVec [
*466 (Text
uid 88,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,0,30200,1000"
st "Compiler Directives"
blo "20000,800"
)
*467 (Text
uid 89,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,1000,32200,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*468 (MLText
uid 90,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*469 (Text
uid 91,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,4000,32800,5000"
st "Post-module directives:"
blo "20000,4800"
)
*470 (MLText
uid 92,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*471 (Text
uid 93,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,5000,32400,6000"
st "End-module directives:"
blo "20000,5800"
)
*472 (MLText
uid 94,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-7,0,967,1047"
viewArea "213925,4905,258685,56805"
cachedDiagramExtent "-3000,-5400,246750,261900"
pageSetupInfo (PageSetupInfo
ptrCmd "Microsoft Print to PDF,winspool,"
fileName "PORTPROMPT:"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 1077
paperHeight 761
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 1077
windowsPaperHeight 761
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 67
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,-74000"
lastUid 8634,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*473 (Text
va (VaSet
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*474 (Text
va (VaSet
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*475 (Text
va (VaSet
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*476 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*477 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*478 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*479 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*480 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*481 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*482 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*483 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*484 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*485 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*486 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*487 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*488 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*489 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*490 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*491 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*492 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*493 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,6000,4000,7000"
st "Declarations"
blo "-3000,6800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,7000,400,8000"
st "Ports:"
blo "-3000,7800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,118000,1800,119000"
st "Pre User:"
blo "-3000,118800"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "-1000,13200,18000,15000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,119000,6000,120000"
st "Diagram Signals:"
blo "-3000,119800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-3000,6000,3000,7000"
st "Post User:"
blo "-3000,6800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-3000,6000,-3000,6000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 169,0
usingSuid 1
emptyRow *494 (LEmptyRow
)
uid 1406,0
optionalChildren [
*495 (RefLabelRowHdr
)
*496 (TitleRowHdr
)
*497 (FilterRowHdr
)
*498 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*499 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*500 (GroupColHdr
tm "GroupColHdrMgr"
)
*501 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*502 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*503 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*504 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*505 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*506 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*507 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
uid 1377,0
)
*508 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 20,0
)
)
uid 2365,0
)
*509 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH0_SDO"
t "std_ulogic"
o 1
suid 25,0
)
)
uid 2862,0
)
*510 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH1_SDO"
t "std_ulogic"
o 12
suid 26,0
)
)
uid 2864,0
)
*511 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH2_SDO"
t "std_ulogic"
o 13
suid 27,0
)
)
uid 2866,0
)
*512 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH3_SDO"
t "std_ulogic"
o 14
suid 28,0
)
)
uid 2868,0
)
*513 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH4_SDO"
t "std_ulogic"
o 15
suid 29,0
)
)
uid 2870,0
)
*514 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH5_SDO"
t "std_ulogic"
o 16
suid 30,0
)
)
uid 2872,0
)
*515 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH6_SDO"
t "std_ulogic"
o 17
suid 31,0
)
)
uid 2874,0
)
*516 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH7_SDO"
t "std_ulogic"
o 18
suid 32,0
)
)
uid 2876,0
)
*517 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH8_SDO"
t "std_ulogic"
o 19
suid 33,0
)
)
uid 2878,0
)
*518 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH9_SDO"
t "std_ulogic"
o 20
suid 34,0
)
)
uid 2880,0
)
*519 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH10_SDO"
t "std_ulogic"
o 2
suid 35,0
)
)
uid 2882,0
)
*520 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH11_SDO"
t "std_ulogic"
o 3
suid 36,0
)
)
uid 2884,0
)
*521 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH12_SDO"
t "std_ulogic"
o 4
suid 37,0
)
)
uid 2886,0
)
*522 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH13_SDO"
t "std_ulogic"
o 5
suid 38,0
)
)
uid 2888,0
)
*523 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH14_SDO"
t "std_ulogic"
o 6
suid 39,0
)
)
uid 2890,0
)
*524 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH15_SDO"
t "std_ulogic"
o 7
suid 40,0
)
)
uid 2892,0
)
*525 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH16_SDO"
t "std_ulogic"
o 8
suid 41,0
)
)
uid 2894,0
)
*526 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH17_SDO"
t "std_ulogic"
o 9
suid 42,0
)
)
uid 2896,0
)
*527 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH18_SDO"
t "std_ulogic"
o 10
suid 43,0
)
)
uid 2898,0
)
*528 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_CH19_SDO"
t "std_ulogic"
o 11
suid 44,0
)
)
uid 2900,0
)
*529 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH0_CS"
t "std_ulogic"
o 25
suid 45,0
)
)
uid 2902,0
)
*530 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH1_CS"
t "std_ulogic"
o 36
suid 46,0
)
)
uid 2904,0
)
*531 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH2_CS"
t "std_ulogic"
o 37
suid 47,0
)
)
uid 2906,0
)
*532 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH3_CS"
t "std_ulogic"
o 38
suid 48,0
)
)
uid 2908,0
)
*533 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH4_CS"
t "std_ulogic"
o 39
suid 49,0
)
)
uid 2910,0
)
*534 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH5_CS"
t "std_ulogic"
o 40
suid 50,0
)
)
uid 2912,0
)
*535 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH6_CS"
t "std_ulogic"
o 41
suid 51,0
)
)
uid 2914,0
)
*536 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH7_CS"
t "std_ulogic"
o 42
suid 52,0
)
)
uid 2916,0
)
*537 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH8_CS"
t "std_ulogic"
o 43
suid 53,0
)
)
uid 2918,0
)
*538 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH9_CS"
t "std_ulogic"
o 44
suid 54,0
)
)
uid 2920,0
)
*539 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH10_CS"
t "std_ulogic"
o 26
suid 55,0
)
)
uid 2922,0
)
*540 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH11_CS"
t "std_ulogic"
o 27
suid 56,0
)
)
uid 2924,0
)
*541 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH12_CS"
t "std_ulogic"
o 28
suid 57,0
)
)
uid 2926,0
)
*542 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH13_CS"
t "std_ulogic"
o 29
suid 58,0
)
)
uid 2928,0
)
*543 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH14_CS"
t "std_ulogic"
o 30
suid 59,0
)
)
uid 2930,0
)
*544 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH15_CS"
t "std_ulogic"
o 31
suid 60,0
)
)
uid 2932,0
)
*545 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH16_CS"
t "std_ulogic"
o 32
suid 61,0
)
)
uid 2934,0
)
*546 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH17_CS"
t "std_ulogic"
o 33
suid 62,0
)
)
uid 2936,0
)
*547 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH18_CS"
t "std_ulogic"
o 34
suid 63,0
)
)
uid 2938,0
)
*548 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CH19_CS"
t "std_ulogic"
o 35
suid 64,0
)
)
uid 2940,0
)
*549 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 45
suid 65,0
)
)
uid 4170,0
)
*550 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM1A"
t "std_ulogic"
o 52
suid 66,0
)
)
uid 4172,0
)
*551 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM1B"
t "std_ulogic"
o 53
suid 67,0
)
)
uid 4174,0
)
*552 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM2A"
t "std_ulogic"
o 54
suid 68,0
)
)
uid 4176,0
)
*553 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM2B"
t "std_ulogic"
o 55
suid 69,0
)
)
uid 4178,0
)
*554 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM3A"
t "std_ulogic"
o 56
suid 70,0
)
)
uid 4180,0
)
*555 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM3B"
t "std_ulogic"
o 57
suid 71,0
)
)
uid 4182,0
)
*556 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM4A"
t "std_ulogic"
o 58
suid 72,0
)
)
uid 4184,0
)
*557 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM4B"
t "std_ulogic"
o 59
suid 73,0
)
)
uid 4186,0
)
*558 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM5A"
t "std_ulogic"
o 60
suid 74,0
)
)
uid 4188,0
)
*559 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM5B"
t "std_ulogic"
o 61
suid 75,0
)
)
uid 4190,0
)
*560 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM6A"
t "std_ulogic"
o 62
suid 76,0
)
)
uid 4192,0
)
*561 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM6B"
t "std_ulogic"
o 63
suid 77,0
)
)
uid 4194,0
)
*562 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM7A"
t "std_ulogic"
o 64
suid 78,0
)
)
uid 4196,0
)
*563 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM7B"
t "std_ulogic"
o 65
suid 79,0
)
)
uid 4198,0
)
*564 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM8A"
t "std_ulogic"
o 66
suid 80,0
)
)
uid 4200,0
)
*565 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM8B"
t "std_ulogic"
o 67
suid 81,0
)
)
uid 4202,0
)
*566 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM9A"
t "std_ulogic"
o 68
suid 82,0
)
)
uid 4204,0
)
*567 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM9B"
t "std_ulogic"
o 69
suid 83,0
)
)
uid 4206,0
)
*568 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM10A"
t "std_ulogic"
o 46
suid 84,0
)
)
uid 4208,0
)
*569 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM10B"
t "std_ulogic"
o 47
suid 85,0
)
)
uid 4210,0
)
*570 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM11A"
t "std_ulogic"
o 48
suid 86,0
)
)
uid 4212,0
)
*571 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM11B"
t "std_ulogic"
o 49
suid 87,0
)
)
uid 4214,0
)
*572 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM12A"
t "std_ulogic"
o 50
suid 88,0
)
)
uid 4216,0
)
*573 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWM12B"
t "std_ulogic"
o 51
suid 89,0
)
)
uid 4218,0
)
*574 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_0"
t "std_ulogic"
o 76
suid 90,0
)
)
uid 4757,0
)
*575 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_1"
t "std_ulogic"
o 77
suid 91,0
)
)
uid 4759,0
)
*576 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_2"
t "std_ulogic"
o 87
suid 92,0
)
)
uid 4761,0
)
*577 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_3"
t "std_ulogic"
o 97
suid 93,0
)
)
uid 4763,0
)
*578 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_4"
t "std_ulogic"
o 105
suid 94,0
)
)
uid 4765,0
)
*579 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_5"
t "std_ulogic"
o 106
suid 95,0
)
)
uid 4767,0
)
*580 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_6"
t "std_ulogic"
o 107
suid 96,0
)
)
uid 4769,0
)
*581 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_7"
t "std_ulogic"
o 108
suid 97,0
)
)
uid 4771,0
)
*582 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_8"
t "std_ulogic"
o 109
suid 98,0
)
)
uid 4773,0
)
*583 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_9"
t "std_ulogic"
o 110
suid 99,0
)
)
uid 4775,0
)
*584 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_10"
t "std_ulogic"
o 78
suid 100,0
)
)
uid 4777,0
)
*585 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_11"
t "std_ulogic"
o 79
suid 101,0
)
)
uid 4779,0
)
*586 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_13"
t "std_ulogic"
o 80
suid 102,0
)
)
uid 4781,0
)
*587 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_14"
t "std_ulogic"
o 81
suid 103,0
)
)
uid 4783,0
)
*588 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_15"
t "std_ulogic"
o 82
suid 104,0
)
)
uid 4785,0
)
*589 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_16"
t "std_ulogic"
o 83
suid 105,0
)
)
uid 4787,0
)
*590 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_17"
t "std_ulogic"
o 84
suid 106,0
)
)
uid 4789,0
)
*591 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_18"
t "std_ulogic"
o 85
suid 107,0
)
)
uid 4791,0
)
*592 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_19"
t "std_ulogic"
o 86
suid 108,0
)
)
uid 4793,0
)
*593 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_20"
t "std_ulogic"
o 88
suid 109,0
)
)
uid 4795,0
)
*594 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_21"
t "std_ulogic"
o 89
suid 110,0
)
)
uid 4797,0
)
*595 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_22"
t "std_ulogic"
o 90
suid 111,0
)
)
uid 4799,0
)
*596 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_23"
t "std_ulogic"
o 91
suid 112,0
)
)
uid 4801,0
)
*597 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_24"
t "std_ulogic"
o 92
suid 113,0
)
)
uid 4803,0
)
*598 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_26"
t "std_ulogic"
o 93
suid 114,0
)
)
uid 5376,0
)
*599 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_27"
t "std_ulogic"
o 94
suid 115,0
)
)
uid 5378,0
)
*600 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_28"
t "std_ulogic"
o 95
suid 116,0
)
)
uid 5380,0
)
*601 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_29"
t "std_ulogic"
o 96
suid 117,0
)
)
uid 5382,0
)
*602 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_30"
t "std_ulogic"
o 98
suid 118,0
)
)
uid 5384,0
)
*603 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_31"
t "std_ulogic"
o 99
suid 119,0
)
)
uid 5386,0
)
*604 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_32"
t "std_ulogic"
o 100
suid 120,0
)
)
uid 5388,0
)
*605 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_33"
t "std_ulogic"
o 101
suid 121,0
)
)
uid 5390,0
)
*606 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_34"
t "std_ulogic"
o 102
suid 122,0
)
)
uid 5392,0
)
*607 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_35"
t "std_ulogic"
o 103
suid 123,0
)
)
uid 5394,0
)
*608 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BP_GPIO_36"
t "std_ulogic"
o 104
suid 124,0
)
)
uid 5396,0
)
*609 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_MASTER_RST"
t "std_ulogic"
o 75
suid 125,0
)
)
uid 5398,0
)
*610 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_EN"
t "std_ulogic"
o 72
suid 126,0
)
)
uid 5400,0
)
*611 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_ERROR_W"
t "std_ulogic"
o 74
suid 127,0
)
)
uid 5402,0
)
*612 (LeafLogPort
port (LogicalPort
lang 11
m 2
decl (Decl
n "BN_ERROR_R"
t "std_ulogic"
o 73
suid 128,0
)
)
uid 5404,0
)
*613 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 107
suid 129,0
)
)
uid 6194,0
)
*614 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 108
suid 130,0
)
)
uid 6196,0
)
*615 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "USB_CTS"
t "std_ulogic"
o 109
suid 131,0
)
)
uid 6198,0
)
*616 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "USB_RTS"
t "std_ulogic"
o 110
suid 132,0
)
)
uid 6200,0
)
*617 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "enable"
t "std_ulogic"
o 111
suid 134,0
)
)
uid 6554,0
)
*618 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
suid 140,0
)
)
uid 7240,0
)
*619 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
suid 144,0
)
)
uid 7242,0
)
*620 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SDO"
t "std_ulogic"
o 113
suid 145,0
)
)
uid 7244,0
)
*621 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 115
suid 146,0
)
)
uid 7353,0
)
*622 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "masterWr"
t "std_ulogic"
o 117
suid 148,0
)
)
uid 7960,0
)
*623 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "masterFull"
t "std_ulogic"
o 118
suid 149,0
)
)
uid 7962,0
)
*624 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 118
suid 150,0
)
)
uid 7964,0
)
*625 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "phaseIn"
t "std_ulogic"
o 124
suid 163,0
)
)
uid 8215,0
)
*626 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "phase1"
t "std_ulogic"
o 119
suid 164,0
)
)
uid 8217,0
)
*627 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "phase2"
t "std_ulogic"
o 120
suid 165,0
)
)
uid 8219,0
)
*628 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "phase3"
t "std_ulogic"
o 121
suid 166,0
)
)
uid 8221,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1419,0
optionalChildren [
*629 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *630 (MRCItem
litem &494
pos 122
dimension 20
)
uid 1421,0
optionalChildren [
*631 (MRCItem
litem &495
pos 0
dimension 20
uid 1422,0
)
*632 (MRCItem
litem &496
pos 1
dimension 23
uid 1423,0
)
*633 (MRCItem
litem &497
pos 2
hidden 1
dimension 20
uid 1424,0
)
*634 (MRCItem
litem &507
pos 0
dimension 20
uid 1378,0
)
*635 (MRCItem
litem &508
pos 1
dimension 20
uid 2366,0
)
*636 (MRCItem
litem &509
pos 2
dimension 20
uid 2861,0
)
*637 (MRCItem
litem &510
pos 3
dimension 20
uid 2863,0
)
*638 (MRCItem
litem &511
pos 4
dimension 20
uid 2865,0
)
*639 (MRCItem
litem &512
pos 5
dimension 20
uid 2867,0
)
*640 (MRCItem
litem &513
pos 6
dimension 20
uid 2869,0
)
*641 (MRCItem
litem &514
pos 7
dimension 20
uid 2871,0
)
*642 (MRCItem
litem &515
pos 8
dimension 20
uid 2873,0
)
*643 (MRCItem
litem &516
pos 9
dimension 20
uid 2875,0
)
*644 (MRCItem
litem &517
pos 10
dimension 20
uid 2877,0
)
*645 (MRCItem
litem &518
pos 11
dimension 20
uid 2879,0
)
*646 (MRCItem
litem &519
pos 12
dimension 20
uid 2881,0
)
*647 (MRCItem
litem &520
pos 13
dimension 20
uid 2883,0
)
*648 (MRCItem
litem &521
pos 14
dimension 20
uid 2885,0
)
*649 (MRCItem
litem &522
pos 15
dimension 20
uid 2887,0
)
*650 (MRCItem
litem &523
pos 16
dimension 20
uid 2889,0
)
*651 (MRCItem
litem &524
pos 17
dimension 20
uid 2891,0
)
*652 (MRCItem
litem &525
pos 18
dimension 20
uid 2893,0
)
*653 (MRCItem
litem &526
pos 19
dimension 20
uid 2895,0
)
*654 (MRCItem
litem &527
pos 20
dimension 20
uid 2897,0
)
*655 (MRCItem
litem &528
pos 21
dimension 20
uid 2899,0
)
*656 (MRCItem
litem &529
pos 22
dimension 20
uid 2901,0
)
*657 (MRCItem
litem &530
pos 23
dimension 20
uid 2903,0
)
*658 (MRCItem
litem &531
pos 24
dimension 20
uid 2905,0
)
*659 (MRCItem
litem &532
pos 25
dimension 20
uid 2907,0
)
*660 (MRCItem
litem &533
pos 26
dimension 20
uid 2909,0
)
*661 (MRCItem
litem &534
pos 27
dimension 20
uid 2911,0
)
*662 (MRCItem
litem &535
pos 28
dimension 20
uid 2913,0
)
*663 (MRCItem
litem &536
pos 29
dimension 20
uid 2915,0
)
*664 (MRCItem
litem &537
pos 30
dimension 20
uid 2917,0
)
*665 (MRCItem
litem &538
pos 31
dimension 20
uid 2919,0
)
*666 (MRCItem
litem &539
pos 32
dimension 20
uid 2921,0
)
*667 (MRCItem
litem &540
pos 33
dimension 20
uid 2923,0
)
*668 (MRCItem
litem &541
pos 34
dimension 20
uid 2925,0
)
*669 (MRCItem
litem &542
pos 35
dimension 20
uid 2927,0
)
*670 (MRCItem
litem &543
pos 36
dimension 20
uid 2929,0
)
*671 (MRCItem
litem &544
pos 37
dimension 20
uid 2931,0
)
*672 (MRCItem
litem &545
pos 38
dimension 20
uid 2933,0
)
*673 (MRCItem
litem &546
pos 39
dimension 20
uid 2935,0
)
*674 (MRCItem
litem &547
pos 40
dimension 20
uid 2937,0
)
*675 (MRCItem
litem &548
pos 41
dimension 20
uid 2939,0
)
*676 (MRCItem
litem &549
pos 42
dimension 20
uid 4169,0
)
*677 (MRCItem
litem &550
pos 43
dimension 20
uid 4171,0
)
*678 (MRCItem
litem &551
pos 44
dimension 20
uid 4173,0
)
*679 (MRCItem
litem &552
pos 45
dimension 20
uid 4175,0
)
*680 (MRCItem
litem &553
pos 46
dimension 20
uid 4177,0
)
*681 (MRCItem
litem &554
pos 47
dimension 20
uid 4179,0
)
*682 (MRCItem
litem &555
pos 48
dimension 20
uid 4181,0
)
*683 (MRCItem
litem &556
pos 49
dimension 20
uid 4183,0
)
*684 (MRCItem
litem &557
pos 50
dimension 20
uid 4185,0
)
*685 (MRCItem
litem &558
pos 51
dimension 20
uid 4187,0
)
*686 (MRCItem
litem &559
pos 52
dimension 20
uid 4189,0
)
*687 (MRCItem
litem &560
pos 53
dimension 20
uid 4191,0
)
*688 (MRCItem
litem &561
pos 54
dimension 20
uid 4193,0
)
*689 (MRCItem
litem &562
pos 55
dimension 20
uid 4195,0
)
*690 (MRCItem
litem &563
pos 56
dimension 20
uid 4197,0
)
*691 (MRCItem
litem &564
pos 57
dimension 20
uid 4199,0
)
*692 (MRCItem
litem &565
pos 58
dimension 20
uid 4201,0
)
*693 (MRCItem
litem &566
pos 59
dimension 20
uid 4203,0
)
*694 (MRCItem
litem &567
pos 60
dimension 20
uid 4205,0
)
*695 (MRCItem
litem &568
pos 61
dimension 20
uid 4207,0
)
*696 (MRCItem
litem &569
pos 62
dimension 20
uid 4209,0
)
*697 (MRCItem
litem &570
pos 63
dimension 20
uid 4211,0
)
*698 (MRCItem
litem &571
pos 64
dimension 20
uid 4213,0
)
*699 (MRCItem
litem &572
pos 65
dimension 20
uid 4215,0
)
*700 (MRCItem
litem &573
pos 66
dimension 20
uid 4217,0
)
*701 (MRCItem
litem &574
pos 67
dimension 20
uid 4756,0
)
*702 (MRCItem
litem &575
pos 68
dimension 20
uid 4758,0
)
*703 (MRCItem
litem &576
pos 69
dimension 20
uid 4760,0
)
*704 (MRCItem
litem &577
pos 70
dimension 20
uid 4762,0
)
*705 (MRCItem
litem &578
pos 71
dimension 20
uid 4764,0
)
*706 (MRCItem
litem &579
pos 72
dimension 20
uid 4766,0
)
*707 (MRCItem
litem &580
pos 73
dimension 20
uid 4768,0
)
*708 (MRCItem
litem &581
pos 74
dimension 20
uid 4770,0
)
*709 (MRCItem
litem &582
pos 75
dimension 20
uid 4772,0
)
*710 (MRCItem
litem &583
pos 76
dimension 20
uid 4774,0
)
*711 (MRCItem
litem &584
pos 77
dimension 20
uid 4776,0
)
*712 (MRCItem
litem &585
pos 78
dimension 20
uid 4778,0
)
*713 (MRCItem
litem &586
pos 79
dimension 20
uid 4780,0
)
*714 (MRCItem
litem &587
pos 80
dimension 20
uid 4782,0
)
*715 (MRCItem
litem &588
pos 81
dimension 20
uid 4784,0
)
*716 (MRCItem
litem &589
pos 82
dimension 20
uid 4786,0
)
*717 (MRCItem
litem &590
pos 83
dimension 20
uid 4788,0
)
*718 (MRCItem
litem &591
pos 84
dimension 20
uid 4790,0
)
*719 (MRCItem
litem &592
pos 85
dimension 20
uid 4792,0
)
*720 (MRCItem
litem &593
pos 86
dimension 20
uid 4794,0
)
*721 (MRCItem
litem &594
pos 87
dimension 20
uid 4796,0
)
*722 (MRCItem
litem &595
pos 88
dimension 20
uid 4798,0
)
*723 (MRCItem
litem &596
pos 89
dimension 20
uid 4800,0
)
*724 (MRCItem
litem &597
pos 90
dimension 20
uid 4802,0
)
*725 (MRCItem
litem &598
pos 91
dimension 20
uid 5375,0
)
*726 (MRCItem
litem &599
pos 92
dimension 20
uid 5377,0
)
*727 (MRCItem
litem &600
pos 93
dimension 20
uid 5379,0
)
*728 (MRCItem
litem &601
pos 94
dimension 20
uid 5381,0
)
*729 (MRCItem
litem &602
pos 95
dimension 20
uid 5383,0
)
*730 (MRCItem
litem &603
pos 96
dimension 20
uid 5385,0
)
*731 (MRCItem
litem &604
pos 97
dimension 20
uid 5387,0
)
*732 (MRCItem
litem &605
pos 98
dimension 20
uid 5389,0
)
*733 (MRCItem
litem &606
pos 99
dimension 20
uid 5391,0
)
*734 (MRCItem
litem &607
pos 100
dimension 20
uid 5393,0
)
*735 (MRCItem
litem &608
pos 101
dimension 20
uid 5395,0
)
*736 (MRCItem
litem &609
pos 102
dimension 20
uid 5397,0
)
*737 (MRCItem
litem &610
pos 103
dimension 20
uid 5399,0
)
*738 (MRCItem
litem &611
pos 104
dimension 20
uid 5401,0
)
*739 (MRCItem
litem &612
pos 105
dimension 20
uid 5403,0
)
*740 (MRCItem
litem &613
pos 106
dimension 20
uid 6193,0
)
*741 (MRCItem
litem &614
pos 107
dimension 20
uid 6195,0
)
*742 (MRCItem
litem &615
pos 108
dimension 20
uid 6197,0
)
*743 (MRCItem
litem &616
pos 109
dimension 20
uid 6199,0
)
*744 (MRCItem
litem &617
pos 110
dimension 20
uid 6555,0
)
*745 (MRCItem
litem &618
pos 111
dimension 20
uid 7241,0
)
*746 (MRCItem
litem &619
pos 112
dimension 20
uid 7243,0
)
*747 (MRCItem
litem &620
pos 113
dimension 20
uid 7245,0
)
*748 (MRCItem
litem &621
pos 114
dimension 20
uid 7354,0
)
*749 (MRCItem
litem &622
pos 115
dimension 20
uid 7961,0
)
*750 (MRCItem
litem &623
pos 116
dimension 20
uid 7963,0
)
*751 (MRCItem
litem &624
pos 117
dimension 20
uid 7965,0
)
*752 (MRCItem
litem &625
pos 118
dimension 20
uid 8216,0
)
*753 (MRCItem
litem &626
pos 119
dimension 20
uid 8218,0
)
*754 (MRCItem
litem &627
pos 120
dimension 20
uid 8220,0
)
*755 (MRCItem
litem &628
pos 121
dimension 20
uid 8222,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1425,0
optionalChildren [
*756 (MRCItem
litem &498
pos 0
dimension 20
uid 1426,0
)
*757 (MRCItem
litem &500
pos 1
dimension 50
uid 1427,0
)
*758 (MRCItem
litem &501
pos 2
dimension 100
uid 1428,0
)
*759 (MRCItem
litem &502
pos 3
dimension 50
uid 1429,0
)
*760 (MRCItem
litem &503
pos 4
dimension 100
uid 1430,0
)
*761 (MRCItem
litem &504
pos 5
dimension 100
uid 1431,0
)
*762 (MRCItem
litem &505
pos 6
dimension 50
uid 1432,0
)
*763 (MRCItem
litem &506
pos 7
dimension 80
uid 1433,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1420,0
vaOverrides [
]
)
]
)
uid 1405,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *764 (LEmptyRow
)
uid 1435,0
optionalChildren [
*765 (RefLabelRowHdr
)
*766 (TitleRowHdr
)
*767 (FilterRowHdr
)
*768 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*769 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*770 (GroupColHdr
tm "GroupColHdrMgr"
)
*771 (NameColHdr
tm "GenericNameColHdrMgr"
)
*772 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*773 (InitColHdr
tm "GenericValueColHdrMgr"
)
*774 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*775 (EolColHdr
tm "GenericEolColHdrMgr"
)
*776 (LogGeneric
generic (GiElement
name "signalBitNb"
type "positive"
value "16"
)
uid 2460,0
)
*777 (LogGeneric
generic (GiElement
name "phaseBitNb"
type "positive"
value "16"
)
uid 2462,0
)
*778 (LogGeneric
generic (GiElement
name "stepX"
type "positive"
value "1"
)
uid 2464,0
)
*779 (LogGeneric
generic (GiElement
name "stepY"
type "positive"
value "1"
)
uid 2466,0
)
*780 (LogGeneric
generic (GiElement
name "botNb"
type "positive"
value "16"
)
uid 2813,0
)
]
)
pdm (PhysicalDM
uid 1447,0
optionalChildren [
*781 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *782 (MRCItem
litem &764
pos 5
dimension 20
)
uid 1449,0
optionalChildren [
*783 (MRCItem
litem &765
pos 0
dimension 20
uid 1450,0
)
*784 (MRCItem
litem &766
pos 1
dimension 23
uid 1451,0
)
*785 (MRCItem
litem &767
pos 2
hidden 1
dimension 20
uid 1452,0
)
*786 (MRCItem
litem &776
pos 0
dimension 20
uid 2459,0
)
*787 (MRCItem
litem &777
pos 1
dimension 20
uid 2461,0
)
*788 (MRCItem
litem &778
pos 2
dimension 20
uid 2463,0
)
*789 (MRCItem
litem &779
pos 3
dimension 20
uid 2465,0
)
*790 (MRCItem
litem &780
pos 4
dimension 20
uid 2812,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1453,0
optionalChildren [
*791 (MRCItem
litem &768
pos 0
dimension 20
uid 1454,0
)
*792 (MRCItem
litem &770
pos 1
dimension 50
uid 1455,0
)
*793 (MRCItem
litem &771
pos 2
dimension 100
uid 1456,0
)
*794 (MRCItem
litem &772
pos 3
dimension 100
uid 1457,0
)
*795 (MRCItem
litem &773
pos 4
dimension 50
uid 1458,0
)
*796 (MRCItem
litem &774
pos 5
dimension 50
uid 1459,0
)
*797 (MRCItem
litem &775
pos 6
dimension 80
uid 1460,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1448,0
vaOverrides [
]
)
]
)
uid 1434,0
type 1
)
activeModelName "BlockDiag"
)
