
c:\MCU\HC32L_eide\_mini_examples\L110_Blink\EIDE\Debug\Blink34.elf:     file format elf32-littlearm


Disassembly of section .text:

000000c0 <__do_global_dtors_aux>:
  c0:	b510      	push	{r4, lr}
  c2:	4c06      	ldr	r4, [pc, #24]	@ (dc <__do_global_dtors_aux+0x1c>)
  c4:	7823      	ldrb	r3, [r4, #0]
  c6:	2b00      	cmp	r3, #0
  c8:	d107      	bne.n	da <__do_global_dtors_aux+0x1a>
  ca:	4b05      	ldr	r3, [pc, #20]	@ (e0 <__do_global_dtors_aux+0x20>)
  cc:	2b00      	cmp	r3, #0
  ce:	d002      	beq.n	d6 <__do_global_dtors_aux+0x16>
  d0:	4804      	ldr	r0, [pc, #16]	@ (e4 <__do_global_dtors_aux+0x24>)
  d2:	e000      	b.n	d6 <__do_global_dtors_aux+0x16>
  d4:	bf00      	nop
  d6:	2301      	movs	r3, #1
  d8:	7023      	strb	r3, [r4, #0]
  da:	bd10      	pop	{r4, pc}
  dc:	20000004 	.word	0x20000004
  e0:	00000000 	.word	0x00000000
  e4:	0000026c 	.word	0x0000026c

000000e8 <frame_dummy>:
  e8:	4b04      	ldr	r3, [pc, #16]	@ (fc <frame_dummy+0x14>)
  ea:	b510      	push	{r4, lr}
  ec:	2b00      	cmp	r3, #0
  ee:	d003      	beq.n	f8 <frame_dummy+0x10>
  f0:	4903      	ldr	r1, [pc, #12]	@ (100 <_Min_Heap_Size>)
  f2:	4804      	ldr	r0, [pc, #16]	@ (104 <_Min_Heap_Size+0x4>)
  f4:	e000      	b.n	f8 <frame_dummy+0x10>
  f6:	bf00      	nop
  f8:	bd10      	pop	{r4, pc}
  fa:	46c0      	nop			@ (mov r8, r8)
  fc:	00000000 	.word	0x00000000
 100:	20000008 	.word	0x20000008
 104:	0000026c 	.word	0x0000026c

00000108 <SystemCoreClockUpdate>:


//add clock source.
void SystemCoreClockUpdate (void) // Update SystemCoreClock variable
{
	SystemCoreClock = 24000000;
 108:	4b01      	ldr	r3, [pc, #4]	@ (110 <SystemCoreClockUpdate+0x8>)
 10a:	4a02      	ldr	r2, [pc, #8]	@ (114 <SystemCoreClockUpdate+0xc>)
 10c:	601a      	str	r2, [r3, #0]
}
 10e:	4770      	bx	lr
 110:	20000000 	.word	0x20000000
 114:	016e3600 	.word	0x016e3600

00000118 <SystemInit>:
 **
 ** \param  none
 ** \return none
 ******************************************************************************/
void SystemInit(void)
{
 118:	b510      	push	{r4, lr}
    //hcr 24MHz manual trim.
	// set RCH = 24MHz
    M0P_CLOCK->RCH_CR_f.TRIM = (*((volatile uint16_t*) (0x00100C00ul)));
 11a:	4b08      	ldr	r3, [pc, #32]	@ (13c <SystemInit+0x24>)
 11c:	881b      	ldrh	r3, [r3, #0]
 11e:	4908      	ldr	r1, [pc, #32]	@ (140 <SystemInit+0x28>)
 120:	68ca      	ldr	r2, [r1, #12]
 122:	055b      	lsls	r3, r3, #21
 124:	0d5b      	lsrs	r3, r3, #21
 126:	0ad2      	lsrs	r2, r2, #11
 128:	02d2      	lsls	r2, r2, #11
 12a:	4313      	orrs	r3, r2
 12c:	60cb      	str	r3, [r1, #12]
    while (!M0P_CLOCK->RCH_CR_f.STABLE);
 12e:	4b04      	ldr	r3, [pc, #16]	@ (140 <SystemInit+0x28>)
 130:	68db      	ldr	r3, [r3, #12]
 132:	051b      	lsls	r3, r3, #20
 134:	d5fb      	bpl.n	12e <SystemInit+0x16>

    SystemCoreClockUpdate();
 136:	f7ff ffe7 	bl	108 <SystemCoreClockUpdate>
	  
	_HidePinInit();
}
 13a:	bd10      	pop	{r4, pc}
 13c:	00100c00 	.word	0x00100c00
 140:	40002000 	.word	0x40002000

00000144 <Reset_Handler>:
                .weak       Reset_Handler
                .type       Reset_Handler, %function
                .globl      Reset_Handler
Reset_Handler:
                /* Set stack top pointer. */
                ldr         r0, =__StackTop
 144:	4810      	ldr	r0, [pc, #64]	@ (188 <Rom_Code+0x10>)
                mov         sp ,r0
 146:	4685      	mov	sp, r0

00000148 <CopyData>:
 *
 * All addresses must be aligned to 4 bytes boundary.
 */
                /* Copy data from read only memory to RAM. */
CopyData:
                ldr         r1, =__etext
 148:	4910      	ldr	r1, [pc, #64]	@ (18c <Rom_Code+0x14>)
                ldr         r2, =__data_start__
 14a:	4a11      	ldr	r2, [pc, #68]	@ (190 <Rom_Code+0x18>)
                ldr         r3, =__data_end__
 14c:	4b11      	ldr	r3, [pc, #68]	@ (194 <Rom_Code+0x1c>)

                subs        r3, r2
 14e:	1a9b      	subs	r3, r3, r2
                ble         CopyLoopExit
 150:	dd03      	ble.n	15a <ClearBss>

00000152 <CopyLoop>:
CopyLoop:
                subs        r3, #4
 152:	3b04      	subs	r3, #4
                ldr         r0, [r1,r3]
 154:	58c8      	ldr	r0, [r1, r3]
                str         r0, [r2,r3]
 156:	50d0      	str	r0, [r2, r3]
                bgt         CopyLoop
 158:	dcfb      	bgt.n	152 <CopyLoop>

0000015a <ClearBss>:
 *
 * Both addresses must be aligned to 4 bytes boundary.
 */
                /* Clear BSS section. */
ClearBss:
                ldr         r1, =__bss_start__
 15a:	490f      	ldr	r1, [pc, #60]	@ (198 <Rom_Code+0x20>)
                ldr         r2, =__bss_end__
 15c:	4a0f      	ldr	r2, [pc, #60]	@ (19c <Rom_Code+0x24>)

                movs        r0, 0
 15e:	2000      	movs	r0, #0
                subs        r2, r1
 160:	1a52      	subs	r2, r2, r1
                ble         ClearLoopExit
 162:	dd02      	ble.n	16a <ClearLoopExit>

00000164 <ClearLoop>:
ClearLoop:
                subs        r2, #4
 164:	3a04      	subs	r2, #4
                str         r0, [r1, r2]
 166:	5088      	str	r0, [r1, r2]
                bgt         ClearLoop
 168:	dcfc      	bgt.n	164 <ClearLoop>

0000016a <ClearLoopExit>:
ClearLoopExit:
                /* reset NVIC if in rom debug */
                ldr         r0, =0x20000000
 16a:	480d      	ldr	r0, [pc, #52]	@ (1a0 <Rom_Code+0x28>)
                ldr         r2, =0x0
 16c:	4a0d      	ldr	r2, [pc, #52]	@ (1a4 <Rom_Code+0x2c>)
                movs        r1, #0
 16e:	2100      	movs	r1, #0
                add         r1, pc, #0
 170:	a100      	add	r1, pc, #0	@ (adr r1, 174 <ClearLoopExit+0xa>)
                cmp         r1, r0
 172:	4281      	cmp	r1, r0
                bls         Rom_Code
 174:	d900      	bls.n	178 <Rom_Code>
                /* ram code base address. */
                add         r2, r0, r2
 176:	4402      	add	r2, r0

00000178 <Rom_Code>:
Rom_Code:
                /* reset vector table address */
                ldr         r0, =0xE000ED08
 178:	480b      	ldr	r0, [pc, #44]	@ (1a8 <Rom_Code+0x30>)
                str         r2, [r0]
 17a:	6002      	str	r2, [r0, #0]
                /* Call the clock system initialization function. */
                bl          SystemInit
 17c:	f7ff ffcc 	bl	118 <SystemInit>
                /* Call static constructors */
                //bl          __libc_init_array
                /* Call the application's entry point. */
                bl          main
 180:	f000 f820 	bl	1c4 <main>
                bx          lr
 184:	4770      	bx	lr
 186:	0000      	.short	0x0000
                ldr         r0, =__StackTop
 188:	20000220 	.word	0x20000220
                ldr         r1, =__etext
 18c:	00000274 	.word	0x00000274
                ldr         r2, =__data_start__
 190:	20000000 	.word	0x20000000
                ldr         r3, =__data_end__
 194:	20000004 	.word	0x20000004
                ldr         r1, =__bss_start__
 198:	20000004 	.word	0x20000004
                ldr         r2, =__bss_end__
 19c:	20000020 	.word	0x20000020
                ldr         r0, =0x20000000
 1a0:	20000000 	.word	0x20000000
                ldr         r2, =0x0
 1a4:	00000000 	.word	0x00000000
                ldr         r0, =0xE000ED08
 1a8:	e000ed08 	.word	0xe000ed08

000001ac <ADC_IRQHandler>:
;<h> Default handler start.
*/
                .section    .text.Default_Handler, "ax", %progbits
                .align      2
Default_Handler:
                b           .
 1ac:	e7fe      	b.n	1ac <ADC_IRQHandler>
 1ae:	46c0      	nop			@ (mov r8, r8)

000001b0 <delay>:
        M0P_GPIO->P3OUT_f.P34 = 1;           //  out 0
	}
}	

void delay(uint32_t nTime)
{
 1b0:	b082      	sub	sp, #8
    volatile uint32_t count = nTime;
 1b2:	9001      	str	r0, [sp, #4]
	while (count--);
 1b4:	9b01      	ldr	r3, [sp, #4]
 1b6:	1e5a      	subs	r2, r3, #1
 1b8:	9201      	str	r2, [sp, #4]
 1ba:	2b00      	cmp	r3, #0
 1bc:	d1fa      	bne.n	1b4 <delay+0x4>
}
 1be:	b002      	add	sp, #8
 1c0:	4770      	bx	lr
	...

000001c4 <main>:
{
 1c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO   
 1c6:	4a21      	ldr	r2, [pc, #132]	@ (24c <main+0x88>)
 1c8:	6a11      	ldr	r1, [r2, #32]
 1ca:	2380      	movs	r3, #128	@ 0x80
 1cc:	055b      	lsls	r3, r3, #21
 1ce:	430b      	orrs	r3, r1
 1d0:	6213      	str	r3, [r2, #32]
    M0P_GPIO->P3ADS_f.P34 = 0;           //  not analog
 1d2:	4b1f      	ldr	r3, [pc, #124]	@ (250 <main+0x8c>)
 1d4:	21e6      	movs	r1, #230	@ 0xe6
 1d6:	0049      	lsls	r1, r1, #1
 1d8:	585c      	ldr	r4, [r3, r1]
 1da:	2210      	movs	r2, #16
 1dc:	0020      	movs	r0, r4
 1de:	4390      	bics	r0, r2
 1e0:	5058      	str	r0, [r3, r1]
    M0P_GPIO->P34_SEL = 0;               //  not alternate  
 1e2:	39fc      	subs	r1, #252	@ 0xfc
 1e4:	2000      	movs	r0, #0
 1e6:	5058      	str	r0, [r3, r1]
    M0P_GPIO->P3DIR_f.P34 = 0;           //  output
 1e8:	31f0      	adds	r1, #240	@ 0xf0
 1ea:	585c      	ldr	r4, [r3, r1]
 1ec:	0020      	movs	r0, r4
 1ee:	4390      	bics	r0, r2
 1f0:	5058      	str	r0, [r3, r1]
    M0P_GPIO->P3OD_f.P34 = 0;            //  PushPull ( not open drain )
 1f2:	312c      	adds	r1, #44	@ 0x2c
 1f4:	585c      	ldr	r4, [r3, r1]
 1f6:	0020      	movs	r0, r4
 1f8:	4390      	bics	r0, r2
 1fa:	5058      	str	r0, [r3, r1]
    M0P_GPIO->P3PD_f.P34 = 0;            //  no Pull Down 
 1fc:	3908      	subs	r1, #8
 1fe:	585c      	ldr	r4, [r3, r1]
 200:	0020      	movs	r0, r4
 202:	4390      	bics	r0, r2
 204:	5058      	str	r0, [r3, r1]
    M0P_GPIO->P3PU_f.P34 = 0;            //  no Pull Up 
 206:	3904      	subs	r1, #4
 208:	585c      	ldr	r4, [r3, r1]
 20a:	0020      	movs	r0, r4
 20c:	4390      	bics	r0, r2
 20e:	5058      	str	r0, [r3, r1]
    M0P_GPIO->P3DR_f.P34 = 1;            //  Low speed 
 210:	3904      	subs	r1, #4
 212:	585c      	ldr	r4, [r3, r1]
 214:	0020      	movs	r0, r4
 216:	4310      	orrs	r0, r2
 218:	5058      	str	r0, [r3, r1]
    M0P_GPIO->P3OUT_f.P34 = 1;           //  out 1
 21a:	3914      	subs	r1, #20
 21c:	5858      	ldr	r0, [r3, r1]
 21e:	4302      	orrs	r2, r0
 220:	505a      	str	r2, [r3, r1]
		delay(0x4000);
 222:	2780      	movs	r7, #128	@ 0x80
 224:	01ff      	lsls	r7, r7, #7
 226:	0038      	movs	r0, r7
 228:	f7ff ffc2 	bl	1b0 <delay>
        M0P_GPIO->P3OUT_f.P34 = 0;           //  out 0
 22c:	4e08      	ldr	r6, [pc, #32]	@ (250 <main+0x8c>)
 22e:	25e4      	movs	r5, #228	@ 0xe4
 230:	006d      	lsls	r5, r5, #1
 232:	5972      	ldr	r2, [r6, r5]
 234:	2410      	movs	r4, #16
 236:	0013      	movs	r3, r2
 238:	43a3      	bics	r3, r4
 23a:	5173      	str	r3, [r6, r5]
		delay(0x4000);
 23c:	0038      	movs	r0, r7
 23e:	f7ff ffb7 	bl	1b0 <delay>
        M0P_GPIO->P3OUT_f.P34 = 1;           //  out 0
 242:	5973      	ldr	r3, [r6, r5]
 244:	431c      	orrs	r4, r3
 246:	5174      	str	r4, [r6, r5]
	while (1)
 248:	e7eb      	b.n	222 <main+0x5e>
 24a:	46c0      	nop			@ (mov r8, r8)
 24c:	40002000 	.word	0x40002000
 250:	40020c00 	.word	0x40020c00

00000254 <_init>:
 254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 256:	46c0      	nop			@ (mov r8, r8)
 258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 25a:	bc08      	pop	{r3}
 25c:	469e      	mov	lr, r3
 25e:	4770      	bx	lr

00000260 <_fini>:
 260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 262:	46c0      	nop			@ (mov r8, r8)
 264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 266:	bc08      	pop	{r3}
 268:	469e      	mov	lr, r3
 26a:	4770      	bx	lr
