 
****************************************
Report : qor
Design : pe_tile_new
Version: L-2016.03-SP5-5
Date   : Mon Apr 22 20:35:59 2019
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.41
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         78
  Hierarchical Port Count:       3370
  Leaf Cell Count:               7322
  Buf/Inv Cell Count:             465
  Buf Cell Count:                  93
  Inv Cell Count:                 372
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6047
  Sequential Cell Count:         1275
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    14803.125682
  Noncombinational Area: 11482.988634
  Buf/Inv Area:            667.890443
  Total Buffer Area:           191.12
  Total Inverter Area:         476.77
  Macro/Black Box Area:      0.000000
  Net Area:              10369.975668
  -----------------------------------
  Cell Area:             26286.114316
  Design Area:           36656.089985


  Design Rules
  -----------------------------------
  Total Number of Nets:          8466
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  0.64
  Mapping Optimization:                6.06
  -----------------------------------------
  Overall Compile Time:               32.51
  Overall Compile Wall Clock Time:    33.32

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
