# explicit_hdl_modeling_processor
This project displays designing a processor uusing explicit verilog expressions in the state machine.
