<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2025 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_stub_entry="False">
      <reg_short_name>ERRGSR&lt;m&gt;</reg_short_name>
        
        <reg_long_name>Error Group &lt;n&gt; Status Register</reg_long_name>



      
          <reg_array>
              <reg_array_start>0</reg_array_start>
              <reg_array_end>13</reg_array_end>
         </reg_array>
      

    
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="None"
  >
    <reg_component>RAS</reg_component>
    <reg_offset><hexnumber>0xE00</hexnumber> + (64 * m)</reg_offset>
    <reg_instance>ERRGSR&lt;m&gt;</reg_instance>
    <reg_access>
      
        
      <reg_access_state>
          <reg_access_type>RO</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>



          <reg_reset_value></reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Shows the status for the records in the group.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
          <reg_group>RAS</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>ERRGSR is implemented only as part of a memory-mapped group of error records.</para>

      </configuration_text>
      <configuration_text>
        <para>If FEAT_RASSA_4KB_GRP is implemented, then a single ERRGSR register is implemented.</para>
      </configuration_text>

      </reg_configuration>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>ERRGSR&lt;m&gt; is a 64-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        





<fields id="fieldset_0" length="64">
  <text_before_fields/>
  <field id="fieldset_0-63_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>S&lt;n&gt;</field_name>
    <field_msb>63</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>63:0</rel_range>
    <field_description order="before"><para>If FEAT_RASSA_4KB_GRP is implemented, the status for error record &lt;n&gt;. A read-only copy of <register_link id="ext-errnstatus.xml" state="ext">ERR&lt;n&gt;STATUS</register_link>.V.</para>
<para>If FEAT_RASSA_16KB_GRP is implemented or FEAT_RASSA_64KB_GRP is implemented, the status for error record &lt;m×64+n&gt;. A read-only copy of <register_link id="ext-errnstatus.xml" state="ext">ERR&lt;m×64+n&gt;STATUS</register_link>.V.</para></field_description>
    <field_array_indexes index_variable="n" element_size="1" range_specifier="n">
      <field_array_index>
        <field_array_start>63</field_array_start>
        <field_array_end>0</field_array_end>
      </field_array_index>
    </field_array_indexes>
    <field_values impdef="False">
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>No error.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>One or more errors.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_level operand="AND">
          <field_access_sublevel>FEAT_RASSA_4KB_GRP is implemented</field_access_sublevel>
          <field_access_sublevel>n &gt;= 56</field_access_sublevel>
        </field_access_level>
        <field_access_type>
          <arm-defined-word>RES0</arm-defined-word>
        </field_access_type>
      </field_access_state>
      <field_access_state>
        <field_access_level operand="AND">
          <field_access_sublevel>FEAT_RASSA_4KB_GRP is implemented</field_access_sublevel>
          <field_access_sublevel>the Common Fault Injection Model is implemented by any error record in the group</field_access_sublevel>
          <field_access_sublevel>n &gt;= 24</field_access_sublevel>
        </field_access_level>
        <field_access_type>
          <arm-defined-word>RES0</arm-defined-word>
        </field_access_type>
      </field_access_state>
      <field_access_state>
        <field_access_level operand="AND">
          <field_access_sublevel>FEAT_RASSA_4KB_GRP is implemented</field_access_sublevel>
          <field_access_sublevel>error record n is not implemented</field_access_sublevel>
        </field_access_level>
        <field_access_type>RAZ/WI</field_access_type>
      </field_access_state>
      <field_access_state>
        <field_access_level operand="AND">
          <field_access_sublevel>FEAT_RASSA_16KB_GRP is implemented or FEAT_RASSA_64KB_GRP is implemented</field_access_sublevel>
          <field_access_sublevel>error record (m * 64) + n is not implemented</field_access_sublevel>
        </field_access_level>
        <field_access_type>RAZ/WI</field_access_type>
      </field_access_state>
      <field_access_state>
        <field_access_level operand="AND">
          <field_access_sublevel>FEAT_RASSAv2 is not implemented</field_access_sublevel>
          <field_access_sublevel>error record n does not support this type of reporting</field_access_sublevel>
        </field_access_level>
        <field_access_type>RAZ/WI</field_access_type>
      </field_access_state>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <text_after_fields/>
</fields>




    
<reg_fieldset length="64">
  <fieldat id="fieldset_0-63_0" label="S63" msb="63" lsb="63"/>
  <fieldat id="fieldset_0-63_0" label="S62" msb="62" lsb="62"/>
  <fieldat id="fieldset_0-63_0" label="S61" msb="61" lsb="61"/>
  <fieldat id="fieldset_0-63_0" label="S60" msb="60" lsb="60"/>
  <fieldat id="fieldset_0-63_0" label="S59" msb="59" lsb="59"/>
  <fieldat id="fieldset_0-63_0" label="S58" msb="58" lsb="58"/>
  <fieldat id="fieldset_0-63_0" label="S57" msb="57" lsb="57"/>
  <fieldat id="fieldset_0-63_0" label="S56" msb="56" lsb="56"/>
  <fieldat id="fieldset_0-63_0" label="S55" msb="55" lsb="55"/>
  <fieldat id="fieldset_0-63_0" label="S54" msb="54" lsb="54"/>
  <fieldat id="fieldset_0-63_0" label="S53" msb="53" lsb="53"/>
  <fieldat id="fieldset_0-63_0" label="S52" msb="52" lsb="52"/>
  <fieldat id="fieldset_0-63_0" label="S51" msb="51" lsb="51"/>
  <fieldat id="fieldset_0-63_0" label="S50" msb="50" lsb="50"/>
  <fieldat id="fieldset_0-63_0" label="S49" msb="49" lsb="49"/>
  <fieldat id="fieldset_0-63_0" label="S48" msb="48" lsb="48"/>
  <fieldat id="fieldset_0-63_0" label="S47" msb="47" lsb="47"/>
  <fieldat id="fieldset_0-63_0" label="S46" msb="46" lsb="46"/>
  <fieldat id="fieldset_0-63_0" label="S45" msb="45" lsb="45"/>
  <fieldat id="fieldset_0-63_0" label="S44" msb="44" lsb="44"/>
  <fieldat id="fieldset_0-63_0" label="S43" msb="43" lsb="43"/>
  <fieldat id="fieldset_0-63_0" label="S42" msb="42" lsb="42"/>
  <fieldat id="fieldset_0-63_0" label="S41" msb="41" lsb="41"/>
  <fieldat id="fieldset_0-63_0" label="S40" msb="40" lsb="40"/>
  <fieldat id="fieldset_0-63_0" label="S39" msb="39" lsb="39"/>
  <fieldat id="fieldset_0-63_0" label="S38" msb="38" lsb="38"/>
  <fieldat id="fieldset_0-63_0" label="S37" msb="37" lsb="37"/>
  <fieldat id="fieldset_0-63_0" label="S36" msb="36" lsb="36"/>
  <fieldat id="fieldset_0-63_0" label="S35" msb="35" lsb="35"/>
  <fieldat id="fieldset_0-63_0" label="S34" msb="34" lsb="34"/>
  <fieldat id="fieldset_0-63_0" label="S33" msb="33" lsb="33"/>
  <fieldat id="fieldset_0-63_0" label="S32" msb="32" lsb="32"/>
  <fieldat id="fieldset_0-63_0" label="S31" msb="31" lsb="31"/>
  <fieldat id="fieldset_0-63_0" label="S30" msb="30" lsb="30"/>
  <fieldat id="fieldset_0-63_0" label="S29" msb="29" lsb="29"/>
  <fieldat id="fieldset_0-63_0" label="S28" msb="28" lsb="28"/>
  <fieldat id="fieldset_0-63_0" label="S27" msb="27" lsb="27"/>
  <fieldat id="fieldset_0-63_0" label="S26" msb="26" lsb="26"/>
  <fieldat id="fieldset_0-63_0" label="S25" msb="25" lsb="25"/>
  <fieldat id="fieldset_0-63_0" label="S24" msb="24" lsb="24"/>
  <fieldat id="fieldset_0-63_0" label="S23" msb="23" lsb="23"/>
  <fieldat id="fieldset_0-63_0" label="S22" msb="22" lsb="22"/>
  <fieldat id="fieldset_0-63_0" label="S21" msb="21" lsb="21"/>
  <fieldat id="fieldset_0-63_0" label="S20" msb="20" lsb="20"/>
  <fieldat id="fieldset_0-63_0" label="S19" msb="19" lsb="19"/>
  <fieldat id="fieldset_0-63_0" label="S18" msb="18" lsb="18"/>
  <fieldat id="fieldset_0-63_0" label="S17" msb="17" lsb="17"/>
  <fieldat id="fieldset_0-63_0" label="S16" msb="16" lsb="16"/>
  <fieldat id="fieldset_0-63_0" label="S15" msb="15" lsb="15"/>
  <fieldat id="fieldset_0-63_0" label="S14" msb="14" lsb="14"/>
  <fieldat id="fieldset_0-63_0" label="S13" msb="13" lsb="13"/>
  <fieldat id="fieldset_0-63_0" label="S12" msb="12" lsb="12"/>
  <fieldat id="fieldset_0-63_0" label="S11" msb="11" lsb="11"/>
  <fieldat id="fieldset_0-63_0" label="S10" msb="10" lsb="10"/>
  <fieldat id="fieldset_0-63_0" label="S9" msb="9" lsb="9"/>
  <fieldat id="fieldset_0-63_0" label="S8" msb="8" lsb="8"/>
  <fieldat id="fieldset_0-63_0" label="S7" msb="7" lsb="7"/>
  <fieldat id="fieldset_0-63_0" label="S6" msb="6" lsb="6"/>
  <fieldat id="fieldset_0-63_0" label="S5" msb="5" lsb="5"/>
  <fieldat id="fieldset_0-63_0" label="S4" msb="4" lsb="4"/>
  <fieldat id="fieldset_0-63_0" label="S3" msb="3" lsb="3"/>
  <fieldat id="fieldset_0-63_0" label="S2" msb="2" lsb="2"/>
  <fieldat id="fieldset_0-63_0" label="S1" msb="1" lsb="1"/>
  <fieldat id="fieldset_0-63_0" label="S0" msb="0" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>
        <reg_variables>
              <reg_variable variable="n" max="13"/>
        </reg_variables>

      <access_mechanisms>
          


  
    
      <access_permission_text>
        <para>This section shows the offset of ERRGSR when FEAT_RASSA_4KB_GRP is implemented.
If FEAT_RASSA_16KB_GRP or FEAT_RASSA_64KB_GRP is implemented, see <xref filename="RAS_memory-mapped_register_views.md" linkend="RAS_registers_view">'RAS memory-mapped register views'</xref> for the offset of ERRGSR&lt;n&gt;.</para>
      </access_permission_text>





    

      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>21/03/2025 17:53; 154105dd5041532b480d9ef0c018b8420cbe5c19</timestamp>
</register_page>