
Catronic_prog.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082ac  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b0  08008490  08008490  00009490  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008840  08008840  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008840  08008840  00009840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008848  08008848  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008848  08008848  00009848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800884c  0800884c  0000984c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008850  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f8  200001d4  08008a24  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006cc  08008a24  0000a6cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001667c  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000300a  00000000  00000000  00020880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001450  00000000  00000000  00023890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fe9  00000000  00000000  00024ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003d58  00000000  00000000  00025cc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019f52  00000000  00000000  00029a21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb7fd  00000000  00000000  00043973  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010f170  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000654c  00000000  00000000  0010f1b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00115700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008474 	.word	0x08008474

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08008474 	.word	0x08008474

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <Motor_Init>:
extern TIM_HandleTypeDef htim1;
extern TIM_HandleTypeDef htim3;   // Encoder moteur 2
extern TIM_HandleTypeDef htim4;   // Encoder moteur 1

void Motor_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
    // Moteur 2 → CH1 / CH1N
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);		// Forward
 8000eec:	2100      	movs	r1, #0
 8000eee:	4814      	ldr	r0, [pc, #80]	@ (8000f40 <Motor_Init+0x58>)
 8000ef0:	f002 fd96 	bl	8003a20 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);	// Reverse
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4812      	ldr	r0, [pc, #72]	@ (8000f40 <Motor_Init+0x58>)
 8000ef8:	f003 fd28 	bl	800494c <HAL_TIMEx_PWMN_Start>

    // Moteur 1 → CH2 / CH2N
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000efc:	2104      	movs	r1, #4
 8000efe:	4810      	ldr	r0, [pc, #64]	@ (8000f40 <Motor_Init+0x58>)
 8000f00:	f002 fd8e 	bl	8003a20 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000f04:	2104      	movs	r1, #4
 8000f06:	480e      	ldr	r0, [pc, #56]	@ (8000f40 <Motor_Init+0x58>)
 8000f08:	f003 fd20 	bl	800494c <HAL_TIMEx_PWMN_Start>

    // duty = 0 %
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f40 <Motor_Init+0x58>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2200      	movs	r2, #0
 8000f12:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000f14:	4b0a      	ldr	r3, [pc, #40]	@ (8000f40 <Motor_Init+0x58>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	639a      	str	r2, [r3, #56]	@ 0x38

    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000f1c:	213c      	movs	r1, #60	@ 0x3c
 8000f1e:	4809      	ldr	r0, [pc, #36]	@ (8000f44 <Motor_Init+0x5c>)
 8000f20:	f002 ffba 	bl	8003e98 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8000f24:	213c      	movs	r1, #60	@ 0x3c
 8000f26:	4808      	ldr	r0, [pc, #32]	@ (8000f48 <Motor_Init+0x60>)
 8000f28:	f002 ffb6 	bl	8003e98 <HAL_TIM_Encoder_Start>

    __HAL_TIM_SET_COUNTER(&htim3, 0);
 8000f2c:	4b05      	ldr	r3, [pc, #20]	@ (8000f44 <Motor_Init+0x5c>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2200      	movs	r2, #0
 8000f32:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim4, 0);
 8000f34:	4b04      	ldr	r3, [pc, #16]	@ (8000f48 <Motor_Init+0x60>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000f3c:	bf00      	nop
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20000248 	.word	0x20000248
 8000f44:	20000294 	.word	0x20000294
 8000f48:	200002e0 	.word	0x200002e0

08000f4c <Motor_SetSpeed>:
            HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
        }
    }
}*/
void Motor_SetSpeed(MotorID motor, int speed)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	6039      	str	r1, [r7, #0]
 8000f56:	71fb      	strb	r3, [r7, #7]
    if (speed > 100)  speed = 100;
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	2b64      	cmp	r3, #100	@ 0x64
 8000f5c:	dd01      	ble.n	8000f62 <Motor_SetSpeed+0x16>
 8000f5e:	2364      	movs	r3, #100	@ 0x64
 8000f60:	603b      	str	r3, [r7, #0]
    if (speed < -100) speed = -100;
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8000f68:	da02      	bge.n	8000f70 <Motor_SetSpeed+0x24>
 8000f6a:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8000f6e:	603b      	str	r3, [r7, #0]

    uint32_t pwm = (abs(speed) * htim1.Instance->ARR) / 100;
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	bfb8      	it	lt
 8000f76:	425b      	neglt	r3, r3
 8000f78:	461a      	mov	r2, r3
 8000f7a:	4b35      	ldr	r3, [pc, #212]	@ (8001050 <Motor_SetSpeed+0x104>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f80:	fb02 f303 	mul.w	r3, r2, r3
 8000f84:	4a33      	ldr	r2, [pc, #204]	@ (8001054 <Motor_SetSpeed+0x108>)
 8000f86:	fba2 2303 	umull	r2, r3, r2, r3
 8000f8a:	095b      	lsrs	r3, r3, #5
 8000f8c:	60fb      	str	r3, [r7, #12]

    if (motor == MOTOR_1)
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d12c      	bne.n	8000fee <Motor_SetSpeed+0xa2>
    {
        // MOTEUR 1 → TIM1_CH2 / TIM1_CH2N
        if (speed > 0)          // AVANT
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	dd0c      	ble.n	8000fb4 <Motor_SetSpeed+0x68>
        {
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000f9a:	2104      	movs	r1, #4
 8000f9c:	482c      	ldr	r0, [pc, #176]	@ (8001050 <Motor_SetSpeed+0x104>)
 8000f9e:	f002 fd3f 	bl	8003a20 <HAL_TIM_PWM_Start>
            HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8000fa2:	2104      	movs	r1, #4
 8000fa4:	482a      	ldr	r0, [pc, #168]	@ (8001050 <Motor_SetSpeed+0x104>)
 8000fa6:	f003 fd85 	bl	8004ab4 <HAL_TIMEx_PWMN_Stop>
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm);
 8000faa:	4b29      	ldr	r3, [pc, #164]	@ (8001050 <Motor_SetSpeed+0x104>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	639a      	str	r2, [r3, #56]	@ 0x38
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
            HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
        }
    }
}
 8000fb2:	e048      	b.n	8001046 <Motor_SetSpeed+0xfa>
        else if (speed < 0)     // ARRIÈRE
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	da0c      	bge.n	8000fd4 <Motor_SetSpeed+0x88>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8000fba:	2104      	movs	r1, #4
 8000fbc:	4824      	ldr	r0, [pc, #144]	@ (8001050 <Motor_SetSpeed+0x104>)
 8000fbe:	f002 fe2f 	bl	8003c20 <HAL_TIM_PWM_Stop>
            HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8000fc2:	2104      	movs	r1, #4
 8000fc4:	4822      	ldr	r0, [pc, #136]	@ (8001050 <Motor_SetSpeed+0x104>)
 8000fc6:	f003 fcc1 	bl	800494c <HAL_TIMEx_PWMN_Start>
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm);
 8000fca:	4b21      	ldr	r3, [pc, #132]	@ (8001050 <Motor_SetSpeed+0x104>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000fd2:	e038      	b.n	8001046 <Motor_SetSpeed+0xfa>
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000fd4:	4b1e      	ldr	r3, [pc, #120]	@ (8001050 <Motor_SetSpeed+0x104>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	639a      	str	r2, [r3, #56]	@ 0x38
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8000fdc:	2104      	movs	r1, #4
 8000fde:	481c      	ldr	r0, [pc, #112]	@ (8001050 <Motor_SetSpeed+0x104>)
 8000fe0:	f002 fe1e 	bl	8003c20 <HAL_TIM_PWM_Stop>
            HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 8000fe4:	2104      	movs	r1, #4
 8000fe6:	481a      	ldr	r0, [pc, #104]	@ (8001050 <Motor_SetSpeed+0x104>)
 8000fe8:	f003 fd64 	bl	8004ab4 <HAL_TIMEx_PWMN_Stop>
}
 8000fec:	e02b      	b.n	8001046 <Motor_SetSpeed+0xfa>
        if (speed > 0)          // AVANT
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	dd0c      	ble.n	800100e <Motor_SetSpeed+0xc2>
            HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4816      	ldr	r0, [pc, #88]	@ (8001050 <Motor_SetSpeed+0x104>)
 8000ff8:	f002 fd12 	bl	8003a20 <HAL_TIM_PWM_Start>
            HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4814      	ldr	r0, [pc, #80]	@ (8001050 <Motor_SetSpeed+0x104>)
 8001000:	f003 fd58 	bl	8004ab4 <HAL_TIMEx_PWMN_Stop>
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm);
 8001004:	4b12      	ldr	r3, [pc, #72]	@ (8001050 <Motor_SetSpeed+0x104>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	68fa      	ldr	r2, [r7, #12]
 800100a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800100c:	e01b      	b.n	8001046 <Motor_SetSpeed+0xfa>
        else if (speed < 0)     // ARRIÈRE
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	2b00      	cmp	r3, #0
 8001012:	da0c      	bge.n	800102e <Motor_SetSpeed+0xe2>
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001014:	2100      	movs	r1, #0
 8001016:	480e      	ldr	r0, [pc, #56]	@ (8001050 <Motor_SetSpeed+0x104>)
 8001018:	f002 fe02 	bl	8003c20 <HAL_TIM_PWM_Stop>
            HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800101c:	2100      	movs	r1, #0
 800101e:	480c      	ldr	r0, [pc, #48]	@ (8001050 <Motor_SetSpeed+0x104>)
 8001020:	f003 fc94 	bl	800494c <HAL_TIMEx_PWMN_Start>
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm);
 8001024:	4b0a      	ldr	r3, [pc, #40]	@ (8001050 <Motor_SetSpeed+0x104>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	68fa      	ldr	r2, [r7, #12]
 800102a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800102c:	e00b      	b.n	8001046 <Motor_SetSpeed+0xfa>
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 800102e:	4b08      	ldr	r3, [pc, #32]	@ (8001050 <Motor_SetSpeed+0x104>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2200      	movs	r2, #0
 8001034:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001036:	2100      	movs	r1, #0
 8001038:	4805      	ldr	r0, [pc, #20]	@ (8001050 <Motor_SetSpeed+0x104>)
 800103a:	f002 fdf1 	bl	8003c20 <HAL_TIM_PWM_Stop>
            HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 800103e:	2100      	movs	r1, #0
 8001040:	4803      	ldr	r0, [pc, #12]	@ (8001050 <Motor_SetSpeed+0x104>)
 8001042:	f003 fd37 	bl	8004ab4 <HAL_TIMEx_PWMN_Stop>
}
 8001046:	bf00      	nop
 8001048:	3710      	adds	r7, #16
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	20000248 	.word	0x20000248
 8001054:	51eb851f 	.word	0x51eb851f

08001058 <Motor_Stop>:
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
    else
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
}*/
void Motor_Stop(MotorID motor)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
    Motor_SetSpeed(motor, 0);
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	2100      	movs	r1, #0
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff ff70 	bl	8000f4c <Motor_SetSpeed>
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <Encoder_Reset>:

void Encoder_Reset(EncoderID enc)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
    if (enc == ENCODER_1)
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d104      	bne.n	800108e <Encoder_Reset+0x1a>
        __HAL_TIM_SET_COUNTER(&htim4, 0);
 8001084:	4b07      	ldr	r3, [pc, #28]	@ (80010a4 <Encoder_Reset+0x30>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2200      	movs	r2, #0
 800108a:	625a      	str	r2, [r3, #36]	@ 0x24
    else
        __HAL_TIM_SET_COUNTER(&htim3, 0);
}
 800108c:	e003      	b.n	8001096 <Encoder_Reset+0x22>
        __HAL_TIM_SET_COUNTER(&htim3, 0);
 800108e:	4b06      	ldr	r3, [pc, #24]	@ (80010a8 <Encoder_Reset+0x34>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2200      	movs	r2, #0
 8001094:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	200002e0 	.word	0x200002e0
 80010a8:	20000294 	.word	0x20000294

080010ac <Encoder_GetCount>:

int32_t Encoder_GetCount(EncoderID enc)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	71fb      	strb	r3, [r7, #7]
    if (enc == ENCODER_1)
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d103      	bne.n	80010c4 <Encoder_GetCount+0x18>
        return __HAL_TIM_GET_COUNTER(&htim4);
 80010bc:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <Encoder_GetCount+0x2c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c2:	e002      	b.n	80010ca <Encoder_GetCount+0x1e>
    else
        return __HAL_TIM_GET_COUNTER(&htim3);
 80010c4:	4b05      	ldr	r3, [pc, #20]	@ (80010dc <Encoder_GetCount+0x30>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	370c      	adds	r7, #12
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	200002e0 	.word	0x200002e0
 80010dc:	20000294 	.word	0x20000294

080010e0 <Motor_SetAngle>:

void Motor_SetAngle(float angle_deg)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08a      	sub	sp, #40	@ 0x28
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	ed87 0a01 	vstr	s0, [r7, #4]
    float ticks_per_deg = 8.0f;
 80010ea:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80010ee:	627b      	str	r3, [r7, #36]	@ 0x24
    int speed = 90;
 80010f0:	235a      	movs	r3, #90	@ 0x5a
 80010f2:	623b      	str	r3, [r7, #32]

    // Reset encodeurs
    Encoder_Reset(ENCODER_1);
 80010f4:	2000      	movs	r0, #0
 80010f6:	f7ff ffbd 	bl	8001074 <Encoder_Reset>
    Encoder_Reset(ENCODER_2);
 80010fa:	2001      	movs	r0, #1
 80010fc:	f7ff ffba 	bl	8001074 <Encoder_Reset>

    int direction = (angle_deg > 0) ? 1 : -1;
 8001100:	edd7 7a01 	vldr	s15, [r7, #4]
 8001104:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800110c:	dd01      	ble.n	8001112 <Motor_SetAngle+0x32>
 800110e:	2301      	movs	r3, #1
 8001110:	e001      	b.n	8001116 <Motor_SetAngle+0x36>
 8001112:	f04f 33ff 	mov.w	r3, #4294967295
 8001116:	61fb      	str	r3, [r7, #28]
    speed *= direction;
 8001118:	6a3b      	ldr	r3, [r7, #32]
 800111a:	69fa      	ldr	r2, [r7, #28]
 800111c:	fb02 f303 	mul.w	r3, r2, r3
 8001120:	623b      	str	r3, [r7, #32]

    while (1)
    {
        int32_t m1 = Encoder_GetCount(ENCODER_1);
 8001122:	2000      	movs	r0, #0
 8001124:	f7ff ffc2 	bl	80010ac <Encoder_GetCount>
 8001128:	61b8      	str	r0, [r7, #24]
        int32_t m2 = Encoder_GetCount(ENCODER_2);
 800112a:	2001      	movs	r0, #1
 800112c:	f7ff ffbe 	bl	80010ac <Encoder_GetCount>
 8001130:	6178      	str	r0, [r7, #20]

        int32_t delta = (m1 - m2);              // différence ticks
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	613b      	str	r3, [r7, #16]
        float angle_now = delta / ticks_per_deg;
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	ee07 3a90 	vmov	s15, r3
 8001140:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001144:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001148:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800114c:	edc7 7a03 	vstr	s15, [r7, #12]

        if (fabs(angle_now) >= fabs(angle_deg))
 8001150:	edd7 7a03 	vldr	s15, [r7, #12]
 8001154:	eeb0 7ae7 	vabs.f32	s14, s15
 8001158:	edd7 7a01 	vldr	s15, [r7, #4]
 800115c:	eef0 7ae7 	vabs.f32	s15, s15
 8001160:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001168:	da0d      	bge.n	8001186 <Motor_SetAngle+0xa6>
            break;

        Motor_SetSpeed(MOTOR_1,  speed);
 800116a:	6a39      	ldr	r1, [r7, #32]
 800116c:	2000      	movs	r0, #0
 800116e:	f7ff feed 	bl	8000f4c <Motor_SetSpeed>
        Motor_SetSpeed(MOTOR_2, -speed);
 8001172:	6a3b      	ldr	r3, [r7, #32]
 8001174:	425b      	negs	r3, r3
 8001176:	4619      	mov	r1, r3
 8001178:	2001      	movs	r0, #1
 800117a:	f7ff fee7 	bl	8000f4c <Motor_SetSpeed>

        HAL_Delay(5);
 800117e:	2005      	movs	r0, #5
 8001180:	f001 f852 	bl	8002228 <HAL_Delay>
    {
 8001184:	e7cd      	b.n	8001122 <Motor_SetAngle+0x42>
            break;
 8001186:	bf00      	nop
    }

    Motor_Stop(MOTOR_1);
 8001188:	2000      	movs	r0, #0
 800118a:	f7ff ff65 	bl	8001058 <Motor_Stop>
    Motor_Stop(MOTOR_2);
 800118e:	2001      	movs	r0, #1
 8001190:	f7ff ff62 	bl	8001058 <Motor_Stop>
}
 8001194:	bf00      	nop
 8001196:	3728      	adds	r7, #40	@ 0x28
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b088      	sub	sp, #32
 80011a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a2:	f107 030c 	add.w	r3, r7, #12
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]
 80011b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011b2:	4b30      	ldr	r3, [pc, #192]	@ (8001274 <MX_GPIO_Init+0xd8>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b6:	4a2f      	ldr	r2, [pc, #188]	@ (8001274 <MX_GPIO_Init+0xd8>)
 80011b8:	f043 0304 	orr.w	r3, r3, #4
 80011bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011be:	4b2d      	ldr	r3, [pc, #180]	@ (8001274 <MX_GPIO_Init+0xd8>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c2:	f003 0304 	and.w	r3, r3, #4
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001274 <MX_GPIO_Init+0xd8>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ce:	4a29      	ldr	r2, [pc, #164]	@ (8001274 <MX_GPIO_Init+0xd8>)
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d6:	4b27      	ldr	r3, [pc, #156]	@ (8001274 <MX_GPIO_Init+0xd8>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011e2:	4b24      	ldr	r3, [pc, #144]	@ (8001274 <MX_GPIO_Init+0xd8>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	4a23      	ldr	r2, [pc, #140]	@ (8001274 <MX_GPIO_Init+0xd8>)
 80011e8:	f043 0302 	orr.w	r3, r3, #2
 80011ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ee:	4b21      	ldr	r3, [pc, #132]	@ (8001274 <MX_GPIO_Init+0xd8>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	f003 0302 	and.w	r3, r3, #2
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_ST1_Pin|LED_ST2_Pin|LED_ST3_Pin, GPIO_PIN_RESET);
 80011fa:	2200      	movs	r2, #0
 80011fc:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001200:	481d      	ldr	r0, [pc, #116]	@ (8001278 <MX_GPIO_Init+0xdc>)
 8001202:	f001 fa99 	bl	8002738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CHAT_SOURIS_GPIO_Port, CHAT_SOURIS_Pin, GPIO_PIN_RESET);
 8001206:	2200      	movs	r2, #0
 8001208:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800120c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001210:	f001 fa92 	bl	8002738 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_ST1_Pin|LED_ST2_Pin|LED_ST3_Pin;
 8001214:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001218:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121a:	2301      	movs	r3, #1
 800121c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001222:	2300      	movs	r3, #0
 8001224:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001226:	f107 030c 	add.w	r3, r7, #12
 800122a:	4619      	mov	r1, r3
 800122c:	4812      	ldr	r0, [pc, #72]	@ (8001278 <MX_GPIO_Init+0xdc>)
 800122e:	f001 f901 	bl	8002434 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = BORDER_1_Pin|BORDER_2_Pin|BORDER_4_Pin|BORDER_3_Pin
 8001232:	23f3      	movs	r3, #243	@ 0xf3
 8001234:	60fb      	str	r3, [r7, #12]
                          |INT2_ACC_Pin|INT1_ACC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001236:	2300      	movs	r3, #0
 8001238:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123e:	f107 030c 	add.w	r3, r7, #12
 8001242:	4619      	mov	r1, r3
 8001244:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001248:	f001 f8f4 	bl	8002434 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CHAT_SOURIS_Pin;
 800124c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001250:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001252:	2301      	movs	r3, #1
 8001254:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125a:	2300      	movs	r3, #0
 800125c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CHAT_SOURIS_GPIO_Port, &GPIO_InitStruct);
 800125e:	f107 030c 	add.w	r3, r7, #12
 8001262:	4619      	mov	r1, r3
 8001264:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001268:	f001 f8e4 	bl	8002434 <HAL_GPIO_Init>

}
 800126c:	bf00      	nop
 800126e:	3720      	adds	r7, #32
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40021000 	.word	0x40021000
 8001278:	48000800 	.word	0x48000800

0800127c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001280:	4b1b      	ldr	r3, [pc, #108]	@ (80012f0 <MX_I2C1_Init+0x74>)
 8001282:	4a1c      	ldr	r2, [pc, #112]	@ (80012f4 <MX_I2C1_Init+0x78>)
 8001284:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8001286:	4b1a      	ldr	r3, [pc, #104]	@ (80012f0 <MX_I2C1_Init+0x74>)
 8001288:	4a1b      	ldr	r2, [pc, #108]	@ (80012f8 <MX_I2C1_Init+0x7c>)
 800128a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800128c:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <MX_I2C1_Init+0x74>)
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001292:	4b17      	ldr	r3, [pc, #92]	@ (80012f0 <MX_I2C1_Init+0x74>)
 8001294:	2201      	movs	r2, #1
 8001296:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001298:	4b15      	ldr	r3, [pc, #84]	@ (80012f0 <MX_I2C1_Init+0x74>)
 800129a:	2200      	movs	r2, #0
 800129c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800129e:	4b14      	ldr	r3, [pc, #80]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012a4:	4b12      	ldr	r3, [pc, #72]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012aa:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012b0:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012b6:	480e      	ldr	r0, [pc, #56]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012b8:	f001 fa56 	bl	8002768 <HAL_I2C_Init>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80012c2:	f000 f921 	bl	8001508 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012c6:	2100      	movs	r1, #0
 80012c8:	4809      	ldr	r0, [pc, #36]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012ca:	f001 fae8 	bl	800289e <HAL_I2CEx_ConfigAnalogFilter>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80012d4:	f000 f918 	bl	8001508 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80012d8:	2100      	movs	r1, #0
 80012da:	4805      	ldr	r0, [pc, #20]	@ (80012f0 <MX_I2C1_Init+0x74>)
 80012dc:	f001 fb2a 	bl	8002934 <HAL_I2CEx_ConfigDigitalFilter>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80012e6:	f000 f90f 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	200001f0 	.word	0x200001f0
 80012f4:	40005400 	.word	0x40005400
 80012f8:	00503d58 	.word	0x00503d58

080012fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b09a      	sub	sp, #104	@ 0x68
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001304:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001314:	f107 0310 	add.w	r3, r7, #16
 8001318:	2244      	movs	r2, #68	@ 0x44
 800131a:	2100      	movs	r1, #0
 800131c:	4618      	mov	r0, r3
 800131e:	f005 fa19 	bl	8006754 <memset>
  if(i2cHandle->Instance==I2C1)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a1f      	ldr	r2, [pc, #124]	@ (80013a4 <HAL_I2C_MspInit+0xa8>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d136      	bne.n	800139a <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800132c:	2340      	movs	r3, #64	@ 0x40
 800132e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001330:	2300      	movs	r3, #0
 8001332:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001334:	f107 0310 	add.w	r3, r7, #16
 8001338:	4618      	mov	r0, r3
 800133a:	f002 f929 	bl	8003590 <HAL_RCCEx_PeriphCLKConfig>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001344:	f000 f8e0 	bl	8001508 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001348:	4b17      	ldr	r3, [pc, #92]	@ (80013a8 <HAL_I2C_MspInit+0xac>)
 800134a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134c:	4a16      	ldr	r2, [pc, #88]	@ (80013a8 <HAL_I2C_MspInit+0xac>)
 800134e:	f043 0302 	orr.w	r3, r3, #2
 8001352:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001354:	4b14      	ldr	r3, [pc, #80]	@ (80013a8 <HAL_I2C_MspInit+0xac>)
 8001356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001358:	f003 0302 	and.w	r3, r3, #2
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 8001360:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001364:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001366:	2312      	movs	r3, #18
 8001368:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136e:	2300      	movs	r3, #0
 8001370:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001372:	2304      	movs	r3, #4
 8001374:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001376:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800137a:	4619      	mov	r1, r3
 800137c:	480b      	ldr	r0, [pc, #44]	@ (80013ac <HAL_I2C_MspInit+0xb0>)
 800137e:	f001 f859 	bl	8002434 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001382:	4b09      	ldr	r3, [pc, #36]	@ (80013a8 <HAL_I2C_MspInit+0xac>)
 8001384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001386:	4a08      	ldr	r2, [pc, #32]	@ (80013a8 <HAL_I2C_MspInit+0xac>)
 8001388:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800138c:	6593      	str	r3, [r2, #88]	@ 0x58
 800138e:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <HAL_I2C_MspInit+0xac>)
 8001390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001392:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001396:	60bb      	str	r3, [r7, #8]
 8001398:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800139a:	bf00      	nop
 800139c:	3768      	adds	r7, #104	@ 0x68
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40005400 	.word	0x40005400
 80013a8:	40021000 	.word	0x40021000
 80013ac:	48000400 	.word	0x48000400

080013b0 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80013b8:	1d39      	adds	r1, r7, #4
 80013ba:	f04f 33ff 	mov.w	r3, #4294967295
 80013be:	2201      	movs	r2, #1
 80013c0:	4803      	ldr	r0, [pc, #12]	@ (80013d0 <__io_putchar+0x20>)
 80013c2:	f003 fd58 	bl	8004e76 <HAL_UART_Transmit>
	return ch;
 80013c6:	687b      	ldr	r3, [r7, #4]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	200003c0 	.word	0x200003c0

080013d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013da:	f000 feb4 	bl	8002146 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013de:	f000 f853 	bl	8001488 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013e2:	f7ff fedb 	bl	800119c <MX_GPIO_Init>
  MX_I2C1_Init();
 80013e6:	f7ff ff49 	bl	800127c <MX_I2C1_Init>
  MX_TIM3_Init();
 80013ea:	f000 fa5f 	bl	80018ac <MX_TIM3_Init>
  MX_TIM4_Init();
 80013ee:	f000 fab3 	bl	8001958 <MX_TIM4_Init>
  MX_TIM1_Init();
 80013f2:	f000 f9bb 	bl	800176c <MX_TIM1_Init>
  MX_UART4_Init();
 80013f6:	f000 fc0f 	bl	8001c18 <MX_UART4_Init>
  MX_USART2_UART_Init();
 80013fa:	f000 fca5 	bl	8001d48 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80013fe:	f000 fcef 	bl	8001de0 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8001402:	f000 fc55 	bl	8001cb0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Motor_Init();
 8001406:	f7ff fd6f 	bl	8000ee8 <Motor_Init>

  // AVANCER
  for (int i = 0; i <= 90; i++)
 800140a:	2300      	movs	r3, #0
 800140c:	607b      	str	r3, [r7, #4]
 800140e:	e00d      	b.n	800142c <main+0x58>
  {
      Motor_SetSpeed(MOTOR_1, i);
 8001410:	6879      	ldr	r1, [r7, #4]
 8001412:	2000      	movs	r0, #0
 8001414:	f7ff fd9a 	bl	8000f4c <Motor_SetSpeed>
      Motor_SetSpeed(MOTOR_2, i);
 8001418:	6879      	ldr	r1, [r7, #4]
 800141a:	2001      	movs	r0, #1
 800141c:	f7ff fd96 	bl	8000f4c <Motor_SetSpeed>
      HAL_Delay(100);
 8001420:	2064      	movs	r0, #100	@ 0x64
 8001422:	f000 ff01 	bl	8002228 <HAL_Delay>
  for (int i = 0; i <= 90; i++)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	3301      	adds	r3, #1
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2b5a      	cmp	r3, #90	@ 0x5a
 8001430:	ddee      	ble.n	8001410 <main+0x3c>
  }
  HAL_Delay(1500);
 8001432:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001436:	f000 fef7 	bl	8002228 <HAL_Delay>

  Motor_SetAngle(180);
 800143a:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 8001484 <main+0xb0>
 800143e:	f7ff fe4f 	bl	80010e0 <Motor_SetAngle>

  // RECULER
  for (int i = 0; i >= -90; i--)
 8001442:	2300      	movs	r3, #0
 8001444:	603b      	str	r3, [r7, #0]
 8001446:	e00d      	b.n	8001464 <main+0x90>
  {
      Motor_SetSpeed(MOTOR_1, i);
 8001448:	6839      	ldr	r1, [r7, #0]
 800144a:	2000      	movs	r0, #0
 800144c:	f7ff fd7e 	bl	8000f4c <Motor_SetSpeed>
      Motor_SetSpeed(MOTOR_2, i);
 8001450:	6839      	ldr	r1, [r7, #0]
 8001452:	2001      	movs	r0, #1
 8001454:	f7ff fd7a 	bl	8000f4c <Motor_SetSpeed>
      HAL_Delay(100);
 8001458:	2064      	movs	r0, #100	@ 0x64
 800145a:	f000 fee5 	bl	8002228 <HAL_Delay>
  for (int i = 0; i >= -90; i--)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	3b01      	subs	r3, #1
 8001462:	603b      	str	r3, [r7, #0]
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	f113 0f5a 	cmn.w	r3, #90	@ 0x5a
 800146a:	daed      	bge.n	8001448 <main+0x74>
  }
  HAL_Delay(1500);
 800146c:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001470:	f000 feda 	bl	8002228 <HAL_Delay>
  Motor_Stop(MOTOR_1);
 8001474:	2000      	movs	r0, #0
 8001476:	f7ff fdef 	bl	8001058 <Motor_Stop>
  Motor_Stop(MOTOR_2);
 800147a:	2001      	movs	r0, #1
 800147c:	f7ff fdec 	bl	8001058 <Motor_Stop>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <main+0xac>
 8001484:	43340000 	.word	0x43340000

08001488 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b094      	sub	sp, #80	@ 0x50
 800148c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800148e:	f107 0318 	add.w	r3, r7, #24
 8001492:	2238      	movs	r2, #56	@ 0x38
 8001494:	2100      	movs	r1, #0
 8001496:	4618      	mov	r0, r3
 8001498:	f005 f95c 	bl	8006754 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
 80014a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014aa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014ae:	f001 fa8d 	bl	80029cc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014b2:	2302      	movs	r3, #2
 80014b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014ba:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014bc:	2340      	movs	r3, #64	@ 0x40
 80014be:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c4:	f107 0318 	add.w	r3, r7, #24
 80014c8:	4618      	mov	r0, r3
 80014ca:	f001 fb33 	bl	8002b34 <HAL_RCC_OscConfig>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80014d4:	f000 f818 	bl	8001508 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d8:	230f      	movs	r3, #15
 80014da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014dc:	2301      	movs	r3, #1
 80014de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014e4:	2300      	movs	r3, #0
 80014e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014ec:	1d3b      	adds	r3, r7, #4
 80014ee:	2100      	movs	r1, #0
 80014f0:	4618      	mov	r0, r3
 80014f2:	f001 fe31 	bl	8003158 <HAL_RCC_ClockConfig>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80014fc:	f000 f804 	bl	8001508 <Error_Handler>
  }
}
 8001500:	bf00      	nop
 8001502:	3750      	adds	r7, #80	@ 0x50
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800150c:	b672      	cpsid	i
}
 800150e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <Error_Handler+0x8>

08001514 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800151a:	4b0f      	ldr	r3, [pc, #60]	@ (8001558 <HAL_MspInit+0x44>)
 800151c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800151e:	4a0e      	ldr	r2, [pc, #56]	@ (8001558 <HAL_MspInit+0x44>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6613      	str	r3, [r2, #96]	@ 0x60
 8001526:	4b0c      	ldr	r3, [pc, #48]	@ (8001558 <HAL_MspInit+0x44>)
 8001528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	607b      	str	r3, [r7, #4]
 8001530:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001532:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <HAL_MspInit+0x44>)
 8001534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001536:	4a08      	ldr	r2, [pc, #32]	@ (8001558 <HAL_MspInit+0x44>)
 8001538:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800153c:	6593      	str	r3, [r2, #88]	@ 0x58
 800153e:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <HAL_MspInit+0x44>)
 8001540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001546:	603b      	str	r3, [r7, #0]
 8001548:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800154a:	f001 fae3 	bl	8002b14 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800154e:	bf00      	nop
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40021000 	.word	0x40021000

0800155c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001560:	bf00      	nop
 8001562:	e7fd      	b.n	8001560 <NMI_Handler+0x4>

08001564 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001568:	bf00      	nop
 800156a:	e7fd      	b.n	8001568 <HardFault_Handler+0x4>

0800156c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001570:	bf00      	nop
 8001572:	e7fd      	b.n	8001570 <MemManage_Handler+0x4>

08001574 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <BusFault_Handler+0x4>

0800157c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001580:	bf00      	nop
 8001582:	e7fd      	b.n	8001580 <UsageFault_Handler+0x4>

08001584 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr

08001592 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001596:	bf00      	nop
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015a4:	bf00      	nop
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015b2:	f000 fe1b 	bl	80021ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}

080015ba <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015ba:	b480      	push	{r7}
 80015bc:	af00      	add	r7, sp, #0
  return 1;
 80015be:	2301      	movs	r3, #1
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr

080015ca <_kill>:

int _kill(int pid, int sig)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b082      	sub	sp, #8
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
 80015d2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015d4:	f005 f910 	bl	80067f8 <__errno>
 80015d8:	4603      	mov	r3, r0
 80015da:	2216      	movs	r2, #22
 80015dc:	601a      	str	r2, [r3, #0]
  return -1;
 80015de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <_exit>:

void _exit (int status)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b082      	sub	sp, #8
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015f2:	f04f 31ff 	mov.w	r1, #4294967295
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f7ff ffe7 	bl	80015ca <_kill>
  while (1) {}    /* Make sure we hang here */
 80015fc:	bf00      	nop
 80015fe:	e7fd      	b.n	80015fc <_exit+0x12>

08001600 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]
 8001610:	e00a      	b.n	8001628 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001612:	f3af 8000 	nop.w
 8001616:	4601      	mov	r1, r0
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	1c5a      	adds	r2, r3, #1
 800161c:	60ba      	str	r2, [r7, #8]
 800161e:	b2ca      	uxtb	r2, r1
 8001620:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	3301      	adds	r3, #1
 8001626:	617b      	str	r3, [r7, #20]
 8001628:	697a      	ldr	r2, [r7, #20]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	429a      	cmp	r2, r3
 800162e:	dbf0      	blt.n	8001612 <_read+0x12>
  }

  return len;
 8001630:	687b      	ldr	r3, [r7, #4]
}
 8001632:	4618      	mov	r0, r3
 8001634:	3718      	adds	r7, #24
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}

0800163a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b086      	sub	sp, #24
 800163e:	af00      	add	r7, sp, #0
 8001640:	60f8      	str	r0, [r7, #12]
 8001642:	60b9      	str	r1, [r7, #8]
 8001644:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001646:	2300      	movs	r3, #0
 8001648:	617b      	str	r3, [r7, #20]
 800164a:	e009      	b.n	8001660 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	1c5a      	adds	r2, r3, #1
 8001650:	60ba      	str	r2, [r7, #8]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff feab 	bl	80013b0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	3301      	adds	r3, #1
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	697a      	ldr	r2, [r7, #20]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	429a      	cmp	r2, r3
 8001666:	dbf1      	blt.n	800164c <_write+0x12>
  }
  return len;
 8001668:	687b      	ldr	r3, [r7, #4]
}
 800166a:	4618      	mov	r0, r3
 800166c:	3718      	adds	r7, #24
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <_close>:

int _close(int file)
{
 8001672:	b480      	push	{r7}
 8001674:	b083      	sub	sp, #12
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800167a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800167e:	4618      	mov	r0, r3
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr

0800168a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800168a:	b480      	push	{r7}
 800168c:	b083      	sub	sp, #12
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
 8001692:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800169a:	605a      	str	r2, [r3, #4]
  return 0;
 800169c:	2300      	movs	r3, #0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <_isatty>:

int _isatty(int file)
{
 80016aa:	b480      	push	{r7}
 80016ac:	b083      	sub	sp, #12
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016b2:	2301      	movs	r3, #1
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3714      	adds	r7, #20
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
	...

080016dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016e4:	4a14      	ldr	r2, [pc, #80]	@ (8001738 <_sbrk+0x5c>)
 80016e6:	4b15      	ldr	r3, [pc, #84]	@ (800173c <_sbrk+0x60>)
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016f0:	4b13      	ldr	r3, [pc, #76]	@ (8001740 <_sbrk+0x64>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d102      	bne.n	80016fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016f8:	4b11      	ldr	r3, [pc, #68]	@ (8001740 <_sbrk+0x64>)
 80016fa:	4a12      	ldr	r2, [pc, #72]	@ (8001744 <_sbrk+0x68>)
 80016fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016fe:	4b10      	ldr	r3, [pc, #64]	@ (8001740 <_sbrk+0x64>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4413      	add	r3, r2
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	429a      	cmp	r2, r3
 800170a:	d207      	bcs.n	800171c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800170c:	f005 f874 	bl	80067f8 <__errno>
 8001710:	4603      	mov	r3, r0
 8001712:	220c      	movs	r2, #12
 8001714:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001716:	f04f 33ff 	mov.w	r3, #4294967295
 800171a:	e009      	b.n	8001730 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800171c:	4b08      	ldr	r3, [pc, #32]	@ (8001740 <_sbrk+0x64>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001722:	4b07      	ldr	r3, [pc, #28]	@ (8001740 <_sbrk+0x64>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4413      	add	r3, r2
 800172a:	4a05      	ldr	r2, [pc, #20]	@ (8001740 <_sbrk+0x64>)
 800172c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800172e:	68fb      	ldr	r3, [r7, #12]
}
 8001730:	4618      	mov	r0, r3
 8001732:	3718      	adds	r7, #24
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20008000 	.word	0x20008000
 800173c:	00000400 	.word	0x00000400
 8001740:	20000244 	.word	0x20000244
 8001744:	200006d0 	.word	0x200006d0

08001748 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800174c:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <SystemInit+0x20>)
 800174e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001752:	4a05      	ldr	r2, [pc, #20]	@ (8001768 <SystemInit+0x20>)
 8001754:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001758:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	e000ed00 	.word	0xe000ed00

0800176c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b098      	sub	sp, #96	@ 0x60
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001772:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800177e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]
 8001788:	609a      	str	r2, [r3, #8]
 800178a:	60da      	str	r2, [r3, #12]
 800178c:	611a      	str	r2, [r3, #16]
 800178e:	615a      	str	r2, [r3, #20]
 8001790:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001792:	1d3b      	adds	r3, r7, #4
 8001794:	2234      	movs	r2, #52	@ 0x34
 8001796:	2100      	movs	r1, #0
 8001798:	4618      	mov	r0, r3
 800179a:	f004 ffdb 	bl	8006754 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800179e:	4b41      	ldr	r3, [pc, #260]	@ (80018a4 <MX_TIM1_Init+0x138>)
 80017a0:	4a41      	ldr	r2, [pc, #260]	@ (80018a8 <MX_TIM1_Init+0x13c>)
 80017a2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 80017a4:	4b3f      	ldr	r3, [pc, #252]	@ (80018a4 <MX_TIM1_Init+0x138>)
 80017a6:	2207      	movs	r2, #7
 80017a8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017aa:	4b3e      	ldr	r3, [pc, #248]	@ (80018a4 <MX_TIM1_Init+0x138>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80017b0:	4b3c      	ldr	r3, [pc, #240]	@ (80018a4 <MX_TIM1_Init+0x138>)
 80017b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017b8:	4b3a      	ldr	r3, [pc, #232]	@ (80018a4 <MX_TIM1_Init+0x138>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017be:	4b39      	ldr	r3, [pc, #228]	@ (80018a4 <MX_TIM1_Init+0x138>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017c4:	4b37      	ldr	r3, [pc, #220]	@ (80018a4 <MX_TIM1_Init+0x138>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017ca:	4836      	ldr	r0, [pc, #216]	@ (80018a4 <MX_TIM1_Init+0x138>)
 80017cc:	f002 f8d0 	bl	8003970 <HAL_TIM_PWM_Init>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80017d6:	f7ff fe97 	bl	8001508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017da:	2300      	movs	r3, #0
 80017dc:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80017de:	2300      	movs	r3, #0
 80017e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e2:	2300      	movs	r3, #0
 80017e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017e6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017ea:	4619      	mov	r1, r3
 80017ec:	482d      	ldr	r0, [pc, #180]	@ (80018a4 <MX_TIM1_Init+0x138>)
 80017ee:	f003 f9bf 	bl	8004b70 <HAL_TIMEx_MasterConfigSynchronization>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80017f8:	f7ff fe86 	bl	8001508 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017fc:	2360      	movs	r3, #96	@ 0x60
 80017fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001800:	2300      	movs	r3, #0
 8001802:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001804:	2300      	movs	r3, #0
 8001806:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001808:	2300      	movs	r3, #0
 800180a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800180c:	2300      	movs	r3, #0
 800180e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001810:	2300      	movs	r3, #0
 8001812:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001814:	2300      	movs	r3, #0
 8001816:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001818:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800181c:	2200      	movs	r2, #0
 800181e:	4619      	mov	r1, r3
 8001820:	4820      	ldr	r0, [pc, #128]	@ (80018a4 <MX_TIM1_Init+0x138>)
 8001822:	f002 fbc7 	bl	8003fb4 <HAL_TIM_PWM_ConfigChannel>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800182c:	f7ff fe6c 	bl	8001508 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001830:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001834:	2204      	movs	r2, #4
 8001836:	4619      	mov	r1, r3
 8001838:	481a      	ldr	r0, [pc, #104]	@ (80018a4 <MX_TIM1_Init+0x138>)
 800183a:	f002 fbbb 	bl	8003fb4 <HAL_TIM_PWM_ConfigChannel>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001844:	f7ff fe60 	bl	8001508 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001848:	2300      	movs	r3, #0
 800184a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001850:	2300      	movs	r3, #0
 8001852:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001854:	2300      	movs	r3, #0
 8001856:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800185c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001860:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001866:	2300      	movs	r3, #0
 8001868:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800186a:	2300      	movs	r3, #0
 800186c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800186e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001872:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001874:	2300      	movs	r3, #0
 8001876:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001878:	2300      	movs	r3, #0
 800187a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800187c:	2300      	movs	r3, #0
 800187e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001880:	1d3b      	adds	r3, r7, #4
 8001882:	4619      	mov	r1, r3
 8001884:	4807      	ldr	r0, [pc, #28]	@ (80018a4 <MX_TIM1_Init+0x138>)
 8001886:	f003 f9f5 	bl	8004c74 <HAL_TIMEx_ConfigBreakDeadTime>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001890:	f7ff fe3a 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001894:	4803      	ldr	r0, [pc, #12]	@ (80018a4 <MX_TIM1_Init+0x138>)
 8001896:	f000 f969 	bl	8001b6c <HAL_TIM_MspPostInit>

}
 800189a:	bf00      	nop
 800189c:	3760      	adds	r7, #96	@ 0x60
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000248 	.word	0x20000248
 80018a8:	40012c00 	.word	0x40012c00

080018ac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08c      	sub	sp, #48	@ 0x30
 80018b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018b2:	f107 030c 	add.w	r3, r7, #12
 80018b6:	2224      	movs	r2, #36	@ 0x24
 80018b8:	2100      	movs	r1, #0
 80018ba:	4618      	mov	r0, r3
 80018bc:	f004 ff4a 	bl	8006754 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018c0:	463b      	mov	r3, r7
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018ca:	4b21      	ldr	r3, [pc, #132]	@ (8001950 <MX_TIM3_Init+0xa4>)
 80018cc:	4a21      	ldr	r2, [pc, #132]	@ (8001954 <MX_TIM3_Init+0xa8>)
 80018ce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80018d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001950 <MX_TIM3_Init+0xa4>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001950 <MX_TIM3_Init+0xa4>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80018dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001950 <MX_TIM3_Init+0xa4>)
 80018de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001950 <MX_TIM3_Init+0xa4>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ea:	4b19      	ldr	r3, [pc, #100]	@ (8001950 <MX_TIM3_Init+0xa4>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80018f0:	2301      	movs	r3, #1
 80018f2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018f4:	2300      	movs	r3, #0
 80018f6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018f8:	2301      	movs	r3, #1
 80018fa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018fc:	2300      	movs	r3, #0
 80018fe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8001900:	2304      	movs	r3, #4
 8001902:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001904:	2300      	movs	r3, #0
 8001906:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001908:	2301      	movs	r3, #1
 800190a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800190c:	2300      	movs	r3, #0
 800190e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8001910:	2304      	movs	r3, #4
 8001912:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001914:	f107 030c 	add.w	r3, r7, #12
 8001918:	4619      	mov	r1, r3
 800191a:	480d      	ldr	r0, [pc, #52]	@ (8001950 <MX_TIM3_Init+0xa4>)
 800191c:	f002 fa16 	bl	8003d4c <HAL_TIM_Encoder_Init>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001926:	f7ff fdef 	bl	8001508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800192a:	2300      	movs	r3, #0
 800192c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800192e:	2300      	movs	r3, #0
 8001930:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001932:	463b      	mov	r3, r7
 8001934:	4619      	mov	r1, r3
 8001936:	4806      	ldr	r0, [pc, #24]	@ (8001950 <MX_TIM3_Init+0xa4>)
 8001938:	f003 f91a 	bl	8004b70 <HAL_TIMEx_MasterConfigSynchronization>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001942:	f7ff fde1 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001946:	bf00      	nop
 8001948:	3730      	adds	r7, #48	@ 0x30
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20000294 	.word	0x20000294
 8001954:	40000400 	.word	0x40000400

08001958 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08c      	sub	sp, #48	@ 0x30
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	2224      	movs	r2, #36	@ 0x24
 8001964:	2100      	movs	r1, #0
 8001966:	4618      	mov	r0, r3
 8001968:	f004 fef4 	bl	8006754 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800196c:	463b      	mov	r3, r7
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
 8001974:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001976:	4b21      	ldr	r3, [pc, #132]	@ (80019fc <MX_TIM4_Init+0xa4>)
 8001978:	4a21      	ldr	r2, [pc, #132]	@ (8001a00 <MX_TIM4_Init+0xa8>)
 800197a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800197c:	4b1f      	ldr	r3, [pc, #124]	@ (80019fc <MX_TIM4_Init+0xa4>)
 800197e:	2200      	movs	r2, #0
 8001980:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001982:	4b1e      	ldr	r3, [pc, #120]	@ (80019fc <MX_TIM4_Init+0xa4>)
 8001984:	2200      	movs	r2, #0
 8001986:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001988:	4b1c      	ldr	r3, [pc, #112]	@ (80019fc <MX_TIM4_Init+0xa4>)
 800198a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800198e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001990:	4b1a      	ldr	r3, [pc, #104]	@ (80019fc <MX_TIM4_Init+0xa4>)
 8001992:	2200      	movs	r2, #0
 8001994:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001996:	4b19      	ldr	r3, [pc, #100]	@ (80019fc <MX_TIM4_Init+0xa4>)
 8001998:	2200      	movs	r2, #0
 800199a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800199c:	2301      	movs	r3, #1
 800199e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019a0:	2300      	movs	r3, #0
 80019a2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019a4:	2301      	movs	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019a8:	2300      	movs	r3, #0
 80019aa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80019ac:	2300      	movs	r3, #0
 80019ae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019b0:	2300      	movs	r3, #0
 80019b2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019b4:	2301      	movs	r3, #1
 80019b6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019b8:	2300      	movs	r3, #0
 80019ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 80019bc:	2304      	movs	r3, #4
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	4619      	mov	r1, r3
 80019c6:	480d      	ldr	r0, [pc, #52]	@ (80019fc <MX_TIM4_Init+0xa4>)
 80019c8:	f002 f9c0 	bl	8003d4c <HAL_TIM_Encoder_Init>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80019d2:	f7ff fd99 	bl	8001508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019d6:	2300      	movs	r3, #0
 80019d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019da:	2300      	movs	r3, #0
 80019dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019de:	463b      	mov	r3, r7
 80019e0:	4619      	mov	r1, r3
 80019e2:	4806      	ldr	r0, [pc, #24]	@ (80019fc <MX_TIM4_Init+0xa4>)
 80019e4:	f003 f8c4 	bl	8004b70 <HAL_TIMEx_MasterConfigSynchronization>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80019ee:	f7ff fd8b 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80019f2:	bf00      	nop
 80019f4:	3730      	adds	r7, #48	@ 0x30
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	200002e0 	.word	0x200002e0
 8001a00:	40000800 	.word	0x40000800

08001a04 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a0a      	ldr	r2, [pc, #40]	@ (8001a3c <HAL_TIM_PWM_MspInit+0x38>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d10b      	bne.n	8001a2e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a16:	4b0a      	ldr	r3, [pc, #40]	@ (8001a40 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a1a:	4a09      	ldr	r2, [pc, #36]	@ (8001a40 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a1c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a20:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a22:	4b07      	ldr	r3, [pc, #28]	@ (8001a40 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001a2e:	bf00      	nop
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	40012c00 	.word	0x40012c00
 8001a40:	40021000 	.word	0x40021000

08001a44 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08c      	sub	sp, #48	@ 0x30
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 031c 	add.w	r3, r7, #28
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a3d      	ldr	r2, [pc, #244]	@ (8001b58 <HAL_TIM_Encoder_MspInit+0x114>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d144      	bne.n	8001af0 <HAL_TIM_Encoder_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a66:	4b3d      	ldr	r3, [pc, #244]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a6a:	4a3c      	ldr	r2, [pc, #240]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001a6c:	f043 0302 	orr.w	r3, r3, #2
 8001a70:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a72:	4b3a      	ldr	r3, [pc, #232]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	61bb      	str	r3, [r7, #24]
 8001a7c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a7e:	4b37      	ldr	r3, [pc, #220]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a82:	4a36      	ldr	r2, [pc, #216]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001a84:	f043 0304 	orr.w	r3, r3, #4
 8001a88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a8a:	4b34      	ldr	r3, [pc, #208]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8e:	f003 0304 	and.w	r3, r3, #4
 8001a92:	617b      	str	r3, [r7, #20]
 8001a94:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a96:	4b31      	ldr	r3, [pc, #196]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9a:	4a30      	ldr	r2, [pc, #192]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001a9c:	f043 0302 	orr.w	r3, r3, #2
 8001aa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aa2:	4b2e      	ldr	r3, [pc, #184]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENCOD_B2_Pin;
 8001aae:	2340      	movs	r3, #64	@ 0x40
 8001ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aba:	2300      	movs	r3, #0
 8001abc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCOD_B2_GPIO_Port, &GPIO_InitStruct);
 8001ac2:	f107 031c 	add.w	r3, r7, #28
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4825      	ldr	r0, [pc, #148]	@ (8001b60 <HAL_TIM_Encoder_MspInit+0x11c>)
 8001aca:	f000 fcb3 	bl	8002434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCOD_A2_Pin;
 8001ace:	2320      	movs	r3, #32
 8001ad0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ada:	2300      	movs	r3, #0
 8001adc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCOD_A2_GPIO_Port, &GPIO_InitStruct);
 8001ae2:	f107 031c 	add.w	r3, r7, #28
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	481e      	ldr	r0, [pc, #120]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x120>)
 8001aea:	f000 fca3 	bl	8002434 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001aee:	e02e      	b.n	8001b4e <HAL_TIM_Encoder_MspInit+0x10a>
  else if(tim_encoderHandle->Instance==TIM4)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a1c      	ldr	r2, [pc, #112]	@ (8001b68 <HAL_TIM_Encoder_MspInit+0x124>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d129      	bne.n	8001b4e <HAL_TIM_Encoder_MspInit+0x10a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001afa:	4b18      	ldr	r3, [pc, #96]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afe:	4a17      	ldr	r2, [pc, #92]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001b00:	f043 0304 	orr.w	r3, r3, #4
 8001b04:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b06:	4b15      	ldr	r3, [pc, #84]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b0a:	f003 0304 	and.w	r3, r3, #4
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b12:	4b12      	ldr	r3, [pc, #72]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b16:	4a11      	ldr	r2, [pc, #68]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001b18:	f043 0301 	orr.w	r3, r3, #1
 8001b1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b5c <HAL_TIM_Encoder_MspInit+0x118>)
 8001b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	60bb      	str	r3, [r7, #8]
 8001b28:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCOD_B1_Pin|ENCOD_A1_Pin;
 8001b2a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001b2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b30:	2302      	movs	r3, #2
 8001b32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b34:	2300      	movs	r3, #0
 8001b36:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001b3c:	230a      	movs	r3, #10
 8001b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b40:	f107 031c 	add.w	r3, r7, #28
 8001b44:	4619      	mov	r1, r3
 8001b46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b4a:	f000 fc73 	bl	8002434 <HAL_GPIO_Init>
}
 8001b4e:	bf00      	nop
 8001b50:	3730      	adds	r7, #48	@ 0x30
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40000400 	.word	0x40000400
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	48000800 	.word	0x48000800
 8001b64:	48000400 	.word	0x48000400
 8001b68:	40000800 	.word	0x40000800

08001b6c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b08a      	sub	sp, #40	@ 0x28
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	60da      	str	r2, [r3, #12]
 8001b82:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a20      	ldr	r2, [pc, #128]	@ (8001c0c <HAL_TIM_MspPostInit+0xa0>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d13a      	bne.n	8001c04 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b8e:	4b20      	ldr	r3, [pc, #128]	@ (8001c10 <HAL_TIM_MspPostInit+0xa4>)
 8001b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b92:	4a1f      	ldr	r2, [pc, #124]	@ (8001c10 <HAL_TIM_MspPostInit+0xa4>)
 8001b94:	f043 0302 	orr.w	r3, r3, #2
 8001b98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8001c10 <HAL_TIM_MspPostInit+0xa4>)
 8001b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b9e:	f003 0302 	and.w	r3, r3, #2
 8001ba2:	613b      	str	r3, [r7, #16]
 8001ba4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c10 <HAL_TIM_MspPostInit+0xa4>)
 8001ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001baa:	4a19      	ldr	r2, [pc, #100]	@ (8001c10 <HAL_TIM_MspPostInit+0xa4>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bb2:	4b17      	ldr	r3, [pc, #92]	@ (8001c10 <HAL_TIM_MspPostInit+0xa4>)
 8001bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
    PB13     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = REV2_Pin|REV1_Pin;
 8001bbe:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001bc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001bd0:	2306      	movs	r3, #6
 8001bd2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd4:	f107 0314 	add.w	r3, r7, #20
 8001bd8:	4619      	mov	r1, r3
 8001bda:	480e      	ldr	r0, [pc, #56]	@ (8001c14 <HAL_TIM_MspPostInit+0xa8>)
 8001bdc:	f000 fc2a 	bl	8002434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FWD2_Pin|FWD1_Pin;
 8001be0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be6:	2302      	movs	r3, #2
 8001be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bea:	2300      	movs	r3, #0
 8001bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001bf2:	2306      	movs	r3, #6
 8001bf4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf6:	f107 0314 	add.w	r3, r7, #20
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c00:	f000 fc18 	bl	8002434 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c04:	bf00      	nop
 8001c06:	3728      	adds	r7, #40	@ 0x28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40012c00 	.word	0x40012c00
 8001c10:	40021000 	.word	0x40021000
 8001c14:	48000400 	.word	0x48000400

08001c18 <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001c1c:	4b22      	ldr	r3, [pc, #136]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c1e:	4a23      	ldr	r2, [pc, #140]	@ (8001cac <MX_UART4_Init+0x94>)
 8001c20:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001c22:	4b21      	ldr	r3, [pc, #132]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c28:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001c30:	4b1d      	ldr	r3, [pc, #116]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001c36:	4b1c      	ldr	r3, [pc, #112]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001c3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c3e:	220c      	movs	r2, #12
 8001c40:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c42:	4b19      	ldr	r3, [pc, #100]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c48:	4b17      	ldr	r3, [pc, #92]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c4e:	4b16      	ldr	r3, [pc, #88]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c54:	4b14      	ldr	r3, [pc, #80]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c5a:	4b13      	ldr	r3, [pc, #76]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001c60:	4811      	ldr	r0, [pc, #68]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c62:	f003 f8b8 	bl	8004dd6 <HAL_UART_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001c6c:	f7ff fc4c 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c70:	2100      	movs	r1, #0
 8001c72:	480d      	ldr	r0, [pc, #52]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c74:	f003 feb2 	bl	80059dc <HAL_UARTEx_SetTxFifoThreshold>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001c7e:	f7ff fc43 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c82:	2100      	movs	r1, #0
 8001c84:	4808      	ldr	r0, [pc, #32]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c86:	f003 fee7 	bl	8005a58 <HAL_UARTEx_SetRxFifoThreshold>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001c90:	f7ff fc3a 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001c94:	4804      	ldr	r0, [pc, #16]	@ (8001ca8 <MX_UART4_Init+0x90>)
 8001c96:	f003 fe68 	bl	800596a <HAL_UARTEx_DisableFifoMode>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001ca0:	f7ff fc32 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001ca4:	bf00      	nop
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	2000032c 	.word	0x2000032c
 8001cac:	40004c00 	.word	0x40004c00

08001cb0 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001cb4:	4b22      	ldr	r3, [pc, #136]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cb6:	4a23      	ldr	r2, [pc, #140]	@ (8001d44 <MX_USART1_UART_Init+0x94>)
 8001cb8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001cba:	4b21      	ldr	r3, [pc, #132]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cbc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cc0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cce:	4b1c      	ldr	r3, [pc, #112]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cd6:	220c      	movs	r2, #12
 8001cd8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cda:	4b19      	ldr	r3, [pc, #100]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce0:	4b17      	ldr	r3, [pc, #92]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ce6:	4b16      	ldr	r3, [pc, #88]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001cec:	4b14      	ldr	r3, [pc, #80]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cf2:	4b13      	ldr	r3, [pc, #76]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cf8:	4811      	ldr	r0, [pc, #68]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001cfa:	f003 f86c 	bl	8004dd6 <HAL_UART_Init>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001d04:	f7ff fc00 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d08:	2100      	movs	r1, #0
 8001d0a:	480d      	ldr	r0, [pc, #52]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001d0c:	f003 fe66 	bl	80059dc <HAL_UARTEx_SetTxFifoThreshold>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001d16:	f7ff fbf7 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	4808      	ldr	r0, [pc, #32]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001d1e:	f003 fe9b 	bl	8005a58 <HAL_UARTEx_SetRxFifoThreshold>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001d28:	f7ff fbee 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001d2c:	4804      	ldr	r0, [pc, #16]	@ (8001d40 <MX_USART1_UART_Init+0x90>)
 8001d2e:	f003 fe1c 	bl	800596a <HAL_UARTEx_DisableFifoMode>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001d38:	f7ff fbe6 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d3c:	bf00      	nop
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	200003c0 	.word	0x200003c0
 8001d44:	40013800 	.word	0x40013800

08001d48 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d4c:	4b22      	ldr	r3, [pc, #136]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001d4e:	4a23      	ldr	r2, [pc, #140]	@ (8001ddc <MX_USART2_UART_Init+0x94>)
 8001d50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d52:	4b21      	ldr	r3, [pc, #132]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001d54:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d5a:	4b1f      	ldr	r3, [pc, #124]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d60:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d66:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001d6e:	220c      	movs	r2, #12
 8001d70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d72:	4b19      	ldr	r3, [pc, #100]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d78:	4b17      	ldr	r3, [pc, #92]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d7e:	4b16      	ldr	r3, [pc, #88]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d84:	4b14      	ldr	r3, [pc, #80]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d8a:	4b13      	ldr	r3, [pc, #76]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d90:	4811      	ldr	r0, [pc, #68]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001d92:	f003 f820 	bl	8004dd6 <HAL_UART_Init>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001d9c:	f7ff fbb4 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001da0:	2100      	movs	r1, #0
 8001da2:	480d      	ldr	r0, [pc, #52]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001da4:	f003 fe1a 	bl	80059dc <HAL_UARTEx_SetTxFifoThreshold>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001dae:	f7ff fbab 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001db2:	2100      	movs	r1, #0
 8001db4:	4808      	ldr	r0, [pc, #32]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001db6:	f003 fe4f 	bl	8005a58 <HAL_UARTEx_SetRxFifoThreshold>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001dc0:	f7ff fba2 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001dc4:	4804      	ldr	r0, [pc, #16]	@ (8001dd8 <MX_USART2_UART_Init+0x90>)
 8001dc6:	f003 fdd0 	bl	800596a <HAL_UARTEx_DisableFifoMode>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001dd0:	f7ff fb9a 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dd4:	bf00      	nop
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000454 	.word	0x20000454
 8001ddc:	40004400 	.word	0x40004400

08001de0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001de4:	4b22      	ldr	r3, [pc, #136]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001de6:	4a23      	ldr	r2, [pc, #140]	@ (8001e74 <MX_USART3_UART_Init+0x94>)
 8001de8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001dea:	4b21      	ldr	r3, [pc, #132]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001dec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001df0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001df2:	4b1f      	ldr	r3, [pc, #124]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001df8:	4b1d      	ldr	r3, [pc, #116]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001dfe:	4b1c      	ldr	r3, [pc, #112]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e04:	4b1a      	ldr	r3, [pc, #104]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001e06:	220c      	movs	r2, #12
 8001e08:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e0a:	4b19      	ldr	r3, [pc, #100]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e10:	4b17      	ldr	r3, [pc, #92]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e16:	4b16      	ldr	r3, [pc, #88]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e1c:	4b14      	ldr	r3, [pc, #80]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e22:	4b13      	ldr	r3, [pc, #76]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e28:	4811      	ldr	r0, [pc, #68]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001e2a:	f002 ffd4 	bl	8004dd6 <HAL_UART_Init>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001e34:	f7ff fb68 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e38:	2100      	movs	r1, #0
 8001e3a:	480d      	ldr	r0, [pc, #52]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001e3c:	f003 fdce 	bl	80059dc <HAL_UARTEx_SetTxFifoThreshold>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001e46:	f7ff fb5f 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	4808      	ldr	r0, [pc, #32]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001e4e:	f003 fe03 	bl	8005a58 <HAL_UARTEx_SetRxFifoThreshold>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001e58:	f7ff fb56 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001e5c:	4804      	ldr	r0, [pc, #16]	@ (8001e70 <MX_USART3_UART_Init+0x90>)
 8001e5e:	f003 fd84 	bl	800596a <HAL_UARTEx_DisableFifoMode>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001e68:	f7ff fb4e 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e6c:	bf00      	nop
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	200004e8 	.word	0x200004e8
 8001e74:	40004800 	.word	0x40004800

08001e78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b0a2      	sub	sp, #136	@ 0x88
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e90:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001e94:	2244      	movs	r2, #68	@ 0x44
 8001e96:	2100      	movs	r1, #0
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f004 fc5b 	bl	8006754 <memset>
  if(uartHandle->Instance==UART4)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a8d      	ldr	r2, [pc, #564]	@ (80020d8 <HAL_UART_MspInit+0x260>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d139      	bne.n	8001f1c <HAL_UART_MspInit+0xa4>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001ea8:	2308      	movs	r3, #8
 8001eaa:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001eac:	2300      	movs	r3, #0
 8001eae:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001eb0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f001 fb6b 	bl	8003590 <HAL_RCCEx_PeriphCLKConfig>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ec0:	f7ff fb22 	bl	8001508 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001ec4:	4b85      	ldr	r3, [pc, #532]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec8:	4a84      	ldr	r2, [pc, #528]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001eca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001ece:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ed0:	4b82      	ldr	r3, [pc, #520]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001edc:	4b7f      	ldr	r3, [pc, #508]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee0:	4a7e      	ldr	r2, [pc, #504]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001ee2:	f043 0304 	orr.w	r3, r3, #4
 8001ee6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ee8:	4b7c      	ldr	r3, [pc, #496]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eec:	f003 0304 	and.w	r3, r3, #4
 8001ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = SWD_TX_Pin|SWD_RX_Pin;
 8001ef4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ef8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efa:	2302      	movs	r3, #2
 8001efc:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f02:	2300      	movs	r3, #0
 8001f04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8001f08:	2305      	movs	r3, #5
 8001f0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f0e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001f12:	4619      	mov	r1, r3
 8001f14:	4872      	ldr	r0, [pc, #456]	@ (80020e0 <HAL_UART_MspInit+0x268>)
 8001f16:	f000 fa8d 	bl	8002434 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001f1a:	e0d8      	b.n	80020ce <HAL_UART_MspInit+0x256>
  else if(uartHandle->Instance==USART1)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a70      	ldr	r2, [pc, #448]	@ (80020e4 <HAL_UART_MspInit+0x26c>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d156      	bne.n	8001fd4 <HAL_UART_MspInit+0x15c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001f26:	2301      	movs	r3, #1
 8001f28:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f2e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001f32:	4618      	mov	r0, r3
 8001f34:	f001 fb2c 	bl	8003590 <HAL_RCCEx_PeriphCLKConfig>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <HAL_UART_MspInit+0xca>
      Error_Handler();
 8001f3e:	f7ff fae3 	bl	8001508 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f42:	4b66      	ldr	r3, [pc, #408]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f46:	4a65      	ldr	r2, [pc, #404]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001f48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f4c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f4e:	4b63      	ldr	r3, [pc, #396]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001f50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f56:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f5a:	4b60      	ldr	r3, [pc, #384]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5e:	4a5f      	ldr	r2, [pc, #380]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001f60:	f043 0304 	orr.w	r3, r3, #4
 8001f64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f66:	4b5d      	ldr	r3, [pc, #372]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6a:	f003 0304 	and.w	r3, r3, #4
 8001f6e:	623b      	str	r3, [r7, #32]
 8001f70:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f72:	4b5a      	ldr	r3, [pc, #360]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f76:	4a59      	ldr	r2, [pc, #356]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001f78:	f043 0302 	orr.w	r3, r3, #2
 8001f7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f7e:	4b57      	ldr	r3, [pc, #348]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	61fb      	str	r3, [r7, #28]
 8001f88:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f8a:	2310      	movs	r3, #16
 8001f8c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8e:	2302      	movs	r3, #2
 8001f90:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f92:	2300      	movs	r3, #0
 8001f94:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f96:	2300      	movs	r3, #0
 8001f98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f9c:	2307      	movs	r3, #7
 8001f9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fa2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	484d      	ldr	r0, [pc, #308]	@ (80020e0 <HAL_UART_MspInit+0x268>)
 8001faa:	f000 fa43 	bl	8002434 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001fae:	2380      	movs	r3, #128	@ 0x80
 8001fb0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fc0:	2307      	movs	r3, #7
 8001fc2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fc6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4846      	ldr	r0, [pc, #280]	@ (80020e8 <HAL_UART_MspInit+0x270>)
 8001fce:	f000 fa31 	bl	8002434 <HAL_GPIO_Init>
}
 8001fd2:	e07c      	b.n	80020ce <HAL_UART_MspInit+0x256>
  else if(uartHandle->Instance==USART2)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a44      	ldr	r2, [pc, #272]	@ (80020ec <HAL_UART_MspInit+0x274>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d139      	bne.n	8002052 <HAL_UART_MspInit+0x1da>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001fde:	2302      	movs	r3, #2
 8001fe0:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fe6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001fea:	4618      	mov	r0, r3
 8001fec:	f001 fad0 	bl	8003590 <HAL_RCCEx_PeriphCLKConfig>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <HAL_UART_MspInit+0x182>
      Error_Handler();
 8001ff6:	f7ff fa87 	bl	8001508 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ffa:	4b38      	ldr	r3, [pc, #224]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8001ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ffe:	4a37      	ldr	r2, [pc, #220]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8002000:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002004:	6593      	str	r3, [r2, #88]	@ 0x58
 8002006:	4b35      	ldr	r3, [pc, #212]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8002008:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800200a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800200e:	61bb      	str	r3, [r7, #24]
 8002010:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002012:	4b32      	ldr	r3, [pc, #200]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8002014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002016:	4a31      	ldr	r2, [pc, #196]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800201e:	4b2f      	ldr	r3, [pc, #188]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8002020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	617b      	str	r3, [r7, #20]
 8002028:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = LIDAR_TX_Pin|LIDAR_RX_Pin;
 800202a:	230c      	movs	r3, #12
 800202c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202e:	2302      	movs	r3, #2
 8002030:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002036:	2300      	movs	r3, #0
 8002038:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800203c:	2307      	movs	r3, #7
 800203e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002042:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002046:	4619      	mov	r1, r3
 8002048:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800204c:	f000 f9f2 	bl	8002434 <HAL_GPIO_Init>
}
 8002050:	e03d      	b.n	80020ce <HAL_UART_MspInit+0x256>
  else if(uartHandle->Instance==USART3)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a26      	ldr	r2, [pc, #152]	@ (80020f0 <HAL_UART_MspInit+0x278>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d138      	bne.n	80020ce <HAL_UART_MspInit+0x256>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800205c:	2304      	movs	r3, #4
 800205e:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002060:	2300      	movs	r3, #0
 8002062:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002064:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002068:	4618      	mov	r0, r3
 800206a:	f001 fa91 	bl	8003590 <HAL_RCCEx_PeriphCLKConfig>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <HAL_UART_MspInit+0x200>
      Error_Handler();
 8002074:	f7ff fa48 	bl	8001508 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002078:	4b18      	ldr	r3, [pc, #96]	@ (80020dc <HAL_UART_MspInit+0x264>)
 800207a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800207c:	4a17      	ldr	r2, [pc, #92]	@ (80020dc <HAL_UART_MspInit+0x264>)
 800207e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002082:	6593      	str	r3, [r2, #88]	@ 0x58
 8002084:	4b15      	ldr	r3, [pc, #84]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8002086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002088:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002090:	4b12      	ldr	r3, [pc, #72]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8002092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002094:	4a11      	ldr	r2, [pc, #68]	@ (80020dc <HAL_UART_MspInit+0x264>)
 8002096:	f043 0302 	orr.w	r3, r3, #2
 800209a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800209c:	4b0f      	ldr	r3, [pc, #60]	@ (80020dc <HAL_UART_MspInit+0x264>)
 800209e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	60fb      	str	r3, [r7, #12]
 80020a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BLE_TX_Pin|BLE_RX_Pin;
 80020a8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80020ac:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ae:	2302      	movs	r3, #2
 80020b0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b6:	2300      	movs	r3, #0
 80020b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020bc:	2307      	movs	r3, #7
 80020be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80020c6:	4619      	mov	r1, r3
 80020c8:	4807      	ldr	r0, [pc, #28]	@ (80020e8 <HAL_UART_MspInit+0x270>)
 80020ca:	f000 f9b3 	bl	8002434 <HAL_GPIO_Init>
}
 80020ce:	bf00      	nop
 80020d0:	3788      	adds	r7, #136	@ 0x88
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40004c00 	.word	0x40004c00
 80020dc:	40021000 	.word	0x40021000
 80020e0:	48000800 	.word	0x48000800
 80020e4:	40013800 	.word	0x40013800
 80020e8:	48000400 	.word	0x48000400
 80020ec:	40004400 	.word	0x40004400
 80020f0:	40004800 	.word	0x40004800

080020f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80020f4:	480d      	ldr	r0, [pc, #52]	@ (800212c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80020f6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80020f8:	f7ff fb26 	bl	8001748 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020fc:	480c      	ldr	r0, [pc, #48]	@ (8002130 <LoopForever+0x6>)
  ldr r1, =_edata
 80020fe:	490d      	ldr	r1, [pc, #52]	@ (8002134 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002100:	4a0d      	ldr	r2, [pc, #52]	@ (8002138 <LoopForever+0xe>)
  movs r3, #0
 8002102:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002104:	e002      	b.n	800210c <LoopCopyDataInit>

08002106 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002106:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002108:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800210a:	3304      	adds	r3, #4

0800210c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800210c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800210e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002110:	d3f9      	bcc.n	8002106 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002112:	4a0a      	ldr	r2, [pc, #40]	@ (800213c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002114:	4c0a      	ldr	r4, [pc, #40]	@ (8002140 <LoopForever+0x16>)
  movs r3, #0
 8002116:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002118:	e001      	b.n	800211e <LoopFillZerobss>

0800211a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800211a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800211c:	3204      	adds	r2, #4

0800211e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800211e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002120:	d3fb      	bcc.n	800211a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002122:	f004 fb6f 	bl	8006804 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002126:	f7ff f955 	bl	80013d4 <main>

0800212a <LoopForever>:

LoopForever:
    b LoopForever
 800212a:	e7fe      	b.n	800212a <LoopForever>
  ldr   r0, =_estack
 800212c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002130:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002134:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002138:	08008850 	.word	0x08008850
  ldr r2, =_sbss
 800213c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002140:	200006cc 	.word	0x200006cc

08002144 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002144:	e7fe      	b.n	8002144 <ADC1_2_IRQHandler>

08002146 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b082      	sub	sp, #8
 800214a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800214c:	2300      	movs	r3, #0
 800214e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002150:	2003      	movs	r0, #3
 8002152:	f000 f93d 	bl	80023d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002156:	200f      	movs	r0, #15
 8002158:	f000 f80e 	bl	8002178 <HAL_InitTick>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d002      	beq.n	8002168 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	71fb      	strb	r3, [r7, #7]
 8002166:	e001      	b.n	800216c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002168:	f7ff f9d4 	bl	8001514 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800216c:	79fb      	ldrb	r3, [r7, #7]

}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
	...

08002178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002180:	2300      	movs	r3, #0
 8002182:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002184:	4b16      	ldr	r3, [pc, #88]	@ (80021e0 <HAL_InitTick+0x68>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d022      	beq.n	80021d2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800218c:	4b15      	ldr	r3, [pc, #84]	@ (80021e4 <HAL_InitTick+0x6c>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	4b13      	ldr	r3, [pc, #76]	@ (80021e0 <HAL_InitTick+0x68>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002198:	fbb1 f3f3 	udiv	r3, r1, r3
 800219c:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a0:	4618      	mov	r0, r3
 80021a2:	f000 f93a 	bl	800241a <HAL_SYSTICK_Config>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10f      	bne.n	80021cc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2b0f      	cmp	r3, #15
 80021b0:	d809      	bhi.n	80021c6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021b2:	2200      	movs	r2, #0
 80021b4:	6879      	ldr	r1, [r7, #4]
 80021b6:	f04f 30ff 	mov.w	r0, #4294967295
 80021ba:	f000 f914 	bl	80023e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021be:	4a0a      	ldr	r2, [pc, #40]	@ (80021e8 <HAL_InitTick+0x70>)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6013      	str	r3, [r2, #0]
 80021c4:	e007      	b.n	80021d6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	73fb      	strb	r3, [r7, #15]
 80021ca:	e004      	b.n	80021d6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	73fb      	strb	r3, [r7, #15]
 80021d0:	e001      	b.n	80021d6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80021d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	20000008 	.word	0x20000008
 80021e4:	20000000 	.word	0x20000000
 80021e8:	20000004 	.word	0x20000004

080021ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021f0:	4b05      	ldr	r3, [pc, #20]	@ (8002208 <HAL_IncTick+0x1c>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	4b05      	ldr	r3, [pc, #20]	@ (800220c <HAL_IncTick+0x20>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4413      	add	r3, r2
 80021fa:	4a03      	ldr	r2, [pc, #12]	@ (8002208 <HAL_IncTick+0x1c>)
 80021fc:	6013      	str	r3, [r2, #0]
}
 80021fe:	bf00      	nop
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	2000057c 	.word	0x2000057c
 800220c:	20000008 	.word	0x20000008

08002210 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return uwTick;
 8002214:	4b03      	ldr	r3, [pc, #12]	@ (8002224 <HAL_GetTick+0x14>)
 8002216:	681b      	ldr	r3, [r3, #0]
}
 8002218:	4618      	mov	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	2000057c 	.word	0x2000057c

08002228 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002230:	f7ff ffee 	bl	8002210 <HAL_GetTick>
 8002234:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002240:	d004      	beq.n	800224c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002242:	4b09      	ldr	r3, [pc, #36]	@ (8002268 <HAL_Delay+0x40>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	4413      	add	r3, r2
 800224a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800224c:	bf00      	nop
 800224e:	f7ff ffdf 	bl	8002210 <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	68fa      	ldr	r2, [r7, #12]
 800225a:	429a      	cmp	r2, r3
 800225c:	d8f7      	bhi.n	800224e <HAL_Delay+0x26>
  {
  }
}
 800225e:	bf00      	nop
 8002260:	bf00      	nop
 8002262:	3710      	adds	r7, #16
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	20000008 	.word	0x20000008

0800226c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f003 0307 	and.w	r3, r3, #7
 800227a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800227c:	4b0c      	ldr	r3, [pc, #48]	@ (80022b0 <__NVIC_SetPriorityGrouping+0x44>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002282:	68ba      	ldr	r2, [r7, #8]
 8002284:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002288:	4013      	ands	r3, r2
 800228a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002294:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002298:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800229c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800229e:	4a04      	ldr	r2, [pc, #16]	@ (80022b0 <__NVIC_SetPriorityGrouping+0x44>)
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	60d3      	str	r3, [r2, #12]
}
 80022a4:	bf00      	nop
 80022a6:	3714      	adds	r7, #20
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022b8:	4b04      	ldr	r3, [pc, #16]	@ (80022cc <__NVIC_GetPriorityGrouping+0x18>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	0a1b      	lsrs	r3, r3, #8
 80022be:	f003 0307 	and.w	r3, r3, #7
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	6039      	str	r1, [r7, #0]
 80022da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	db0a      	blt.n	80022fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	b2da      	uxtb	r2, r3
 80022e8:	490c      	ldr	r1, [pc, #48]	@ (800231c <__NVIC_SetPriority+0x4c>)
 80022ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ee:	0112      	lsls	r2, r2, #4
 80022f0:	b2d2      	uxtb	r2, r2
 80022f2:	440b      	add	r3, r1
 80022f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022f8:	e00a      	b.n	8002310 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	b2da      	uxtb	r2, r3
 80022fe:	4908      	ldr	r1, [pc, #32]	@ (8002320 <__NVIC_SetPriority+0x50>)
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	f003 030f 	and.w	r3, r3, #15
 8002306:	3b04      	subs	r3, #4
 8002308:	0112      	lsls	r2, r2, #4
 800230a:	b2d2      	uxtb	r2, r2
 800230c:	440b      	add	r3, r1
 800230e:	761a      	strb	r2, [r3, #24]
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	e000e100 	.word	0xe000e100
 8002320:	e000ed00 	.word	0xe000ed00

08002324 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002324:	b480      	push	{r7}
 8002326:	b089      	sub	sp, #36	@ 0x24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f003 0307 	and.w	r3, r3, #7
 8002336:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	f1c3 0307 	rsb	r3, r3, #7
 800233e:	2b04      	cmp	r3, #4
 8002340:	bf28      	it	cs
 8002342:	2304      	movcs	r3, #4
 8002344:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	3304      	adds	r3, #4
 800234a:	2b06      	cmp	r3, #6
 800234c:	d902      	bls.n	8002354 <NVIC_EncodePriority+0x30>
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	3b03      	subs	r3, #3
 8002352:	e000      	b.n	8002356 <NVIC_EncodePriority+0x32>
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002358:	f04f 32ff 	mov.w	r2, #4294967295
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	43da      	mvns	r2, r3
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	401a      	ands	r2, r3
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800236c:	f04f 31ff 	mov.w	r1, #4294967295
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	fa01 f303 	lsl.w	r3, r1, r3
 8002376:	43d9      	mvns	r1, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800237c:	4313      	orrs	r3, r2
         );
}
 800237e:	4618      	mov	r0, r3
 8002380:	3724      	adds	r7, #36	@ 0x24
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
	...

0800238c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	3b01      	subs	r3, #1
 8002398:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800239c:	d301      	bcc.n	80023a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800239e:	2301      	movs	r3, #1
 80023a0:	e00f      	b.n	80023c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023a2:	4a0a      	ldr	r2, [pc, #40]	@ (80023cc <SysTick_Config+0x40>)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	3b01      	subs	r3, #1
 80023a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023aa:	210f      	movs	r1, #15
 80023ac:	f04f 30ff 	mov.w	r0, #4294967295
 80023b0:	f7ff ff8e 	bl	80022d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023b4:	4b05      	ldr	r3, [pc, #20]	@ (80023cc <SysTick_Config+0x40>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ba:	4b04      	ldr	r3, [pc, #16]	@ (80023cc <SysTick_Config+0x40>)
 80023bc:	2207      	movs	r2, #7
 80023be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	e000e010 	.word	0xe000e010

080023d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f7ff ff47 	bl	800226c <__NVIC_SetPriorityGrouping>
}
 80023de:	bf00      	nop
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b086      	sub	sp, #24
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	4603      	mov	r3, r0
 80023ee:	60b9      	str	r1, [r7, #8]
 80023f0:	607a      	str	r2, [r7, #4]
 80023f2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023f4:	f7ff ff5e 	bl	80022b4 <__NVIC_GetPriorityGrouping>
 80023f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	68b9      	ldr	r1, [r7, #8]
 80023fe:	6978      	ldr	r0, [r7, #20]
 8002400:	f7ff ff90 	bl	8002324 <NVIC_EncodePriority>
 8002404:	4602      	mov	r2, r0
 8002406:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800240a:	4611      	mov	r1, r2
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff ff5f 	bl	80022d0 <__NVIC_SetPriority>
}
 8002412:	bf00      	nop
 8002414:	3718      	adds	r7, #24
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800241a:	b580      	push	{r7, lr}
 800241c:	b082      	sub	sp, #8
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f7ff ffb2 	bl	800238c <SysTick_Config>
 8002428:	4603      	mov	r3, r0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002434:	b480      	push	{r7}
 8002436:	b087      	sub	sp, #28
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800243e:	2300      	movs	r3, #0
 8002440:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002442:	e15a      	b.n	80026fa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	2101      	movs	r1, #1
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	fa01 f303 	lsl.w	r3, r1, r3
 8002450:	4013      	ands	r3, r2
 8002452:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2b00      	cmp	r3, #0
 8002458:	f000 814c 	beq.w	80026f4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f003 0303 	and.w	r3, r3, #3
 8002464:	2b01      	cmp	r3, #1
 8002466:	d005      	beq.n	8002474 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002470:	2b02      	cmp	r3, #2
 8002472:	d130      	bne.n	80024d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	005b      	lsls	r3, r3, #1
 800247e:	2203      	movs	r2, #3
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	43db      	mvns	r3, r3
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	4013      	ands	r3, r2
 800248a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	68da      	ldr	r2, [r3, #12]
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	fa02 f303 	lsl.w	r3, r2, r3
 8002498:	693a      	ldr	r2, [r7, #16]
 800249a:	4313      	orrs	r3, r2
 800249c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024aa:	2201      	movs	r2, #1
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	fa02 f303 	lsl.w	r3, r2, r3
 80024b2:	43db      	mvns	r3, r3
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4013      	ands	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	091b      	lsrs	r3, r3, #4
 80024c0:	f003 0201 	and.w	r2, r3, #1
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f003 0303 	and.w	r3, r3, #3
 80024de:	2b03      	cmp	r3, #3
 80024e0:	d017      	beq.n	8002512 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	2203      	movs	r2, #3
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43db      	mvns	r3, r3
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	4013      	ands	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	689a      	ldr	r2, [r3, #8]
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	4313      	orrs	r3, r2
 800250a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f003 0303 	and.w	r3, r3, #3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d123      	bne.n	8002566 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	08da      	lsrs	r2, r3, #3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	3208      	adds	r2, #8
 8002526:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800252a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	220f      	movs	r2, #15
 8002536:	fa02 f303 	lsl.w	r3, r2, r3
 800253a:	43db      	mvns	r3, r3
 800253c:	693a      	ldr	r2, [r7, #16]
 800253e:	4013      	ands	r3, r2
 8002540:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	691a      	ldr	r2, [r3, #16]
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	f003 0307 	and.w	r3, r3, #7
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	4313      	orrs	r3, r2
 8002556:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	08da      	lsrs	r2, r3, #3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3208      	adds	r2, #8
 8002560:	6939      	ldr	r1, [r7, #16]
 8002562:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	2203      	movs	r2, #3
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4013      	ands	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f003 0203 	and.w	r2, r3, #3
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	fa02 f303 	lsl.w	r3, r2, r3
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	f000 80a6 	beq.w	80026f4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025a8:	4b5b      	ldr	r3, [pc, #364]	@ (8002718 <HAL_GPIO_Init+0x2e4>)
 80025aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025ac:	4a5a      	ldr	r2, [pc, #360]	@ (8002718 <HAL_GPIO_Init+0x2e4>)
 80025ae:	f043 0301 	orr.w	r3, r3, #1
 80025b2:	6613      	str	r3, [r2, #96]	@ 0x60
 80025b4:	4b58      	ldr	r3, [pc, #352]	@ (8002718 <HAL_GPIO_Init+0x2e4>)
 80025b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	60bb      	str	r3, [r7, #8]
 80025be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025c0:	4a56      	ldr	r2, [pc, #344]	@ (800271c <HAL_GPIO_Init+0x2e8>)
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	089b      	lsrs	r3, r3, #2
 80025c6:	3302      	adds	r3, #2
 80025c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	f003 0303 	and.w	r3, r3, #3
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	220f      	movs	r2, #15
 80025d8:	fa02 f303 	lsl.w	r3, r2, r3
 80025dc:	43db      	mvns	r3, r3
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	4013      	ands	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80025ea:	d01f      	beq.n	800262c <HAL_GPIO_Init+0x1f8>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a4c      	ldr	r2, [pc, #304]	@ (8002720 <HAL_GPIO_Init+0x2ec>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d019      	beq.n	8002628 <HAL_GPIO_Init+0x1f4>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a4b      	ldr	r2, [pc, #300]	@ (8002724 <HAL_GPIO_Init+0x2f0>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d013      	beq.n	8002624 <HAL_GPIO_Init+0x1f0>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a4a      	ldr	r2, [pc, #296]	@ (8002728 <HAL_GPIO_Init+0x2f4>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d00d      	beq.n	8002620 <HAL_GPIO_Init+0x1ec>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4a49      	ldr	r2, [pc, #292]	@ (800272c <HAL_GPIO_Init+0x2f8>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d007      	beq.n	800261c <HAL_GPIO_Init+0x1e8>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a48      	ldr	r2, [pc, #288]	@ (8002730 <HAL_GPIO_Init+0x2fc>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d101      	bne.n	8002618 <HAL_GPIO_Init+0x1e4>
 8002614:	2305      	movs	r3, #5
 8002616:	e00a      	b.n	800262e <HAL_GPIO_Init+0x1fa>
 8002618:	2306      	movs	r3, #6
 800261a:	e008      	b.n	800262e <HAL_GPIO_Init+0x1fa>
 800261c:	2304      	movs	r3, #4
 800261e:	e006      	b.n	800262e <HAL_GPIO_Init+0x1fa>
 8002620:	2303      	movs	r3, #3
 8002622:	e004      	b.n	800262e <HAL_GPIO_Init+0x1fa>
 8002624:	2302      	movs	r3, #2
 8002626:	e002      	b.n	800262e <HAL_GPIO_Init+0x1fa>
 8002628:	2301      	movs	r3, #1
 800262a:	e000      	b.n	800262e <HAL_GPIO_Init+0x1fa>
 800262c:	2300      	movs	r3, #0
 800262e:	697a      	ldr	r2, [r7, #20]
 8002630:	f002 0203 	and.w	r2, r2, #3
 8002634:	0092      	lsls	r2, r2, #2
 8002636:	4093      	lsls	r3, r2
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	4313      	orrs	r3, r2
 800263c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800263e:	4937      	ldr	r1, [pc, #220]	@ (800271c <HAL_GPIO_Init+0x2e8>)
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	089b      	lsrs	r3, r3, #2
 8002644:	3302      	adds	r3, #2
 8002646:	693a      	ldr	r2, [r7, #16]
 8002648:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800264c:	4b39      	ldr	r3, [pc, #228]	@ (8002734 <HAL_GPIO_Init+0x300>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	43db      	mvns	r3, r3
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	4013      	ands	r3, r2
 800265a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d003      	beq.n	8002670 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	4313      	orrs	r3, r2
 800266e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002670:	4a30      	ldr	r2, [pc, #192]	@ (8002734 <HAL_GPIO_Init+0x300>)
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002676:	4b2f      	ldr	r3, [pc, #188]	@ (8002734 <HAL_GPIO_Init+0x300>)
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	43db      	mvns	r3, r3
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	4013      	ands	r3, r2
 8002684:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d003      	beq.n	800269a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002692:	693a      	ldr	r2, [r7, #16]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	4313      	orrs	r3, r2
 8002698:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800269a:	4a26      	ldr	r2, [pc, #152]	@ (8002734 <HAL_GPIO_Init+0x300>)
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80026a0:	4b24      	ldr	r3, [pc, #144]	@ (8002734 <HAL_GPIO_Init+0x300>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	43db      	mvns	r3, r3
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	4013      	ands	r3, r2
 80026ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d003      	beq.n	80026c4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026c4:	4a1b      	ldr	r2, [pc, #108]	@ (8002734 <HAL_GPIO_Init+0x300>)
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80026ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002734 <HAL_GPIO_Init+0x300>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	43db      	mvns	r3, r3
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	4013      	ands	r3, r2
 80026d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d003      	beq.n	80026ee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80026e6:	693a      	ldr	r2, [r7, #16]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026ee:	4a11      	ldr	r2, [pc, #68]	@ (8002734 <HAL_GPIO_Init+0x300>)
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	3301      	adds	r3, #1
 80026f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	fa22 f303 	lsr.w	r3, r2, r3
 8002704:	2b00      	cmp	r3, #0
 8002706:	f47f ae9d 	bne.w	8002444 <HAL_GPIO_Init+0x10>
  }
}
 800270a:	bf00      	nop
 800270c:	bf00      	nop
 800270e:	371c      	adds	r7, #28
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	40021000 	.word	0x40021000
 800271c:	40010000 	.word	0x40010000
 8002720:	48000400 	.word	0x48000400
 8002724:	48000800 	.word	0x48000800
 8002728:	48000c00 	.word	0x48000c00
 800272c:	48001000 	.word	0x48001000
 8002730:	48001400 	.word	0x48001400
 8002734:	40010400 	.word	0x40010400

08002738 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	460b      	mov	r3, r1
 8002742:	807b      	strh	r3, [r7, #2]
 8002744:	4613      	mov	r3, r2
 8002746:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002748:	787b      	ldrb	r3, [r7, #1]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d003      	beq.n	8002756 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800274e:	887a      	ldrh	r2, [r7, #2]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002754:	e002      	b.n	800275c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002756:	887a      	ldrh	r2, [r7, #2]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800275c:	bf00      	nop
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e08d      	b.n	8002896 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d106      	bne.n	8002794 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f7fe fdb4 	bl	80012fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2224      	movs	r2, #36	@ 0x24
 8002798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f022 0201 	bic.w	r2, r2, #1
 80027aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027b8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027c8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d107      	bne.n	80027e2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	689a      	ldr	r2, [r3, #8]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027de:	609a      	str	r2, [r3, #8]
 80027e0:	e006      	b.n	80027f0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	689a      	ldr	r2, [r3, #8]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80027ee:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d108      	bne.n	800280a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685a      	ldr	r2, [r3, #4]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002806:	605a      	str	r2, [r3, #4]
 8002808:	e007      	b.n	800281a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002818:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	6812      	ldr	r2, [r2, #0]
 8002824:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002828:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800282c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68da      	ldr	r2, [r3, #12]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800283c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	691a      	ldr	r2, [r3, #16]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	695b      	ldr	r3, [r3, #20]
 8002846:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	699b      	ldr	r3, [r3, #24]
 800284e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	430a      	orrs	r2, r1
 8002856:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	69d9      	ldr	r1, [r3, #28]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a1a      	ldr	r2, [r3, #32]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	430a      	orrs	r2, r1
 8002866:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0201 	orr.w	r2, r2, #1
 8002876:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2220      	movs	r2, #32
 8002882:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800289e:	b480      	push	{r7}
 80028a0:	b083      	sub	sp, #12
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
 80028a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	2b20      	cmp	r3, #32
 80028b2:	d138      	bne.n	8002926 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d101      	bne.n	80028c2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80028be:	2302      	movs	r3, #2
 80028c0:	e032      	b.n	8002928 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2201      	movs	r2, #1
 80028c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2224      	movs	r2, #36	@ 0x24
 80028ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 0201 	bic.w	r2, r2, #1
 80028e0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80028f0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6819      	ldr	r1, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	430a      	orrs	r2, r1
 8002900:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f042 0201 	orr.w	r2, r2, #1
 8002910:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2220      	movs	r2, #32
 8002916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002922:	2300      	movs	r3, #0
 8002924:	e000      	b.n	8002928 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002926:	2302      	movs	r3, #2
  }
}
 8002928:	4618      	mov	r0, r3
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b20      	cmp	r3, #32
 8002948:	d139      	bne.n	80029be <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002950:	2b01      	cmp	r3, #1
 8002952:	d101      	bne.n	8002958 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002954:	2302      	movs	r3, #2
 8002956:	e033      	b.n	80029c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2224      	movs	r2, #36	@ 0x24
 8002964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 0201 	bic.w	r2, r2, #1
 8002976:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002986:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	021b      	lsls	r3, r3, #8
 800298c:	68fa      	ldr	r2, [r7, #12]
 800298e:	4313      	orrs	r3, r2
 8002990:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	68fa      	ldr	r2, [r7, #12]
 8002998:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f042 0201 	orr.w	r2, r2, #1
 80029a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2220      	movs	r2, #32
 80029ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029ba:	2300      	movs	r3, #0
 80029bc:	e000      	b.n	80029c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80029be:	2302      	movs	r3, #2
  }
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3714      	adds	r7, #20
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d141      	bne.n	8002a5e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80029da:	4b4b      	ldr	r3, [pc, #300]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80029e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029e6:	d131      	bne.n	8002a4c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80029e8:	4b47      	ldr	r3, [pc, #284]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029ee:	4a46      	ldr	r2, [pc, #280]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80029f8:	4b43      	ldr	r3, [pc, #268]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a00:	4a41      	ldr	r2, [pc, #260]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a06:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a08:	4b40      	ldr	r3, [pc, #256]	@ (8002b0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2232      	movs	r2, #50	@ 0x32
 8002a0e:	fb02 f303 	mul.w	r3, r2, r3
 8002a12:	4a3f      	ldr	r2, [pc, #252]	@ (8002b10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002a14:	fba2 2303 	umull	r2, r3, r2, r3
 8002a18:	0c9b      	lsrs	r3, r3, #18
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a1e:	e002      	b.n	8002a26 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a26:	4b38      	ldr	r3, [pc, #224]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a32:	d102      	bne.n	8002a3a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1f2      	bne.n	8002a20 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a3a:	4b33      	ldr	r3, [pc, #204]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a3c:	695b      	ldr	r3, [r3, #20]
 8002a3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a46:	d158      	bne.n	8002afa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e057      	b.n	8002afc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a4c:	4b2e      	ldr	r3, [pc, #184]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a52:	4a2d      	ldr	r2, [pc, #180]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a58:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002a5c:	e04d      	b.n	8002afa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a64:	d141      	bne.n	8002aea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a66:	4b28      	ldr	r3, [pc, #160]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a72:	d131      	bne.n	8002ad8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a74:	4b24      	ldr	r3, [pc, #144]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a7a:	4a23      	ldr	r2, [pc, #140]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a84:	4b20      	ldr	r3, [pc, #128]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a8c:	4a1e      	ldr	r2, [pc, #120]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a8e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a92:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a94:	4b1d      	ldr	r3, [pc, #116]	@ (8002b0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2232      	movs	r2, #50	@ 0x32
 8002a9a:	fb02 f303 	mul.w	r3, r2, r3
 8002a9e:	4a1c      	ldr	r2, [pc, #112]	@ (8002b10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa4:	0c9b      	lsrs	r3, r3, #18
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002aaa:	e002      	b.n	8002ab2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ab2:	4b15      	ldr	r3, [pc, #84]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002abe:	d102      	bne.n	8002ac6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f2      	bne.n	8002aac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ac6:	4b10      	ldr	r3, [pc, #64]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ac8:	695b      	ldr	r3, [r3, #20]
 8002aca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ace:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ad2:	d112      	bne.n	8002afa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e011      	b.n	8002afc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ade:	4a0a      	ldr	r2, [pc, #40]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ae0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ae4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002ae8:	e007      	b.n	8002afa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002aea:	4b07      	ldr	r3, [pc, #28]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002af2:	4a05      	ldr	r2, [pc, #20]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002af4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002af8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	40007000 	.word	0x40007000
 8002b0c:	20000000 	.word	0x20000000
 8002b10:	431bde83 	.word	0x431bde83

08002b14 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002b18:	4b05      	ldr	r3, [pc, #20]	@ (8002b30 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	4a04      	ldr	r2, [pc, #16]	@ (8002b30 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002b1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b22:	6093      	str	r3, [r2, #8]
}
 8002b24:	bf00      	nop
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	40007000 	.word	0x40007000

08002b34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b088      	sub	sp, #32
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e2fe      	b.n	8003144 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d075      	beq.n	8002c3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b52:	4b97      	ldr	r3, [pc, #604]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 030c 	and.w	r3, r3, #12
 8002b5a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b5c:	4b94      	ldr	r3, [pc, #592]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	f003 0303 	and.w	r3, r3, #3
 8002b64:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002b66:	69bb      	ldr	r3, [r7, #24]
 8002b68:	2b0c      	cmp	r3, #12
 8002b6a:	d102      	bne.n	8002b72 <HAL_RCC_OscConfig+0x3e>
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	2b03      	cmp	r3, #3
 8002b70:	d002      	beq.n	8002b78 <HAL_RCC_OscConfig+0x44>
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	2b08      	cmp	r3, #8
 8002b76:	d10b      	bne.n	8002b90 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b78:	4b8d      	ldr	r3, [pc, #564]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d05b      	beq.n	8002c3c <HAL_RCC_OscConfig+0x108>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d157      	bne.n	8002c3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e2d9      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b98:	d106      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x74>
 8002b9a:	4b85      	ldr	r3, [pc, #532]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a84      	ldr	r2, [pc, #528]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ba4:	6013      	str	r3, [r2, #0]
 8002ba6:	e01d      	b.n	8002be4 <HAL_RCC_OscConfig+0xb0>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bb0:	d10c      	bne.n	8002bcc <HAL_RCC_OscConfig+0x98>
 8002bb2:	4b7f      	ldr	r3, [pc, #508]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a7e      	ldr	r2, [pc, #504]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002bb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bbc:	6013      	str	r3, [r2, #0]
 8002bbe:	4b7c      	ldr	r3, [pc, #496]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a7b      	ldr	r2, [pc, #492]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002bc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bc8:	6013      	str	r3, [r2, #0]
 8002bca:	e00b      	b.n	8002be4 <HAL_RCC_OscConfig+0xb0>
 8002bcc:	4b78      	ldr	r3, [pc, #480]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a77      	ldr	r2, [pc, #476]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002bd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bd6:	6013      	str	r3, [r2, #0]
 8002bd8:	4b75      	ldr	r3, [pc, #468]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a74      	ldr	r2, [pc, #464]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002bde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002be2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d013      	beq.n	8002c14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bec:	f7ff fb10 	bl	8002210 <HAL_GetTick>
 8002bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bf2:	e008      	b.n	8002c06 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf4:	f7ff fb0c 	bl	8002210 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b64      	cmp	r3, #100	@ 0x64
 8002c00:	d901      	bls.n	8002c06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	e29e      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c06:	4b6a      	ldr	r3, [pc, #424]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d0f0      	beq.n	8002bf4 <HAL_RCC_OscConfig+0xc0>
 8002c12:	e014      	b.n	8002c3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c14:	f7ff fafc 	bl	8002210 <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c1c:	f7ff faf8 	bl	8002210 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b64      	cmp	r3, #100	@ 0x64
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e28a      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c2e:	4b60      	ldr	r3, [pc, #384]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1f0      	bne.n	8002c1c <HAL_RCC_OscConfig+0xe8>
 8002c3a:	e000      	b.n	8002c3e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d075      	beq.n	8002d36 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c4a:	4b59      	ldr	r3, [pc, #356]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f003 030c 	and.w	r3, r3, #12
 8002c52:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c54:	4b56      	ldr	r3, [pc, #344]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	f003 0303 	and.w	r3, r3, #3
 8002c5c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	2b0c      	cmp	r3, #12
 8002c62:	d102      	bne.n	8002c6a <HAL_RCC_OscConfig+0x136>
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d002      	beq.n	8002c70 <HAL_RCC_OscConfig+0x13c>
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	2b04      	cmp	r3, #4
 8002c6e:	d11f      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c70:	4b4f      	ldr	r3, [pc, #316]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d005      	beq.n	8002c88 <HAL_RCC_OscConfig+0x154>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d101      	bne.n	8002c88 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e25d      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c88:	4b49      	ldr	r3, [pc, #292]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	691b      	ldr	r3, [r3, #16]
 8002c94:	061b      	lsls	r3, r3, #24
 8002c96:	4946      	ldr	r1, [pc, #280]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002c9c:	4b45      	ldr	r3, [pc, #276]	@ (8002db4 <HAL_RCC_OscConfig+0x280>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7ff fa69 	bl	8002178 <HAL_InitTick>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d043      	beq.n	8002d34 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e249      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d023      	beq.n	8002d00 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cb8:	4b3d      	ldr	r3, [pc, #244]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a3c      	ldr	r2, [pc, #240]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002cbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc4:	f7ff faa4 	bl	8002210 <HAL_GetTick>
 8002cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cca:	e008      	b.n	8002cde <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ccc:	f7ff faa0 	bl	8002210 <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e232      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cde:	4b34      	ldr	r3, [pc, #208]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d0f0      	beq.n	8002ccc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cea:	4b31      	ldr	r3, [pc, #196]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	691b      	ldr	r3, [r3, #16]
 8002cf6:	061b      	lsls	r3, r3, #24
 8002cf8:	492d      	ldr	r1, [pc, #180]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	604b      	str	r3, [r1, #4]
 8002cfe:	e01a      	b.n	8002d36 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d00:	4b2b      	ldr	r3, [pc, #172]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a2a      	ldr	r2, [pc, #168]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002d06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0c:	f7ff fa80 	bl	8002210 <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d14:	f7ff fa7c 	bl	8002210 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e20e      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d26:	4b22      	ldr	r3, [pc, #136]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d1f0      	bne.n	8002d14 <HAL_RCC_OscConfig+0x1e0>
 8002d32:	e000      	b.n	8002d36 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d34:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0308 	and.w	r3, r3, #8
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d041      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d01c      	beq.n	8002d84 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d4a:	4b19      	ldr	r3, [pc, #100]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002d4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d50:	4a17      	ldr	r2, [pc, #92]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002d52:	f043 0301 	orr.w	r3, r3, #1
 8002d56:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d5a:	f7ff fa59 	bl	8002210 <HAL_GetTick>
 8002d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d60:	e008      	b.n	8002d74 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d62:	f7ff fa55 	bl	8002210 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d901      	bls.n	8002d74 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e1e7      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d74:	4b0e      	ldr	r3, [pc, #56]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002d76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d0ef      	beq.n	8002d62 <HAL_RCC_OscConfig+0x22e>
 8002d82:	e020      	b.n	8002dc6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d84:	4b0a      	ldr	r3, [pc, #40]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002d86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d8a:	4a09      	ldr	r2, [pc, #36]	@ (8002db0 <HAL_RCC_OscConfig+0x27c>)
 8002d8c:	f023 0301 	bic.w	r3, r3, #1
 8002d90:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d94:	f7ff fa3c 	bl	8002210 <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d9a:	e00d      	b.n	8002db8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d9c:	f7ff fa38 	bl	8002210 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d906      	bls.n	8002db8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e1ca      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
 8002dae:	bf00      	nop
 8002db0:	40021000 	.word	0x40021000
 8002db4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002db8:	4b8c      	ldr	r3, [pc, #560]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1ea      	bne.n	8002d9c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0304 	and.w	r3, r3, #4
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f000 80a6 	beq.w	8002f20 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002dd8:	4b84      	ldr	r3, [pc, #528]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ddc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_RCC_OscConfig+0x2b4>
 8002de4:	2301      	movs	r3, #1
 8002de6:	e000      	b.n	8002dea <HAL_RCC_OscConfig+0x2b6>
 8002de8:	2300      	movs	r3, #0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00d      	beq.n	8002e0a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dee:	4b7f      	ldr	r3, [pc, #508]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df2:	4a7e      	ldr	r2, [pc, #504]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002df4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002df8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dfa:	4b7c      	ldr	r3, [pc, #496]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e02:	60fb      	str	r3, [r7, #12]
 8002e04:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002e06:	2301      	movs	r3, #1
 8002e08:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e0a:	4b79      	ldr	r3, [pc, #484]	@ (8002ff0 <HAL_RCC_OscConfig+0x4bc>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d118      	bne.n	8002e48 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e16:	4b76      	ldr	r3, [pc, #472]	@ (8002ff0 <HAL_RCC_OscConfig+0x4bc>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a75      	ldr	r2, [pc, #468]	@ (8002ff0 <HAL_RCC_OscConfig+0x4bc>)
 8002e1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e22:	f7ff f9f5 	bl	8002210 <HAL_GetTick>
 8002e26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e28:	e008      	b.n	8002e3c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e2a:	f7ff f9f1 	bl	8002210 <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d901      	bls.n	8002e3c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e183      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e3c:	4b6c      	ldr	r3, [pc, #432]	@ (8002ff0 <HAL_RCC_OscConfig+0x4bc>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d0f0      	beq.n	8002e2a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d108      	bne.n	8002e62 <HAL_RCC_OscConfig+0x32e>
 8002e50:	4b66      	ldr	r3, [pc, #408]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e56:	4a65      	ldr	r2, [pc, #404]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002e58:	f043 0301 	orr.w	r3, r3, #1
 8002e5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e60:	e024      	b.n	8002eac <HAL_RCC_OscConfig+0x378>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	2b05      	cmp	r3, #5
 8002e68:	d110      	bne.n	8002e8c <HAL_RCC_OscConfig+0x358>
 8002e6a:	4b60      	ldr	r3, [pc, #384]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e70:	4a5e      	ldr	r2, [pc, #376]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002e72:	f043 0304 	orr.w	r3, r3, #4
 8002e76:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e7a:	4b5c      	ldr	r3, [pc, #368]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e80:	4a5a      	ldr	r2, [pc, #360]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002e82:	f043 0301 	orr.w	r3, r3, #1
 8002e86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e8a:	e00f      	b.n	8002eac <HAL_RCC_OscConfig+0x378>
 8002e8c:	4b57      	ldr	r3, [pc, #348]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e92:	4a56      	ldr	r2, [pc, #344]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002e94:	f023 0301 	bic.w	r3, r3, #1
 8002e98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e9c:	4b53      	ldr	r3, [pc, #332]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ea2:	4a52      	ldr	r2, [pc, #328]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002ea4:	f023 0304 	bic.w	r3, r3, #4
 8002ea8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d016      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb4:	f7ff f9ac 	bl	8002210 <HAL_GetTick>
 8002eb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002eba:	e00a      	b.n	8002ed2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ebc:	f7ff f9a8 	bl	8002210 <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e138      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ed2:	4b46      	ldr	r3, [pc, #280]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ed8:	f003 0302 	and.w	r3, r3, #2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d0ed      	beq.n	8002ebc <HAL_RCC_OscConfig+0x388>
 8002ee0:	e015      	b.n	8002f0e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ee2:	f7ff f995 	bl	8002210 <HAL_GetTick>
 8002ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ee8:	e00a      	b.n	8002f00 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eea:	f7ff f991 	bl	8002210 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d901      	bls.n	8002f00 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e121      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f00:	4b3a      	ldr	r3, [pc, #232]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1ed      	bne.n	8002eea <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f0e:	7ffb      	ldrb	r3, [r7, #31]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d105      	bne.n	8002f20 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f14:	4b35      	ldr	r3, [pc, #212]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002f16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f18:	4a34      	ldr	r2, [pc, #208]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002f1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f1e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0320 	and.w	r3, r3, #32
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d03c      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d01c      	beq.n	8002f6e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002f34:	4b2d      	ldr	r3, [pc, #180]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002f36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f3a:	4a2c      	ldr	r2, [pc, #176]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f44:	f7ff f964 	bl	8002210 <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f4c:	f7ff f960 	bl	8002210 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e0f2      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002f5e:	4b23      	ldr	r3, [pc, #140]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002f60:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f64:	f003 0302 	and.w	r3, r3, #2
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d0ef      	beq.n	8002f4c <HAL_RCC_OscConfig+0x418>
 8002f6c:	e01b      	b.n	8002fa6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002f6e:	4b1f      	ldr	r3, [pc, #124]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002f70:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f74:	4a1d      	ldr	r2, [pc, #116]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002f76:	f023 0301 	bic.w	r3, r3, #1
 8002f7a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f7e:	f7ff f947 	bl	8002210 <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f84:	e008      	b.n	8002f98 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f86:	f7ff f943 	bl	8002210 <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e0d5      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f98:	4b14      	ldr	r3, [pc, #80]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002f9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1ef      	bne.n	8002f86 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	f000 80c9 	beq.w	8003142 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fb0:	4b0e      	ldr	r3, [pc, #56]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f003 030c 	and.w	r3, r3, #12
 8002fb8:	2b0c      	cmp	r3, #12
 8002fba:	f000 8083 	beq.w	80030c4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d15e      	bne.n	8003084 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fc6:	4b09      	ldr	r3, [pc, #36]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a08      	ldr	r2, [pc, #32]	@ (8002fec <HAL_RCC_OscConfig+0x4b8>)
 8002fcc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd2:	f7ff f91d 	bl	8002210 <HAL_GetTick>
 8002fd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fd8:	e00c      	b.n	8002ff4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fda:	f7ff f919 	bl	8002210 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d905      	bls.n	8002ff4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e0ab      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ff4:	4b55      	ldr	r3, [pc, #340]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d1ec      	bne.n	8002fda <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003000:	4b52      	ldr	r3, [pc, #328]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	4b52      	ldr	r3, [pc, #328]	@ (8003150 <HAL_RCC_OscConfig+0x61c>)
 8003006:	4013      	ands	r3, r2
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	6a11      	ldr	r1, [r2, #32]
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003010:	3a01      	subs	r2, #1
 8003012:	0112      	lsls	r2, r2, #4
 8003014:	4311      	orrs	r1, r2
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800301a:	0212      	lsls	r2, r2, #8
 800301c:	4311      	orrs	r1, r2
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003022:	0852      	lsrs	r2, r2, #1
 8003024:	3a01      	subs	r2, #1
 8003026:	0552      	lsls	r2, r2, #21
 8003028:	4311      	orrs	r1, r2
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800302e:	0852      	lsrs	r2, r2, #1
 8003030:	3a01      	subs	r2, #1
 8003032:	0652      	lsls	r2, r2, #25
 8003034:	4311      	orrs	r1, r2
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800303a:	06d2      	lsls	r2, r2, #27
 800303c:	430a      	orrs	r2, r1
 800303e:	4943      	ldr	r1, [pc, #268]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 8003040:	4313      	orrs	r3, r2
 8003042:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003044:	4b41      	ldr	r3, [pc, #260]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a40      	ldr	r2, [pc, #256]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 800304a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800304e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003050:	4b3e      	ldr	r3, [pc, #248]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	4a3d      	ldr	r2, [pc, #244]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 8003056:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800305a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305c:	f7ff f8d8 	bl	8002210 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003064:	f7ff f8d4 	bl	8002210 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e066      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003076:	4b35      	ldr	r3, [pc, #212]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0f0      	beq.n	8003064 <HAL_RCC_OscConfig+0x530>
 8003082:	e05e      	b.n	8003142 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003084:	4b31      	ldr	r3, [pc, #196]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a30      	ldr	r2, [pc, #192]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 800308a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800308e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003090:	f7ff f8be 	bl	8002210 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003098:	f7ff f8ba 	bl	8002210 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e04c      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030aa:	4b28      	ldr	r3, [pc, #160]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1f0      	bne.n	8003098 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80030b6:	4b25      	ldr	r3, [pc, #148]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 80030b8:	68da      	ldr	r2, [r3, #12]
 80030ba:	4924      	ldr	r1, [pc, #144]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 80030bc:	4b25      	ldr	r3, [pc, #148]	@ (8003154 <HAL_RCC_OscConfig+0x620>)
 80030be:	4013      	ands	r3, r2
 80030c0:	60cb      	str	r3, [r1, #12]
 80030c2:	e03e      	b.n	8003142 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	69db      	ldr	r3, [r3, #28]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d101      	bne.n	80030d0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e039      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80030d0:	4b1e      	ldr	r3, [pc, #120]	@ (800314c <HAL_RCC_OscConfig+0x618>)
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	f003 0203 	and.w	r2, r3, #3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d12c      	bne.n	800313e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ee:	3b01      	subs	r3, #1
 80030f0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d123      	bne.n	800313e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003100:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003102:	429a      	cmp	r2, r3
 8003104:	d11b      	bne.n	800313e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003110:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003112:	429a      	cmp	r2, r3
 8003114:	d113      	bne.n	800313e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003120:	085b      	lsrs	r3, r3, #1
 8003122:	3b01      	subs	r3, #1
 8003124:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003126:	429a      	cmp	r2, r3
 8003128:	d109      	bne.n	800313e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003134:	085b      	lsrs	r3, r3, #1
 8003136:	3b01      	subs	r3, #1
 8003138:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800313a:	429a      	cmp	r2, r3
 800313c:	d001      	beq.n	8003142 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e000      	b.n	8003144 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3720      	adds	r7, #32
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40021000 	.word	0x40021000
 8003150:	019f800c 	.word	0x019f800c
 8003154:	feeefffc 	.word	0xfeeefffc

08003158 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003162:	2300      	movs	r3, #0
 8003164:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e11e      	b.n	80033ae <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003170:	4b91      	ldr	r3, [pc, #580]	@ (80033b8 <HAL_RCC_ClockConfig+0x260>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 030f 	and.w	r3, r3, #15
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	429a      	cmp	r2, r3
 800317c:	d910      	bls.n	80031a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800317e:	4b8e      	ldr	r3, [pc, #568]	@ (80033b8 <HAL_RCC_ClockConfig+0x260>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f023 020f 	bic.w	r2, r3, #15
 8003186:	498c      	ldr	r1, [pc, #560]	@ (80033b8 <HAL_RCC_ClockConfig+0x260>)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	4313      	orrs	r3, r2
 800318c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800318e:	4b8a      	ldr	r3, [pc, #552]	@ (80033b8 <HAL_RCC_ClockConfig+0x260>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 030f 	and.w	r3, r3, #15
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d001      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e106      	b.n	80033ae <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d073      	beq.n	8003294 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	2b03      	cmp	r3, #3
 80031b2:	d129      	bne.n	8003208 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031b4:	4b81      	ldr	r3, [pc, #516]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d101      	bne.n	80031c4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e0f4      	b.n	80033ae <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80031c4:	f000 f99e 	bl	8003504 <RCC_GetSysClockFreqFromPLLSource>
 80031c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	4a7c      	ldr	r2, [pc, #496]	@ (80033c0 <HAL_RCC_ClockConfig+0x268>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d93f      	bls.n	8003252 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80031d2:	4b7a      	ldr	r3, [pc, #488]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d009      	beq.n	80031f2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d033      	beq.n	8003252 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d12f      	bne.n	8003252 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80031f2:	4b72      	ldr	r3, [pc, #456]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80031fa:	4a70      	ldr	r2, [pc, #448]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 80031fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003200:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003202:	2380      	movs	r3, #128	@ 0x80
 8003204:	617b      	str	r3, [r7, #20]
 8003206:	e024      	b.n	8003252 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	2b02      	cmp	r3, #2
 800320e:	d107      	bne.n	8003220 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003210:	4b6a      	ldr	r3, [pc, #424]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d109      	bne.n	8003230 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e0c6      	b.n	80033ae <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003220:	4b66      	ldr	r3, [pc, #408]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003228:	2b00      	cmp	r3, #0
 800322a:	d101      	bne.n	8003230 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e0be      	b.n	80033ae <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003230:	f000 f8ce 	bl	80033d0 <HAL_RCC_GetSysClockFreq>
 8003234:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	4a61      	ldr	r2, [pc, #388]	@ (80033c0 <HAL_RCC_ClockConfig+0x268>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d909      	bls.n	8003252 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800323e:	4b5f      	ldr	r3, [pc, #380]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003246:	4a5d      	ldr	r2, [pc, #372]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 8003248:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800324c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800324e:	2380      	movs	r3, #128	@ 0x80
 8003250:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003252:	4b5a      	ldr	r3, [pc, #360]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f023 0203 	bic.w	r2, r3, #3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	4957      	ldr	r1, [pc, #348]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 8003260:	4313      	orrs	r3, r2
 8003262:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003264:	f7fe ffd4 	bl	8002210 <HAL_GetTick>
 8003268:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800326a:	e00a      	b.n	8003282 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800326c:	f7fe ffd0 	bl	8002210 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800327a:	4293      	cmp	r3, r2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e095      	b.n	80033ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003282:	4b4e      	ldr	r3, [pc, #312]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 020c 	and.w	r2, r3, #12
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	429a      	cmp	r2, r3
 8003292:	d1eb      	bne.n	800326c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0302 	and.w	r3, r3, #2
 800329c:	2b00      	cmp	r3, #0
 800329e:	d023      	beq.n	80032e8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0304 	and.w	r3, r3, #4
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d005      	beq.n	80032b8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032ac:	4b43      	ldr	r3, [pc, #268]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	4a42      	ldr	r2, [pc, #264]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 80032b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80032b6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0308 	and.w	r3, r3, #8
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d007      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80032c4:	4b3d      	ldr	r3, [pc, #244]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80032cc:	4a3b      	ldr	r2, [pc, #236]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 80032ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80032d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032d4:	4b39      	ldr	r3, [pc, #228]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	4936      	ldr	r1, [pc, #216]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	608b      	str	r3, [r1, #8]
 80032e6:	e008      	b.n	80032fa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	2b80      	cmp	r3, #128	@ 0x80
 80032ec:	d105      	bne.n	80032fa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80032ee:	4b33      	ldr	r3, [pc, #204]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	4a32      	ldr	r2, [pc, #200]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 80032f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80032f8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032fa:	4b2f      	ldr	r3, [pc, #188]	@ (80033b8 <HAL_RCC_ClockConfig+0x260>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 030f 	and.w	r3, r3, #15
 8003302:	683a      	ldr	r2, [r7, #0]
 8003304:	429a      	cmp	r2, r3
 8003306:	d21d      	bcs.n	8003344 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003308:	4b2b      	ldr	r3, [pc, #172]	@ (80033b8 <HAL_RCC_ClockConfig+0x260>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f023 020f 	bic.w	r2, r3, #15
 8003310:	4929      	ldr	r1, [pc, #164]	@ (80033b8 <HAL_RCC_ClockConfig+0x260>)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	4313      	orrs	r3, r2
 8003316:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003318:	f7fe ff7a 	bl	8002210 <HAL_GetTick>
 800331c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800331e:	e00a      	b.n	8003336 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003320:	f7fe ff76 	bl	8002210 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800332e:	4293      	cmp	r3, r2
 8003330:	d901      	bls.n	8003336 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e03b      	b.n	80033ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003336:	4b20      	ldr	r3, [pc, #128]	@ (80033b8 <HAL_RCC_ClockConfig+0x260>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 030f 	and.w	r3, r3, #15
 800333e:	683a      	ldr	r2, [r7, #0]
 8003340:	429a      	cmp	r2, r3
 8003342:	d1ed      	bne.n	8003320 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0304 	and.w	r3, r3, #4
 800334c:	2b00      	cmp	r3, #0
 800334e:	d008      	beq.n	8003362 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003350:	4b1a      	ldr	r3, [pc, #104]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	4917      	ldr	r1, [pc, #92]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 800335e:	4313      	orrs	r3, r2
 8003360:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0308 	and.w	r3, r3, #8
 800336a:	2b00      	cmp	r3, #0
 800336c:	d009      	beq.n	8003382 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800336e:	4b13      	ldr	r3, [pc, #76]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	00db      	lsls	r3, r3, #3
 800337c:	490f      	ldr	r1, [pc, #60]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 800337e:	4313      	orrs	r3, r2
 8003380:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003382:	f000 f825 	bl	80033d0 <HAL_RCC_GetSysClockFreq>
 8003386:	4602      	mov	r2, r0
 8003388:	4b0c      	ldr	r3, [pc, #48]	@ (80033bc <HAL_RCC_ClockConfig+0x264>)
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	091b      	lsrs	r3, r3, #4
 800338e:	f003 030f 	and.w	r3, r3, #15
 8003392:	490c      	ldr	r1, [pc, #48]	@ (80033c4 <HAL_RCC_ClockConfig+0x26c>)
 8003394:	5ccb      	ldrb	r3, [r1, r3]
 8003396:	f003 031f 	and.w	r3, r3, #31
 800339a:	fa22 f303 	lsr.w	r3, r2, r3
 800339e:	4a0a      	ldr	r2, [pc, #40]	@ (80033c8 <HAL_RCC_ClockConfig+0x270>)
 80033a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80033a2:	4b0a      	ldr	r3, [pc, #40]	@ (80033cc <HAL_RCC_ClockConfig+0x274>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7fe fee6 	bl	8002178 <HAL_InitTick>
 80033ac:	4603      	mov	r3, r0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3718      	adds	r7, #24
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	40022000 	.word	0x40022000
 80033bc:	40021000 	.word	0x40021000
 80033c0:	04c4b400 	.word	0x04c4b400
 80033c4:	08008490 	.word	0x08008490
 80033c8:	20000000 	.word	0x20000000
 80033cc:	20000004 	.word	0x20000004

080033d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b087      	sub	sp, #28
 80033d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80033d6:	4b2c      	ldr	r3, [pc, #176]	@ (8003488 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f003 030c 	and.w	r3, r3, #12
 80033de:	2b04      	cmp	r3, #4
 80033e0:	d102      	bne.n	80033e8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80033e2:	4b2a      	ldr	r3, [pc, #168]	@ (800348c <HAL_RCC_GetSysClockFreq+0xbc>)
 80033e4:	613b      	str	r3, [r7, #16]
 80033e6:	e047      	b.n	8003478 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80033e8:	4b27      	ldr	r3, [pc, #156]	@ (8003488 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f003 030c 	and.w	r3, r3, #12
 80033f0:	2b08      	cmp	r3, #8
 80033f2:	d102      	bne.n	80033fa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80033f4:	4b26      	ldr	r3, [pc, #152]	@ (8003490 <HAL_RCC_GetSysClockFreq+0xc0>)
 80033f6:	613b      	str	r3, [r7, #16]
 80033f8:	e03e      	b.n	8003478 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80033fa:	4b23      	ldr	r3, [pc, #140]	@ (8003488 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f003 030c 	and.w	r3, r3, #12
 8003402:	2b0c      	cmp	r3, #12
 8003404:	d136      	bne.n	8003474 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003406:	4b20      	ldr	r3, [pc, #128]	@ (8003488 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	f003 0303 	and.w	r3, r3, #3
 800340e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003410:	4b1d      	ldr	r3, [pc, #116]	@ (8003488 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	091b      	lsrs	r3, r3, #4
 8003416:	f003 030f 	and.w	r3, r3, #15
 800341a:	3301      	adds	r3, #1
 800341c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2b03      	cmp	r3, #3
 8003422:	d10c      	bne.n	800343e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003424:	4a1a      	ldr	r2, [pc, #104]	@ (8003490 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	fbb2 f3f3 	udiv	r3, r2, r3
 800342c:	4a16      	ldr	r2, [pc, #88]	@ (8003488 <HAL_RCC_GetSysClockFreq+0xb8>)
 800342e:	68d2      	ldr	r2, [r2, #12]
 8003430:	0a12      	lsrs	r2, r2, #8
 8003432:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003436:	fb02 f303 	mul.w	r3, r2, r3
 800343a:	617b      	str	r3, [r7, #20]
      break;
 800343c:	e00c      	b.n	8003458 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800343e:	4a13      	ldr	r2, [pc, #76]	@ (800348c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	fbb2 f3f3 	udiv	r3, r2, r3
 8003446:	4a10      	ldr	r2, [pc, #64]	@ (8003488 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003448:	68d2      	ldr	r2, [r2, #12]
 800344a:	0a12      	lsrs	r2, r2, #8
 800344c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003450:	fb02 f303 	mul.w	r3, r2, r3
 8003454:	617b      	str	r3, [r7, #20]
      break;
 8003456:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003458:	4b0b      	ldr	r3, [pc, #44]	@ (8003488 <HAL_RCC_GetSysClockFreq+0xb8>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	0e5b      	lsrs	r3, r3, #25
 800345e:	f003 0303 	and.w	r3, r3, #3
 8003462:	3301      	adds	r3, #1
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003468:	697a      	ldr	r2, [r7, #20]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003470:	613b      	str	r3, [r7, #16]
 8003472:	e001      	b.n	8003478 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003474:	2300      	movs	r3, #0
 8003476:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003478:	693b      	ldr	r3, [r7, #16]
}
 800347a:	4618      	mov	r0, r3
 800347c:	371c      	adds	r7, #28
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	40021000 	.word	0x40021000
 800348c:	00f42400 	.word	0x00f42400
 8003490:	007a1200 	.word	0x007a1200

08003494 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003498:	4b03      	ldr	r3, [pc, #12]	@ (80034a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800349a:	681b      	ldr	r3, [r3, #0]
}
 800349c:	4618      	mov	r0, r3
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr
 80034a6:	bf00      	nop
 80034a8:	20000000 	.word	0x20000000

080034ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80034b0:	f7ff fff0 	bl	8003494 <HAL_RCC_GetHCLKFreq>
 80034b4:	4602      	mov	r2, r0
 80034b6:	4b06      	ldr	r3, [pc, #24]	@ (80034d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	0a1b      	lsrs	r3, r3, #8
 80034bc:	f003 0307 	and.w	r3, r3, #7
 80034c0:	4904      	ldr	r1, [pc, #16]	@ (80034d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80034c2:	5ccb      	ldrb	r3, [r1, r3]
 80034c4:	f003 031f 	and.w	r3, r3, #31
 80034c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	40021000 	.word	0x40021000
 80034d4:	080084a0 	.word	0x080084a0

080034d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80034dc:	f7ff ffda 	bl	8003494 <HAL_RCC_GetHCLKFreq>
 80034e0:	4602      	mov	r2, r0
 80034e2:	4b06      	ldr	r3, [pc, #24]	@ (80034fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	0adb      	lsrs	r3, r3, #11
 80034e8:	f003 0307 	and.w	r3, r3, #7
 80034ec:	4904      	ldr	r1, [pc, #16]	@ (8003500 <HAL_RCC_GetPCLK2Freq+0x28>)
 80034ee:	5ccb      	ldrb	r3, [r1, r3]
 80034f0:	f003 031f 	and.w	r3, r3, #31
 80034f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	40021000 	.word	0x40021000
 8003500:	080084a0 	.word	0x080084a0

08003504 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003504:	b480      	push	{r7}
 8003506:	b087      	sub	sp, #28
 8003508:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800350a:	4b1e      	ldr	r3, [pc, #120]	@ (8003584 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	f003 0303 	and.w	r3, r3, #3
 8003512:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003514:	4b1b      	ldr	r3, [pc, #108]	@ (8003584 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	091b      	lsrs	r3, r3, #4
 800351a:	f003 030f 	and.w	r3, r3, #15
 800351e:	3301      	adds	r3, #1
 8003520:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	2b03      	cmp	r3, #3
 8003526:	d10c      	bne.n	8003542 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003528:	4a17      	ldr	r2, [pc, #92]	@ (8003588 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003530:	4a14      	ldr	r2, [pc, #80]	@ (8003584 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003532:	68d2      	ldr	r2, [r2, #12]
 8003534:	0a12      	lsrs	r2, r2, #8
 8003536:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800353a:	fb02 f303 	mul.w	r3, r2, r3
 800353e:	617b      	str	r3, [r7, #20]
    break;
 8003540:	e00c      	b.n	800355c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003542:	4a12      	ldr	r2, [pc, #72]	@ (800358c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	fbb2 f3f3 	udiv	r3, r2, r3
 800354a:	4a0e      	ldr	r2, [pc, #56]	@ (8003584 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800354c:	68d2      	ldr	r2, [r2, #12]
 800354e:	0a12      	lsrs	r2, r2, #8
 8003550:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003554:	fb02 f303 	mul.w	r3, r2, r3
 8003558:	617b      	str	r3, [r7, #20]
    break;
 800355a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800355c:	4b09      	ldr	r3, [pc, #36]	@ (8003584 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	0e5b      	lsrs	r3, r3, #25
 8003562:	f003 0303 	and.w	r3, r3, #3
 8003566:	3301      	adds	r3, #1
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	fbb2 f3f3 	udiv	r3, r2, r3
 8003574:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003576:	687b      	ldr	r3, [r7, #4]
}
 8003578:	4618      	mov	r0, r3
 800357a:	371c      	adds	r7, #28
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr
 8003584:	40021000 	.word	0x40021000
 8003588:	007a1200 	.word	0x007a1200
 800358c:	00f42400 	.word	0x00f42400

08003590 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003598:	2300      	movs	r3, #0
 800359a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800359c:	2300      	movs	r3, #0
 800359e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f000 8098 	beq.w	80036de <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035ae:	2300      	movs	r3, #0
 80035b0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035b2:	4b43      	ldr	r3, [pc, #268]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10d      	bne.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035be:	4b40      	ldr	r3, [pc, #256]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035c2:	4a3f      	ldr	r2, [pc, #252]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80035ca:	4b3d      	ldr	r3, [pc, #244]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035d2:	60bb      	str	r3, [r7, #8]
 80035d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035d6:	2301      	movs	r3, #1
 80035d8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035da:	4b3a      	ldr	r3, [pc, #232]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a39      	ldr	r2, [pc, #228]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80035e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035e6:	f7fe fe13 	bl	8002210 <HAL_GetTick>
 80035ea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035ec:	e009      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ee:	f7fe fe0f 	bl	8002210 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d902      	bls.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80035fc:	2303      	movs	r3, #3
 80035fe:	74fb      	strb	r3, [r7, #19]
        break;
 8003600:	e005      	b.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003602:	4b30      	ldr	r3, [pc, #192]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800360a:	2b00      	cmp	r3, #0
 800360c:	d0ef      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800360e:	7cfb      	ldrb	r3, [r7, #19]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d159      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003614:	4b2a      	ldr	r3, [pc, #168]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800361a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800361e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d01e      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	429a      	cmp	r2, r3
 800362e:	d019      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003630:	4b23      	ldr	r3, [pc, #140]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003636:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800363a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800363c:	4b20      	ldr	r3, [pc, #128]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800363e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003642:	4a1f      	ldr	r2, [pc, #124]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003648:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800364c:	4b1c      	ldr	r3, [pc, #112]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800364e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003652:	4a1b      	ldr	r2, [pc, #108]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003654:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003658:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800365c:	4a18      	ldr	r2, [pc, #96]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	f003 0301 	and.w	r3, r3, #1
 800366a:	2b00      	cmp	r3, #0
 800366c:	d016      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800366e:	f7fe fdcf 	bl	8002210 <HAL_GetTick>
 8003672:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003674:	e00b      	b.n	800368e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003676:	f7fe fdcb 	bl	8002210 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003684:	4293      	cmp	r3, r2
 8003686:	d902      	bls.n	800368e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	74fb      	strb	r3, [r7, #19]
            break;
 800368c:	e006      	b.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800368e:	4b0c      	ldr	r3, [pc, #48]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003690:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d0ec      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800369c:	7cfb      	ldrb	r3, [r7, #19]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d10b      	bne.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036a2:	4b07      	ldr	r3, [pc, #28]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b0:	4903      	ldr	r1, [pc, #12]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80036b8:	e008      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80036ba:	7cfb      	ldrb	r3, [r7, #19]
 80036bc:	74bb      	strb	r3, [r7, #18]
 80036be:	e005      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80036c0:	40021000 	.word	0x40021000
 80036c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036c8:	7cfb      	ldrb	r3, [r7, #19]
 80036ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036cc:	7c7b      	ldrb	r3, [r7, #17]
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d105      	bne.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036d2:	4ba6      	ldr	r3, [pc, #664]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d6:	4aa5      	ldr	r2, [pc, #660]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036dc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d00a      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036ea:	4ba0      	ldr	r3, [pc, #640]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f0:	f023 0203 	bic.w	r2, r3, #3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	499c      	ldr	r1, [pc, #624]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	2b00      	cmp	r3, #0
 800370a:	d00a      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800370c:	4b97      	ldr	r3, [pc, #604]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800370e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003712:	f023 020c 	bic.w	r2, r3, #12
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	4994      	ldr	r1, [pc, #592]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800371c:	4313      	orrs	r3, r2
 800371e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0304 	and.w	r3, r3, #4
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00a      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800372e:	4b8f      	ldr	r3, [pc, #572]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003730:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003734:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	498b      	ldr	r1, [pc, #556]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800373e:	4313      	orrs	r3, r2
 8003740:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0308 	and.w	r3, r3, #8
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00a      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003750:	4b86      	ldr	r3, [pc, #536]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003756:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	4983      	ldr	r1, [pc, #524]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003760:	4313      	orrs	r3, r2
 8003762:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0320 	and.w	r3, r3, #32
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00a      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003772:	4b7e      	ldr	r3, [pc, #504]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003778:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	695b      	ldr	r3, [r3, #20]
 8003780:	497a      	ldr	r1, [pc, #488]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003782:	4313      	orrs	r3, r2
 8003784:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00a      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003794:	4b75      	ldr	r3, [pc, #468]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800379a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	699b      	ldr	r3, [r3, #24]
 80037a2:	4972      	ldr	r1, [pc, #456]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00a      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037b6:	4b6d      	ldr	r3, [pc, #436]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037bc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	69db      	ldr	r3, [r3, #28]
 80037c4:	4969      	ldr	r1, [pc, #420]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00a      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037d8:	4b64      	ldr	r3, [pc, #400]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037de:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	4961      	ldr	r1, [pc, #388]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00a      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037fa:	4b5c      	ldr	r3, [pc, #368]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003800:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003808:	4958      	ldr	r1, [pc, #352]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800380a:	4313      	orrs	r3, r2
 800380c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003818:	2b00      	cmp	r3, #0
 800381a:	d015      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800381c:	4b53      	ldr	r3, [pc, #332]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800381e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003822:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800382a:	4950      	ldr	r1, [pc, #320]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800382c:	4313      	orrs	r3, r2
 800382e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003836:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800383a:	d105      	bne.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800383c:	4b4b      	ldr	r3, [pc, #300]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	4a4a      	ldr	r2, [pc, #296]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003842:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003846:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003850:	2b00      	cmp	r3, #0
 8003852:	d015      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003854:	4b45      	ldr	r3, [pc, #276]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800385a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003862:	4942      	ldr	r1, [pc, #264]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003864:	4313      	orrs	r3, r2
 8003866:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800386e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003872:	d105      	bne.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003874:	4b3d      	ldr	r3, [pc, #244]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	4a3c      	ldr	r2, [pc, #240]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800387a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800387e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d015      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800388c:	4b37      	ldr	r3, [pc, #220]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800388e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003892:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800389a:	4934      	ldr	r1, [pc, #208]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800389c:	4313      	orrs	r3, r2
 800389e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038aa:	d105      	bne.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038ac:	4b2f      	ldr	r3, [pc, #188]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	4a2e      	ldr	r2, [pc, #184]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038b6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d015      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038c4:	4b29      	ldr	r3, [pc, #164]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038d2:	4926      	ldr	r1, [pc, #152]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038e2:	d105      	bne.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038e4:	4b21      	ldr	r3, [pc, #132]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	4a20      	ldr	r2, [pc, #128]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038ee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d015      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80038fc:	4b1b      	ldr	r3, [pc, #108]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003902:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800390a:	4918      	ldr	r1, [pc, #96]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800390c:	4313      	orrs	r3, r2
 800390e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003916:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800391a:	d105      	bne.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800391c:	4b13      	ldr	r3, [pc, #76]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	4a12      	ldr	r2, [pc, #72]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003922:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003926:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d015      	beq.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003934:	4b0d      	ldr	r3, [pc, #52]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003936:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800393a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003942:	490a      	ldr	r1, [pc, #40]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003944:	4313      	orrs	r3, r2
 8003946:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800394e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003952:	d105      	bne.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003954:	4b05      	ldr	r3, [pc, #20]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	4a04      	ldr	r2, [pc, #16]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800395a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800395e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003960:	7cbb      	ldrb	r3, [r7, #18]
}
 8003962:	4618      	mov	r0, r3
 8003964:	3718      	adds	r7, #24
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	40021000 	.word	0x40021000

08003970 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d101      	bne.n	8003982 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e049      	b.n	8003a16 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d106      	bne.n	800399c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7fe f834 	bl	8001a04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2202      	movs	r2, #2
 80039a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	3304      	adds	r3, #4
 80039ac:	4619      	mov	r1, r3
 80039ae:	4610      	mov	r0, r2
 80039b0:	f000 fc14 	bl	80041dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
	...

08003a20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d109      	bne.n	8003a44 <HAL_TIM_PWM_Start+0x24>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	bf14      	ite	ne
 8003a3c:	2301      	movne	r3, #1
 8003a3e:	2300      	moveq	r3, #0
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	e03c      	b.n	8003abe <HAL_TIM_PWM_Start+0x9e>
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	d109      	bne.n	8003a5e <HAL_TIM_PWM_Start+0x3e>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	bf14      	ite	ne
 8003a56:	2301      	movne	r3, #1
 8003a58:	2300      	moveq	r3, #0
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	e02f      	b.n	8003abe <HAL_TIM_PWM_Start+0x9e>
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	2b08      	cmp	r3, #8
 8003a62:	d109      	bne.n	8003a78 <HAL_TIM_PWM_Start+0x58>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	bf14      	ite	ne
 8003a70:	2301      	movne	r3, #1
 8003a72:	2300      	moveq	r3, #0
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	e022      	b.n	8003abe <HAL_TIM_PWM_Start+0x9e>
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	2b0c      	cmp	r3, #12
 8003a7c:	d109      	bne.n	8003a92 <HAL_TIM_PWM_Start+0x72>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	bf14      	ite	ne
 8003a8a:	2301      	movne	r3, #1
 8003a8c:	2300      	moveq	r3, #0
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	e015      	b.n	8003abe <HAL_TIM_PWM_Start+0x9e>
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	2b10      	cmp	r3, #16
 8003a96:	d109      	bne.n	8003aac <HAL_TIM_PWM_Start+0x8c>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	bf14      	ite	ne
 8003aa4:	2301      	movne	r3, #1
 8003aa6:	2300      	moveq	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	e008      	b.n	8003abe <HAL_TIM_PWM_Start+0x9e>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	bf14      	ite	ne
 8003ab8:	2301      	movne	r3, #1
 8003aba:	2300      	moveq	r3, #0
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d001      	beq.n	8003ac6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e097      	b.n	8003bf6 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d104      	bne.n	8003ad6 <HAL_TIM_PWM_Start+0xb6>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2202      	movs	r2, #2
 8003ad0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ad4:	e023      	b.n	8003b1e <HAL_TIM_PWM_Start+0xfe>
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	2b04      	cmp	r3, #4
 8003ada:	d104      	bne.n	8003ae6 <HAL_TIM_PWM_Start+0xc6>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2202      	movs	r2, #2
 8003ae0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ae4:	e01b      	b.n	8003b1e <HAL_TIM_PWM_Start+0xfe>
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	2b08      	cmp	r3, #8
 8003aea:	d104      	bne.n	8003af6 <HAL_TIM_PWM_Start+0xd6>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2202      	movs	r2, #2
 8003af0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003af4:	e013      	b.n	8003b1e <HAL_TIM_PWM_Start+0xfe>
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	2b0c      	cmp	r3, #12
 8003afa:	d104      	bne.n	8003b06 <HAL_TIM_PWM_Start+0xe6>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2202      	movs	r2, #2
 8003b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b04:	e00b      	b.n	8003b1e <HAL_TIM_PWM_Start+0xfe>
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	2b10      	cmp	r3, #16
 8003b0a:	d104      	bne.n	8003b16 <HAL_TIM_PWM_Start+0xf6>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2202      	movs	r2, #2
 8003b10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b14:	e003      	b.n	8003b1e <HAL_TIM_PWM_Start+0xfe>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2202      	movs	r2, #2
 8003b1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2201      	movs	r2, #1
 8003b24:	6839      	ldr	r1, [r7, #0]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 feea 	bl	8004900 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a33      	ldr	r2, [pc, #204]	@ (8003c00 <HAL_TIM_PWM_Start+0x1e0>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d013      	beq.n	8003b5e <HAL_TIM_PWM_Start+0x13e>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a32      	ldr	r2, [pc, #200]	@ (8003c04 <HAL_TIM_PWM_Start+0x1e4>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d00e      	beq.n	8003b5e <HAL_TIM_PWM_Start+0x13e>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a30      	ldr	r2, [pc, #192]	@ (8003c08 <HAL_TIM_PWM_Start+0x1e8>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d009      	beq.n	8003b5e <HAL_TIM_PWM_Start+0x13e>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a2f      	ldr	r2, [pc, #188]	@ (8003c0c <HAL_TIM_PWM_Start+0x1ec>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d004      	beq.n	8003b5e <HAL_TIM_PWM_Start+0x13e>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a2d      	ldr	r2, [pc, #180]	@ (8003c10 <HAL_TIM_PWM_Start+0x1f0>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d101      	bne.n	8003b62 <HAL_TIM_PWM_Start+0x142>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e000      	b.n	8003b64 <HAL_TIM_PWM_Start+0x144>
 8003b62:	2300      	movs	r3, #0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d007      	beq.n	8003b78 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b76:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a20      	ldr	r2, [pc, #128]	@ (8003c00 <HAL_TIM_PWM_Start+0x1e0>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d018      	beq.n	8003bb4 <HAL_TIM_PWM_Start+0x194>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b8a:	d013      	beq.n	8003bb4 <HAL_TIM_PWM_Start+0x194>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a20      	ldr	r2, [pc, #128]	@ (8003c14 <HAL_TIM_PWM_Start+0x1f4>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d00e      	beq.n	8003bb4 <HAL_TIM_PWM_Start+0x194>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a1f      	ldr	r2, [pc, #124]	@ (8003c18 <HAL_TIM_PWM_Start+0x1f8>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d009      	beq.n	8003bb4 <HAL_TIM_PWM_Start+0x194>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a17      	ldr	r2, [pc, #92]	@ (8003c04 <HAL_TIM_PWM_Start+0x1e4>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d004      	beq.n	8003bb4 <HAL_TIM_PWM_Start+0x194>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a16      	ldr	r2, [pc, #88]	@ (8003c08 <HAL_TIM_PWM_Start+0x1e8>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d115      	bne.n	8003be0 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	689a      	ldr	r2, [r3, #8]
 8003bba:	4b18      	ldr	r3, [pc, #96]	@ (8003c1c <HAL_TIM_PWM_Start+0x1fc>)
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2b06      	cmp	r3, #6
 8003bc4:	d015      	beq.n	8003bf2 <HAL_TIM_PWM_Start+0x1d2>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bcc:	d011      	beq.n	8003bf2 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f042 0201 	orr.w	r2, r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bde:	e008      	b.n	8003bf2 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f042 0201 	orr.w	r2, r2, #1
 8003bee:	601a      	str	r2, [r3, #0]
 8003bf0:	e000      	b.n	8003bf4 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bf2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	40012c00 	.word	0x40012c00
 8003c04:	40013400 	.word	0x40013400
 8003c08:	40014000 	.word	0x40014000
 8003c0c:	40014400 	.word	0x40014400
 8003c10:	40014800 	.word	0x40014800
 8003c14:	40000400 	.word	0x40000400
 8003c18:	40000800 	.word	0x40000800
 8003c1c:	00010007 	.word	0x00010007

08003c20 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	6839      	ldr	r1, [r7, #0]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f000 fe64 	bl	8004900 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a3e      	ldr	r2, [pc, #248]	@ (8003d38 <HAL_TIM_PWM_Stop+0x118>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d013      	beq.n	8003c6a <HAL_TIM_PWM_Stop+0x4a>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a3d      	ldr	r2, [pc, #244]	@ (8003d3c <HAL_TIM_PWM_Stop+0x11c>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d00e      	beq.n	8003c6a <HAL_TIM_PWM_Stop+0x4a>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a3b      	ldr	r2, [pc, #236]	@ (8003d40 <HAL_TIM_PWM_Stop+0x120>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d009      	beq.n	8003c6a <HAL_TIM_PWM_Stop+0x4a>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a3a      	ldr	r2, [pc, #232]	@ (8003d44 <HAL_TIM_PWM_Stop+0x124>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d004      	beq.n	8003c6a <HAL_TIM_PWM_Stop+0x4a>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a38      	ldr	r2, [pc, #224]	@ (8003d48 <HAL_TIM_PWM_Stop+0x128>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d101      	bne.n	8003c6e <HAL_TIM_PWM_Stop+0x4e>
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e000      	b.n	8003c70 <HAL_TIM_PWM_Stop+0x50>
 8003c6e:	2300      	movs	r3, #0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d017      	beq.n	8003ca4 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6a1a      	ldr	r2, [r3, #32]
 8003c7a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003c7e:	4013      	ands	r3, r2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d10f      	bne.n	8003ca4 <HAL_TIM_PWM_Stop+0x84>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	6a1a      	ldr	r2, [r3, #32]
 8003c8a:	f244 4344 	movw	r3, #17476	@ 0x4444
 8003c8e:	4013      	ands	r3, r2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d107      	bne.n	8003ca4 <HAL_TIM_PWM_Stop+0x84>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ca2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6a1a      	ldr	r2, [r3, #32]
 8003caa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003cae:	4013      	ands	r3, r2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10f      	bne.n	8003cd4 <HAL_TIM_PWM_Stop+0xb4>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	6a1a      	ldr	r2, [r3, #32]
 8003cba:	f244 4344 	movw	r3, #17476	@ 0x4444
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d107      	bne.n	8003cd4 <HAL_TIM_PWM_Stop+0xb4>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f022 0201 	bic.w	r2, r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d104      	bne.n	8003ce4 <HAL_TIM_PWM_Stop+0xc4>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ce2:	e023      	b.n	8003d2c <HAL_TIM_PWM_Stop+0x10c>
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	d104      	bne.n	8003cf4 <HAL_TIM_PWM_Stop+0xd4>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003cf2:	e01b      	b.n	8003d2c <HAL_TIM_PWM_Stop+0x10c>
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	2b08      	cmp	r3, #8
 8003cf8:	d104      	bne.n	8003d04 <HAL_TIM_PWM_Stop+0xe4>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d02:	e013      	b.n	8003d2c <HAL_TIM_PWM_Stop+0x10c>
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	2b0c      	cmp	r3, #12
 8003d08:	d104      	bne.n	8003d14 <HAL_TIM_PWM_Stop+0xf4>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003d12:	e00b      	b.n	8003d2c <HAL_TIM_PWM_Stop+0x10c>
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	2b10      	cmp	r3, #16
 8003d18:	d104      	bne.n	8003d24 <HAL_TIM_PWM_Stop+0x104>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d22:	e003      	b.n	8003d2c <HAL_TIM_PWM_Stop+0x10c>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3708      	adds	r7, #8
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	40012c00 	.word	0x40012c00
 8003d3c:	40013400 	.word	0x40013400
 8003d40:	40014000 	.word	0x40014000
 8003d44:	40014400 	.word	0x40014400
 8003d48:	40014800 	.word	0x40014800

08003d4c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d101      	bne.n	8003d60 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e097      	b.n	8003e90 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d106      	bne.n	8003d7a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	f7fd fe65 	bl	8001a44 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2202      	movs	r2, #2
 8003d7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	6812      	ldr	r2, [r2, #0]
 8003d8c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8003d90:	f023 0307 	bic.w	r3, r3, #7
 8003d94:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	3304      	adds	r3, #4
 8003d9e:	4619      	mov	r1, r3
 8003da0:	4610      	mov	r0, r2
 8003da2:	f000 fa1b 	bl	80041dc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6a1b      	ldr	r3, [r3, #32]
 8003dbc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	697a      	ldr	r2, [r7, #20]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dce:	f023 0303 	bic.w	r3, r3, #3
 8003dd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	021b      	lsls	r3, r3, #8
 8003dde:	4313      	orrs	r3, r2
 8003de0:	693a      	ldr	r2, [r7, #16]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003dec:	f023 030c 	bic.w	r3, r3, #12
 8003df0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003df8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dfc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	68da      	ldr	r2, [r3, #12]
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	69db      	ldr	r3, [r3, #28]
 8003e06:	021b      	lsls	r3, r3, #8
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	693a      	ldr	r2, [r7, #16]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	011a      	lsls	r2, r3, #4
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	031b      	lsls	r3, r3, #12
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	693a      	ldr	r2, [r7, #16]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003e2a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003e32:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685a      	ldr	r2, [r3, #4]
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	695b      	ldr	r3, [r3, #20]
 8003e3c:	011b      	lsls	r3, r3, #4
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	697a      	ldr	r2, [r7, #20]
 8003e4c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68fa      	ldr	r2, [r7, #12]
 8003e5c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2201      	movs	r2, #1
 8003e62:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2201      	movs	r2, #1
 8003e72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3718      	adds	r7, #24
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ea8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003eb0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003eb8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ec0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d110      	bne.n	8003eea <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ec8:	7bfb      	ldrb	r3, [r7, #15]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d102      	bne.n	8003ed4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003ece:	7b7b      	ldrb	r3, [r7, #13]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d001      	beq.n	8003ed8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e069      	b.n	8003fac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2202      	movs	r2, #2
 8003ee4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ee8:	e031      	b.n	8003f4e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	2b04      	cmp	r3, #4
 8003eee:	d110      	bne.n	8003f12 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ef0:	7bbb      	ldrb	r3, [r7, #14]
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d102      	bne.n	8003efc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003ef6:	7b3b      	ldrb	r3, [r7, #12]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d001      	beq.n	8003f00 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e055      	b.n	8003fac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2202      	movs	r2, #2
 8003f04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f10:	e01d      	b.n	8003f4e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f12:	7bfb      	ldrb	r3, [r7, #15]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d108      	bne.n	8003f2a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f18:	7bbb      	ldrb	r3, [r7, #14]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d105      	bne.n	8003f2a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f1e:	7b7b      	ldrb	r3, [r7, #13]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d102      	bne.n	8003f2a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f24:	7b3b      	ldrb	r3, [r7, #12]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d001      	beq.n	8003f2e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e03e      	b.n	8003fac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2202      	movs	r2, #2
 8003f32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2202      	movs	r2, #2
 8003f3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2202      	movs	r2, #2
 8003f42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2202      	movs	r2, #2
 8003f4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <HAL_TIM_Encoder_Start+0xc4>
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	2b04      	cmp	r3, #4
 8003f58:	d008      	beq.n	8003f6c <HAL_TIM_Encoder_Start+0xd4>
 8003f5a:	e00f      	b.n	8003f7c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2201      	movs	r2, #1
 8003f62:	2100      	movs	r1, #0
 8003f64:	4618      	mov	r0, r3
 8003f66:	f000 fccb 	bl	8004900 <TIM_CCxChannelCmd>
      break;
 8003f6a:	e016      	b.n	8003f9a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2201      	movs	r2, #1
 8003f72:	2104      	movs	r1, #4
 8003f74:	4618      	mov	r0, r3
 8003f76:	f000 fcc3 	bl	8004900 <TIM_CCxChannelCmd>
      break;
 8003f7a:	e00e      	b.n	8003f9a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2201      	movs	r2, #1
 8003f82:	2100      	movs	r1, #0
 8003f84:	4618      	mov	r0, r3
 8003f86:	f000 fcbb 	bl	8004900 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	2104      	movs	r1, #4
 8003f92:	4618      	mov	r0, r3
 8003f94:	f000 fcb4 	bl	8004900 <TIM_CCxChannelCmd>
      break;
 8003f98:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f042 0201 	orr.w	r2, r2, #1
 8003fa8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3710      	adds	r7, #16
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d101      	bne.n	8003fd2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003fce:	2302      	movs	r3, #2
 8003fd0:	e0ff      	b.n	80041d2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b14      	cmp	r3, #20
 8003fde:	f200 80f0 	bhi.w	80041c2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003fe2:	a201      	add	r2, pc, #4	@ (adr r2, 8003fe8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fe8:	0800403d 	.word	0x0800403d
 8003fec:	080041c3 	.word	0x080041c3
 8003ff0:	080041c3 	.word	0x080041c3
 8003ff4:	080041c3 	.word	0x080041c3
 8003ff8:	0800407d 	.word	0x0800407d
 8003ffc:	080041c3 	.word	0x080041c3
 8004000:	080041c3 	.word	0x080041c3
 8004004:	080041c3 	.word	0x080041c3
 8004008:	080040bf 	.word	0x080040bf
 800400c:	080041c3 	.word	0x080041c3
 8004010:	080041c3 	.word	0x080041c3
 8004014:	080041c3 	.word	0x080041c3
 8004018:	080040ff 	.word	0x080040ff
 800401c:	080041c3 	.word	0x080041c3
 8004020:	080041c3 	.word	0x080041c3
 8004024:	080041c3 	.word	0x080041c3
 8004028:	08004141 	.word	0x08004141
 800402c:	080041c3 	.word	0x080041c3
 8004030:	080041c3 	.word	0x080041c3
 8004034:	080041c3 	.word	0x080041c3
 8004038:	08004181 	.word	0x08004181
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68b9      	ldr	r1, [r7, #8]
 8004042:	4618      	mov	r0, r3
 8004044:	f000 f966 	bl	8004314 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	699a      	ldr	r2, [r3, #24]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f042 0208 	orr.w	r2, r2, #8
 8004056:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	699a      	ldr	r2, [r3, #24]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f022 0204 	bic.w	r2, r2, #4
 8004066:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	6999      	ldr	r1, [r3, #24]
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	691a      	ldr	r2, [r3, #16]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	430a      	orrs	r2, r1
 8004078:	619a      	str	r2, [r3, #24]
      break;
 800407a:	e0a5      	b.n	80041c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68b9      	ldr	r1, [r7, #8]
 8004082:	4618      	mov	r0, r3
 8004084:	f000 f9d6 	bl	8004434 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	699a      	ldr	r2, [r3, #24]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004096:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	699a      	ldr	r2, [r3, #24]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	6999      	ldr	r1, [r3, #24]
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	021a      	lsls	r2, r3, #8
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	430a      	orrs	r2, r1
 80040ba:	619a      	str	r2, [r3, #24]
      break;
 80040bc:	e084      	b.n	80041c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	68b9      	ldr	r1, [r7, #8]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f000 fa3f 	bl	8004548 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	69da      	ldr	r2, [r3, #28]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f042 0208 	orr.w	r2, r2, #8
 80040d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	69da      	ldr	r2, [r3, #28]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 0204 	bic.w	r2, r2, #4
 80040e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	69d9      	ldr	r1, [r3, #28]
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	691a      	ldr	r2, [r3, #16]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	61da      	str	r2, [r3, #28]
      break;
 80040fc:	e064      	b.n	80041c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68b9      	ldr	r1, [r7, #8]
 8004104:	4618      	mov	r0, r3
 8004106:	f000 faa7 	bl	8004658 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	69da      	ldr	r2, [r3, #28]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004118:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	69da      	ldr	r2, [r3, #28]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004128:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	69d9      	ldr	r1, [r3, #28]
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	021a      	lsls	r2, r3, #8
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	430a      	orrs	r2, r1
 800413c:	61da      	str	r2, [r3, #28]
      break;
 800413e:	e043      	b.n	80041c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68b9      	ldr	r1, [r7, #8]
 8004146:	4618      	mov	r0, r3
 8004148:	f000 fb10 	bl	800476c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0208 	orr.w	r2, r2, #8
 800415a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f022 0204 	bic.w	r2, r2, #4
 800416a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	691a      	ldr	r2, [r3, #16]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	430a      	orrs	r2, r1
 800417c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800417e:	e023      	b.n	80041c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68b9      	ldr	r1, [r7, #8]
 8004186:	4618      	mov	r0, r3
 8004188:	f000 fb54 	bl	8004834 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800419a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041aa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	021a      	lsls	r2, r3, #8
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	430a      	orrs	r2, r1
 80041be:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80041c0:	e002      	b.n	80041c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	75fb      	strb	r3, [r7, #23]
      break;
 80041c6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3718      	adds	r7, #24
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop

080041dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a42      	ldr	r2, [pc, #264]	@ (80042f8 <TIM_Base_SetConfig+0x11c>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d00f      	beq.n	8004214 <TIM_Base_SetConfig+0x38>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041fa:	d00b      	beq.n	8004214 <TIM_Base_SetConfig+0x38>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a3f      	ldr	r2, [pc, #252]	@ (80042fc <TIM_Base_SetConfig+0x120>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d007      	beq.n	8004214 <TIM_Base_SetConfig+0x38>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a3e      	ldr	r2, [pc, #248]	@ (8004300 <TIM_Base_SetConfig+0x124>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d003      	beq.n	8004214 <TIM_Base_SetConfig+0x38>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a3d      	ldr	r2, [pc, #244]	@ (8004304 <TIM_Base_SetConfig+0x128>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d108      	bne.n	8004226 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800421a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	4313      	orrs	r3, r2
 8004224:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a33      	ldr	r2, [pc, #204]	@ (80042f8 <TIM_Base_SetConfig+0x11c>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d01b      	beq.n	8004266 <TIM_Base_SetConfig+0x8a>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004234:	d017      	beq.n	8004266 <TIM_Base_SetConfig+0x8a>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a30      	ldr	r2, [pc, #192]	@ (80042fc <TIM_Base_SetConfig+0x120>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d013      	beq.n	8004266 <TIM_Base_SetConfig+0x8a>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a2f      	ldr	r2, [pc, #188]	@ (8004300 <TIM_Base_SetConfig+0x124>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d00f      	beq.n	8004266 <TIM_Base_SetConfig+0x8a>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a2e      	ldr	r2, [pc, #184]	@ (8004304 <TIM_Base_SetConfig+0x128>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d00b      	beq.n	8004266 <TIM_Base_SetConfig+0x8a>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a2d      	ldr	r2, [pc, #180]	@ (8004308 <TIM_Base_SetConfig+0x12c>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d007      	beq.n	8004266 <TIM_Base_SetConfig+0x8a>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a2c      	ldr	r2, [pc, #176]	@ (800430c <TIM_Base_SetConfig+0x130>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d003      	beq.n	8004266 <TIM_Base_SetConfig+0x8a>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a2b      	ldr	r2, [pc, #172]	@ (8004310 <TIM_Base_SetConfig+0x134>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d108      	bne.n	8004278 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800426c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	4313      	orrs	r3, r2
 8004276:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	4313      	orrs	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	68fa      	ldr	r2, [r7, #12]
 800428a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	689a      	ldr	r2, [r3, #8]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	4a16      	ldr	r2, [pc, #88]	@ (80042f8 <TIM_Base_SetConfig+0x11c>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d00f      	beq.n	80042c4 <TIM_Base_SetConfig+0xe8>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a17      	ldr	r2, [pc, #92]	@ (8004304 <TIM_Base_SetConfig+0x128>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d00b      	beq.n	80042c4 <TIM_Base_SetConfig+0xe8>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a16      	ldr	r2, [pc, #88]	@ (8004308 <TIM_Base_SetConfig+0x12c>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d007      	beq.n	80042c4 <TIM_Base_SetConfig+0xe8>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a15      	ldr	r2, [pc, #84]	@ (800430c <TIM_Base_SetConfig+0x130>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d003      	beq.n	80042c4 <TIM_Base_SetConfig+0xe8>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a14      	ldr	r2, [pc, #80]	@ (8004310 <TIM_Base_SetConfig+0x134>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d103      	bne.n	80042cc <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	691a      	ldr	r2, [r3, #16]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d105      	bne.n	80042ea <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	f023 0201 	bic.w	r2, r3, #1
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	611a      	str	r2, [r3, #16]
  }
}
 80042ea:	bf00      	nop
 80042ec:	3714      	adds	r7, #20
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	40012c00 	.word	0x40012c00
 80042fc:	40000400 	.word	0x40000400
 8004300:	40000800 	.word	0x40000800
 8004304:	40013400 	.word	0x40013400
 8004308:	40014000 	.word	0x40014000
 800430c:	40014400 	.word	0x40014400
 8004310:	40014800 	.word	0x40014800

08004314 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004314:	b480      	push	{r7}
 8004316:	b087      	sub	sp, #28
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a1b      	ldr	r3, [r3, #32]
 8004322:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	f023 0201 	bic.w	r2, r3, #1
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004342:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f023 0303 	bic.w	r3, r3, #3
 800434e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68fa      	ldr	r2, [r7, #12]
 8004356:	4313      	orrs	r3, r2
 8004358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	f023 0302 	bic.w	r3, r3, #2
 8004360:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	4313      	orrs	r3, r2
 800436a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a2c      	ldr	r2, [pc, #176]	@ (8004420 <TIM_OC1_SetConfig+0x10c>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d00f      	beq.n	8004394 <TIM_OC1_SetConfig+0x80>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a2b      	ldr	r2, [pc, #172]	@ (8004424 <TIM_OC1_SetConfig+0x110>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d00b      	beq.n	8004394 <TIM_OC1_SetConfig+0x80>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a2a      	ldr	r2, [pc, #168]	@ (8004428 <TIM_OC1_SetConfig+0x114>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d007      	beq.n	8004394 <TIM_OC1_SetConfig+0x80>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a29      	ldr	r2, [pc, #164]	@ (800442c <TIM_OC1_SetConfig+0x118>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d003      	beq.n	8004394 <TIM_OC1_SetConfig+0x80>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a28      	ldr	r2, [pc, #160]	@ (8004430 <TIM_OC1_SetConfig+0x11c>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d10c      	bne.n	80043ae <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	f023 0308 	bic.w	r3, r3, #8
 800439a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	f023 0304 	bic.w	r3, r3, #4
 80043ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004420 <TIM_OC1_SetConfig+0x10c>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d00f      	beq.n	80043d6 <TIM_OC1_SetConfig+0xc2>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a1a      	ldr	r2, [pc, #104]	@ (8004424 <TIM_OC1_SetConfig+0x110>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d00b      	beq.n	80043d6 <TIM_OC1_SetConfig+0xc2>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a19      	ldr	r2, [pc, #100]	@ (8004428 <TIM_OC1_SetConfig+0x114>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d007      	beq.n	80043d6 <TIM_OC1_SetConfig+0xc2>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a18      	ldr	r2, [pc, #96]	@ (800442c <TIM_OC1_SetConfig+0x118>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d003      	beq.n	80043d6 <TIM_OC1_SetConfig+0xc2>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a17      	ldr	r2, [pc, #92]	@ (8004430 <TIM_OC1_SetConfig+0x11c>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d111      	bne.n	80043fa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80043e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	693a      	ldr	r2, [r7, #16]
 80043fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	685a      	ldr	r2, [r3, #4]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	621a      	str	r2, [r3, #32]
}
 8004414:	bf00      	nop
 8004416:	371c      	adds	r7, #28
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr
 8004420:	40012c00 	.word	0x40012c00
 8004424:	40013400 	.word	0x40013400
 8004428:	40014000 	.word	0x40014000
 800442c:	40014400 	.word	0x40014400
 8004430:	40014800 	.word	0x40014800

08004434 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004434:	b480      	push	{r7}
 8004436:	b087      	sub	sp, #28
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a1b      	ldr	r3, [r3, #32]
 8004442:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6a1b      	ldr	r3, [r3, #32]
 8004448:	f023 0210 	bic.w	r2, r3, #16
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004462:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800446e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	021b      	lsls	r3, r3, #8
 8004476:	68fa      	ldr	r2, [r7, #12]
 8004478:	4313      	orrs	r3, r2
 800447a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	f023 0320 	bic.w	r3, r3, #32
 8004482:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	011b      	lsls	r3, r3, #4
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	4313      	orrs	r3, r2
 800448e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a28      	ldr	r2, [pc, #160]	@ (8004534 <TIM_OC2_SetConfig+0x100>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d003      	beq.n	80044a0 <TIM_OC2_SetConfig+0x6c>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	4a27      	ldr	r2, [pc, #156]	@ (8004538 <TIM_OC2_SetConfig+0x104>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d10d      	bne.n	80044bc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	011b      	lsls	r3, r3, #4
 80044ae:	697a      	ldr	r2, [r7, #20]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	4a1d      	ldr	r2, [pc, #116]	@ (8004534 <TIM_OC2_SetConfig+0x100>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d00f      	beq.n	80044e4 <TIM_OC2_SetConfig+0xb0>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004538 <TIM_OC2_SetConfig+0x104>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d00b      	beq.n	80044e4 <TIM_OC2_SetConfig+0xb0>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a1b      	ldr	r2, [pc, #108]	@ (800453c <TIM_OC2_SetConfig+0x108>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d007      	beq.n	80044e4 <TIM_OC2_SetConfig+0xb0>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a1a      	ldr	r2, [pc, #104]	@ (8004540 <TIM_OC2_SetConfig+0x10c>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d003      	beq.n	80044e4 <TIM_OC2_SetConfig+0xb0>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a19      	ldr	r2, [pc, #100]	@ (8004544 <TIM_OC2_SetConfig+0x110>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d113      	bne.n	800450c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80044ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80044f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	695b      	ldr	r3, [r3, #20]
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	693a      	ldr	r2, [r7, #16]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	693a      	ldr	r2, [r7, #16]
 8004508:	4313      	orrs	r3, r2
 800450a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	693a      	ldr	r2, [r7, #16]
 8004510:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	68fa      	ldr	r2, [r7, #12]
 8004516:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	685a      	ldr	r2, [r3, #4]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	697a      	ldr	r2, [r7, #20]
 8004524:	621a      	str	r2, [r3, #32]
}
 8004526:	bf00      	nop
 8004528:	371c      	adds	r7, #28
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	40012c00 	.word	0x40012c00
 8004538:	40013400 	.word	0x40013400
 800453c:	40014000 	.word	0x40014000
 8004540:	40014400 	.word	0x40014400
 8004544:	40014800 	.word	0x40014800

08004548 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004548:	b480      	push	{r7}
 800454a:	b087      	sub	sp, #28
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a1b      	ldr	r3, [r3, #32]
 8004556:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a1b      	ldr	r3, [r3, #32]
 800455c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	69db      	ldr	r3, [r3, #28]
 800456e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004576:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800457a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f023 0303 	bic.w	r3, r3, #3
 8004582:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68fa      	ldr	r2, [r7, #12]
 800458a:	4313      	orrs	r3, r2
 800458c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004594:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	021b      	lsls	r3, r3, #8
 800459c:	697a      	ldr	r2, [r7, #20]
 800459e:	4313      	orrs	r3, r2
 80045a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a27      	ldr	r2, [pc, #156]	@ (8004644 <TIM_OC3_SetConfig+0xfc>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d003      	beq.n	80045b2 <TIM_OC3_SetConfig+0x6a>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4a26      	ldr	r2, [pc, #152]	@ (8004648 <TIM_OC3_SetConfig+0x100>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d10d      	bne.n	80045ce <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80045b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	021b      	lsls	r3, r3, #8
 80045c0:	697a      	ldr	r2, [r7, #20]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a1c      	ldr	r2, [pc, #112]	@ (8004644 <TIM_OC3_SetConfig+0xfc>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d00f      	beq.n	80045f6 <TIM_OC3_SetConfig+0xae>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a1b      	ldr	r2, [pc, #108]	@ (8004648 <TIM_OC3_SetConfig+0x100>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d00b      	beq.n	80045f6 <TIM_OC3_SetConfig+0xae>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a1a      	ldr	r2, [pc, #104]	@ (800464c <TIM_OC3_SetConfig+0x104>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d007      	beq.n	80045f6 <TIM_OC3_SetConfig+0xae>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a19      	ldr	r2, [pc, #100]	@ (8004650 <TIM_OC3_SetConfig+0x108>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d003      	beq.n	80045f6 <TIM_OC3_SetConfig+0xae>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a18      	ldr	r2, [pc, #96]	@ (8004654 <TIM_OC3_SetConfig+0x10c>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d113      	bne.n	800461e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80045fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004604:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	011b      	lsls	r3, r3, #4
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	4313      	orrs	r3, r2
 8004610:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	011b      	lsls	r3, r3, #4
 8004618:	693a      	ldr	r2, [r7, #16]
 800461a:	4313      	orrs	r3, r2
 800461c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	68fa      	ldr	r2, [r7, #12]
 8004628:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	685a      	ldr	r2, [r3, #4]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	697a      	ldr	r2, [r7, #20]
 8004636:	621a      	str	r2, [r3, #32]
}
 8004638:	bf00      	nop
 800463a:	371c      	adds	r7, #28
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr
 8004644:	40012c00 	.word	0x40012c00
 8004648:	40013400 	.word	0x40013400
 800464c:	40014000 	.word	0x40014000
 8004650:	40014400 	.word	0x40014400
 8004654:	40014800 	.word	0x40014800

08004658 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004658:	b480      	push	{r7}
 800465a:	b087      	sub	sp, #28
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6a1b      	ldr	r3, [r3, #32]
 800466c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	69db      	ldr	r3, [r3, #28]
 800467e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004686:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800468a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004692:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	021b      	lsls	r3, r3, #8
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	4313      	orrs	r3, r2
 800469e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	031b      	lsls	r3, r3, #12
 80046ae:	697a      	ldr	r2, [r7, #20]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a28      	ldr	r2, [pc, #160]	@ (8004758 <TIM_OC4_SetConfig+0x100>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d003      	beq.n	80046c4 <TIM_OC4_SetConfig+0x6c>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a27      	ldr	r2, [pc, #156]	@ (800475c <TIM_OC4_SetConfig+0x104>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d10d      	bne.n	80046e0 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80046ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	031b      	lsls	r3, r3, #12
 80046d2:	697a      	ldr	r2, [r7, #20]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80046de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a1d      	ldr	r2, [pc, #116]	@ (8004758 <TIM_OC4_SetConfig+0x100>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d00f      	beq.n	8004708 <TIM_OC4_SetConfig+0xb0>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a1c      	ldr	r2, [pc, #112]	@ (800475c <TIM_OC4_SetConfig+0x104>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d00b      	beq.n	8004708 <TIM_OC4_SetConfig+0xb0>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a1b      	ldr	r2, [pc, #108]	@ (8004760 <TIM_OC4_SetConfig+0x108>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d007      	beq.n	8004708 <TIM_OC4_SetConfig+0xb0>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a1a      	ldr	r2, [pc, #104]	@ (8004764 <TIM_OC4_SetConfig+0x10c>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d003      	beq.n	8004708 <TIM_OC4_SetConfig+0xb0>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a19      	ldr	r2, [pc, #100]	@ (8004768 <TIM_OC4_SetConfig+0x110>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d113      	bne.n	8004730 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800470e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004716:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	695b      	ldr	r3, [r3, #20]
 800471c:	019b      	lsls	r3, r3, #6
 800471e:	693a      	ldr	r2, [r7, #16]
 8004720:	4313      	orrs	r3, r2
 8004722:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	699b      	ldr	r3, [r3, #24]
 8004728:	019b      	lsls	r3, r3, #6
 800472a:	693a      	ldr	r2, [r7, #16]
 800472c:	4313      	orrs	r3, r2
 800472e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	693a      	ldr	r2, [r7, #16]
 8004734:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	68fa      	ldr	r2, [r7, #12]
 800473a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	685a      	ldr	r2, [r3, #4]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	621a      	str	r2, [r3, #32]
}
 800474a:	bf00      	nop
 800474c:	371c      	adds	r7, #28
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	40012c00 	.word	0x40012c00
 800475c:	40013400 	.word	0x40013400
 8004760:	40014000 	.word	0x40014000
 8004764:	40014400 	.word	0x40014400
 8004768:	40014800 	.word	0x40014800

0800476c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800476c:	b480      	push	{r7}
 800476e:	b087      	sub	sp, #28
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a1b      	ldr	r3, [r3, #32]
 8004780:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800479a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800479e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80047b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	041b      	lsls	r3, r3, #16
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a17      	ldr	r2, [pc, #92]	@ (8004820 <TIM_OC5_SetConfig+0xb4>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d00f      	beq.n	80047e6 <TIM_OC5_SetConfig+0x7a>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a16      	ldr	r2, [pc, #88]	@ (8004824 <TIM_OC5_SetConfig+0xb8>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d00b      	beq.n	80047e6 <TIM_OC5_SetConfig+0x7a>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a15      	ldr	r2, [pc, #84]	@ (8004828 <TIM_OC5_SetConfig+0xbc>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d007      	beq.n	80047e6 <TIM_OC5_SetConfig+0x7a>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a14      	ldr	r2, [pc, #80]	@ (800482c <TIM_OC5_SetConfig+0xc0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d003      	beq.n	80047e6 <TIM_OC5_SetConfig+0x7a>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a13      	ldr	r2, [pc, #76]	@ (8004830 <TIM_OC5_SetConfig+0xc4>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d109      	bne.n	80047fa <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047ec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	021b      	lsls	r3, r3, #8
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	68fa      	ldr	r2, [r7, #12]
 8004804:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	693a      	ldr	r2, [r7, #16]
 8004812:	621a      	str	r2, [r3, #32]
}
 8004814:	bf00      	nop
 8004816:	371c      	adds	r7, #28
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr
 8004820:	40012c00 	.word	0x40012c00
 8004824:	40013400 	.word	0x40013400
 8004828:	40014000 	.word	0x40014000
 800482c:	40014400 	.word	0x40014400
 8004830:	40014800 	.word	0x40014800

08004834 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004834:	b480      	push	{r7}
 8004836:	b087      	sub	sp, #28
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a1b      	ldr	r3, [r3, #32]
 8004848:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800485a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004862:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004866:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	021b      	lsls	r3, r3, #8
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	4313      	orrs	r3, r2
 8004872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800487a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	051b      	lsls	r3, r3, #20
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	4313      	orrs	r3, r2
 8004886:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a18      	ldr	r2, [pc, #96]	@ (80048ec <TIM_OC6_SetConfig+0xb8>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d00f      	beq.n	80048b0 <TIM_OC6_SetConfig+0x7c>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a17      	ldr	r2, [pc, #92]	@ (80048f0 <TIM_OC6_SetConfig+0xbc>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d00b      	beq.n	80048b0 <TIM_OC6_SetConfig+0x7c>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a16      	ldr	r2, [pc, #88]	@ (80048f4 <TIM_OC6_SetConfig+0xc0>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d007      	beq.n	80048b0 <TIM_OC6_SetConfig+0x7c>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a15      	ldr	r2, [pc, #84]	@ (80048f8 <TIM_OC6_SetConfig+0xc4>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d003      	beq.n	80048b0 <TIM_OC6_SetConfig+0x7c>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a14      	ldr	r2, [pc, #80]	@ (80048fc <TIM_OC6_SetConfig+0xc8>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d109      	bne.n	80048c4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	695b      	ldr	r3, [r3, #20]
 80048bc:	029b      	lsls	r3, r3, #10
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	697a      	ldr	r2, [r7, #20]
 80048c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685a      	ldr	r2, [r3, #4]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	693a      	ldr	r2, [r7, #16]
 80048dc:	621a      	str	r2, [r3, #32]
}
 80048de:	bf00      	nop
 80048e0:	371c      	adds	r7, #28
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	40012c00 	.word	0x40012c00
 80048f0:	40013400 	.word	0x40013400
 80048f4:	40014000 	.word	0x40014000
 80048f8:	40014400 	.word	0x40014400
 80048fc:	40014800 	.word	0x40014800

08004900 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004900:	b480      	push	{r7}
 8004902:	b087      	sub	sp, #28
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	f003 031f 	and.w	r3, r3, #31
 8004912:	2201      	movs	r2, #1
 8004914:	fa02 f303 	lsl.w	r3, r2, r3
 8004918:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6a1a      	ldr	r2, [r3, #32]
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	43db      	mvns	r3, r3
 8004922:	401a      	ands	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6a1a      	ldr	r2, [r3, #32]
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	f003 031f 	and.w	r3, r3, #31
 8004932:	6879      	ldr	r1, [r7, #4]
 8004934:	fa01 f303 	lsl.w	r3, r1, r3
 8004938:	431a      	orrs	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	621a      	str	r2, [r3, #32]
}
 800493e:	bf00      	nop
 8004940:	371c      	adds	r7, #28
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
	...

0800494c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d109      	bne.n	8004970 <HAL_TIMEx_PWMN_Start+0x24>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b01      	cmp	r3, #1
 8004966:	bf14      	ite	ne
 8004968:	2301      	movne	r3, #1
 800496a:	2300      	moveq	r3, #0
 800496c:	b2db      	uxtb	r3, r3
 800496e:	e022      	b.n	80049b6 <HAL_TIMEx_PWMN_Start+0x6a>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	2b04      	cmp	r3, #4
 8004974:	d109      	bne.n	800498a <HAL_TIMEx_PWMN_Start+0x3e>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b01      	cmp	r3, #1
 8004980:	bf14      	ite	ne
 8004982:	2301      	movne	r3, #1
 8004984:	2300      	moveq	r3, #0
 8004986:	b2db      	uxtb	r3, r3
 8004988:	e015      	b.n	80049b6 <HAL_TIMEx_PWMN_Start+0x6a>
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	2b08      	cmp	r3, #8
 800498e:	d109      	bne.n	80049a4 <HAL_TIMEx_PWMN_Start+0x58>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b01      	cmp	r3, #1
 800499a:	bf14      	ite	ne
 800499c:	2301      	movne	r3, #1
 800499e:	2300      	moveq	r3, #0
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	e008      	b.n	80049b6 <HAL_TIMEx_PWMN_Start+0x6a>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	bf14      	ite	ne
 80049b0:	2301      	movne	r3, #1
 80049b2:	2300      	moveq	r3, #0
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d001      	beq.n	80049be <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e069      	b.n	8004a92 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d104      	bne.n	80049ce <HAL_TIMEx_PWMN_Start+0x82>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2202      	movs	r2, #2
 80049c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049cc:	e013      	b.n	80049f6 <HAL_TIMEx_PWMN_Start+0xaa>
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	2b04      	cmp	r3, #4
 80049d2:	d104      	bne.n	80049de <HAL_TIMEx_PWMN_Start+0x92>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2202      	movs	r2, #2
 80049d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80049dc:	e00b      	b.n	80049f6 <HAL_TIMEx_PWMN_Start+0xaa>
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	2b08      	cmp	r3, #8
 80049e2:	d104      	bne.n	80049ee <HAL_TIMEx_PWMN_Start+0xa2>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2202      	movs	r2, #2
 80049e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80049ec:	e003      	b.n	80049f6 <HAL_TIMEx_PWMN_Start+0xaa>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2202      	movs	r2, #2
 80049f2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2204      	movs	r2, #4
 80049fc:	6839      	ldr	r1, [r7, #0]
 80049fe:	4618      	mov	r0, r3
 8004a00:	f000 f9c4 	bl	8004d8c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a12:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a20      	ldr	r2, [pc, #128]	@ (8004a9c <HAL_TIMEx_PWMN_Start+0x150>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d018      	beq.n	8004a50 <HAL_TIMEx_PWMN_Start+0x104>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a26:	d013      	beq.n	8004a50 <HAL_TIMEx_PWMN_Start+0x104>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8004aa0 <HAL_TIMEx_PWMN_Start+0x154>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d00e      	beq.n	8004a50 <HAL_TIMEx_PWMN_Start+0x104>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a1b      	ldr	r2, [pc, #108]	@ (8004aa4 <HAL_TIMEx_PWMN_Start+0x158>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d009      	beq.n	8004a50 <HAL_TIMEx_PWMN_Start+0x104>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a19      	ldr	r2, [pc, #100]	@ (8004aa8 <HAL_TIMEx_PWMN_Start+0x15c>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d004      	beq.n	8004a50 <HAL_TIMEx_PWMN_Start+0x104>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a18      	ldr	r2, [pc, #96]	@ (8004aac <HAL_TIMEx_PWMN_Start+0x160>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d115      	bne.n	8004a7c <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	689a      	ldr	r2, [r3, #8]
 8004a56:	4b16      	ldr	r3, [pc, #88]	@ (8004ab0 <HAL_TIMEx_PWMN_Start+0x164>)
 8004a58:	4013      	ands	r3, r2
 8004a5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2b06      	cmp	r3, #6
 8004a60:	d015      	beq.n	8004a8e <HAL_TIMEx_PWMN_Start+0x142>
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a68:	d011      	beq.n	8004a8e <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f042 0201 	orr.w	r2, r2, #1
 8004a78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a7a:	e008      	b.n	8004a8e <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f042 0201 	orr.w	r2, r2, #1
 8004a8a:	601a      	str	r2, [r3, #0]
 8004a8c:	e000      	b.n	8004a90 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3710      	adds	r7, #16
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	40012c00 	.word	0x40012c00
 8004aa0:	40000400 	.word	0x40000400
 8004aa4:	40000800 	.word	0x40000800
 8004aa8:	40013400 	.word	0x40013400
 8004aac:	40014000 	.word	0x40014000
 8004ab0:	00010007 	.word	0x00010007

08004ab4 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	6839      	ldr	r1, [r7, #0]
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f000 f960 	bl	8004d8c <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	6a1a      	ldr	r2, [r3, #32]
 8004ad2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d10f      	bne.n	8004afc <HAL_TIMEx_PWMN_Stop+0x48>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6a1a      	ldr	r2, [r3, #32]
 8004ae2:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d107      	bne.n	8004afc <HAL_TIMEx_PWMN_Stop+0x48>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004afa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	6a1a      	ldr	r2, [r3, #32]
 8004b02:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b06:	4013      	ands	r3, r2
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d10f      	bne.n	8004b2c <HAL_TIMEx_PWMN_Stop+0x78>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	6a1a      	ldr	r2, [r3, #32]
 8004b12:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004b16:	4013      	ands	r3, r2
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d107      	bne.n	8004b2c <HAL_TIMEx_PWMN_Stop+0x78>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f022 0201 	bic.w	r2, r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d104      	bne.n	8004b3c <HAL_TIMEx_PWMN_Stop+0x88>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2201      	movs	r2, #1
 8004b36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b3a:	e013      	b.n	8004b64 <HAL_TIMEx_PWMN_Stop+0xb0>
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	d104      	bne.n	8004b4c <HAL_TIMEx_PWMN_Stop+0x98>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b4a:	e00b      	b.n	8004b64 <HAL_TIMEx_PWMN_Stop+0xb0>
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	2b08      	cmp	r3, #8
 8004b50:	d104      	bne.n	8004b5c <HAL_TIMEx_PWMN_Stop+0xa8>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b5a:	e003      	b.n	8004b64 <HAL_TIMEx_PWMN_Stop+0xb0>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3708      	adds	r7, #8
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
	...

08004b70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b085      	sub	sp, #20
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d101      	bne.n	8004b88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b84:	2302      	movs	r3, #2
 8004b86:	e065      	b.n	8004c54 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2202      	movs	r2, #2
 8004b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a2c      	ldr	r2, [pc, #176]	@ (8004c60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d004      	beq.n	8004bbc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a2b      	ldr	r2, [pc, #172]	@ (8004c64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d108      	bne.n	8004bce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004bc2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004bd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bd8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a1b      	ldr	r2, [pc, #108]	@ (8004c60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d018      	beq.n	8004c28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bfe:	d013      	beq.n	8004c28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a18      	ldr	r2, [pc, #96]	@ (8004c68 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d00e      	beq.n	8004c28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a17      	ldr	r2, [pc, #92]	@ (8004c6c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d009      	beq.n	8004c28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a12      	ldr	r2, [pc, #72]	@ (8004c64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d004      	beq.n	8004c28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a13      	ldr	r2, [pc, #76]	@ (8004c70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d10c      	bne.n	8004c42 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c2e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68ba      	ldr	r2, [r7, #8]
 8004c40:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3714      	adds	r7, #20
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr
 8004c60:	40012c00 	.word	0x40012c00
 8004c64:	40013400 	.word	0x40013400
 8004c68:	40000400 	.word	0x40000400
 8004c6c:	40000800 	.word	0x40000800
 8004c70:	40014000 	.word	0x40014000

08004c74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d101      	bne.n	8004c90 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	e073      	b.n	8004d78 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	041b      	lsls	r3, r3, #16
 8004d06:	4313      	orrs	r3, r2
 8004d08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	69db      	ldr	r3, [r3, #28]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a19      	ldr	r2, [pc, #100]	@ (8004d84 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d004      	beq.n	8004d2c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a18      	ldr	r2, [pc, #96]	@ (8004d88 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d11c      	bne.n	8004d66 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d36:	051b      	lsls	r3, r3, #20
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d54:	4313      	orrs	r3, r2
 8004d56:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d62:	4313      	orrs	r3, r2
 8004d64:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3714      	adds	r7, #20
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr
 8004d84:	40012c00 	.word	0x40012c00
 8004d88:	40013400 	.word	0x40013400

08004d8c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	f003 030f 	and.w	r3, r3, #15
 8004d9e:	2204      	movs	r2, #4
 8004da0:	fa02 f303 	lsl.w	r3, r2, r3
 8004da4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6a1a      	ldr	r2, [r3, #32]
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	43db      	mvns	r3, r3
 8004dae:	401a      	ands	r2, r3
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6a1a      	ldr	r2, [r3, #32]
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	f003 030f 	and.w	r3, r3, #15
 8004dbe:	6879      	ldr	r1, [r7, #4]
 8004dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8004dc4:	431a      	orrs	r2, r3
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	621a      	str	r2, [r3, #32]
}
 8004dca:	bf00      	nop
 8004dcc:	371c      	adds	r7, #28
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr

08004dd6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b082      	sub	sp, #8
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d101      	bne.n	8004de8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e042      	b.n	8004e6e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d106      	bne.n	8004e00 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f7fd f83c 	bl	8001e78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2224      	movs	r2, #36	@ 0x24
 8004e04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f022 0201 	bic.w	r2, r2, #1
 8004e16:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d002      	beq.n	8004e26 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 fb83 	bl	800552c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 f8b4 	bl	8004f94 <UART_SetConfig>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d101      	bne.n	8004e36 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e01b      	b.n	8004e6e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	685a      	ldr	r2, [r3, #4]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e44:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689a      	ldr	r2, [r3, #8]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e54:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f042 0201 	orr.w	r2, r2, #1
 8004e64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 fc02 	bl	8005670 <UART_CheckIdleState>
 8004e6c:	4603      	mov	r3, r0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3708      	adds	r7, #8
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b08a      	sub	sp, #40	@ 0x28
 8004e7a:	af02      	add	r7, sp, #8
 8004e7c:	60f8      	str	r0, [r7, #12]
 8004e7e:	60b9      	str	r1, [r7, #8]
 8004e80:	603b      	str	r3, [r7, #0]
 8004e82:	4613      	mov	r3, r2
 8004e84:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e8c:	2b20      	cmp	r3, #32
 8004e8e:	d17b      	bne.n	8004f88 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d002      	beq.n	8004e9c <HAL_UART_Transmit+0x26>
 8004e96:	88fb      	ldrh	r3, [r7, #6]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d101      	bne.n	8004ea0 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e074      	b.n	8004f8a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2221      	movs	r2, #33	@ 0x21
 8004eac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004eb0:	f7fd f9ae 	bl	8002210 <HAL_GetTick>
 8004eb4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	88fa      	ldrh	r2, [r7, #6]
 8004eba:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	88fa      	ldrh	r2, [r7, #6]
 8004ec2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ece:	d108      	bne.n	8004ee2 <HAL_UART_Transmit+0x6c>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d104      	bne.n	8004ee2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	61bb      	str	r3, [r7, #24]
 8004ee0:	e003      	b.n	8004eea <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004eea:	e030      	b.n	8004f4e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	9300      	str	r3, [sp, #0]
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	2180      	movs	r1, #128	@ 0x80
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	f000 fc64 	bl	80057c4 <UART_WaitOnFlagUntilTimeout>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d005      	beq.n	8004f0e <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2220      	movs	r2, #32
 8004f06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e03d      	b.n	8004f8a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d10b      	bne.n	8004f2c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	881b      	ldrh	r3, [r3, #0]
 8004f18:	461a      	mov	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f22:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	3302      	adds	r3, #2
 8004f28:	61bb      	str	r3, [r7, #24]
 8004f2a:	e007      	b.n	8004f3c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f2c:	69fb      	ldr	r3, [r7, #28]
 8004f2e:	781a      	ldrb	r2, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	3301      	adds	r3, #1
 8004f3a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	3b01      	subs	r3, #1
 8004f46:	b29a      	uxth	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d1c8      	bne.n	8004eec <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	9300      	str	r3, [sp, #0]
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	2200      	movs	r2, #0
 8004f62:	2140      	movs	r1, #64	@ 0x40
 8004f64:	68f8      	ldr	r0, [r7, #12]
 8004f66:	f000 fc2d 	bl	80057c4 <UART_WaitOnFlagUntilTimeout>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d005      	beq.n	8004f7c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2220      	movs	r2, #32
 8004f74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e006      	b.n	8004f8a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2220      	movs	r2, #32
 8004f80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004f84:	2300      	movs	r3, #0
 8004f86:	e000      	b.n	8004f8a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004f88:	2302      	movs	r3, #2
  }
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3720      	adds	r7, #32
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
	...

08004f94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f98:	b08c      	sub	sp, #48	@ 0x30
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	689a      	ldr	r2, [r3, #8]
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	431a      	orrs	r2, r3
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	695b      	ldr	r3, [r3, #20]
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	69db      	ldr	r3, [r3, #28]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	4bab      	ldr	r3, [pc, #684]	@ (8005270 <UART_SetConfig+0x2dc>)
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	6812      	ldr	r2, [r2, #0]
 8004fca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fcc:	430b      	orrs	r3, r1
 8004fce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4aa0      	ldr	r2, [pc, #640]	@ (8005274 <UART_SetConfig+0x2e0>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d004      	beq.n	8005000 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	6a1b      	ldr	r3, [r3, #32]
 8004ffa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800500a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800500e:	697a      	ldr	r2, [r7, #20]
 8005010:	6812      	ldr	r2, [r2, #0]
 8005012:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005014:	430b      	orrs	r3, r1
 8005016:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501e:	f023 010f 	bic.w	r1, r3, #15
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	430a      	orrs	r2, r1
 800502c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a91      	ldr	r2, [pc, #580]	@ (8005278 <UART_SetConfig+0x2e4>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d125      	bne.n	8005084 <UART_SetConfig+0xf0>
 8005038:	4b90      	ldr	r3, [pc, #576]	@ (800527c <UART_SetConfig+0x2e8>)
 800503a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800503e:	f003 0303 	and.w	r3, r3, #3
 8005042:	2b03      	cmp	r3, #3
 8005044:	d81a      	bhi.n	800507c <UART_SetConfig+0xe8>
 8005046:	a201      	add	r2, pc, #4	@ (adr r2, 800504c <UART_SetConfig+0xb8>)
 8005048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800504c:	0800505d 	.word	0x0800505d
 8005050:	0800506d 	.word	0x0800506d
 8005054:	08005065 	.word	0x08005065
 8005058:	08005075 	.word	0x08005075
 800505c:	2301      	movs	r3, #1
 800505e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005062:	e0d6      	b.n	8005212 <UART_SetConfig+0x27e>
 8005064:	2302      	movs	r3, #2
 8005066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800506a:	e0d2      	b.n	8005212 <UART_SetConfig+0x27e>
 800506c:	2304      	movs	r3, #4
 800506e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005072:	e0ce      	b.n	8005212 <UART_SetConfig+0x27e>
 8005074:	2308      	movs	r3, #8
 8005076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800507a:	e0ca      	b.n	8005212 <UART_SetConfig+0x27e>
 800507c:	2310      	movs	r3, #16
 800507e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005082:	e0c6      	b.n	8005212 <UART_SetConfig+0x27e>
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a7d      	ldr	r2, [pc, #500]	@ (8005280 <UART_SetConfig+0x2ec>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d138      	bne.n	8005100 <UART_SetConfig+0x16c>
 800508e:	4b7b      	ldr	r3, [pc, #492]	@ (800527c <UART_SetConfig+0x2e8>)
 8005090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005094:	f003 030c 	and.w	r3, r3, #12
 8005098:	2b0c      	cmp	r3, #12
 800509a:	d82d      	bhi.n	80050f8 <UART_SetConfig+0x164>
 800509c:	a201      	add	r2, pc, #4	@ (adr r2, 80050a4 <UART_SetConfig+0x110>)
 800509e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a2:	bf00      	nop
 80050a4:	080050d9 	.word	0x080050d9
 80050a8:	080050f9 	.word	0x080050f9
 80050ac:	080050f9 	.word	0x080050f9
 80050b0:	080050f9 	.word	0x080050f9
 80050b4:	080050e9 	.word	0x080050e9
 80050b8:	080050f9 	.word	0x080050f9
 80050bc:	080050f9 	.word	0x080050f9
 80050c0:	080050f9 	.word	0x080050f9
 80050c4:	080050e1 	.word	0x080050e1
 80050c8:	080050f9 	.word	0x080050f9
 80050cc:	080050f9 	.word	0x080050f9
 80050d0:	080050f9 	.word	0x080050f9
 80050d4:	080050f1 	.word	0x080050f1
 80050d8:	2300      	movs	r3, #0
 80050da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050de:	e098      	b.n	8005212 <UART_SetConfig+0x27e>
 80050e0:	2302      	movs	r3, #2
 80050e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050e6:	e094      	b.n	8005212 <UART_SetConfig+0x27e>
 80050e8:	2304      	movs	r3, #4
 80050ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050ee:	e090      	b.n	8005212 <UART_SetConfig+0x27e>
 80050f0:	2308      	movs	r3, #8
 80050f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050f6:	e08c      	b.n	8005212 <UART_SetConfig+0x27e>
 80050f8:	2310      	movs	r3, #16
 80050fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050fe:	e088      	b.n	8005212 <UART_SetConfig+0x27e>
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a5f      	ldr	r2, [pc, #380]	@ (8005284 <UART_SetConfig+0x2f0>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d125      	bne.n	8005156 <UART_SetConfig+0x1c2>
 800510a:	4b5c      	ldr	r3, [pc, #368]	@ (800527c <UART_SetConfig+0x2e8>)
 800510c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005110:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005114:	2b30      	cmp	r3, #48	@ 0x30
 8005116:	d016      	beq.n	8005146 <UART_SetConfig+0x1b2>
 8005118:	2b30      	cmp	r3, #48	@ 0x30
 800511a:	d818      	bhi.n	800514e <UART_SetConfig+0x1ba>
 800511c:	2b20      	cmp	r3, #32
 800511e:	d00a      	beq.n	8005136 <UART_SetConfig+0x1a2>
 8005120:	2b20      	cmp	r3, #32
 8005122:	d814      	bhi.n	800514e <UART_SetConfig+0x1ba>
 8005124:	2b00      	cmp	r3, #0
 8005126:	d002      	beq.n	800512e <UART_SetConfig+0x19a>
 8005128:	2b10      	cmp	r3, #16
 800512a:	d008      	beq.n	800513e <UART_SetConfig+0x1aa>
 800512c:	e00f      	b.n	800514e <UART_SetConfig+0x1ba>
 800512e:	2300      	movs	r3, #0
 8005130:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005134:	e06d      	b.n	8005212 <UART_SetConfig+0x27e>
 8005136:	2302      	movs	r3, #2
 8005138:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800513c:	e069      	b.n	8005212 <UART_SetConfig+0x27e>
 800513e:	2304      	movs	r3, #4
 8005140:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005144:	e065      	b.n	8005212 <UART_SetConfig+0x27e>
 8005146:	2308      	movs	r3, #8
 8005148:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800514c:	e061      	b.n	8005212 <UART_SetConfig+0x27e>
 800514e:	2310      	movs	r3, #16
 8005150:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005154:	e05d      	b.n	8005212 <UART_SetConfig+0x27e>
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a4b      	ldr	r2, [pc, #300]	@ (8005288 <UART_SetConfig+0x2f4>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d125      	bne.n	80051ac <UART_SetConfig+0x218>
 8005160:	4b46      	ldr	r3, [pc, #280]	@ (800527c <UART_SetConfig+0x2e8>)
 8005162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005166:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800516a:	2bc0      	cmp	r3, #192	@ 0xc0
 800516c:	d016      	beq.n	800519c <UART_SetConfig+0x208>
 800516e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005170:	d818      	bhi.n	80051a4 <UART_SetConfig+0x210>
 8005172:	2b80      	cmp	r3, #128	@ 0x80
 8005174:	d00a      	beq.n	800518c <UART_SetConfig+0x1f8>
 8005176:	2b80      	cmp	r3, #128	@ 0x80
 8005178:	d814      	bhi.n	80051a4 <UART_SetConfig+0x210>
 800517a:	2b00      	cmp	r3, #0
 800517c:	d002      	beq.n	8005184 <UART_SetConfig+0x1f0>
 800517e:	2b40      	cmp	r3, #64	@ 0x40
 8005180:	d008      	beq.n	8005194 <UART_SetConfig+0x200>
 8005182:	e00f      	b.n	80051a4 <UART_SetConfig+0x210>
 8005184:	2300      	movs	r3, #0
 8005186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800518a:	e042      	b.n	8005212 <UART_SetConfig+0x27e>
 800518c:	2302      	movs	r3, #2
 800518e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005192:	e03e      	b.n	8005212 <UART_SetConfig+0x27e>
 8005194:	2304      	movs	r3, #4
 8005196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800519a:	e03a      	b.n	8005212 <UART_SetConfig+0x27e>
 800519c:	2308      	movs	r3, #8
 800519e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051a2:	e036      	b.n	8005212 <UART_SetConfig+0x27e>
 80051a4:	2310      	movs	r3, #16
 80051a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051aa:	e032      	b.n	8005212 <UART_SetConfig+0x27e>
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a30      	ldr	r2, [pc, #192]	@ (8005274 <UART_SetConfig+0x2e0>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d12a      	bne.n	800520c <UART_SetConfig+0x278>
 80051b6:	4b31      	ldr	r3, [pc, #196]	@ (800527c <UART_SetConfig+0x2e8>)
 80051b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80051c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80051c4:	d01a      	beq.n	80051fc <UART_SetConfig+0x268>
 80051c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80051ca:	d81b      	bhi.n	8005204 <UART_SetConfig+0x270>
 80051cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051d0:	d00c      	beq.n	80051ec <UART_SetConfig+0x258>
 80051d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051d6:	d815      	bhi.n	8005204 <UART_SetConfig+0x270>
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d003      	beq.n	80051e4 <UART_SetConfig+0x250>
 80051dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051e0:	d008      	beq.n	80051f4 <UART_SetConfig+0x260>
 80051e2:	e00f      	b.n	8005204 <UART_SetConfig+0x270>
 80051e4:	2300      	movs	r3, #0
 80051e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051ea:	e012      	b.n	8005212 <UART_SetConfig+0x27e>
 80051ec:	2302      	movs	r3, #2
 80051ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051f2:	e00e      	b.n	8005212 <UART_SetConfig+0x27e>
 80051f4:	2304      	movs	r3, #4
 80051f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051fa:	e00a      	b.n	8005212 <UART_SetConfig+0x27e>
 80051fc:	2308      	movs	r3, #8
 80051fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005202:	e006      	b.n	8005212 <UART_SetConfig+0x27e>
 8005204:	2310      	movs	r3, #16
 8005206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800520a:	e002      	b.n	8005212 <UART_SetConfig+0x27e>
 800520c:	2310      	movs	r3, #16
 800520e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4a17      	ldr	r2, [pc, #92]	@ (8005274 <UART_SetConfig+0x2e0>)
 8005218:	4293      	cmp	r3, r2
 800521a:	f040 80a8 	bne.w	800536e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800521e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005222:	2b08      	cmp	r3, #8
 8005224:	d834      	bhi.n	8005290 <UART_SetConfig+0x2fc>
 8005226:	a201      	add	r2, pc, #4	@ (adr r2, 800522c <UART_SetConfig+0x298>)
 8005228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522c:	08005251 	.word	0x08005251
 8005230:	08005291 	.word	0x08005291
 8005234:	08005259 	.word	0x08005259
 8005238:	08005291 	.word	0x08005291
 800523c:	0800525f 	.word	0x0800525f
 8005240:	08005291 	.word	0x08005291
 8005244:	08005291 	.word	0x08005291
 8005248:	08005291 	.word	0x08005291
 800524c:	08005267 	.word	0x08005267
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005250:	f7fe f92c 	bl	80034ac <HAL_RCC_GetPCLK1Freq>
 8005254:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005256:	e021      	b.n	800529c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005258:	4b0c      	ldr	r3, [pc, #48]	@ (800528c <UART_SetConfig+0x2f8>)
 800525a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800525c:	e01e      	b.n	800529c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800525e:	f7fe f8b7 	bl	80033d0 <HAL_RCC_GetSysClockFreq>
 8005262:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005264:	e01a      	b.n	800529c <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005266:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800526a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800526c:	e016      	b.n	800529c <UART_SetConfig+0x308>
 800526e:	bf00      	nop
 8005270:	cfff69f3 	.word	0xcfff69f3
 8005274:	40008000 	.word	0x40008000
 8005278:	40013800 	.word	0x40013800
 800527c:	40021000 	.word	0x40021000
 8005280:	40004400 	.word	0x40004400
 8005284:	40004800 	.word	0x40004800
 8005288:	40004c00 	.word	0x40004c00
 800528c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005290:	2300      	movs	r3, #0
 8005292:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800529a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800529c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529e:	2b00      	cmp	r3, #0
 80052a0:	f000 812a 	beq.w	80054f8 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a8:	4a9e      	ldr	r2, [pc, #632]	@ (8005524 <UART_SetConfig+0x590>)
 80052aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052ae:	461a      	mov	r2, r3
 80052b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80052b6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	685a      	ldr	r2, [r3, #4]
 80052bc:	4613      	mov	r3, r2
 80052be:	005b      	lsls	r3, r3, #1
 80052c0:	4413      	add	r3, r2
 80052c2:	69ba      	ldr	r2, [r7, #24]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d305      	bcc.n	80052d4 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80052ce:	69ba      	ldr	r2, [r7, #24]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d903      	bls.n	80052dc <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80052da:	e10d      	b.n	80054f8 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052de:	2200      	movs	r2, #0
 80052e0:	60bb      	str	r3, [r7, #8]
 80052e2:	60fa      	str	r2, [r7, #12]
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e8:	4a8e      	ldr	r2, [pc, #568]	@ (8005524 <UART_SetConfig+0x590>)
 80052ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	2200      	movs	r2, #0
 80052f2:	603b      	str	r3, [r7, #0]
 80052f4:	607a      	str	r2, [r7, #4]
 80052f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80052fe:	f7fb fc7b 	bl	8000bf8 <__aeabi_uldivmod>
 8005302:	4602      	mov	r2, r0
 8005304:	460b      	mov	r3, r1
 8005306:	4610      	mov	r0, r2
 8005308:	4619      	mov	r1, r3
 800530a:	f04f 0200 	mov.w	r2, #0
 800530e:	f04f 0300 	mov.w	r3, #0
 8005312:	020b      	lsls	r3, r1, #8
 8005314:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005318:	0202      	lsls	r2, r0, #8
 800531a:	6979      	ldr	r1, [r7, #20]
 800531c:	6849      	ldr	r1, [r1, #4]
 800531e:	0849      	lsrs	r1, r1, #1
 8005320:	2000      	movs	r0, #0
 8005322:	460c      	mov	r4, r1
 8005324:	4605      	mov	r5, r0
 8005326:	eb12 0804 	adds.w	r8, r2, r4
 800532a:	eb43 0905 	adc.w	r9, r3, r5
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	469a      	mov	sl, r3
 8005336:	4693      	mov	fp, r2
 8005338:	4652      	mov	r2, sl
 800533a:	465b      	mov	r3, fp
 800533c:	4640      	mov	r0, r8
 800533e:	4649      	mov	r1, r9
 8005340:	f7fb fc5a 	bl	8000bf8 <__aeabi_uldivmod>
 8005344:	4602      	mov	r2, r0
 8005346:	460b      	mov	r3, r1
 8005348:	4613      	mov	r3, r2
 800534a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800534c:	6a3b      	ldr	r3, [r7, #32]
 800534e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005352:	d308      	bcc.n	8005366 <UART_SetConfig+0x3d2>
 8005354:	6a3b      	ldr	r3, [r7, #32]
 8005356:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800535a:	d204      	bcs.n	8005366 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6a3a      	ldr	r2, [r7, #32]
 8005362:	60da      	str	r2, [r3, #12]
 8005364:	e0c8      	b.n	80054f8 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800536c:	e0c4      	b.n	80054f8 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	69db      	ldr	r3, [r3, #28]
 8005372:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005376:	d167      	bne.n	8005448 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005378:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800537c:	2b08      	cmp	r3, #8
 800537e:	d828      	bhi.n	80053d2 <UART_SetConfig+0x43e>
 8005380:	a201      	add	r2, pc, #4	@ (adr r2, 8005388 <UART_SetConfig+0x3f4>)
 8005382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005386:	bf00      	nop
 8005388:	080053ad 	.word	0x080053ad
 800538c:	080053b5 	.word	0x080053b5
 8005390:	080053bd 	.word	0x080053bd
 8005394:	080053d3 	.word	0x080053d3
 8005398:	080053c3 	.word	0x080053c3
 800539c:	080053d3 	.word	0x080053d3
 80053a0:	080053d3 	.word	0x080053d3
 80053a4:	080053d3 	.word	0x080053d3
 80053a8:	080053cb 	.word	0x080053cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053ac:	f7fe f87e 	bl	80034ac <HAL_RCC_GetPCLK1Freq>
 80053b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053b2:	e014      	b.n	80053de <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053b4:	f7fe f890 	bl	80034d8 <HAL_RCC_GetPCLK2Freq>
 80053b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053ba:	e010      	b.n	80053de <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053bc:	4b5a      	ldr	r3, [pc, #360]	@ (8005528 <UART_SetConfig+0x594>)
 80053be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80053c0:	e00d      	b.n	80053de <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053c2:	f7fe f805 	bl	80033d0 <HAL_RCC_GetSysClockFreq>
 80053c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053c8:	e009      	b.n	80053de <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80053d0:	e005      	b.n	80053de <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80053d2:	2300      	movs	r3, #0
 80053d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80053dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80053de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	f000 8089 	beq.w	80054f8 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ea:	4a4e      	ldr	r2, [pc, #312]	@ (8005524 <UART_SetConfig+0x590>)
 80053ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053f0:	461a      	mov	r2, r3
 80053f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80053f8:	005a      	lsls	r2, r3, #1
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	085b      	lsrs	r3, r3, #1
 8005400:	441a      	add	r2, r3
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	fbb2 f3f3 	udiv	r3, r2, r3
 800540a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800540c:	6a3b      	ldr	r3, [r7, #32]
 800540e:	2b0f      	cmp	r3, #15
 8005410:	d916      	bls.n	8005440 <UART_SetConfig+0x4ac>
 8005412:	6a3b      	ldr	r3, [r7, #32]
 8005414:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005418:	d212      	bcs.n	8005440 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800541a:	6a3b      	ldr	r3, [r7, #32]
 800541c:	b29b      	uxth	r3, r3
 800541e:	f023 030f 	bic.w	r3, r3, #15
 8005422:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005424:	6a3b      	ldr	r3, [r7, #32]
 8005426:	085b      	lsrs	r3, r3, #1
 8005428:	b29b      	uxth	r3, r3
 800542a:	f003 0307 	and.w	r3, r3, #7
 800542e:	b29a      	uxth	r2, r3
 8005430:	8bfb      	ldrh	r3, [r7, #30]
 8005432:	4313      	orrs	r3, r2
 8005434:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	8bfa      	ldrh	r2, [r7, #30]
 800543c:	60da      	str	r2, [r3, #12]
 800543e:	e05b      	b.n	80054f8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005446:	e057      	b.n	80054f8 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005448:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800544c:	2b08      	cmp	r3, #8
 800544e:	d828      	bhi.n	80054a2 <UART_SetConfig+0x50e>
 8005450:	a201      	add	r2, pc, #4	@ (adr r2, 8005458 <UART_SetConfig+0x4c4>)
 8005452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005456:	bf00      	nop
 8005458:	0800547d 	.word	0x0800547d
 800545c:	08005485 	.word	0x08005485
 8005460:	0800548d 	.word	0x0800548d
 8005464:	080054a3 	.word	0x080054a3
 8005468:	08005493 	.word	0x08005493
 800546c:	080054a3 	.word	0x080054a3
 8005470:	080054a3 	.word	0x080054a3
 8005474:	080054a3 	.word	0x080054a3
 8005478:	0800549b 	.word	0x0800549b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800547c:	f7fe f816 	bl	80034ac <HAL_RCC_GetPCLK1Freq>
 8005480:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005482:	e014      	b.n	80054ae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005484:	f7fe f828 	bl	80034d8 <HAL_RCC_GetPCLK2Freq>
 8005488:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800548a:	e010      	b.n	80054ae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800548c:	4b26      	ldr	r3, [pc, #152]	@ (8005528 <UART_SetConfig+0x594>)
 800548e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005490:	e00d      	b.n	80054ae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005492:	f7fd ff9d 	bl	80033d0 <HAL_RCC_GetSysClockFreq>
 8005496:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005498:	e009      	b.n	80054ae <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800549a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800549e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80054a0:	e005      	b.n	80054ae <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80054a2:	2300      	movs	r3, #0
 80054a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80054ac:	bf00      	nop
    }

    if (pclk != 0U)
 80054ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d021      	beq.n	80054f8 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b8:	4a1a      	ldr	r2, [pc, #104]	@ (8005524 <UART_SetConfig+0x590>)
 80054ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054be:	461a      	mov	r2, r3
 80054c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	085b      	lsrs	r3, r3, #1
 80054cc:	441a      	add	r2, r3
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80054d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054d8:	6a3b      	ldr	r3, [r7, #32]
 80054da:	2b0f      	cmp	r3, #15
 80054dc:	d909      	bls.n	80054f2 <UART_SetConfig+0x55e>
 80054de:	6a3b      	ldr	r3, [r7, #32]
 80054e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054e4:	d205      	bcs.n	80054f2 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80054e6:	6a3b      	ldr	r3, [r7, #32]
 80054e8:	b29a      	uxth	r2, r3
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	60da      	str	r2, [r3, #12]
 80054f0:	e002      	b.n	80054f8 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	2201      	movs	r2, #1
 8005504:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	2200      	movs	r2, #0
 800550c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	2200      	movs	r2, #0
 8005512:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005514:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005518:	4618      	mov	r0, r3
 800551a:	3730      	adds	r7, #48	@ 0x30
 800551c:	46bd      	mov	sp, r7
 800551e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005522:	bf00      	nop
 8005524:	080084a8 	.word	0x080084a8
 8005528:	00f42400 	.word	0x00f42400

0800552c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800552c:	b480      	push	{r7}
 800552e:	b083      	sub	sp, #12
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005538:	f003 0308 	and.w	r3, r3, #8
 800553c:	2b00      	cmp	r3, #0
 800553e:	d00a      	beq.n	8005556 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	430a      	orrs	r2, r1
 8005554:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b00      	cmp	r3, #0
 8005560:	d00a      	beq.n	8005578 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	430a      	orrs	r2, r1
 8005576:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800557c:	f003 0302 	and.w	r3, r3, #2
 8005580:	2b00      	cmp	r3, #0
 8005582:	d00a      	beq.n	800559a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	430a      	orrs	r2, r1
 8005598:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800559e:	f003 0304 	and.w	r3, r3, #4
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00a      	beq.n	80055bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	430a      	orrs	r2, r1
 80055ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c0:	f003 0310 	and.w	r3, r3, #16
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00a      	beq.n	80055de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	430a      	orrs	r2, r1
 80055dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e2:	f003 0320 	and.w	r3, r3, #32
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00a      	beq.n	8005600 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	430a      	orrs	r2, r1
 80055fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005608:	2b00      	cmp	r3, #0
 800560a:	d01a      	beq.n	8005642 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	430a      	orrs	r2, r1
 8005620:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005626:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800562a:	d10a      	bne.n	8005642 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	430a      	orrs	r2, r1
 8005640:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00a      	beq.n	8005664 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	430a      	orrs	r2, r1
 8005662:	605a      	str	r2, [r3, #4]
  }
}
 8005664:	bf00      	nop
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b098      	sub	sp, #96	@ 0x60
 8005674:	af02      	add	r7, sp, #8
 8005676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005680:	f7fc fdc6 	bl	8002210 <HAL_GetTick>
 8005684:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0308 	and.w	r3, r3, #8
 8005690:	2b08      	cmp	r3, #8
 8005692:	d12f      	bne.n	80056f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005694:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005698:	9300      	str	r3, [sp, #0]
 800569a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800569c:	2200      	movs	r2, #0
 800569e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f88e 	bl	80057c4 <UART_WaitOnFlagUntilTimeout>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d022      	beq.n	80056f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056b6:	e853 3f00 	ldrex	r3, [r3]
 80056ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	461a      	mov	r2, r3
 80056ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80056ce:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056d4:	e841 2300 	strex	r3, r2, [r1]
 80056d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d1e6      	bne.n	80056ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2220      	movs	r2, #32
 80056e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056f0:	2303      	movs	r3, #3
 80056f2:	e063      	b.n	80057bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0304 	and.w	r3, r3, #4
 80056fe:	2b04      	cmp	r3, #4
 8005700:	d149      	bne.n	8005796 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005702:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005706:	9300      	str	r3, [sp, #0]
 8005708:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800570a:	2200      	movs	r2, #0
 800570c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 f857 	bl	80057c4 <UART_WaitOnFlagUntilTimeout>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d03c      	beq.n	8005796 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005724:	e853 3f00 	ldrex	r3, [r3]
 8005728:	623b      	str	r3, [r7, #32]
   return(result);
 800572a:	6a3b      	ldr	r3, [r7, #32]
 800572c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005730:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	461a      	mov	r2, r3
 8005738:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800573a:	633b      	str	r3, [r7, #48]	@ 0x30
 800573c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005740:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005742:	e841 2300 	strex	r3, r2, [r1]
 8005746:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1e6      	bne.n	800571c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	3308      	adds	r3, #8
 8005754:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	e853 3f00 	ldrex	r3, [r3]
 800575c:	60fb      	str	r3, [r7, #12]
   return(result);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f023 0301 	bic.w	r3, r3, #1
 8005764:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	3308      	adds	r3, #8
 800576c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800576e:	61fa      	str	r2, [r7, #28]
 8005770:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005772:	69b9      	ldr	r1, [r7, #24]
 8005774:	69fa      	ldr	r2, [r7, #28]
 8005776:	e841 2300 	strex	r3, r2, [r1]
 800577a:	617b      	str	r3, [r7, #20]
   return(result);
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d1e5      	bne.n	800574e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2220      	movs	r2, #32
 8005786:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	e012      	b.n	80057bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2220      	movs	r2, #32
 800579a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2220      	movs	r2, #32
 80057a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2200      	movs	r2, #0
 80057b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80057ba:	2300      	movs	r3, #0
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3758      	adds	r7, #88	@ 0x58
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	603b      	str	r3, [r7, #0]
 80057d0:	4613      	mov	r3, r2
 80057d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057d4:	e04f      	b.n	8005876 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057dc:	d04b      	beq.n	8005876 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057de:	f7fc fd17 	bl	8002210 <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	69ba      	ldr	r2, [r7, #24]
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d302      	bcc.n	80057f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d101      	bne.n	80057f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	e04e      	b.n	8005896 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b00      	cmp	r3, #0
 8005804:	d037      	beq.n	8005876 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	2b80      	cmp	r3, #128	@ 0x80
 800580a:	d034      	beq.n	8005876 <UART_WaitOnFlagUntilTimeout+0xb2>
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	2b40      	cmp	r3, #64	@ 0x40
 8005810:	d031      	beq.n	8005876 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	69db      	ldr	r3, [r3, #28]
 8005818:	f003 0308 	and.w	r3, r3, #8
 800581c:	2b08      	cmp	r3, #8
 800581e:	d110      	bne.n	8005842 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2208      	movs	r2, #8
 8005826:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005828:	68f8      	ldr	r0, [r7, #12]
 800582a:	f000 f838 	bl	800589e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2208      	movs	r2, #8
 8005832:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e029      	b.n	8005896 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	69db      	ldr	r3, [r3, #28]
 8005848:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800584c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005850:	d111      	bne.n	8005876 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800585a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f000 f81e 	bl	800589e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2220      	movs	r2, #32
 8005866:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2200      	movs	r2, #0
 800586e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e00f      	b.n	8005896 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	69da      	ldr	r2, [r3, #28]
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	4013      	ands	r3, r2
 8005880:	68ba      	ldr	r2, [r7, #8]
 8005882:	429a      	cmp	r2, r3
 8005884:	bf0c      	ite	eq
 8005886:	2301      	moveq	r3, #1
 8005888:	2300      	movne	r3, #0
 800588a:	b2db      	uxtb	r3, r3
 800588c:	461a      	mov	r2, r3
 800588e:	79fb      	ldrb	r3, [r7, #7]
 8005890:	429a      	cmp	r2, r3
 8005892:	d0a0      	beq.n	80057d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3710      	adds	r7, #16
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}

0800589e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800589e:	b480      	push	{r7}
 80058a0:	b095      	sub	sp, #84	@ 0x54
 80058a2:	af00      	add	r7, sp, #0
 80058a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058ae:	e853 3f00 	ldrex	r3, [r3]
 80058b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	461a      	mov	r2, r3
 80058c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80058c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058cc:	e841 2300 	strex	r3, r2, [r1]
 80058d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d1e6      	bne.n	80058a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	3308      	adds	r3, #8
 80058de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e0:	6a3b      	ldr	r3, [r7, #32]
 80058e2:	e853 3f00 	ldrex	r3, [r3]
 80058e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058ee:	f023 0301 	bic.w	r3, r3, #1
 80058f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	3308      	adds	r3, #8
 80058fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005900:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005902:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005904:	e841 2300 	strex	r3, r2, [r1]
 8005908:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800590a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1e3      	bne.n	80058d8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005914:	2b01      	cmp	r3, #1
 8005916:	d118      	bne.n	800594a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	e853 3f00 	ldrex	r3, [r3]
 8005924:	60bb      	str	r3, [r7, #8]
   return(result);
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	f023 0310 	bic.w	r3, r3, #16
 800592c:	647b      	str	r3, [r7, #68]	@ 0x44
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	461a      	mov	r2, r3
 8005934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005936:	61bb      	str	r3, [r7, #24]
 8005938:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593a:	6979      	ldr	r1, [r7, #20]
 800593c:	69ba      	ldr	r2, [r7, #24]
 800593e:	e841 2300 	strex	r3, r2, [r1]
 8005942:	613b      	str	r3, [r7, #16]
   return(result);
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1e6      	bne.n	8005918 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2220      	movs	r2, #32
 800594e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800595e:	bf00      	nop
 8005960:	3754      	adds	r7, #84	@ 0x54
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr

0800596a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800596a:	b480      	push	{r7}
 800596c:	b085      	sub	sp, #20
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005978:	2b01      	cmp	r3, #1
 800597a:	d101      	bne.n	8005980 <HAL_UARTEx_DisableFifoMode+0x16>
 800597c:	2302      	movs	r3, #2
 800597e:	e027      	b.n	80059d0 <HAL_UARTEx_DisableFifoMode+0x66>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2224      	movs	r2, #36	@ 0x24
 800598c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f022 0201 	bic.w	r2, r2, #1
 80059a6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80059ae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2220      	movs	r2, #32
 80059c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3714      	adds	r7, #20
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d101      	bne.n	80059f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80059f0:	2302      	movs	r3, #2
 80059f2:	e02d      	b.n	8005a50 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2224      	movs	r2, #36	@ 0x24
 8005a00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f022 0201 	bic.w	r2, r2, #1
 8005a1a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	683a      	ldr	r2, [r7, #0]
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 f84f 	bl	8005ad4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2220      	movs	r2, #32
 8005a42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d101      	bne.n	8005a70 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005a6c:	2302      	movs	r3, #2
 8005a6e:	e02d      	b.n	8005acc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2224      	movs	r2, #36	@ 0x24
 8005a7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f022 0201 	bic.w	r2, r2, #1
 8005a96:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	683a      	ldr	r2, [r7, #0]
 8005aa8:	430a      	orrs	r2, r1
 8005aaa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 f811 	bl	8005ad4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2220      	movs	r2, #32
 8005abe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3710      	adds	r7, #16
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b085      	sub	sp, #20
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d108      	bne.n	8005af6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005af4:	e031      	b.n	8005b5a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005af6:	2308      	movs	r3, #8
 8005af8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005afa:	2308      	movs	r3, #8
 8005afc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	0e5b      	lsrs	r3, r3, #25
 8005b06:	b2db      	uxtb	r3, r3
 8005b08:	f003 0307 	and.w	r3, r3, #7
 8005b0c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	0f5b      	lsrs	r3, r3, #29
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	f003 0307 	and.w	r3, r3, #7
 8005b1c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b1e:	7bbb      	ldrb	r3, [r7, #14]
 8005b20:	7b3a      	ldrb	r2, [r7, #12]
 8005b22:	4911      	ldr	r1, [pc, #68]	@ (8005b68 <UARTEx_SetNbDataToProcess+0x94>)
 8005b24:	5c8a      	ldrb	r2, [r1, r2]
 8005b26:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005b2a:	7b3a      	ldrb	r2, [r7, #12]
 8005b2c:	490f      	ldr	r1, [pc, #60]	@ (8005b6c <UARTEx_SetNbDataToProcess+0x98>)
 8005b2e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b30:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b34:	b29a      	uxth	r2, r3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b3c:	7bfb      	ldrb	r3, [r7, #15]
 8005b3e:	7b7a      	ldrb	r2, [r7, #13]
 8005b40:	4909      	ldr	r1, [pc, #36]	@ (8005b68 <UARTEx_SetNbDataToProcess+0x94>)
 8005b42:	5c8a      	ldrb	r2, [r1, r2]
 8005b44:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005b48:	7b7a      	ldrb	r2, [r7, #13]
 8005b4a:	4908      	ldr	r1, [pc, #32]	@ (8005b6c <UARTEx_SetNbDataToProcess+0x98>)
 8005b4c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b4e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b52:	b29a      	uxth	r2, r3
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005b5a:	bf00      	nop
 8005b5c:	3714      	adds	r7, #20
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr
 8005b66:	bf00      	nop
 8005b68:	080084c0 	.word	0x080084c0
 8005b6c:	080084c8 	.word	0x080084c8

08005b70 <__cvt>:
 8005b70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b74:	ec57 6b10 	vmov	r6, r7, d0
 8005b78:	2f00      	cmp	r7, #0
 8005b7a:	460c      	mov	r4, r1
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	463b      	mov	r3, r7
 8005b80:	bfbb      	ittet	lt
 8005b82:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005b86:	461f      	movlt	r7, r3
 8005b88:	2300      	movge	r3, #0
 8005b8a:	232d      	movlt	r3, #45	@ 0x2d
 8005b8c:	700b      	strb	r3, [r1, #0]
 8005b8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b90:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005b94:	4691      	mov	r9, r2
 8005b96:	f023 0820 	bic.w	r8, r3, #32
 8005b9a:	bfbc      	itt	lt
 8005b9c:	4632      	movlt	r2, r6
 8005b9e:	4616      	movlt	r6, r2
 8005ba0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ba4:	d005      	beq.n	8005bb2 <__cvt+0x42>
 8005ba6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005baa:	d100      	bne.n	8005bae <__cvt+0x3e>
 8005bac:	3401      	adds	r4, #1
 8005bae:	2102      	movs	r1, #2
 8005bb0:	e000      	b.n	8005bb4 <__cvt+0x44>
 8005bb2:	2103      	movs	r1, #3
 8005bb4:	ab03      	add	r3, sp, #12
 8005bb6:	9301      	str	r3, [sp, #4]
 8005bb8:	ab02      	add	r3, sp, #8
 8005bba:	9300      	str	r3, [sp, #0]
 8005bbc:	ec47 6b10 	vmov	d0, r6, r7
 8005bc0:	4653      	mov	r3, sl
 8005bc2:	4622      	mov	r2, r4
 8005bc4:	f000 fed0 	bl	8006968 <_dtoa_r>
 8005bc8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005bcc:	4605      	mov	r5, r0
 8005bce:	d119      	bne.n	8005c04 <__cvt+0x94>
 8005bd0:	f019 0f01 	tst.w	r9, #1
 8005bd4:	d00e      	beq.n	8005bf4 <__cvt+0x84>
 8005bd6:	eb00 0904 	add.w	r9, r0, r4
 8005bda:	2200      	movs	r2, #0
 8005bdc:	2300      	movs	r3, #0
 8005bde:	4630      	mov	r0, r6
 8005be0:	4639      	mov	r1, r7
 8005be2:	f7fa ff99 	bl	8000b18 <__aeabi_dcmpeq>
 8005be6:	b108      	cbz	r0, 8005bec <__cvt+0x7c>
 8005be8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005bec:	2230      	movs	r2, #48	@ 0x30
 8005bee:	9b03      	ldr	r3, [sp, #12]
 8005bf0:	454b      	cmp	r3, r9
 8005bf2:	d31e      	bcc.n	8005c32 <__cvt+0xc2>
 8005bf4:	9b03      	ldr	r3, [sp, #12]
 8005bf6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005bf8:	1b5b      	subs	r3, r3, r5
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	6013      	str	r3, [r2, #0]
 8005bfe:	b004      	add	sp, #16
 8005c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c04:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005c08:	eb00 0904 	add.w	r9, r0, r4
 8005c0c:	d1e5      	bne.n	8005bda <__cvt+0x6a>
 8005c0e:	7803      	ldrb	r3, [r0, #0]
 8005c10:	2b30      	cmp	r3, #48	@ 0x30
 8005c12:	d10a      	bne.n	8005c2a <__cvt+0xba>
 8005c14:	2200      	movs	r2, #0
 8005c16:	2300      	movs	r3, #0
 8005c18:	4630      	mov	r0, r6
 8005c1a:	4639      	mov	r1, r7
 8005c1c:	f7fa ff7c 	bl	8000b18 <__aeabi_dcmpeq>
 8005c20:	b918      	cbnz	r0, 8005c2a <__cvt+0xba>
 8005c22:	f1c4 0401 	rsb	r4, r4, #1
 8005c26:	f8ca 4000 	str.w	r4, [sl]
 8005c2a:	f8da 3000 	ldr.w	r3, [sl]
 8005c2e:	4499      	add	r9, r3
 8005c30:	e7d3      	b.n	8005bda <__cvt+0x6a>
 8005c32:	1c59      	adds	r1, r3, #1
 8005c34:	9103      	str	r1, [sp, #12]
 8005c36:	701a      	strb	r2, [r3, #0]
 8005c38:	e7d9      	b.n	8005bee <__cvt+0x7e>

08005c3a <__exponent>:
 8005c3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c3c:	2900      	cmp	r1, #0
 8005c3e:	bfba      	itte	lt
 8005c40:	4249      	neglt	r1, r1
 8005c42:	232d      	movlt	r3, #45	@ 0x2d
 8005c44:	232b      	movge	r3, #43	@ 0x2b
 8005c46:	2909      	cmp	r1, #9
 8005c48:	7002      	strb	r2, [r0, #0]
 8005c4a:	7043      	strb	r3, [r0, #1]
 8005c4c:	dd29      	ble.n	8005ca2 <__exponent+0x68>
 8005c4e:	f10d 0307 	add.w	r3, sp, #7
 8005c52:	461d      	mov	r5, r3
 8005c54:	270a      	movs	r7, #10
 8005c56:	461a      	mov	r2, r3
 8005c58:	fbb1 f6f7 	udiv	r6, r1, r7
 8005c5c:	fb07 1416 	mls	r4, r7, r6, r1
 8005c60:	3430      	adds	r4, #48	@ 0x30
 8005c62:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005c66:	460c      	mov	r4, r1
 8005c68:	2c63      	cmp	r4, #99	@ 0x63
 8005c6a:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c6e:	4631      	mov	r1, r6
 8005c70:	dcf1      	bgt.n	8005c56 <__exponent+0x1c>
 8005c72:	3130      	adds	r1, #48	@ 0x30
 8005c74:	1e94      	subs	r4, r2, #2
 8005c76:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005c7a:	1c41      	adds	r1, r0, #1
 8005c7c:	4623      	mov	r3, r4
 8005c7e:	42ab      	cmp	r3, r5
 8005c80:	d30a      	bcc.n	8005c98 <__exponent+0x5e>
 8005c82:	f10d 0309 	add.w	r3, sp, #9
 8005c86:	1a9b      	subs	r3, r3, r2
 8005c88:	42ac      	cmp	r4, r5
 8005c8a:	bf88      	it	hi
 8005c8c:	2300      	movhi	r3, #0
 8005c8e:	3302      	adds	r3, #2
 8005c90:	4403      	add	r3, r0
 8005c92:	1a18      	subs	r0, r3, r0
 8005c94:	b003      	add	sp, #12
 8005c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c98:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005c9c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005ca0:	e7ed      	b.n	8005c7e <__exponent+0x44>
 8005ca2:	2330      	movs	r3, #48	@ 0x30
 8005ca4:	3130      	adds	r1, #48	@ 0x30
 8005ca6:	7083      	strb	r3, [r0, #2]
 8005ca8:	70c1      	strb	r1, [r0, #3]
 8005caa:	1d03      	adds	r3, r0, #4
 8005cac:	e7f1      	b.n	8005c92 <__exponent+0x58>
	...

08005cb0 <_printf_float>:
 8005cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cb4:	b08d      	sub	sp, #52	@ 0x34
 8005cb6:	460c      	mov	r4, r1
 8005cb8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005cbc:	4616      	mov	r6, r2
 8005cbe:	461f      	mov	r7, r3
 8005cc0:	4605      	mov	r5, r0
 8005cc2:	f000 fd4f 	bl	8006764 <_localeconv_r>
 8005cc6:	6803      	ldr	r3, [r0, #0]
 8005cc8:	9304      	str	r3, [sp, #16]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f7fa faf8 	bl	80002c0 <strlen>
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cd4:	f8d8 3000 	ldr.w	r3, [r8]
 8005cd8:	9005      	str	r0, [sp, #20]
 8005cda:	3307      	adds	r3, #7
 8005cdc:	f023 0307 	bic.w	r3, r3, #7
 8005ce0:	f103 0208 	add.w	r2, r3, #8
 8005ce4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005ce8:	f8d4 b000 	ldr.w	fp, [r4]
 8005cec:	f8c8 2000 	str.w	r2, [r8]
 8005cf0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005cf4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005cf8:	9307      	str	r3, [sp, #28]
 8005cfa:	f8cd 8018 	str.w	r8, [sp, #24]
 8005cfe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005d02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d06:	4b9c      	ldr	r3, [pc, #624]	@ (8005f78 <_printf_float+0x2c8>)
 8005d08:	f04f 32ff 	mov.w	r2, #4294967295
 8005d0c:	f7fa ff36 	bl	8000b7c <__aeabi_dcmpun>
 8005d10:	bb70      	cbnz	r0, 8005d70 <_printf_float+0xc0>
 8005d12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d16:	4b98      	ldr	r3, [pc, #608]	@ (8005f78 <_printf_float+0x2c8>)
 8005d18:	f04f 32ff 	mov.w	r2, #4294967295
 8005d1c:	f7fa ff10 	bl	8000b40 <__aeabi_dcmple>
 8005d20:	bb30      	cbnz	r0, 8005d70 <_printf_float+0xc0>
 8005d22:	2200      	movs	r2, #0
 8005d24:	2300      	movs	r3, #0
 8005d26:	4640      	mov	r0, r8
 8005d28:	4649      	mov	r1, r9
 8005d2a:	f7fa feff 	bl	8000b2c <__aeabi_dcmplt>
 8005d2e:	b110      	cbz	r0, 8005d36 <_printf_float+0x86>
 8005d30:	232d      	movs	r3, #45	@ 0x2d
 8005d32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d36:	4a91      	ldr	r2, [pc, #580]	@ (8005f7c <_printf_float+0x2cc>)
 8005d38:	4b91      	ldr	r3, [pc, #580]	@ (8005f80 <_printf_float+0x2d0>)
 8005d3a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005d3e:	bf94      	ite	ls
 8005d40:	4690      	movls	r8, r2
 8005d42:	4698      	movhi	r8, r3
 8005d44:	2303      	movs	r3, #3
 8005d46:	6123      	str	r3, [r4, #16]
 8005d48:	f02b 0304 	bic.w	r3, fp, #4
 8005d4c:	6023      	str	r3, [r4, #0]
 8005d4e:	f04f 0900 	mov.w	r9, #0
 8005d52:	9700      	str	r7, [sp, #0]
 8005d54:	4633      	mov	r3, r6
 8005d56:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005d58:	4621      	mov	r1, r4
 8005d5a:	4628      	mov	r0, r5
 8005d5c:	f000 f9d2 	bl	8006104 <_printf_common>
 8005d60:	3001      	adds	r0, #1
 8005d62:	f040 808d 	bne.w	8005e80 <_printf_float+0x1d0>
 8005d66:	f04f 30ff 	mov.w	r0, #4294967295
 8005d6a:	b00d      	add	sp, #52	@ 0x34
 8005d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d70:	4642      	mov	r2, r8
 8005d72:	464b      	mov	r3, r9
 8005d74:	4640      	mov	r0, r8
 8005d76:	4649      	mov	r1, r9
 8005d78:	f7fa ff00 	bl	8000b7c <__aeabi_dcmpun>
 8005d7c:	b140      	cbz	r0, 8005d90 <_printf_float+0xe0>
 8005d7e:	464b      	mov	r3, r9
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	bfbc      	itt	lt
 8005d84:	232d      	movlt	r3, #45	@ 0x2d
 8005d86:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005d8a:	4a7e      	ldr	r2, [pc, #504]	@ (8005f84 <_printf_float+0x2d4>)
 8005d8c:	4b7e      	ldr	r3, [pc, #504]	@ (8005f88 <_printf_float+0x2d8>)
 8005d8e:	e7d4      	b.n	8005d3a <_printf_float+0x8a>
 8005d90:	6863      	ldr	r3, [r4, #4]
 8005d92:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005d96:	9206      	str	r2, [sp, #24]
 8005d98:	1c5a      	adds	r2, r3, #1
 8005d9a:	d13b      	bne.n	8005e14 <_printf_float+0x164>
 8005d9c:	2306      	movs	r3, #6
 8005d9e:	6063      	str	r3, [r4, #4]
 8005da0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005da4:	2300      	movs	r3, #0
 8005da6:	6022      	str	r2, [r4, #0]
 8005da8:	9303      	str	r3, [sp, #12]
 8005daa:	ab0a      	add	r3, sp, #40	@ 0x28
 8005dac:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005db0:	ab09      	add	r3, sp, #36	@ 0x24
 8005db2:	9300      	str	r3, [sp, #0]
 8005db4:	6861      	ldr	r1, [r4, #4]
 8005db6:	ec49 8b10 	vmov	d0, r8, r9
 8005dba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	f7ff fed6 	bl	8005b70 <__cvt>
 8005dc4:	9b06      	ldr	r3, [sp, #24]
 8005dc6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005dc8:	2b47      	cmp	r3, #71	@ 0x47
 8005dca:	4680      	mov	r8, r0
 8005dcc:	d129      	bne.n	8005e22 <_printf_float+0x172>
 8005dce:	1cc8      	adds	r0, r1, #3
 8005dd0:	db02      	blt.n	8005dd8 <_printf_float+0x128>
 8005dd2:	6863      	ldr	r3, [r4, #4]
 8005dd4:	4299      	cmp	r1, r3
 8005dd6:	dd41      	ble.n	8005e5c <_printf_float+0x1ac>
 8005dd8:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ddc:	fa5f fa8a 	uxtb.w	sl, sl
 8005de0:	3901      	subs	r1, #1
 8005de2:	4652      	mov	r2, sl
 8005de4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005de8:	9109      	str	r1, [sp, #36]	@ 0x24
 8005dea:	f7ff ff26 	bl	8005c3a <__exponent>
 8005dee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005df0:	1813      	adds	r3, r2, r0
 8005df2:	2a01      	cmp	r2, #1
 8005df4:	4681      	mov	r9, r0
 8005df6:	6123      	str	r3, [r4, #16]
 8005df8:	dc02      	bgt.n	8005e00 <_printf_float+0x150>
 8005dfa:	6822      	ldr	r2, [r4, #0]
 8005dfc:	07d2      	lsls	r2, r2, #31
 8005dfe:	d501      	bpl.n	8005e04 <_printf_float+0x154>
 8005e00:	3301      	adds	r3, #1
 8005e02:	6123      	str	r3, [r4, #16]
 8005e04:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d0a2      	beq.n	8005d52 <_printf_float+0xa2>
 8005e0c:	232d      	movs	r3, #45	@ 0x2d
 8005e0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e12:	e79e      	b.n	8005d52 <_printf_float+0xa2>
 8005e14:	9a06      	ldr	r2, [sp, #24]
 8005e16:	2a47      	cmp	r2, #71	@ 0x47
 8005e18:	d1c2      	bne.n	8005da0 <_printf_float+0xf0>
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d1c0      	bne.n	8005da0 <_printf_float+0xf0>
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e7bd      	b.n	8005d9e <_printf_float+0xee>
 8005e22:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e26:	d9db      	bls.n	8005de0 <_printf_float+0x130>
 8005e28:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005e2c:	d118      	bne.n	8005e60 <_printf_float+0x1b0>
 8005e2e:	2900      	cmp	r1, #0
 8005e30:	6863      	ldr	r3, [r4, #4]
 8005e32:	dd0b      	ble.n	8005e4c <_printf_float+0x19c>
 8005e34:	6121      	str	r1, [r4, #16]
 8005e36:	b913      	cbnz	r3, 8005e3e <_printf_float+0x18e>
 8005e38:	6822      	ldr	r2, [r4, #0]
 8005e3a:	07d0      	lsls	r0, r2, #31
 8005e3c:	d502      	bpl.n	8005e44 <_printf_float+0x194>
 8005e3e:	3301      	adds	r3, #1
 8005e40:	440b      	add	r3, r1
 8005e42:	6123      	str	r3, [r4, #16]
 8005e44:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005e46:	f04f 0900 	mov.w	r9, #0
 8005e4a:	e7db      	b.n	8005e04 <_printf_float+0x154>
 8005e4c:	b913      	cbnz	r3, 8005e54 <_printf_float+0x1a4>
 8005e4e:	6822      	ldr	r2, [r4, #0]
 8005e50:	07d2      	lsls	r2, r2, #31
 8005e52:	d501      	bpl.n	8005e58 <_printf_float+0x1a8>
 8005e54:	3302      	adds	r3, #2
 8005e56:	e7f4      	b.n	8005e42 <_printf_float+0x192>
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e7f2      	b.n	8005e42 <_printf_float+0x192>
 8005e5c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005e60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e62:	4299      	cmp	r1, r3
 8005e64:	db05      	blt.n	8005e72 <_printf_float+0x1c2>
 8005e66:	6823      	ldr	r3, [r4, #0]
 8005e68:	6121      	str	r1, [r4, #16]
 8005e6a:	07d8      	lsls	r0, r3, #31
 8005e6c:	d5ea      	bpl.n	8005e44 <_printf_float+0x194>
 8005e6e:	1c4b      	adds	r3, r1, #1
 8005e70:	e7e7      	b.n	8005e42 <_printf_float+0x192>
 8005e72:	2900      	cmp	r1, #0
 8005e74:	bfd4      	ite	le
 8005e76:	f1c1 0202 	rsble	r2, r1, #2
 8005e7a:	2201      	movgt	r2, #1
 8005e7c:	4413      	add	r3, r2
 8005e7e:	e7e0      	b.n	8005e42 <_printf_float+0x192>
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	055a      	lsls	r2, r3, #21
 8005e84:	d407      	bmi.n	8005e96 <_printf_float+0x1e6>
 8005e86:	6923      	ldr	r3, [r4, #16]
 8005e88:	4642      	mov	r2, r8
 8005e8a:	4631      	mov	r1, r6
 8005e8c:	4628      	mov	r0, r5
 8005e8e:	47b8      	blx	r7
 8005e90:	3001      	adds	r0, #1
 8005e92:	d12b      	bne.n	8005eec <_printf_float+0x23c>
 8005e94:	e767      	b.n	8005d66 <_printf_float+0xb6>
 8005e96:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e9a:	f240 80dd 	bls.w	8006058 <_printf_float+0x3a8>
 8005e9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	f7fa fe37 	bl	8000b18 <__aeabi_dcmpeq>
 8005eaa:	2800      	cmp	r0, #0
 8005eac:	d033      	beq.n	8005f16 <_printf_float+0x266>
 8005eae:	4a37      	ldr	r2, [pc, #220]	@ (8005f8c <_printf_float+0x2dc>)
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	4631      	mov	r1, r6
 8005eb4:	4628      	mov	r0, r5
 8005eb6:	47b8      	blx	r7
 8005eb8:	3001      	adds	r0, #1
 8005eba:	f43f af54 	beq.w	8005d66 <_printf_float+0xb6>
 8005ebe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005ec2:	4543      	cmp	r3, r8
 8005ec4:	db02      	blt.n	8005ecc <_printf_float+0x21c>
 8005ec6:	6823      	ldr	r3, [r4, #0]
 8005ec8:	07d8      	lsls	r0, r3, #31
 8005eca:	d50f      	bpl.n	8005eec <_printf_float+0x23c>
 8005ecc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ed0:	4631      	mov	r1, r6
 8005ed2:	4628      	mov	r0, r5
 8005ed4:	47b8      	blx	r7
 8005ed6:	3001      	adds	r0, #1
 8005ed8:	f43f af45 	beq.w	8005d66 <_printf_float+0xb6>
 8005edc:	f04f 0900 	mov.w	r9, #0
 8005ee0:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ee4:	f104 0a1a 	add.w	sl, r4, #26
 8005ee8:	45c8      	cmp	r8, r9
 8005eea:	dc09      	bgt.n	8005f00 <_printf_float+0x250>
 8005eec:	6823      	ldr	r3, [r4, #0]
 8005eee:	079b      	lsls	r3, r3, #30
 8005ef0:	f100 8103 	bmi.w	80060fa <_printf_float+0x44a>
 8005ef4:	68e0      	ldr	r0, [r4, #12]
 8005ef6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ef8:	4298      	cmp	r0, r3
 8005efa:	bfb8      	it	lt
 8005efc:	4618      	movlt	r0, r3
 8005efe:	e734      	b.n	8005d6a <_printf_float+0xba>
 8005f00:	2301      	movs	r3, #1
 8005f02:	4652      	mov	r2, sl
 8005f04:	4631      	mov	r1, r6
 8005f06:	4628      	mov	r0, r5
 8005f08:	47b8      	blx	r7
 8005f0a:	3001      	adds	r0, #1
 8005f0c:	f43f af2b 	beq.w	8005d66 <_printf_float+0xb6>
 8005f10:	f109 0901 	add.w	r9, r9, #1
 8005f14:	e7e8      	b.n	8005ee8 <_printf_float+0x238>
 8005f16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	dc39      	bgt.n	8005f90 <_printf_float+0x2e0>
 8005f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8005f8c <_printf_float+0x2dc>)
 8005f1e:	2301      	movs	r3, #1
 8005f20:	4631      	mov	r1, r6
 8005f22:	4628      	mov	r0, r5
 8005f24:	47b8      	blx	r7
 8005f26:	3001      	adds	r0, #1
 8005f28:	f43f af1d 	beq.w	8005d66 <_printf_float+0xb6>
 8005f2c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005f30:	ea59 0303 	orrs.w	r3, r9, r3
 8005f34:	d102      	bne.n	8005f3c <_printf_float+0x28c>
 8005f36:	6823      	ldr	r3, [r4, #0]
 8005f38:	07d9      	lsls	r1, r3, #31
 8005f3a:	d5d7      	bpl.n	8005eec <_printf_float+0x23c>
 8005f3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f40:	4631      	mov	r1, r6
 8005f42:	4628      	mov	r0, r5
 8005f44:	47b8      	blx	r7
 8005f46:	3001      	adds	r0, #1
 8005f48:	f43f af0d 	beq.w	8005d66 <_printf_float+0xb6>
 8005f4c:	f04f 0a00 	mov.w	sl, #0
 8005f50:	f104 0b1a 	add.w	fp, r4, #26
 8005f54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f56:	425b      	negs	r3, r3
 8005f58:	4553      	cmp	r3, sl
 8005f5a:	dc01      	bgt.n	8005f60 <_printf_float+0x2b0>
 8005f5c:	464b      	mov	r3, r9
 8005f5e:	e793      	b.n	8005e88 <_printf_float+0x1d8>
 8005f60:	2301      	movs	r3, #1
 8005f62:	465a      	mov	r2, fp
 8005f64:	4631      	mov	r1, r6
 8005f66:	4628      	mov	r0, r5
 8005f68:	47b8      	blx	r7
 8005f6a:	3001      	adds	r0, #1
 8005f6c:	f43f aefb 	beq.w	8005d66 <_printf_float+0xb6>
 8005f70:	f10a 0a01 	add.w	sl, sl, #1
 8005f74:	e7ee      	b.n	8005f54 <_printf_float+0x2a4>
 8005f76:	bf00      	nop
 8005f78:	7fefffff 	.word	0x7fefffff
 8005f7c:	080084d0 	.word	0x080084d0
 8005f80:	080084d4 	.word	0x080084d4
 8005f84:	080084d8 	.word	0x080084d8
 8005f88:	080084dc 	.word	0x080084dc
 8005f8c:	080084e0 	.word	0x080084e0
 8005f90:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f92:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005f96:	4553      	cmp	r3, sl
 8005f98:	bfa8      	it	ge
 8005f9a:	4653      	movge	r3, sl
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	4699      	mov	r9, r3
 8005fa0:	dc36      	bgt.n	8006010 <_printf_float+0x360>
 8005fa2:	f04f 0b00 	mov.w	fp, #0
 8005fa6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005faa:	f104 021a 	add.w	r2, r4, #26
 8005fae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005fb0:	9306      	str	r3, [sp, #24]
 8005fb2:	eba3 0309 	sub.w	r3, r3, r9
 8005fb6:	455b      	cmp	r3, fp
 8005fb8:	dc31      	bgt.n	800601e <_printf_float+0x36e>
 8005fba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fbc:	459a      	cmp	sl, r3
 8005fbe:	dc3a      	bgt.n	8006036 <_printf_float+0x386>
 8005fc0:	6823      	ldr	r3, [r4, #0]
 8005fc2:	07da      	lsls	r2, r3, #31
 8005fc4:	d437      	bmi.n	8006036 <_printf_float+0x386>
 8005fc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fc8:	ebaa 0903 	sub.w	r9, sl, r3
 8005fcc:	9b06      	ldr	r3, [sp, #24]
 8005fce:	ebaa 0303 	sub.w	r3, sl, r3
 8005fd2:	4599      	cmp	r9, r3
 8005fd4:	bfa8      	it	ge
 8005fd6:	4699      	movge	r9, r3
 8005fd8:	f1b9 0f00 	cmp.w	r9, #0
 8005fdc:	dc33      	bgt.n	8006046 <_printf_float+0x396>
 8005fde:	f04f 0800 	mov.w	r8, #0
 8005fe2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fe6:	f104 0b1a 	add.w	fp, r4, #26
 8005fea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fec:	ebaa 0303 	sub.w	r3, sl, r3
 8005ff0:	eba3 0309 	sub.w	r3, r3, r9
 8005ff4:	4543      	cmp	r3, r8
 8005ff6:	f77f af79 	ble.w	8005eec <_printf_float+0x23c>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	465a      	mov	r2, fp
 8005ffe:	4631      	mov	r1, r6
 8006000:	4628      	mov	r0, r5
 8006002:	47b8      	blx	r7
 8006004:	3001      	adds	r0, #1
 8006006:	f43f aeae 	beq.w	8005d66 <_printf_float+0xb6>
 800600a:	f108 0801 	add.w	r8, r8, #1
 800600e:	e7ec      	b.n	8005fea <_printf_float+0x33a>
 8006010:	4642      	mov	r2, r8
 8006012:	4631      	mov	r1, r6
 8006014:	4628      	mov	r0, r5
 8006016:	47b8      	blx	r7
 8006018:	3001      	adds	r0, #1
 800601a:	d1c2      	bne.n	8005fa2 <_printf_float+0x2f2>
 800601c:	e6a3      	b.n	8005d66 <_printf_float+0xb6>
 800601e:	2301      	movs	r3, #1
 8006020:	4631      	mov	r1, r6
 8006022:	4628      	mov	r0, r5
 8006024:	9206      	str	r2, [sp, #24]
 8006026:	47b8      	blx	r7
 8006028:	3001      	adds	r0, #1
 800602a:	f43f ae9c 	beq.w	8005d66 <_printf_float+0xb6>
 800602e:	9a06      	ldr	r2, [sp, #24]
 8006030:	f10b 0b01 	add.w	fp, fp, #1
 8006034:	e7bb      	b.n	8005fae <_printf_float+0x2fe>
 8006036:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800603a:	4631      	mov	r1, r6
 800603c:	4628      	mov	r0, r5
 800603e:	47b8      	blx	r7
 8006040:	3001      	adds	r0, #1
 8006042:	d1c0      	bne.n	8005fc6 <_printf_float+0x316>
 8006044:	e68f      	b.n	8005d66 <_printf_float+0xb6>
 8006046:	9a06      	ldr	r2, [sp, #24]
 8006048:	464b      	mov	r3, r9
 800604a:	4442      	add	r2, r8
 800604c:	4631      	mov	r1, r6
 800604e:	4628      	mov	r0, r5
 8006050:	47b8      	blx	r7
 8006052:	3001      	adds	r0, #1
 8006054:	d1c3      	bne.n	8005fde <_printf_float+0x32e>
 8006056:	e686      	b.n	8005d66 <_printf_float+0xb6>
 8006058:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800605c:	f1ba 0f01 	cmp.w	sl, #1
 8006060:	dc01      	bgt.n	8006066 <_printf_float+0x3b6>
 8006062:	07db      	lsls	r3, r3, #31
 8006064:	d536      	bpl.n	80060d4 <_printf_float+0x424>
 8006066:	2301      	movs	r3, #1
 8006068:	4642      	mov	r2, r8
 800606a:	4631      	mov	r1, r6
 800606c:	4628      	mov	r0, r5
 800606e:	47b8      	blx	r7
 8006070:	3001      	adds	r0, #1
 8006072:	f43f ae78 	beq.w	8005d66 <_printf_float+0xb6>
 8006076:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800607a:	4631      	mov	r1, r6
 800607c:	4628      	mov	r0, r5
 800607e:	47b8      	blx	r7
 8006080:	3001      	adds	r0, #1
 8006082:	f43f ae70 	beq.w	8005d66 <_printf_float+0xb6>
 8006086:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800608a:	2200      	movs	r2, #0
 800608c:	2300      	movs	r3, #0
 800608e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006092:	f7fa fd41 	bl	8000b18 <__aeabi_dcmpeq>
 8006096:	b9c0      	cbnz	r0, 80060ca <_printf_float+0x41a>
 8006098:	4653      	mov	r3, sl
 800609a:	f108 0201 	add.w	r2, r8, #1
 800609e:	4631      	mov	r1, r6
 80060a0:	4628      	mov	r0, r5
 80060a2:	47b8      	blx	r7
 80060a4:	3001      	adds	r0, #1
 80060a6:	d10c      	bne.n	80060c2 <_printf_float+0x412>
 80060a8:	e65d      	b.n	8005d66 <_printf_float+0xb6>
 80060aa:	2301      	movs	r3, #1
 80060ac:	465a      	mov	r2, fp
 80060ae:	4631      	mov	r1, r6
 80060b0:	4628      	mov	r0, r5
 80060b2:	47b8      	blx	r7
 80060b4:	3001      	adds	r0, #1
 80060b6:	f43f ae56 	beq.w	8005d66 <_printf_float+0xb6>
 80060ba:	f108 0801 	add.w	r8, r8, #1
 80060be:	45d0      	cmp	r8, sl
 80060c0:	dbf3      	blt.n	80060aa <_printf_float+0x3fa>
 80060c2:	464b      	mov	r3, r9
 80060c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80060c8:	e6df      	b.n	8005e8a <_printf_float+0x1da>
 80060ca:	f04f 0800 	mov.w	r8, #0
 80060ce:	f104 0b1a 	add.w	fp, r4, #26
 80060d2:	e7f4      	b.n	80060be <_printf_float+0x40e>
 80060d4:	2301      	movs	r3, #1
 80060d6:	4642      	mov	r2, r8
 80060d8:	e7e1      	b.n	800609e <_printf_float+0x3ee>
 80060da:	2301      	movs	r3, #1
 80060dc:	464a      	mov	r2, r9
 80060de:	4631      	mov	r1, r6
 80060e0:	4628      	mov	r0, r5
 80060e2:	47b8      	blx	r7
 80060e4:	3001      	adds	r0, #1
 80060e6:	f43f ae3e 	beq.w	8005d66 <_printf_float+0xb6>
 80060ea:	f108 0801 	add.w	r8, r8, #1
 80060ee:	68e3      	ldr	r3, [r4, #12]
 80060f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80060f2:	1a5b      	subs	r3, r3, r1
 80060f4:	4543      	cmp	r3, r8
 80060f6:	dcf0      	bgt.n	80060da <_printf_float+0x42a>
 80060f8:	e6fc      	b.n	8005ef4 <_printf_float+0x244>
 80060fa:	f04f 0800 	mov.w	r8, #0
 80060fe:	f104 0919 	add.w	r9, r4, #25
 8006102:	e7f4      	b.n	80060ee <_printf_float+0x43e>

08006104 <_printf_common>:
 8006104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006108:	4616      	mov	r6, r2
 800610a:	4698      	mov	r8, r3
 800610c:	688a      	ldr	r2, [r1, #8]
 800610e:	690b      	ldr	r3, [r1, #16]
 8006110:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006114:	4293      	cmp	r3, r2
 8006116:	bfb8      	it	lt
 8006118:	4613      	movlt	r3, r2
 800611a:	6033      	str	r3, [r6, #0]
 800611c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006120:	4607      	mov	r7, r0
 8006122:	460c      	mov	r4, r1
 8006124:	b10a      	cbz	r2, 800612a <_printf_common+0x26>
 8006126:	3301      	adds	r3, #1
 8006128:	6033      	str	r3, [r6, #0]
 800612a:	6823      	ldr	r3, [r4, #0]
 800612c:	0699      	lsls	r1, r3, #26
 800612e:	bf42      	ittt	mi
 8006130:	6833      	ldrmi	r3, [r6, #0]
 8006132:	3302      	addmi	r3, #2
 8006134:	6033      	strmi	r3, [r6, #0]
 8006136:	6825      	ldr	r5, [r4, #0]
 8006138:	f015 0506 	ands.w	r5, r5, #6
 800613c:	d106      	bne.n	800614c <_printf_common+0x48>
 800613e:	f104 0a19 	add.w	sl, r4, #25
 8006142:	68e3      	ldr	r3, [r4, #12]
 8006144:	6832      	ldr	r2, [r6, #0]
 8006146:	1a9b      	subs	r3, r3, r2
 8006148:	42ab      	cmp	r3, r5
 800614a:	dc26      	bgt.n	800619a <_printf_common+0x96>
 800614c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006150:	6822      	ldr	r2, [r4, #0]
 8006152:	3b00      	subs	r3, #0
 8006154:	bf18      	it	ne
 8006156:	2301      	movne	r3, #1
 8006158:	0692      	lsls	r2, r2, #26
 800615a:	d42b      	bmi.n	80061b4 <_printf_common+0xb0>
 800615c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006160:	4641      	mov	r1, r8
 8006162:	4638      	mov	r0, r7
 8006164:	47c8      	blx	r9
 8006166:	3001      	adds	r0, #1
 8006168:	d01e      	beq.n	80061a8 <_printf_common+0xa4>
 800616a:	6823      	ldr	r3, [r4, #0]
 800616c:	6922      	ldr	r2, [r4, #16]
 800616e:	f003 0306 	and.w	r3, r3, #6
 8006172:	2b04      	cmp	r3, #4
 8006174:	bf02      	ittt	eq
 8006176:	68e5      	ldreq	r5, [r4, #12]
 8006178:	6833      	ldreq	r3, [r6, #0]
 800617a:	1aed      	subeq	r5, r5, r3
 800617c:	68a3      	ldr	r3, [r4, #8]
 800617e:	bf0c      	ite	eq
 8006180:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006184:	2500      	movne	r5, #0
 8006186:	4293      	cmp	r3, r2
 8006188:	bfc4      	itt	gt
 800618a:	1a9b      	subgt	r3, r3, r2
 800618c:	18ed      	addgt	r5, r5, r3
 800618e:	2600      	movs	r6, #0
 8006190:	341a      	adds	r4, #26
 8006192:	42b5      	cmp	r5, r6
 8006194:	d11a      	bne.n	80061cc <_printf_common+0xc8>
 8006196:	2000      	movs	r0, #0
 8006198:	e008      	b.n	80061ac <_printf_common+0xa8>
 800619a:	2301      	movs	r3, #1
 800619c:	4652      	mov	r2, sl
 800619e:	4641      	mov	r1, r8
 80061a0:	4638      	mov	r0, r7
 80061a2:	47c8      	blx	r9
 80061a4:	3001      	adds	r0, #1
 80061a6:	d103      	bne.n	80061b0 <_printf_common+0xac>
 80061a8:	f04f 30ff 	mov.w	r0, #4294967295
 80061ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061b0:	3501      	adds	r5, #1
 80061b2:	e7c6      	b.n	8006142 <_printf_common+0x3e>
 80061b4:	18e1      	adds	r1, r4, r3
 80061b6:	1c5a      	adds	r2, r3, #1
 80061b8:	2030      	movs	r0, #48	@ 0x30
 80061ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061be:	4422      	add	r2, r4
 80061c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061c8:	3302      	adds	r3, #2
 80061ca:	e7c7      	b.n	800615c <_printf_common+0x58>
 80061cc:	2301      	movs	r3, #1
 80061ce:	4622      	mov	r2, r4
 80061d0:	4641      	mov	r1, r8
 80061d2:	4638      	mov	r0, r7
 80061d4:	47c8      	blx	r9
 80061d6:	3001      	adds	r0, #1
 80061d8:	d0e6      	beq.n	80061a8 <_printf_common+0xa4>
 80061da:	3601      	adds	r6, #1
 80061dc:	e7d9      	b.n	8006192 <_printf_common+0x8e>
	...

080061e0 <_printf_i>:
 80061e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061e4:	7e0f      	ldrb	r7, [r1, #24]
 80061e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80061e8:	2f78      	cmp	r7, #120	@ 0x78
 80061ea:	4691      	mov	r9, r2
 80061ec:	4680      	mov	r8, r0
 80061ee:	460c      	mov	r4, r1
 80061f0:	469a      	mov	sl, r3
 80061f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80061f6:	d807      	bhi.n	8006208 <_printf_i+0x28>
 80061f8:	2f62      	cmp	r7, #98	@ 0x62
 80061fa:	d80a      	bhi.n	8006212 <_printf_i+0x32>
 80061fc:	2f00      	cmp	r7, #0
 80061fe:	f000 80d2 	beq.w	80063a6 <_printf_i+0x1c6>
 8006202:	2f58      	cmp	r7, #88	@ 0x58
 8006204:	f000 80b9 	beq.w	800637a <_printf_i+0x19a>
 8006208:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800620c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006210:	e03a      	b.n	8006288 <_printf_i+0xa8>
 8006212:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006216:	2b15      	cmp	r3, #21
 8006218:	d8f6      	bhi.n	8006208 <_printf_i+0x28>
 800621a:	a101      	add	r1, pc, #4	@ (adr r1, 8006220 <_printf_i+0x40>)
 800621c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006220:	08006279 	.word	0x08006279
 8006224:	0800628d 	.word	0x0800628d
 8006228:	08006209 	.word	0x08006209
 800622c:	08006209 	.word	0x08006209
 8006230:	08006209 	.word	0x08006209
 8006234:	08006209 	.word	0x08006209
 8006238:	0800628d 	.word	0x0800628d
 800623c:	08006209 	.word	0x08006209
 8006240:	08006209 	.word	0x08006209
 8006244:	08006209 	.word	0x08006209
 8006248:	08006209 	.word	0x08006209
 800624c:	0800638d 	.word	0x0800638d
 8006250:	080062b7 	.word	0x080062b7
 8006254:	08006347 	.word	0x08006347
 8006258:	08006209 	.word	0x08006209
 800625c:	08006209 	.word	0x08006209
 8006260:	080063af 	.word	0x080063af
 8006264:	08006209 	.word	0x08006209
 8006268:	080062b7 	.word	0x080062b7
 800626c:	08006209 	.word	0x08006209
 8006270:	08006209 	.word	0x08006209
 8006274:	0800634f 	.word	0x0800634f
 8006278:	6833      	ldr	r3, [r6, #0]
 800627a:	1d1a      	adds	r2, r3, #4
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	6032      	str	r2, [r6, #0]
 8006280:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006284:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006288:	2301      	movs	r3, #1
 800628a:	e09d      	b.n	80063c8 <_printf_i+0x1e8>
 800628c:	6833      	ldr	r3, [r6, #0]
 800628e:	6820      	ldr	r0, [r4, #0]
 8006290:	1d19      	adds	r1, r3, #4
 8006292:	6031      	str	r1, [r6, #0]
 8006294:	0606      	lsls	r6, r0, #24
 8006296:	d501      	bpl.n	800629c <_printf_i+0xbc>
 8006298:	681d      	ldr	r5, [r3, #0]
 800629a:	e003      	b.n	80062a4 <_printf_i+0xc4>
 800629c:	0645      	lsls	r5, r0, #25
 800629e:	d5fb      	bpl.n	8006298 <_printf_i+0xb8>
 80062a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062a4:	2d00      	cmp	r5, #0
 80062a6:	da03      	bge.n	80062b0 <_printf_i+0xd0>
 80062a8:	232d      	movs	r3, #45	@ 0x2d
 80062aa:	426d      	negs	r5, r5
 80062ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062b0:	4859      	ldr	r0, [pc, #356]	@ (8006418 <_printf_i+0x238>)
 80062b2:	230a      	movs	r3, #10
 80062b4:	e011      	b.n	80062da <_printf_i+0xfa>
 80062b6:	6821      	ldr	r1, [r4, #0]
 80062b8:	6833      	ldr	r3, [r6, #0]
 80062ba:	0608      	lsls	r0, r1, #24
 80062bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80062c0:	d402      	bmi.n	80062c8 <_printf_i+0xe8>
 80062c2:	0649      	lsls	r1, r1, #25
 80062c4:	bf48      	it	mi
 80062c6:	b2ad      	uxthmi	r5, r5
 80062c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80062ca:	4853      	ldr	r0, [pc, #332]	@ (8006418 <_printf_i+0x238>)
 80062cc:	6033      	str	r3, [r6, #0]
 80062ce:	bf14      	ite	ne
 80062d0:	230a      	movne	r3, #10
 80062d2:	2308      	moveq	r3, #8
 80062d4:	2100      	movs	r1, #0
 80062d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80062da:	6866      	ldr	r6, [r4, #4]
 80062dc:	60a6      	str	r6, [r4, #8]
 80062de:	2e00      	cmp	r6, #0
 80062e0:	bfa2      	ittt	ge
 80062e2:	6821      	ldrge	r1, [r4, #0]
 80062e4:	f021 0104 	bicge.w	r1, r1, #4
 80062e8:	6021      	strge	r1, [r4, #0]
 80062ea:	b90d      	cbnz	r5, 80062f0 <_printf_i+0x110>
 80062ec:	2e00      	cmp	r6, #0
 80062ee:	d04b      	beq.n	8006388 <_printf_i+0x1a8>
 80062f0:	4616      	mov	r6, r2
 80062f2:	fbb5 f1f3 	udiv	r1, r5, r3
 80062f6:	fb03 5711 	mls	r7, r3, r1, r5
 80062fa:	5dc7      	ldrb	r7, [r0, r7]
 80062fc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006300:	462f      	mov	r7, r5
 8006302:	42bb      	cmp	r3, r7
 8006304:	460d      	mov	r5, r1
 8006306:	d9f4      	bls.n	80062f2 <_printf_i+0x112>
 8006308:	2b08      	cmp	r3, #8
 800630a:	d10b      	bne.n	8006324 <_printf_i+0x144>
 800630c:	6823      	ldr	r3, [r4, #0]
 800630e:	07df      	lsls	r7, r3, #31
 8006310:	d508      	bpl.n	8006324 <_printf_i+0x144>
 8006312:	6923      	ldr	r3, [r4, #16]
 8006314:	6861      	ldr	r1, [r4, #4]
 8006316:	4299      	cmp	r1, r3
 8006318:	bfde      	ittt	le
 800631a:	2330      	movle	r3, #48	@ 0x30
 800631c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006320:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006324:	1b92      	subs	r2, r2, r6
 8006326:	6122      	str	r2, [r4, #16]
 8006328:	f8cd a000 	str.w	sl, [sp]
 800632c:	464b      	mov	r3, r9
 800632e:	aa03      	add	r2, sp, #12
 8006330:	4621      	mov	r1, r4
 8006332:	4640      	mov	r0, r8
 8006334:	f7ff fee6 	bl	8006104 <_printf_common>
 8006338:	3001      	adds	r0, #1
 800633a:	d14a      	bne.n	80063d2 <_printf_i+0x1f2>
 800633c:	f04f 30ff 	mov.w	r0, #4294967295
 8006340:	b004      	add	sp, #16
 8006342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	f043 0320 	orr.w	r3, r3, #32
 800634c:	6023      	str	r3, [r4, #0]
 800634e:	4833      	ldr	r0, [pc, #204]	@ (800641c <_printf_i+0x23c>)
 8006350:	2778      	movs	r7, #120	@ 0x78
 8006352:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006356:	6823      	ldr	r3, [r4, #0]
 8006358:	6831      	ldr	r1, [r6, #0]
 800635a:	061f      	lsls	r7, r3, #24
 800635c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006360:	d402      	bmi.n	8006368 <_printf_i+0x188>
 8006362:	065f      	lsls	r7, r3, #25
 8006364:	bf48      	it	mi
 8006366:	b2ad      	uxthmi	r5, r5
 8006368:	6031      	str	r1, [r6, #0]
 800636a:	07d9      	lsls	r1, r3, #31
 800636c:	bf44      	itt	mi
 800636e:	f043 0320 	orrmi.w	r3, r3, #32
 8006372:	6023      	strmi	r3, [r4, #0]
 8006374:	b11d      	cbz	r5, 800637e <_printf_i+0x19e>
 8006376:	2310      	movs	r3, #16
 8006378:	e7ac      	b.n	80062d4 <_printf_i+0xf4>
 800637a:	4827      	ldr	r0, [pc, #156]	@ (8006418 <_printf_i+0x238>)
 800637c:	e7e9      	b.n	8006352 <_printf_i+0x172>
 800637e:	6823      	ldr	r3, [r4, #0]
 8006380:	f023 0320 	bic.w	r3, r3, #32
 8006384:	6023      	str	r3, [r4, #0]
 8006386:	e7f6      	b.n	8006376 <_printf_i+0x196>
 8006388:	4616      	mov	r6, r2
 800638a:	e7bd      	b.n	8006308 <_printf_i+0x128>
 800638c:	6833      	ldr	r3, [r6, #0]
 800638e:	6825      	ldr	r5, [r4, #0]
 8006390:	6961      	ldr	r1, [r4, #20]
 8006392:	1d18      	adds	r0, r3, #4
 8006394:	6030      	str	r0, [r6, #0]
 8006396:	062e      	lsls	r6, r5, #24
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	d501      	bpl.n	80063a0 <_printf_i+0x1c0>
 800639c:	6019      	str	r1, [r3, #0]
 800639e:	e002      	b.n	80063a6 <_printf_i+0x1c6>
 80063a0:	0668      	lsls	r0, r5, #25
 80063a2:	d5fb      	bpl.n	800639c <_printf_i+0x1bc>
 80063a4:	8019      	strh	r1, [r3, #0]
 80063a6:	2300      	movs	r3, #0
 80063a8:	6123      	str	r3, [r4, #16]
 80063aa:	4616      	mov	r6, r2
 80063ac:	e7bc      	b.n	8006328 <_printf_i+0x148>
 80063ae:	6833      	ldr	r3, [r6, #0]
 80063b0:	1d1a      	adds	r2, r3, #4
 80063b2:	6032      	str	r2, [r6, #0]
 80063b4:	681e      	ldr	r6, [r3, #0]
 80063b6:	6862      	ldr	r2, [r4, #4]
 80063b8:	2100      	movs	r1, #0
 80063ba:	4630      	mov	r0, r6
 80063bc:	f7f9 ff30 	bl	8000220 <memchr>
 80063c0:	b108      	cbz	r0, 80063c6 <_printf_i+0x1e6>
 80063c2:	1b80      	subs	r0, r0, r6
 80063c4:	6060      	str	r0, [r4, #4]
 80063c6:	6863      	ldr	r3, [r4, #4]
 80063c8:	6123      	str	r3, [r4, #16]
 80063ca:	2300      	movs	r3, #0
 80063cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063d0:	e7aa      	b.n	8006328 <_printf_i+0x148>
 80063d2:	6923      	ldr	r3, [r4, #16]
 80063d4:	4632      	mov	r2, r6
 80063d6:	4649      	mov	r1, r9
 80063d8:	4640      	mov	r0, r8
 80063da:	47d0      	blx	sl
 80063dc:	3001      	adds	r0, #1
 80063de:	d0ad      	beq.n	800633c <_printf_i+0x15c>
 80063e0:	6823      	ldr	r3, [r4, #0]
 80063e2:	079b      	lsls	r3, r3, #30
 80063e4:	d413      	bmi.n	800640e <_printf_i+0x22e>
 80063e6:	68e0      	ldr	r0, [r4, #12]
 80063e8:	9b03      	ldr	r3, [sp, #12]
 80063ea:	4298      	cmp	r0, r3
 80063ec:	bfb8      	it	lt
 80063ee:	4618      	movlt	r0, r3
 80063f0:	e7a6      	b.n	8006340 <_printf_i+0x160>
 80063f2:	2301      	movs	r3, #1
 80063f4:	4632      	mov	r2, r6
 80063f6:	4649      	mov	r1, r9
 80063f8:	4640      	mov	r0, r8
 80063fa:	47d0      	blx	sl
 80063fc:	3001      	adds	r0, #1
 80063fe:	d09d      	beq.n	800633c <_printf_i+0x15c>
 8006400:	3501      	adds	r5, #1
 8006402:	68e3      	ldr	r3, [r4, #12]
 8006404:	9903      	ldr	r1, [sp, #12]
 8006406:	1a5b      	subs	r3, r3, r1
 8006408:	42ab      	cmp	r3, r5
 800640a:	dcf2      	bgt.n	80063f2 <_printf_i+0x212>
 800640c:	e7eb      	b.n	80063e6 <_printf_i+0x206>
 800640e:	2500      	movs	r5, #0
 8006410:	f104 0619 	add.w	r6, r4, #25
 8006414:	e7f5      	b.n	8006402 <_printf_i+0x222>
 8006416:	bf00      	nop
 8006418:	080084e2 	.word	0x080084e2
 800641c:	080084f3 	.word	0x080084f3

08006420 <std>:
 8006420:	2300      	movs	r3, #0
 8006422:	b510      	push	{r4, lr}
 8006424:	4604      	mov	r4, r0
 8006426:	e9c0 3300 	strd	r3, r3, [r0]
 800642a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800642e:	6083      	str	r3, [r0, #8]
 8006430:	8181      	strh	r1, [r0, #12]
 8006432:	6643      	str	r3, [r0, #100]	@ 0x64
 8006434:	81c2      	strh	r2, [r0, #14]
 8006436:	6183      	str	r3, [r0, #24]
 8006438:	4619      	mov	r1, r3
 800643a:	2208      	movs	r2, #8
 800643c:	305c      	adds	r0, #92	@ 0x5c
 800643e:	f000 f989 	bl	8006754 <memset>
 8006442:	4b0d      	ldr	r3, [pc, #52]	@ (8006478 <std+0x58>)
 8006444:	6263      	str	r3, [r4, #36]	@ 0x24
 8006446:	4b0d      	ldr	r3, [pc, #52]	@ (800647c <std+0x5c>)
 8006448:	62a3      	str	r3, [r4, #40]	@ 0x28
 800644a:	4b0d      	ldr	r3, [pc, #52]	@ (8006480 <std+0x60>)
 800644c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800644e:	4b0d      	ldr	r3, [pc, #52]	@ (8006484 <std+0x64>)
 8006450:	6323      	str	r3, [r4, #48]	@ 0x30
 8006452:	4b0d      	ldr	r3, [pc, #52]	@ (8006488 <std+0x68>)
 8006454:	6224      	str	r4, [r4, #32]
 8006456:	429c      	cmp	r4, r3
 8006458:	d006      	beq.n	8006468 <std+0x48>
 800645a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800645e:	4294      	cmp	r4, r2
 8006460:	d002      	beq.n	8006468 <std+0x48>
 8006462:	33d0      	adds	r3, #208	@ 0xd0
 8006464:	429c      	cmp	r4, r3
 8006466:	d105      	bne.n	8006474 <std+0x54>
 8006468:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800646c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006470:	f000 b9ec 	b.w	800684c <__retarget_lock_init_recursive>
 8006474:	bd10      	pop	{r4, pc}
 8006476:	bf00      	nop
 8006478:	080065a5 	.word	0x080065a5
 800647c:	080065c7 	.word	0x080065c7
 8006480:	080065ff 	.word	0x080065ff
 8006484:	08006623 	.word	0x08006623
 8006488:	20000580 	.word	0x20000580

0800648c <stdio_exit_handler>:
 800648c:	4a02      	ldr	r2, [pc, #8]	@ (8006498 <stdio_exit_handler+0xc>)
 800648e:	4903      	ldr	r1, [pc, #12]	@ (800649c <stdio_exit_handler+0x10>)
 8006490:	4803      	ldr	r0, [pc, #12]	@ (80064a0 <stdio_exit_handler+0x14>)
 8006492:	f000 b869 	b.w	8006568 <_fwalk_sglue>
 8006496:	bf00      	nop
 8006498:	2000000c 	.word	0x2000000c
 800649c:	08008181 	.word	0x08008181
 80064a0:	2000001c 	.word	0x2000001c

080064a4 <cleanup_stdio>:
 80064a4:	6841      	ldr	r1, [r0, #4]
 80064a6:	4b0c      	ldr	r3, [pc, #48]	@ (80064d8 <cleanup_stdio+0x34>)
 80064a8:	4299      	cmp	r1, r3
 80064aa:	b510      	push	{r4, lr}
 80064ac:	4604      	mov	r4, r0
 80064ae:	d001      	beq.n	80064b4 <cleanup_stdio+0x10>
 80064b0:	f001 fe66 	bl	8008180 <_fflush_r>
 80064b4:	68a1      	ldr	r1, [r4, #8]
 80064b6:	4b09      	ldr	r3, [pc, #36]	@ (80064dc <cleanup_stdio+0x38>)
 80064b8:	4299      	cmp	r1, r3
 80064ba:	d002      	beq.n	80064c2 <cleanup_stdio+0x1e>
 80064bc:	4620      	mov	r0, r4
 80064be:	f001 fe5f 	bl	8008180 <_fflush_r>
 80064c2:	68e1      	ldr	r1, [r4, #12]
 80064c4:	4b06      	ldr	r3, [pc, #24]	@ (80064e0 <cleanup_stdio+0x3c>)
 80064c6:	4299      	cmp	r1, r3
 80064c8:	d004      	beq.n	80064d4 <cleanup_stdio+0x30>
 80064ca:	4620      	mov	r0, r4
 80064cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064d0:	f001 be56 	b.w	8008180 <_fflush_r>
 80064d4:	bd10      	pop	{r4, pc}
 80064d6:	bf00      	nop
 80064d8:	20000580 	.word	0x20000580
 80064dc:	200005e8 	.word	0x200005e8
 80064e0:	20000650 	.word	0x20000650

080064e4 <global_stdio_init.part.0>:
 80064e4:	b510      	push	{r4, lr}
 80064e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006514 <global_stdio_init.part.0+0x30>)
 80064e8:	4c0b      	ldr	r4, [pc, #44]	@ (8006518 <global_stdio_init.part.0+0x34>)
 80064ea:	4a0c      	ldr	r2, [pc, #48]	@ (800651c <global_stdio_init.part.0+0x38>)
 80064ec:	601a      	str	r2, [r3, #0]
 80064ee:	4620      	mov	r0, r4
 80064f0:	2200      	movs	r2, #0
 80064f2:	2104      	movs	r1, #4
 80064f4:	f7ff ff94 	bl	8006420 <std>
 80064f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80064fc:	2201      	movs	r2, #1
 80064fe:	2109      	movs	r1, #9
 8006500:	f7ff ff8e 	bl	8006420 <std>
 8006504:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006508:	2202      	movs	r2, #2
 800650a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800650e:	2112      	movs	r1, #18
 8006510:	f7ff bf86 	b.w	8006420 <std>
 8006514:	200006b8 	.word	0x200006b8
 8006518:	20000580 	.word	0x20000580
 800651c:	0800648d 	.word	0x0800648d

08006520 <__sfp_lock_acquire>:
 8006520:	4801      	ldr	r0, [pc, #4]	@ (8006528 <__sfp_lock_acquire+0x8>)
 8006522:	f000 b994 	b.w	800684e <__retarget_lock_acquire_recursive>
 8006526:	bf00      	nop
 8006528:	200006c1 	.word	0x200006c1

0800652c <__sfp_lock_release>:
 800652c:	4801      	ldr	r0, [pc, #4]	@ (8006534 <__sfp_lock_release+0x8>)
 800652e:	f000 b98f 	b.w	8006850 <__retarget_lock_release_recursive>
 8006532:	bf00      	nop
 8006534:	200006c1 	.word	0x200006c1

08006538 <__sinit>:
 8006538:	b510      	push	{r4, lr}
 800653a:	4604      	mov	r4, r0
 800653c:	f7ff fff0 	bl	8006520 <__sfp_lock_acquire>
 8006540:	6a23      	ldr	r3, [r4, #32]
 8006542:	b11b      	cbz	r3, 800654c <__sinit+0x14>
 8006544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006548:	f7ff bff0 	b.w	800652c <__sfp_lock_release>
 800654c:	4b04      	ldr	r3, [pc, #16]	@ (8006560 <__sinit+0x28>)
 800654e:	6223      	str	r3, [r4, #32]
 8006550:	4b04      	ldr	r3, [pc, #16]	@ (8006564 <__sinit+0x2c>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d1f5      	bne.n	8006544 <__sinit+0xc>
 8006558:	f7ff ffc4 	bl	80064e4 <global_stdio_init.part.0>
 800655c:	e7f2      	b.n	8006544 <__sinit+0xc>
 800655e:	bf00      	nop
 8006560:	080064a5 	.word	0x080064a5
 8006564:	200006b8 	.word	0x200006b8

08006568 <_fwalk_sglue>:
 8006568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800656c:	4607      	mov	r7, r0
 800656e:	4688      	mov	r8, r1
 8006570:	4614      	mov	r4, r2
 8006572:	2600      	movs	r6, #0
 8006574:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006578:	f1b9 0901 	subs.w	r9, r9, #1
 800657c:	d505      	bpl.n	800658a <_fwalk_sglue+0x22>
 800657e:	6824      	ldr	r4, [r4, #0]
 8006580:	2c00      	cmp	r4, #0
 8006582:	d1f7      	bne.n	8006574 <_fwalk_sglue+0xc>
 8006584:	4630      	mov	r0, r6
 8006586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800658a:	89ab      	ldrh	r3, [r5, #12]
 800658c:	2b01      	cmp	r3, #1
 800658e:	d907      	bls.n	80065a0 <_fwalk_sglue+0x38>
 8006590:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006594:	3301      	adds	r3, #1
 8006596:	d003      	beq.n	80065a0 <_fwalk_sglue+0x38>
 8006598:	4629      	mov	r1, r5
 800659a:	4638      	mov	r0, r7
 800659c:	47c0      	blx	r8
 800659e:	4306      	orrs	r6, r0
 80065a0:	3568      	adds	r5, #104	@ 0x68
 80065a2:	e7e9      	b.n	8006578 <_fwalk_sglue+0x10>

080065a4 <__sread>:
 80065a4:	b510      	push	{r4, lr}
 80065a6:	460c      	mov	r4, r1
 80065a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065ac:	f000 f900 	bl	80067b0 <_read_r>
 80065b0:	2800      	cmp	r0, #0
 80065b2:	bfab      	itete	ge
 80065b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80065b6:	89a3      	ldrhlt	r3, [r4, #12]
 80065b8:	181b      	addge	r3, r3, r0
 80065ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80065be:	bfac      	ite	ge
 80065c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80065c2:	81a3      	strhlt	r3, [r4, #12]
 80065c4:	bd10      	pop	{r4, pc}

080065c6 <__swrite>:
 80065c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065ca:	461f      	mov	r7, r3
 80065cc:	898b      	ldrh	r3, [r1, #12]
 80065ce:	05db      	lsls	r3, r3, #23
 80065d0:	4605      	mov	r5, r0
 80065d2:	460c      	mov	r4, r1
 80065d4:	4616      	mov	r6, r2
 80065d6:	d505      	bpl.n	80065e4 <__swrite+0x1e>
 80065d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065dc:	2302      	movs	r3, #2
 80065de:	2200      	movs	r2, #0
 80065e0:	f000 f8d4 	bl	800678c <_lseek_r>
 80065e4:	89a3      	ldrh	r3, [r4, #12]
 80065e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065ee:	81a3      	strh	r3, [r4, #12]
 80065f0:	4632      	mov	r2, r6
 80065f2:	463b      	mov	r3, r7
 80065f4:	4628      	mov	r0, r5
 80065f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065fa:	f000 b8eb 	b.w	80067d4 <_write_r>

080065fe <__sseek>:
 80065fe:	b510      	push	{r4, lr}
 8006600:	460c      	mov	r4, r1
 8006602:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006606:	f000 f8c1 	bl	800678c <_lseek_r>
 800660a:	1c43      	adds	r3, r0, #1
 800660c:	89a3      	ldrh	r3, [r4, #12]
 800660e:	bf15      	itete	ne
 8006610:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006612:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006616:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800661a:	81a3      	strheq	r3, [r4, #12]
 800661c:	bf18      	it	ne
 800661e:	81a3      	strhne	r3, [r4, #12]
 8006620:	bd10      	pop	{r4, pc}

08006622 <__sclose>:
 8006622:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006626:	f000 b8a1 	b.w	800676c <_close_r>

0800662a <__swbuf_r>:
 800662a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800662c:	460e      	mov	r6, r1
 800662e:	4614      	mov	r4, r2
 8006630:	4605      	mov	r5, r0
 8006632:	b118      	cbz	r0, 800663c <__swbuf_r+0x12>
 8006634:	6a03      	ldr	r3, [r0, #32]
 8006636:	b90b      	cbnz	r3, 800663c <__swbuf_r+0x12>
 8006638:	f7ff ff7e 	bl	8006538 <__sinit>
 800663c:	69a3      	ldr	r3, [r4, #24]
 800663e:	60a3      	str	r3, [r4, #8]
 8006640:	89a3      	ldrh	r3, [r4, #12]
 8006642:	071a      	lsls	r2, r3, #28
 8006644:	d501      	bpl.n	800664a <__swbuf_r+0x20>
 8006646:	6923      	ldr	r3, [r4, #16]
 8006648:	b943      	cbnz	r3, 800665c <__swbuf_r+0x32>
 800664a:	4621      	mov	r1, r4
 800664c:	4628      	mov	r0, r5
 800664e:	f000 f82b 	bl	80066a8 <__swsetup_r>
 8006652:	b118      	cbz	r0, 800665c <__swbuf_r+0x32>
 8006654:	f04f 37ff 	mov.w	r7, #4294967295
 8006658:	4638      	mov	r0, r7
 800665a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800665c:	6823      	ldr	r3, [r4, #0]
 800665e:	6922      	ldr	r2, [r4, #16]
 8006660:	1a98      	subs	r0, r3, r2
 8006662:	6963      	ldr	r3, [r4, #20]
 8006664:	b2f6      	uxtb	r6, r6
 8006666:	4283      	cmp	r3, r0
 8006668:	4637      	mov	r7, r6
 800666a:	dc05      	bgt.n	8006678 <__swbuf_r+0x4e>
 800666c:	4621      	mov	r1, r4
 800666e:	4628      	mov	r0, r5
 8006670:	f001 fd86 	bl	8008180 <_fflush_r>
 8006674:	2800      	cmp	r0, #0
 8006676:	d1ed      	bne.n	8006654 <__swbuf_r+0x2a>
 8006678:	68a3      	ldr	r3, [r4, #8]
 800667a:	3b01      	subs	r3, #1
 800667c:	60a3      	str	r3, [r4, #8]
 800667e:	6823      	ldr	r3, [r4, #0]
 8006680:	1c5a      	adds	r2, r3, #1
 8006682:	6022      	str	r2, [r4, #0]
 8006684:	701e      	strb	r6, [r3, #0]
 8006686:	6962      	ldr	r2, [r4, #20]
 8006688:	1c43      	adds	r3, r0, #1
 800668a:	429a      	cmp	r2, r3
 800668c:	d004      	beq.n	8006698 <__swbuf_r+0x6e>
 800668e:	89a3      	ldrh	r3, [r4, #12]
 8006690:	07db      	lsls	r3, r3, #31
 8006692:	d5e1      	bpl.n	8006658 <__swbuf_r+0x2e>
 8006694:	2e0a      	cmp	r6, #10
 8006696:	d1df      	bne.n	8006658 <__swbuf_r+0x2e>
 8006698:	4621      	mov	r1, r4
 800669a:	4628      	mov	r0, r5
 800669c:	f001 fd70 	bl	8008180 <_fflush_r>
 80066a0:	2800      	cmp	r0, #0
 80066a2:	d0d9      	beq.n	8006658 <__swbuf_r+0x2e>
 80066a4:	e7d6      	b.n	8006654 <__swbuf_r+0x2a>
	...

080066a8 <__swsetup_r>:
 80066a8:	b538      	push	{r3, r4, r5, lr}
 80066aa:	4b29      	ldr	r3, [pc, #164]	@ (8006750 <__swsetup_r+0xa8>)
 80066ac:	4605      	mov	r5, r0
 80066ae:	6818      	ldr	r0, [r3, #0]
 80066b0:	460c      	mov	r4, r1
 80066b2:	b118      	cbz	r0, 80066bc <__swsetup_r+0x14>
 80066b4:	6a03      	ldr	r3, [r0, #32]
 80066b6:	b90b      	cbnz	r3, 80066bc <__swsetup_r+0x14>
 80066b8:	f7ff ff3e 	bl	8006538 <__sinit>
 80066bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066c0:	0719      	lsls	r1, r3, #28
 80066c2:	d422      	bmi.n	800670a <__swsetup_r+0x62>
 80066c4:	06da      	lsls	r2, r3, #27
 80066c6:	d407      	bmi.n	80066d8 <__swsetup_r+0x30>
 80066c8:	2209      	movs	r2, #9
 80066ca:	602a      	str	r2, [r5, #0]
 80066cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80066d0:	81a3      	strh	r3, [r4, #12]
 80066d2:	f04f 30ff 	mov.w	r0, #4294967295
 80066d6:	e033      	b.n	8006740 <__swsetup_r+0x98>
 80066d8:	0758      	lsls	r0, r3, #29
 80066da:	d512      	bpl.n	8006702 <__swsetup_r+0x5a>
 80066dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80066de:	b141      	cbz	r1, 80066f2 <__swsetup_r+0x4a>
 80066e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80066e4:	4299      	cmp	r1, r3
 80066e6:	d002      	beq.n	80066ee <__swsetup_r+0x46>
 80066e8:	4628      	mov	r0, r5
 80066ea:	f000 ff01 	bl	80074f0 <_free_r>
 80066ee:	2300      	movs	r3, #0
 80066f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80066f2:	89a3      	ldrh	r3, [r4, #12]
 80066f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80066f8:	81a3      	strh	r3, [r4, #12]
 80066fa:	2300      	movs	r3, #0
 80066fc:	6063      	str	r3, [r4, #4]
 80066fe:	6923      	ldr	r3, [r4, #16]
 8006700:	6023      	str	r3, [r4, #0]
 8006702:	89a3      	ldrh	r3, [r4, #12]
 8006704:	f043 0308 	orr.w	r3, r3, #8
 8006708:	81a3      	strh	r3, [r4, #12]
 800670a:	6923      	ldr	r3, [r4, #16]
 800670c:	b94b      	cbnz	r3, 8006722 <__swsetup_r+0x7a>
 800670e:	89a3      	ldrh	r3, [r4, #12]
 8006710:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006714:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006718:	d003      	beq.n	8006722 <__swsetup_r+0x7a>
 800671a:	4621      	mov	r1, r4
 800671c:	4628      	mov	r0, r5
 800671e:	f001 fd7d 	bl	800821c <__smakebuf_r>
 8006722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006726:	f013 0201 	ands.w	r2, r3, #1
 800672a:	d00a      	beq.n	8006742 <__swsetup_r+0x9a>
 800672c:	2200      	movs	r2, #0
 800672e:	60a2      	str	r2, [r4, #8]
 8006730:	6962      	ldr	r2, [r4, #20]
 8006732:	4252      	negs	r2, r2
 8006734:	61a2      	str	r2, [r4, #24]
 8006736:	6922      	ldr	r2, [r4, #16]
 8006738:	b942      	cbnz	r2, 800674c <__swsetup_r+0xa4>
 800673a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800673e:	d1c5      	bne.n	80066cc <__swsetup_r+0x24>
 8006740:	bd38      	pop	{r3, r4, r5, pc}
 8006742:	0799      	lsls	r1, r3, #30
 8006744:	bf58      	it	pl
 8006746:	6962      	ldrpl	r2, [r4, #20]
 8006748:	60a2      	str	r2, [r4, #8]
 800674a:	e7f4      	b.n	8006736 <__swsetup_r+0x8e>
 800674c:	2000      	movs	r0, #0
 800674e:	e7f7      	b.n	8006740 <__swsetup_r+0x98>
 8006750:	20000018 	.word	0x20000018

08006754 <memset>:
 8006754:	4402      	add	r2, r0
 8006756:	4603      	mov	r3, r0
 8006758:	4293      	cmp	r3, r2
 800675a:	d100      	bne.n	800675e <memset+0xa>
 800675c:	4770      	bx	lr
 800675e:	f803 1b01 	strb.w	r1, [r3], #1
 8006762:	e7f9      	b.n	8006758 <memset+0x4>

08006764 <_localeconv_r>:
 8006764:	4800      	ldr	r0, [pc, #0]	@ (8006768 <_localeconv_r+0x4>)
 8006766:	4770      	bx	lr
 8006768:	20000158 	.word	0x20000158

0800676c <_close_r>:
 800676c:	b538      	push	{r3, r4, r5, lr}
 800676e:	4d06      	ldr	r5, [pc, #24]	@ (8006788 <_close_r+0x1c>)
 8006770:	2300      	movs	r3, #0
 8006772:	4604      	mov	r4, r0
 8006774:	4608      	mov	r0, r1
 8006776:	602b      	str	r3, [r5, #0]
 8006778:	f7fa ff7b 	bl	8001672 <_close>
 800677c:	1c43      	adds	r3, r0, #1
 800677e:	d102      	bne.n	8006786 <_close_r+0x1a>
 8006780:	682b      	ldr	r3, [r5, #0]
 8006782:	b103      	cbz	r3, 8006786 <_close_r+0x1a>
 8006784:	6023      	str	r3, [r4, #0]
 8006786:	bd38      	pop	{r3, r4, r5, pc}
 8006788:	200006bc 	.word	0x200006bc

0800678c <_lseek_r>:
 800678c:	b538      	push	{r3, r4, r5, lr}
 800678e:	4d07      	ldr	r5, [pc, #28]	@ (80067ac <_lseek_r+0x20>)
 8006790:	4604      	mov	r4, r0
 8006792:	4608      	mov	r0, r1
 8006794:	4611      	mov	r1, r2
 8006796:	2200      	movs	r2, #0
 8006798:	602a      	str	r2, [r5, #0]
 800679a:	461a      	mov	r2, r3
 800679c:	f7fa ff90 	bl	80016c0 <_lseek>
 80067a0:	1c43      	adds	r3, r0, #1
 80067a2:	d102      	bne.n	80067aa <_lseek_r+0x1e>
 80067a4:	682b      	ldr	r3, [r5, #0]
 80067a6:	b103      	cbz	r3, 80067aa <_lseek_r+0x1e>
 80067a8:	6023      	str	r3, [r4, #0]
 80067aa:	bd38      	pop	{r3, r4, r5, pc}
 80067ac:	200006bc 	.word	0x200006bc

080067b0 <_read_r>:
 80067b0:	b538      	push	{r3, r4, r5, lr}
 80067b2:	4d07      	ldr	r5, [pc, #28]	@ (80067d0 <_read_r+0x20>)
 80067b4:	4604      	mov	r4, r0
 80067b6:	4608      	mov	r0, r1
 80067b8:	4611      	mov	r1, r2
 80067ba:	2200      	movs	r2, #0
 80067bc:	602a      	str	r2, [r5, #0]
 80067be:	461a      	mov	r2, r3
 80067c0:	f7fa ff1e 	bl	8001600 <_read>
 80067c4:	1c43      	adds	r3, r0, #1
 80067c6:	d102      	bne.n	80067ce <_read_r+0x1e>
 80067c8:	682b      	ldr	r3, [r5, #0]
 80067ca:	b103      	cbz	r3, 80067ce <_read_r+0x1e>
 80067cc:	6023      	str	r3, [r4, #0]
 80067ce:	bd38      	pop	{r3, r4, r5, pc}
 80067d0:	200006bc 	.word	0x200006bc

080067d4 <_write_r>:
 80067d4:	b538      	push	{r3, r4, r5, lr}
 80067d6:	4d07      	ldr	r5, [pc, #28]	@ (80067f4 <_write_r+0x20>)
 80067d8:	4604      	mov	r4, r0
 80067da:	4608      	mov	r0, r1
 80067dc:	4611      	mov	r1, r2
 80067de:	2200      	movs	r2, #0
 80067e0:	602a      	str	r2, [r5, #0]
 80067e2:	461a      	mov	r2, r3
 80067e4:	f7fa ff29 	bl	800163a <_write>
 80067e8:	1c43      	adds	r3, r0, #1
 80067ea:	d102      	bne.n	80067f2 <_write_r+0x1e>
 80067ec:	682b      	ldr	r3, [r5, #0]
 80067ee:	b103      	cbz	r3, 80067f2 <_write_r+0x1e>
 80067f0:	6023      	str	r3, [r4, #0]
 80067f2:	bd38      	pop	{r3, r4, r5, pc}
 80067f4:	200006bc 	.word	0x200006bc

080067f8 <__errno>:
 80067f8:	4b01      	ldr	r3, [pc, #4]	@ (8006800 <__errno+0x8>)
 80067fa:	6818      	ldr	r0, [r3, #0]
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop
 8006800:	20000018 	.word	0x20000018

08006804 <__libc_init_array>:
 8006804:	b570      	push	{r4, r5, r6, lr}
 8006806:	4d0d      	ldr	r5, [pc, #52]	@ (800683c <__libc_init_array+0x38>)
 8006808:	4c0d      	ldr	r4, [pc, #52]	@ (8006840 <__libc_init_array+0x3c>)
 800680a:	1b64      	subs	r4, r4, r5
 800680c:	10a4      	asrs	r4, r4, #2
 800680e:	2600      	movs	r6, #0
 8006810:	42a6      	cmp	r6, r4
 8006812:	d109      	bne.n	8006828 <__libc_init_array+0x24>
 8006814:	4d0b      	ldr	r5, [pc, #44]	@ (8006844 <__libc_init_array+0x40>)
 8006816:	4c0c      	ldr	r4, [pc, #48]	@ (8006848 <__libc_init_array+0x44>)
 8006818:	f001 fe2c 	bl	8008474 <_init>
 800681c:	1b64      	subs	r4, r4, r5
 800681e:	10a4      	asrs	r4, r4, #2
 8006820:	2600      	movs	r6, #0
 8006822:	42a6      	cmp	r6, r4
 8006824:	d105      	bne.n	8006832 <__libc_init_array+0x2e>
 8006826:	bd70      	pop	{r4, r5, r6, pc}
 8006828:	f855 3b04 	ldr.w	r3, [r5], #4
 800682c:	4798      	blx	r3
 800682e:	3601      	adds	r6, #1
 8006830:	e7ee      	b.n	8006810 <__libc_init_array+0xc>
 8006832:	f855 3b04 	ldr.w	r3, [r5], #4
 8006836:	4798      	blx	r3
 8006838:	3601      	adds	r6, #1
 800683a:	e7f2      	b.n	8006822 <__libc_init_array+0x1e>
 800683c:	08008848 	.word	0x08008848
 8006840:	08008848 	.word	0x08008848
 8006844:	08008848 	.word	0x08008848
 8006848:	0800884c 	.word	0x0800884c

0800684c <__retarget_lock_init_recursive>:
 800684c:	4770      	bx	lr

0800684e <__retarget_lock_acquire_recursive>:
 800684e:	4770      	bx	lr

08006850 <__retarget_lock_release_recursive>:
 8006850:	4770      	bx	lr

08006852 <quorem>:
 8006852:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006856:	6903      	ldr	r3, [r0, #16]
 8006858:	690c      	ldr	r4, [r1, #16]
 800685a:	42a3      	cmp	r3, r4
 800685c:	4607      	mov	r7, r0
 800685e:	db7e      	blt.n	800695e <quorem+0x10c>
 8006860:	3c01      	subs	r4, #1
 8006862:	f101 0814 	add.w	r8, r1, #20
 8006866:	00a3      	lsls	r3, r4, #2
 8006868:	f100 0514 	add.w	r5, r0, #20
 800686c:	9300      	str	r3, [sp, #0]
 800686e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006872:	9301      	str	r3, [sp, #4]
 8006874:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006878:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800687c:	3301      	adds	r3, #1
 800687e:	429a      	cmp	r2, r3
 8006880:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006884:	fbb2 f6f3 	udiv	r6, r2, r3
 8006888:	d32e      	bcc.n	80068e8 <quorem+0x96>
 800688a:	f04f 0a00 	mov.w	sl, #0
 800688e:	46c4      	mov	ip, r8
 8006890:	46ae      	mov	lr, r5
 8006892:	46d3      	mov	fp, sl
 8006894:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006898:	b298      	uxth	r0, r3
 800689a:	fb06 a000 	mla	r0, r6, r0, sl
 800689e:	0c02      	lsrs	r2, r0, #16
 80068a0:	0c1b      	lsrs	r3, r3, #16
 80068a2:	fb06 2303 	mla	r3, r6, r3, r2
 80068a6:	f8de 2000 	ldr.w	r2, [lr]
 80068aa:	b280      	uxth	r0, r0
 80068ac:	b292      	uxth	r2, r2
 80068ae:	1a12      	subs	r2, r2, r0
 80068b0:	445a      	add	r2, fp
 80068b2:	f8de 0000 	ldr.w	r0, [lr]
 80068b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80068c0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80068c4:	b292      	uxth	r2, r2
 80068c6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80068ca:	45e1      	cmp	r9, ip
 80068cc:	f84e 2b04 	str.w	r2, [lr], #4
 80068d0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80068d4:	d2de      	bcs.n	8006894 <quorem+0x42>
 80068d6:	9b00      	ldr	r3, [sp, #0]
 80068d8:	58eb      	ldr	r3, [r5, r3]
 80068da:	b92b      	cbnz	r3, 80068e8 <quorem+0x96>
 80068dc:	9b01      	ldr	r3, [sp, #4]
 80068de:	3b04      	subs	r3, #4
 80068e0:	429d      	cmp	r5, r3
 80068e2:	461a      	mov	r2, r3
 80068e4:	d32f      	bcc.n	8006946 <quorem+0xf4>
 80068e6:	613c      	str	r4, [r7, #16]
 80068e8:	4638      	mov	r0, r7
 80068ea:	f001 f97b 	bl	8007be4 <__mcmp>
 80068ee:	2800      	cmp	r0, #0
 80068f0:	db25      	blt.n	800693e <quorem+0xec>
 80068f2:	4629      	mov	r1, r5
 80068f4:	2000      	movs	r0, #0
 80068f6:	f858 2b04 	ldr.w	r2, [r8], #4
 80068fa:	f8d1 c000 	ldr.w	ip, [r1]
 80068fe:	fa1f fe82 	uxth.w	lr, r2
 8006902:	fa1f f38c 	uxth.w	r3, ip
 8006906:	eba3 030e 	sub.w	r3, r3, lr
 800690a:	4403      	add	r3, r0
 800690c:	0c12      	lsrs	r2, r2, #16
 800690e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006912:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006916:	b29b      	uxth	r3, r3
 8006918:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800691c:	45c1      	cmp	r9, r8
 800691e:	f841 3b04 	str.w	r3, [r1], #4
 8006922:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006926:	d2e6      	bcs.n	80068f6 <quorem+0xa4>
 8006928:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800692c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006930:	b922      	cbnz	r2, 800693c <quorem+0xea>
 8006932:	3b04      	subs	r3, #4
 8006934:	429d      	cmp	r5, r3
 8006936:	461a      	mov	r2, r3
 8006938:	d30b      	bcc.n	8006952 <quorem+0x100>
 800693a:	613c      	str	r4, [r7, #16]
 800693c:	3601      	adds	r6, #1
 800693e:	4630      	mov	r0, r6
 8006940:	b003      	add	sp, #12
 8006942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006946:	6812      	ldr	r2, [r2, #0]
 8006948:	3b04      	subs	r3, #4
 800694a:	2a00      	cmp	r2, #0
 800694c:	d1cb      	bne.n	80068e6 <quorem+0x94>
 800694e:	3c01      	subs	r4, #1
 8006950:	e7c6      	b.n	80068e0 <quorem+0x8e>
 8006952:	6812      	ldr	r2, [r2, #0]
 8006954:	3b04      	subs	r3, #4
 8006956:	2a00      	cmp	r2, #0
 8006958:	d1ef      	bne.n	800693a <quorem+0xe8>
 800695a:	3c01      	subs	r4, #1
 800695c:	e7ea      	b.n	8006934 <quorem+0xe2>
 800695e:	2000      	movs	r0, #0
 8006960:	e7ee      	b.n	8006940 <quorem+0xee>
 8006962:	0000      	movs	r0, r0
 8006964:	0000      	movs	r0, r0
	...

08006968 <_dtoa_r>:
 8006968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800696c:	69c7      	ldr	r7, [r0, #28]
 800696e:	b099      	sub	sp, #100	@ 0x64
 8006970:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006974:	ec55 4b10 	vmov	r4, r5, d0
 8006978:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800697a:	9109      	str	r1, [sp, #36]	@ 0x24
 800697c:	4683      	mov	fp, r0
 800697e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006980:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006982:	b97f      	cbnz	r7, 80069a4 <_dtoa_r+0x3c>
 8006984:	2010      	movs	r0, #16
 8006986:	f000 fdfd 	bl	8007584 <malloc>
 800698a:	4602      	mov	r2, r0
 800698c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006990:	b920      	cbnz	r0, 800699c <_dtoa_r+0x34>
 8006992:	4ba7      	ldr	r3, [pc, #668]	@ (8006c30 <_dtoa_r+0x2c8>)
 8006994:	21ef      	movs	r1, #239	@ 0xef
 8006996:	48a7      	ldr	r0, [pc, #668]	@ (8006c34 <_dtoa_r+0x2cc>)
 8006998:	f001 fcbc 	bl	8008314 <__assert_func>
 800699c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80069a0:	6007      	str	r7, [r0, #0]
 80069a2:	60c7      	str	r7, [r0, #12]
 80069a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80069a8:	6819      	ldr	r1, [r3, #0]
 80069aa:	b159      	cbz	r1, 80069c4 <_dtoa_r+0x5c>
 80069ac:	685a      	ldr	r2, [r3, #4]
 80069ae:	604a      	str	r2, [r1, #4]
 80069b0:	2301      	movs	r3, #1
 80069b2:	4093      	lsls	r3, r2
 80069b4:	608b      	str	r3, [r1, #8]
 80069b6:	4658      	mov	r0, fp
 80069b8:	f000 feda 	bl	8007770 <_Bfree>
 80069bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80069c0:	2200      	movs	r2, #0
 80069c2:	601a      	str	r2, [r3, #0]
 80069c4:	1e2b      	subs	r3, r5, #0
 80069c6:	bfb9      	ittee	lt
 80069c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80069cc:	9303      	strlt	r3, [sp, #12]
 80069ce:	2300      	movge	r3, #0
 80069d0:	6033      	strge	r3, [r6, #0]
 80069d2:	9f03      	ldr	r7, [sp, #12]
 80069d4:	4b98      	ldr	r3, [pc, #608]	@ (8006c38 <_dtoa_r+0x2d0>)
 80069d6:	bfbc      	itt	lt
 80069d8:	2201      	movlt	r2, #1
 80069da:	6032      	strlt	r2, [r6, #0]
 80069dc:	43bb      	bics	r3, r7
 80069de:	d112      	bne.n	8006a06 <_dtoa_r+0x9e>
 80069e0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80069e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80069e6:	6013      	str	r3, [r2, #0]
 80069e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80069ec:	4323      	orrs	r3, r4
 80069ee:	f000 854d 	beq.w	800748c <_dtoa_r+0xb24>
 80069f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80069f4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006c4c <_dtoa_r+0x2e4>
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	f000 854f 	beq.w	800749c <_dtoa_r+0xb34>
 80069fe:	f10a 0303 	add.w	r3, sl, #3
 8006a02:	f000 bd49 	b.w	8007498 <_dtoa_r+0xb30>
 8006a06:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	ec51 0b17 	vmov	r0, r1, d7
 8006a10:	2300      	movs	r3, #0
 8006a12:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006a16:	f7fa f87f 	bl	8000b18 <__aeabi_dcmpeq>
 8006a1a:	4680      	mov	r8, r0
 8006a1c:	b158      	cbz	r0, 8006a36 <_dtoa_r+0xce>
 8006a1e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006a20:	2301      	movs	r3, #1
 8006a22:	6013      	str	r3, [r2, #0]
 8006a24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006a26:	b113      	cbz	r3, 8006a2e <_dtoa_r+0xc6>
 8006a28:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006a2a:	4b84      	ldr	r3, [pc, #528]	@ (8006c3c <_dtoa_r+0x2d4>)
 8006a2c:	6013      	str	r3, [r2, #0]
 8006a2e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006c50 <_dtoa_r+0x2e8>
 8006a32:	f000 bd33 	b.w	800749c <_dtoa_r+0xb34>
 8006a36:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006a3a:	aa16      	add	r2, sp, #88	@ 0x58
 8006a3c:	a917      	add	r1, sp, #92	@ 0x5c
 8006a3e:	4658      	mov	r0, fp
 8006a40:	f001 f980 	bl	8007d44 <__d2b>
 8006a44:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006a48:	4681      	mov	r9, r0
 8006a4a:	2e00      	cmp	r6, #0
 8006a4c:	d077      	beq.n	8006b3e <_dtoa_r+0x1d6>
 8006a4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a50:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006a54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a5c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006a60:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006a64:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006a68:	4619      	mov	r1, r3
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	4b74      	ldr	r3, [pc, #464]	@ (8006c40 <_dtoa_r+0x2d8>)
 8006a6e:	f7f9 fc33 	bl	80002d8 <__aeabi_dsub>
 8006a72:	a369      	add	r3, pc, #420	@ (adr r3, 8006c18 <_dtoa_r+0x2b0>)
 8006a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a78:	f7f9 fde6 	bl	8000648 <__aeabi_dmul>
 8006a7c:	a368      	add	r3, pc, #416	@ (adr r3, 8006c20 <_dtoa_r+0x2b8>)
 8006a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a82:	f7f9 fc2b 	bl	80002dc <__adddf3>
 8006a86:	4604      	mov	r4, r0
 8006a88:	4630      	mov	r0, r6
 8006a8a:	460d      	mov	r5, r1
 8006a8c:	f7f9 fd72 	bl	8000574 <__aeabi_i2d>
 8006a90:	a365      	add	r3, pc, #404	@ (adr r3, 8006c28 <_dtoa_r+0x2c0>)
 8006a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a96:	f7f9 fdd7 	bl	8000648 <__aeabi_dmul>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	460b      	mov	r3, r1
 8006a9e:	4620      	mov	r0, r4
 8006aa0:	4629      	mov	r1, r5
 8006aa2:	f7f9 fc1b 	bl	80002dc <__adddf3>
 8006aa6:	4604      	mov	r4, r0
 8006aa8:	460d      	mov	r5, r1
 8006aaa:	f7fa f87d 	bl	8000ba8 <__aeabi_d2iz>
 8006aae:	2200      	movs	r2, #0
 8006ab0:	4607      	mov	r7, r0
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	4620      	mov	r0, r4
 8006ab6:	4629      	mov	r1, r5
 8006ab8:	f7fa f838 	bl	8000b2c <__aeabi_dcmplt>
 8006abc:	b140      	cbz	r0, 8006ad0 <_dtoa_r+0x168>
 8006abe:	4638      	mov	r0, r7
 8006ac0:	f7f9 fd58 	bl	8000574 <__aeabi_i2d>
 8006ac4:	4622      	mov	r2, r4
 8006ac6:	462b      	mov	r3, r5
 8006ac8:	f7fa f826 	bl	8000b18 <__aeabi_dcmpeq>
 8006acc:	b900      	cbnz	r0, 8006ad0 <_dtoa_r+0x168>
 8006ace:	3f01      	subs	r7, #1
 8006ad0:	2f16      	cmp	r7, #22
 8006ad2:	d851      	bhi.n	8006b78 <_dtoa_r+0x210>
 8006ad4:	4b5b      	ldr	r3, [pc, #364]	@ (8006c44 <_dtoa_r+0x2dc>)
 8006ad6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ade:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ae2:	f7fa f823 	bl	8000b2c <__aeabi_dcmplt>
 8006ae6:	2800      	cmp	r0, #0
 8006ae8:	d048      	beq.n	8006b7c <_dtoa_r+0x214>
 8006aea:	3f01      	subs	r7, #1
 8006aec:	2300      	movs	r3, #0
 8006aee:	9312      	str	r3, [sp, #72]	@ 0x48
 8006af0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006af2:	1b9b      	subs	r3, r3, r6
 8006af4:	1e5a      	subs	r2, r3, #1
 8006af6:	bf44      	itt	mi
 8006af8:	f1c3 0801 	rsbmi	r8, r3, #1
 8006afc:	2300      	movmi	r3, #0
 8006afe:	9208      	str	r2, [sp, #32]
 8006b00:	bf54      	ite	pl
 8006b02:	f04f 0800 	movpl.w	r8, #0
 8006b06:	9308      	strmi	r3, [sp, #32]
 8006b08:	2f00      	cmp	r7, #0
 8006b0a:	db39      	blt.n	8006b80 <_dtoa_r+0x218>
 8006b0c:	9b08      	ldr	r3, [sp, #32]
 8006b0e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006b10:	443b      	add	r3, r7
 8006b12:	9308      	str	r3, [sp, #32]
 8006b14:	2300      	movs	r3, #0
 8006b16:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b1a:	2b09      	cmp	r3, #9
 8006b1c:	d864      	bhi.n	8006be8 <_dtoa_r+0x280>
 8006b1e:	2b05      	cmp	r3, #5
 8006b20:	bfc4      	itt	gt
 8006b22:	3b04      	subgt	r3, #4
 8006b24:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b28:	f1a3 0302 	sub.w	r3, r3, #2
 8006b2c:	bfcc      	ite	gt
 8006b2e:	2400      	movgt	r4, #0
 8006b30:	2401      	movle	r4, #1
 8006b32:	2b03      	cmp	r3, #3
 8006b34:	d863      	bhi.n	8006bfe <_dtoa_r+0x296>
 8006b36:	e8df f003 	tbb	[pc, r3]
 8006b3a:	372a      	.short	0x372a
 8006b3c:	5535      	.short	0x5535
 8006b3e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006b42:	441e      	add	r6, r3
 8006b44:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006b48:	2b20      	cmp	r3, #32
 8006b4a:	bfc1      	itttt	gt
 8006b4c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006b50:	409f      	lslgt	r7, r3
 8006b52:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006b56:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006b5a:	bfd6      	itet	le
 8006b5c:	f1c3 0320 	rsble	r3, r3, #32
 8006b60:	ea47 0003 	orrgt.w	r0, r7, r3
 8006b64:	fa04 f003 	lslle.w	r0, r4, r3
 8006b68:	f7f9 fcf4 	bl	8000554 <__aeabi_ui2d>
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006b72:	3e01      	subs	r6, #1
 8006b74:	9214      	str	r2, [sp, #80]	@ 0x50
 8006b76:	e777      	b.n	8006a68 <_dtoa_r+0x100>
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e7b8      	b.n	8006aee <_dtoa_r+0x186>
 8006b7c:	9012      	str	r0, [sp, #72]	@ 0x48
 8006b7e:	e7b7      	b.n	8006af0 <_dtoa_r+0x188>
 8006b80:	427b      	negs	r3, r7
 8006b82:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b84:	2300      	movs	r3, #0
 8006b86:	eba8 0807 	sub.w	r8, r8, r7
 8006b8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006b8c:	e7c4      	b.n	8006b18 <_dtoa_r+0x1b0>
 8006b8e:	2300      	movs	r3, #0
 8006b90:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	dc35      	bgt.n	8006c04 <_dtoa_r+0x29c>
 8006b98:	2301      	movs	r3, #1
 8006b9a:	9300      	str	r3, [sp, #0]
 8006b9c:	9307      	str	r3, [sp, #28]
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ba2:	e00b      	b.n	8006bbc <_dtoa_r+0x254>
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e7f3      	b.n	8006b90 <_dtoa_r+0x228>
 8006ba8:	2300      	movs	r3, #0
 8006baa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006bae:	18fb      	adds	r3, r7, r3
 8006bb0:	9300      	str	r3, [sp, #0]
 8006bb2:	3301      	adds	r3, #1
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	9307      	str	r3, [sp, #28]
 8006bb8:	bfb8      	it	lt
 8006bba:	2301      	movlt	r3, #1
 8006bbc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006bc0:	2100      	movs	r1, #0
 8006bc2:	2204      	movs	r2, #4
 8006bc4:	f102 0514 	add.w	r5, r2, #20
 8006bc8:	429d      	cmp	r5, r3
 8006bca:	d91f      	bls.n	8006c0c <_dtoa_r+0x2a4>
 8006bcc:	6041      	str	r1, [r0, #4]
 8006bce:	4658      	mov	r0, fp
 8006bd0:	f000 fd8e 	bl	80076f0 <_Balloc>
 8006bd4:	4682      	mov	sl, r0
 8006bd6:	2800      	cmp	r0, #0
 8006bd8:	d13c      	bne.n	8006c54 <_dtoa_r+0x2ec>
 8006bda:	4b1b      	ldr	r3, [pc, #108]	@ (8006c48 <_dtoa_r+0x2e0>)
 8006bdc:	4602      	mov	r2, r0
 8006bde:	f240 11af 	movw	r1, #431	@ 0x1af
 8006be2:	e6d8      	b.n	8006996 <_dtoa_r+0x2e>
 8006be4:	2301      	movs	r3, #1
 8006be6:	e7e0      	b.n	8006baa <_dtoa_r+0x242>
 8006be8:	2401      	movs	r4, #1
 8006bea:	2300      	movs	r3, #0
 8006bec:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bee:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8006bf4:	9300      	str	r3, [sp, #0]
 8006bf6:	9307      	str	r3, [sp, #28]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	2312      	movs	r3, #18
 8006bfc:	e7d0      	b.n	8006ba0 <_dtoa_r+0x238>
 8006bfe:	2301      	movs	r3, #1
 8006c00:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c02:	e7f5      	b.n	8006bf0 <_dtoa_r+0x288>
 8006c04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c06:	9300      	str	r3, [sp, #0]
 8006c08:	9307      	str	r3, [sp, #28]
 8006c0a:	e7d7      	b.n	8006bbc <_dtoa_r+0x254>
 8006c0c:	3101      	adds	r1, #1
 8006c0e:	0052      	lsls	r2, r2, #1
 8006c10:	e7d8      	b.n	8006bc4 <_dtoa_r+0x25c>
 8006c12:	bf00      	nop
 8006c14:	f3af 8000 	nop.w
 8006c18:	636f4361 	.word	0x636f4361
 8006c1c:	3fd287a7 	.word	0x3fd287a7
 8006c20:	8b60c8b3 	.word	0x8b60c8b3
 8006c24:	3fc68a28 	.word	0x3fc68a28
 8006c28:	509f79fb 	.word	0x509f79fb
 8006c2c:	3fd34413 	.word	0x3fd34413
 8006c30:	08008511 	.word	0x08008511
 8006c34:	08008528 	.word	0x08008528
 8006c38:	7ff00000 	.word	0x7ff00000
 8006c3c:	080084e1 	.word	0x080084e1
 8006c40:	3ff80000 	.word	0x3ff80000
 8006c44:	08008620 	.word	0x08008620
 8006c48:	08008580 	.word	0x08008580
 8006c4c:	0800850d 	.word	0x0800850d
 8006c50:	080084e0 	.word	0x080084e0
 8006c54:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c58:	6018      	str	r0, [r3, #0]
 8006c5a:	9b07      	ldr	r3, [sp, #28]
 8006c5c:	2b0e      	cmp	r3, #14
 8006c5e:	f200 80a4 	bhi.w	8006daa <_dtoa_r+0x442>
 8006c62:	2c00      	cmp	r4, #0
 8006c64:	f000 80a1 	beq.w	8006daa <_dtoa_r+0x442>
 8006c68:	2f00      	cmp	r7, #0
 8006c6a:	dd33      	ble.n	8006cd4 <_dtoa_r+0x36c>
 8006c6c:	4bad      	ldr	r3, [pc, #692]	@ (8006f24 <_dtoa_r+0x5bc>)
 8006c6e:	f007 020f 	and.w	r2, r7, #15
 8006c72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c76:	ed93 7b00 	vldr	d7, [r3]
 8006c7a:	05f8      	lsls	r0, r7, #23
 8006c7c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006c80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006c84:	d516      	bpl.n	8006cb4 <_dtoa_r+0x34c>
 8006c86:	4ba8      	ldr	r3, [pc, #672]	@ (8006f28 <_dtoa_r+0x5c0>)
 8006c88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c90:	f7f9 fe04 	bl	800089c <__aeabi_ddiv>
 8006c94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c98:	f004 040f 	and.w	r4, r4, #15
 8006c9c:	2603      	movs	r6, #3
 8006c9e:	4da2      	ldr	r5, [pc, #648]	@ (8006f28 <_dtoa_r+0x5c0>)
 8006ca0:	b954      	cbnz	r4, 8006cb8 <_dtoa_r+0x350>
 8006ca2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ca6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006caa:	f7f9 fdf7 	bl	800089c <__aeabi_ddiv>
 8006cae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cb2:	e028      	b.n	8006d06 <_dtoa_r+0x39e>
 8006cb4:	2602      	movs	r6, #2
 8006cb6:	e7f2      	b.n	8006c9e <_dtoa_r+0x336>
 8006cb8:	07e1      	lsls	r1, r4, #31
 8006cba:	d508      	bpl.n	8006cce <_dtoa_r+0x366>
 8006cbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cc0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006cc4:	f7f9 fcc0 	bl	8000648 <__aeabi_dmul>
 8006cc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ccc:	3601      	adds	r6, #1
 8006cce:	1064      	asrs	r4, r4, #1
 8006cd0:	3508      	adds	r5, #8
 8006cd2:	e7e5      	b.n	8006ca0 <_dtoa_r+0x338>
 8006cd4:	f000 80d2 	beq.w	8006e7c <_dtoa_r+0x514>
 8006cd8:	427c      	negs	r4, r7
 8006cda:	4b92      	ldr	r3, [pc, #584]	@ (8006f24 <_dtoa_r+0x5bc>)
 8006cdc:	4d92      	ldr	r5, [pc, #584]	@ (8006f28 <_dtoa_r+0x5c0>)
 8006cde:	f004 020f 	and.w	r2, r4, #15
 8006ce2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006cee:	f7f9 fcab 	bl	8000648 <__aeabi_dmul>
 8006cf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cf6:	1124      	asrs	r4, r4, #4
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	2602      	movs	r6, #2
 8006cfc:	2c00      	cmp	r4, #0
 8006cfe:	f040 80b2 	bne.w	8006e66 <_dtoa_r+0x4fe>
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1d3      	bne.n	8006cae <_dtoa_r+0x346>
 8006d06:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006d08:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	f000 80b7 	beq.w	8006e80 <_dtoa_r+0x518>
 8006d12:	4b86      	ldr	r3, [pc, #536]	@ (8006f2c <_dtoa_r+0x5c4>)
 8006d14:	2200      	movs	r2, #0
 8006d16:	4620      	mov	r0, r4
 8006d18:	4629      	mov	r1, r5
 8006d1a:	f7f9 ff07 	bl	8000b2c <__aeabi_dcmplt>
 8006d1e:	2800      	cmp	r0, #0
 8006d20:	f000 80ae 	beq.w	8006e80 <_dtoa_r+0x518>
 8006d24:	9b07      	ldr	r3, [sp, #28]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	f000 80aa 	beq.w	8006e80 <_dtoa_r+0x518>
 8006d2c:	9b00      	ldr	r3, [sp, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	dd37      	ble.n	8006da2 <_dtoa_r+0x43a>
 8006d32:	1e7b      	subs	r3, r7, #1
 8006d34:	9304      	str	r3, [sp, #16]
 8006d36:	4620      	mov	r0, r4
 8006d38:	4b7d      	ldr	r3, [pc, #500]	@ (8006f30 <_dtoa_r+0x5c8>)
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	4629      	mov	r1, r5
 8006d3e:	f7f9 fc83 	bl	8000648 <__aeabi_dmul>
 8006d42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d46:	9c00      	ldr	r4, [sp, #0]
 8006d48:	3601      	adds	r6, #1
 8006d4a:	4630      	mov	r0, r6
 8006d4c:	f7f9 fc12 	bl	8000574 <__aeabi_i2d>
 8006d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d54:	f7f9 fc78 	bl	8000648 <__aeabi_dmul>
 8006d58:	4b76      	ldr	r3, [pc, #472]	@ (8006f34 <_dtoa_r+0x5cc>)
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f7f9 fabe 	bl	80002dc <__adddf3>
 8006d60:	4605      	mov	r5, r0
 8006d62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006d66:	2c00      	cmp	r4, #0
 8006d68:	f040 808d 	bne.w	8006e86 <_dtoa_r+0x51e>
 8006d6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d70:	4b71      	ldr	r3, [pc, #452]	@ (8006f38 <_dtoa_r+0x5d0>)
 8006d72:	2200      	movs	r2, #0
 8006d74:	f7f9 fab0 	bl	80002d8 <__aeabi_dsub>
 8006d78:	4602      	mov	r2, r0
 8006d7a:	460b      	mov	r3, r1
 8006d7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006d80:	462a      	mov	r2, r5
 8006d82:	4633      	mov	r3, r6
 8006d84:	f7f9 fef0 	bl	8000b68 <__aeabi_dcmpgt>
 8006d88:	2800      	cmp	r0, #0
 8006d8a:	f040 828b 	bne.w	80072a4 <_dtoa_r+0x93c>
 8006d8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d92:	462a      	mov	r2, r5
 8006d94:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006d98:	f7f9 fec8 	bl	8000b2c <__aeabi_dcmplt>
 8006d9c:	2800      	cmp	r0, #0
 8006d9e:	f040 8128 	bne.w	8006ff2 <_dtoa_r+0x68a>
 8006da2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006da6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006daa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f2c0 815a 	blt.w	8007066 <_dtoa_r+0x6fe>
 8006db2:	2f0e      	cmp	r7, #14
 8006db4:	f300 8157 	bgt.w	8007066 <_dtoa_r+0x6fe>
 8006db8:	4b5a      	ldr	r3, [pc, #360]	@ (8006f24 <_dtoa_r+0x5bc>)
 8006dba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006dbe:	ed93 7b00 	vldr	d7, [r3]
 8006dc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	ed8d 7b00 	vstr	d7, [sp]
 8006dca:	da03      	bge.n	8006dd4 <_dtoa_r+0x46c>
 8006dcc:	9b07      	ldr	r3, [sp, #28]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f340 8101 	ble.w	8006fd6 <_dtoa_r+0x66e>
 8006dd4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006dd8:	4656      	mov	r6, sl
 8006dda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dde:	4620      	mov	r0, r4
 8006de0:	4629      	mov	r1, r5
 8006de2:	f7f9 fd5b 	bl	800089c <__aeabi_ddiv>
 8006de6:	f7f9 fedf 	bl	8000ba8 <__aeabi_d2iz>
 8006dea:	4680      	mov	r8, r0
 8006dec:	f7f9 fbc2 	bl	8000574 <__aeabi_i2d>
 8006df0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006df4:	f7f9 fc28 	bl	8000648 <__aeabi_dmul>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	460b      	mov	r3, r1
 8006dfc:	4620      	mov	r0, r4
 8006dfe:	4629      	mov	r1, r5
 8006e00:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006e04:	f7f9 fa68 	bl	80002d8 <__aeabi_dsub>
 8006e08:	f806 4b01 	strb.w	r4, [r6], #1
 8006e0c:	9d07      	ldr	r5, [sp, #28]
 8006e0e:	eba6 040a 	sub.w	r4, r6, sl
 8006e12:	42a5      	cmp	r5, r4
 8006e14:	4602      	mov	r2, r0
 8006e16:	460b      	mov	r3, r1
 8006e18:	f040 8117 	bne.w	800704a <_dtoa_r+0x6e2>
 8006e1c:	f7f9 fa5e 	bl	80002dc <__adddf3>
 8006e20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e24:	4604      	mov	r4, r0
 8006e26:	460d      	mov	r5, r1
 8006e28:	f7f9 fe9e 	bl	8000b68 <__aeabi_dcmpgt>
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	f040 80f9 	bne.w	8007024 <_dtoa_r+0x6bc>
 8006e32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e36:	4620      	mov	r0, r4
 8006e38:	4629      	mov	r1, r5
 8006e3a:	f7f9 fe6d 	bl	8000b18 <__aeabi_dcmpeq>
 8006e3e:	b118      	cbz	r0, 8006e48 <_dtoa_r+0x4e0>
 8006e40:	f018 0f01 	tst.w	r8, #1
 8006e44:	f040 80ee 	bne.w	8007024 <_dtoa_r+0x6bc>
 8006e48:	4649      	mov	r1, r9
 8006e4a:	4658      	mov	r0, fp
 8006e4c:	f000 fc90 	bl	8007770 <_Bfree>
 8006e50:	2300      	movs	r3, #0
 8006e52:	7033      	strb	r3, [r6, #0]
 8006e54:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e56:	3701      	adds	r7, #1
 8006e58:	601f      	str	r7, [r3, #0]
 8006e5a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	f000 831d 	beq.w	800749c <_dtoa_r+0xb34>
 8006e62:	601e      	str	r6, [r3, #0]
 8006e64:	e31a      	b.n	800749c <_dtoa_r+0xb34>
 8006e66:	07e2      	lsls	r2, r4, #31
 8006e68:	d505      	bpl.n	8006e76 <_dtoa_r+0x50e>
 8006e6a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e6e:	f7f9 fbeb 	bl	8000648 <__aeabi_dmul>
 8006e72:	3601      	adds	r6, #1
 8006e74:	2301      	movs	r3, #1
 8006e76:	1064      	asrs	r4, r4, #1
 8006e78:	3508      	adds	r5, #8
 8006e7a:	e73f      	b.n	8006cfc <_dtoa_r+0x394>
 8006e7c:	2602      	movs	r6, #2
 8006e7e:	e742      	b.n	8006d06 <_dtoa_r+0x39e>
 8006e80:	9c07      	ldr	r4, [sp, #28]
 8006e82:	9704      	str	r7, [sp, #16]
 8006e84:	e761      	b.n	8006d4a <_dtoa_r+0x3e2>
 8006e86:	4b27      	ldr	r3, [pc, #156]	@ (8006f24 <_dtoa_r+0x5bc>)
 8006e88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e8a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006e8e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e92:	4454      	add	r4, sl
 8006e94:	2900      	cmp	r1, #0
 8006e96:	d053      	beq.n	8006f40 <_dtoa_r+0x5d8>
 8006e98:	4928      	ldr	r1, [pc, #160]	@ (8006f3c <_dtoa_r+0x5d4>)
 8006e9a:	2000      	movs	r0, #0
 8006e9c:	f7f9 fcfe 	bl	800089c <__aeabi_ddiv>
 8006ea0:	4633      	mov	r3, r6
 8006ea2:	462a      	mov	r2, r5
 8006ea4:	f7f9 fa18 	bl	80002d8 <__aeabi_dsub>
 8006ea8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006eac:	4656      	mov	r6, sl
 8006eae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006eb2:	f7f9 fe79 	bl	8000ba8 <__aeabi_d2iz>
 8006eb6:	4605      	mov	r5, r0
 8006eb8:	f7f9 fb5c 	bl	8000574 <__aeabi_i2d>
 8006ebc:	4602      	mov	r2, r0
 8006ebe:	460b      	mov	r3, r1
 8006ec0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ec4:	f7f9 fa08 	bl	80002d8 <__aeabi_dsub>
 8006ec8:	3530      	adds	r5, #48	@ 0x30
 8006eca:	4602      	mov	r2, r0
 8006ecc:	460b      	mov	r3, r1
 8006ece:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ed2:	f806 5b01 	strb.w	r5, [r6], #1
 8006ed6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006eda:	f7f9 fe27 	bl	8000b2c <__aeabi_dcmplt>
 8006ede:	2800      	cmp	r0, #0
 8006ee0:	d171      	bne.n	8006fc6 <_dtoa_r+0x65e>
 8006ee2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ee6:	4911      	ldr	r1, [pc, #68]	@ (8006f2c <_dtoa_r+0x5c4>)
 8006ee8:	2000      	movs	r0, #0
 8006eea:	f7f9 f9f5 	bl	80002d8 <__aeabi_dsub>
 8006eee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006ef2:	f7f9 fe1b 	bl	8000b2c <__aeabi_dcmplt>
 8006ef6:	2800      	cmp	r0, #0
 8006ef8:	f040 8095 	bne.w	8007026 <_dtoa_r+0x6be>
 8006efc:	42a6      	cmp	r6, r4
 8006efe:	f43f af50 	beq.w	8006da2 <_dtoa_r+0x43a>
 8006f02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006f06:	4b0a      	ldr	r3, [pc, #40]	@ (8006f30 <_dtoa_r+0x5c8>)
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f7f9 fb9d 	bl	8000648 <__aeabi_dmul>
 8006f0e:	4b08      	ldr	r3, [pc, #32]	@ (8006f30 <_dtoa_r+0x5c8>)
 8006f10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f14:	2200      	movs	r2, #0
 8006f16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f1a:	f7f9 fb95 	bl	8000648 <__aeabi_dmul>
 8006f1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f22:	e7c4      	b.n	8006eae <_dtoa_r+0x546>
 8006f24:	08008620 	.word	0x08008620
 8006f28:	080085f8 	.word	0x080085f8
 8006f2c:	3ff00000 	.word	0x3ff00000
 8006f30:	40240000 	.word	0x40240000
 8006f34:	401c0000 	.word	0x401c0000
 8006f38:	40140000 	.word	0x40140000
 8006f3c:	3fe00000 	.word	0x3fe00000
 8006f40:	4631      	mov	r1, r6
 8006f42:	4628      	mov	r0, r5
 8006f44:	f7f9 fb80 	bl	8000648 <__aeabi_dmul>
 8006f48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f4c:	9415      	str	r4, [sp, #84]	@ 0x54
 8006f4e:	4656      	mov	r6, sl
 8006f50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f54:	f7f9 fe28 	bl	8000ba8 <__aeabi_d2iz>
 8006f58:	4605      	mov	r5, r0
 8006f5a:	f7f9 fb0b 	bl	8000574 <__aeabi_i2d>
 8006f5e:	4602      	mov	r2, r0
 8006f60:	460b      	mov	r3, r1
 8006f62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f66:	f7f9 f9b7 	bl	80002d8 <__aeabi_dsub>
 8006f6a:	3530      	adds	r5, #48	@ 0x30
 8006f6c:	f806 5b01 	strb.w	r5, [r6], #1
 8006f70:	4602      	mov	r2, r0
 8006f72:	460b      	mov	r3, r1
 8006f74:	42a6      	cmp	r6, r4
 8006f76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006f7a:	f04f 0200 	mov.w	r2, #0
 8006f7e:	d124      	bne.n	8006fca <_dtoa_r+0x662>
 8006f80:	4bac      	ldr	r3, [pc, #688]	@ (8007234 <_dtoa_r+0x8cc>)
 8006f82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006f86:	f7f9 f9a9 	bl	80002dc <__adddf3>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f92:	f7f9 fde9 	bl	8000b68 <__aeabi_dcmpgt>
 8006f96:	2800      	cmp	r0, #0
 8006f98:	d145      	bne.n	8007026 <_dtoa_r+0x6be>
 8006f9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f9e:	49a5      	ldr	r1, [pc, #660]	@ (8007234 <_dtoa_r+0x8cc>)
 8006fa0:	2000      	movs	r0, #0
 8006fa2:	f7f9 f999 	bl	80002d8 <__aeabi_dsub>
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	460b      	mov	r3, r1
 8006faa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fae:	f7f9 fdbd 	bl	8000b2c <__aeabi_dcmplt>
 8006fb2:	2800      	cmp	r0, #0
 8006fb4:	f43f aef5 	beq.w	8006da2 <_dtoa_r+0x43a>
 8006fb8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006fba:	1e73      	subs	r3, r6, #1
 8006fbc:	9315      	str	r3, [sp, #84]	@ 0x54
 8006fbe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006fc2:	2b30      	cmp	r3, #48	@ 0x30
 8006fc4:	d0f8      	beq.n	8006fb8 <_dtoa_r+0x650>
 8006fc6:	9f04      	ldr	r7, [sp, #16]
 8006fc8:	e73e      	b.n	8006e48 <_dtoa_r+0x4e0>
 8006fca:	4b9b      	ldr	r3, [pc, #620]	@ (8007238 <_dtoa_r+0x8d0>)
 8006fcc:	f7f9 fb3c 	bl	8000648 <__aeabi_dmul>
 8006fd0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fd4:	e7bc      	b.n	8006f50 <_dtoa_r+0x5e8>
 8006fd6:	d10c      	bne.n	8006ff2 <_dtoa_r+0x68a>
 8006fd8:	4b98      	ldr	r3, [pc, #608]	@ (800723c <_dtoa_r+0x8d4>)
 8006fda:	2200      	movs	r2, #0
 8006fdc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006fe0:	f7f9 fb32 	bl	8000648 <__aeabi_dmul>
 8006fe4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fe8:	f7f9 fdb4 	bl	8000b54 <__aeabi_dcmpge>
 8006fec:	2800      	cmp	r0, #0
 8006fee:	f000 8157 	beq.w	80072a0 <_dtoa_r+0x938>
 8006ff2:	2400      	movs	r4, #0
 8006ff4:	4625      	mov	r5, r4
 8006ff6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ff8:	43db      	mvns	r3, r3
 8006ffa:	9304      	str	r3, [sp, #16]
 8006ffc:	4656      	mov	r6, sl
 8006ffe:	2700      	movs	r7, #0
 8007000:	4621      	mov	r1, r4
 8007002:	4658      	mov	r0, fp
 8007004:	f000 fbb4 	bl	8007770 <_Bfree>
 8007008:	2d00      	cmp	r5, #0
 800700a:	d0dc      	beq.n	8006fc6 <_dtoa_r+0x65e>
 800700c:	b12f      	cbz	r7, 800701a <_dtoa_r+0x6b2>
 800700e:	42af      	cmp	r7, r5
 8007010:	d003      	beq.n	800701a <_dtoa_r+0x6b2>
 8007012:	4639      	mov	r1, r7
 8007014:	4658      	mov	r0, fp
 8007016:	f000 fbab 	bl	8007770 <_Bfree>
 800701a:	4629      	mov	r1, r5
 800701c:	4658      	mov	r0, fp
 800701e:	f000 fba7 	bl	8007770 <_Bfree>
 8007022:	e7d0      	b.n	8006fc6 <_dtoa_r+0x65e>
 8007024:	9704      	str	r7, [sp, #16]
 8007026:	4633      	mov	r3, r6
 8007028:	461e      	mov	r6, r3
 800702a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800702e:	2a39      	cmp	r2, #57	@ 0x39
 8007030:	d107      	bne.n	8007042 <_dtoa_r+0x6da>
 8007032:	459a      	cmp	sl, r3
 8007034:	d1f8      	bne.n	8007028 <_dtoa_r+0x6c0>
 8007036:	9a04      	ldr	r2, [sp, #16]
 8007038:	3201      	adds	r2, #1
 800703a:	9204      	str	r2, [sp, #16]
 800703c:	2230      	movs	r2, #48	@ 0x30
 800703e:	f88a 2000 	strb.w	r2, [sl]
 8007042:	781a      	ldrb	r2, [r3, #0]
 8007044:	3201      	adds	r2, #1
 8007046:	701a      	strb	r2, [r3, #0]
 8007048:	e7bd      	b.n	8006fc6 <_dtoa_r+0x65e>
 800704a:	4b7b      	ldr	r3, [pc, #492]	@ (8007238 <_dtoa_r+0x8d0>)
 800704c:	2200      	movs	r2, #0
 800704e:	f7f9 fafb 	bl	8000648 <__aeabi_dmul>
 8007052:	2200      	movs	r2, #0
 8007054:	2300      	movs	r3, #0
 8007056:	4604      	mov	r4, r0
 8007058:	460d      	mov	r5, r1
 800705a:	f7f9 fd5d 	bl	8000b18 <__aeabi_dcmpeq>
 800705e:	2800      	cmp	r0, #0
 8007060:	f43f aebb 	beq.w	8006dda <_dtoa_r+0x472>
 8007064:	e6f0      	b.n	8006e48 <_dtoa_r+0x4e0>
 8007066:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007068:	2a00      	cmp	r2, #0
 800706a:	f000 80db 	beq.w	8007224 <_dtoa_r+0x8bc>
 800706e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007070:	2a01      	cmp	r2, #1
 8007072:	f300 80bf 	bgt.w	80071f4 <_dtoa_r+0x88c>
 8007076:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007078:	2a00      	cmp	r2, #0
 800707a:	f000 80b7 	beq.w	80071ec <_dtoa_r+0x884>
 800707e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007082:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007084:	4646      	mov	r6, r8
 8007086:	9a08      	ldr	r2, [sp, #32]
 8007088:	2101      	movs	r1, #1
 800708a:	441a      	add	r2, r3
 800708c:	4658      	mov	r0, fp
 800708e:	4498      	add	r8, r3
 8007090:	9208      	str	r2, [sp, #32]
 8007092:	f000 fc21 	bl	80078d8 <__i2b>
 8007096:	4605      	mov	r5, r0
 8007098:	b15e      	cbz	r6, 80070b2 <_dtoa_r+0x74a>
 800709a:	9b08      	ldr	r3, [sp, #32]
 800709c:	2b00      	cmp	r3, #0
 800709e:	dd08      	ble.n	80070b2 <_dtoa_r+0x74a>
 80070a0:	42b3      	cmp	r3, r6
 80070a2:	9a08      	ldr	r2, [sp, #32]
 80070a4:	bfa8      	it	ge
 80070a6:	4633      	movge	r3, r6
 80070a8:	eba8 0803 	sub.w	r8, r8, r3
 80070ac:	1af6      	subs	r6, r6, r3
 80070ae:	1ad3      	subs	r3, r2, r3
 80070b0:	9308      	str	r3, [sp, #32]
 80070b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070b4:	b1f3      	cbz	r3, 80070f4 <_dtoa_r+0x78c>
 80070b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	f000 80b7 	beq.w	800722c <_dtoa_r+0x8c4>
 80070be:	b18c      	cbz	r4, 80070e4 <_dtoa_r+0x77c>
 80070c0:	4629      	mov	r1, r5
 80070c2:	4622      	mov	r2, r4
 80070c4:	4658      	mov	r0, fp
 80070c6:	f000 fcc7 	bl	8007a58 <__pow5mult>
 80070ca:	464a      	mov	r2, r9
 80070cc:	4601      	mov	r1, r0
 80070ce:	4605      	mov	r5, r0
 80070d0:	4658      	mov	r0, fp
 80070d2:	f000 fc17 	bl	8007904 <__multiply>
 80070d6:	4649      	mov	r1, r9
 80070d8:	9004      	str	r0, [sp, #16]
 80070da:	4658      	mov	r0, fp
 80070dc:	f000 fb48 	bl	8007770 <_Bfree>
 80070e0:	9b04      	ldr	r3, [sp, #16]
 80070e2:	4699      	mov	r9, r3
 80070e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070e6:	1b1a      	subs	r2, r3, r4
 80070e8:	d004      	beq.n	80070f4 <_dtoa_r+0x78c>
 80070ea:	4649      	mov	r1, r9
 80070ec:	4658      	mov	r0, fp
 80070ee:	f000 fcb3 	bl	8007a58 <__pow5mult>
 80070f2:	4681      	mov	r9, r0
 80070f4:	2101      	movs	r1, #1
 80070f6:	4658      	mov	r0, fp
 80070f8:	f000 fbee 	bl	80078d8 <__i2b>
 80070fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80070fe:	4604      	mov	r4, r0
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 81cf 	beq.w	80074a4 <_dtoa_r+0xb3c>
 8007106:	461a      	mov	r2, r3
 8007108:	4601      	mov	r1, r0
 800710a:	4658      	mov	r0, fp
 800710c:	f000 fca4 	bl	8007a58 <__pow5mult>
 8007110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007112:	2b01      	cmp	r3, #1
 8007114:	4604      	mov	r4, r0
 8007116:	f300 8095 	bgt.w	8007244 <_dtoa_r+0x8dc>
 800711a:	9b02      	ldr	r3, [sp, #8]
 800711c:	2b00      	cmp	r3, #0
 800711e:	f040 8087 	bne.w	8007230 <_dtoa_r+0x8c8>
 8007122:	9b03      	ldr	r3, [sp, #12]
 8007124:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007128:	2b00      	cmp	r3, #0
 800712a:	f040 8089 	bne.w	8007240 <_dtoa_r+0x8d8>
 800712e:	9b03      	ldr	r3, [sp, #12]
 8007130:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007134:	0d1b      	lsrs	r3, r3, #20
 8007136:	051b      	lsls	r3, r3, #20
 8007138:	b12b      	cbz	r3, 8007146 <_dtoa_r+0x7de>
 800713a:	9b08      	ldr	r3, [sp, #32]
 800713c:	3301      	adds	r3, #1
 800713e:	9308      	str	r3, [sp, #32]
 8007140:	f108 0801 	add.w	r8, r8, #1
 8007144:	2301      	movs	r3, #1
 8007146:	930a      	str	r3, [sp, #40]	@ 0x28
 8007148:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800714a:	2b00      	cmp	r3, #0
 800714c:	f000 81b0 	beq.w	80074b0 <_dtoa_r+0xb48>
 8007150:	6923      	ldr	r3, [r4, #16]
 8007152:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007156:	6918      	ldr	r0, [r3, #16]
 8007158:	f000 fb72 	bl	8007840 <__hi0bits>
 800715c:	f1c0 0020 	rsb	r0, r0, #32
 8007160:	9b08      	ldr	r3, [sp, #32]
 8007162:	4418      	add	r0, r3
 8007164:	f010 001f 	ands.w	r0, r0, #31
 8007168:	d077      	beq.n	800725a <_dtoa_r+0x8f2>
 800716a:	f1c0 0320 	rsb	r3, r0, #32
 800716e:	2b04      	cmp	r3, #4
 8007170:	dd6b      	ble.n	800724a <_dtoa_r+0x8e2>
 8007172:	9b08      	ldr	r3, [sp, #32]
 8007174:	f1c0 001c 	rsb	r0, r0, #28
 8007178:	4403      	add	r3, r0
 800717a:	4480      	add	r8, r0
 800717c:	4406      	add	r6, r0
 800717e:	9308      	str	r3, [sp, #32]
 8007180:	f1b8 0f00 	cmp.w	r8, #0
 8007184:	dd05      	ble.n	8007192 <_dtoa_r+0x82a>
 8007186:	4649      	mov	r1, r9
 8007188:	4642      	mov	r2, r8
 800718a:	4658      	mov	r0, fp
 800718c:	f000 fcbe 	bl	8007b0c <__lshift>
 8007190:	4681      	mov	r9, r0
 8007192:	9b08      	ldr	r3, [sp, #32]
 8007194:	2b00      	cmp	r3, #0
 8007196:	dd05      	ble.n	80071a4 <_dtoa_r+0x83c>
 8007198:	4621      	mov	r1, r4
 800719a:	461a      	mov	r2, r3
 800719c:	4658      	mov	r0, fp
 800719e:	f000 fcb5 	bl	8007b0c <__lshift>
 80071a2:	4604      	mov	r4, r0
 80071a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d059      	beq.n	800725e <_dtoa_r+0x8f6>
 80071aa:	4621      	mov	r1, r4
 80071ac:	4648      	mov	r0, r9
 80071ae:	f000 fd19 	bl	8007be4 <__mcmp>
 80071b2:	2800      	cmp	r0, #0
 80071b4:	da53      	bge.n	800725e <_dtoa_r+0x8f6>
 80071b6:	1e7b      	subs	r3, r7, #1
 80071b8:	9304      	str	r3, [sp, #16]
 80071ba:	4649      	mov	r1, r9
 80071bc:	2300      	movs	r3, #0
 80071be:	220a      	movs	r2, #10
 80071c0:	4658      	mov	r0, fp
 80071c2:	f000 faf7 	bl	80077b4 <__multadd>
 80071c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071c8:	4681      	mov	r9, r0
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	f000 8172 	beq.w	80074b4 <_dtoa_r+0xb4c>
 80071d0:	2300      	movs	r3, #0
 80071d2:	4629      	mov	r1, r5
 80071d4:	220a      	movs	r2, #10
 80071d6:	4658      	mov	r0, fp
 80071d8:	f000 faec 	bl	80077b4 <__multadd>
 80071dc:	9b00      	ldr	r3, [sp, #0]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	4605      	mov	r5, r0
 80071e2:	dc67      	bgt.n	80072b4 <_dtoa_r+0x94c>
 80071e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071e6:	2b02      	cmp	r3, #2
 80071e8:	dc41      	bgt.n	800726e <_dtoa_r+0x906>
 80071ea:	e063      	b.n	80072b4 <_dtoa_r+0x94c>
 80071ec:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80071ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80071f2:	e746      	b.n	8007082 <_dtoa_r+0x71a>
 80071f4:	9b07      	ldr	r3, [sp, #28]
 80071f6:	1e5c      	subs	r4, r3, #1
 80071f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071fa:	42a3      	cmp	r3, r4
 80071fc:	bfbf      	itttt	lt
 80071fe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007200:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007202:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007204:	1ae3      	sublt	r3, r4, r3
 8007206:	bfb4      	ite	lt
 8007208:	18d2      	addlt	r2, r2, r3
 800720a:	1b1c      	subge	r4, r3, r4
 800720c:	9b07      	ldr	r3, [sp, #28]
 800720e:	bfbc      	itt	lt
 8007210:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007212:	2400      	movlt	r4, #0
 8007214:	2b00      	cmp	r3, #0
 8007216:	bfb5      	itete	lt
 8007218:	eba8 0603 	sublt.w	r6, r8, r3
 800721c:	9b07      	ldrge	r3, [sp, #28]
 800721e:	2300      	movlt	r3, #0
 8007220:	4646      	movge	r6, r8
 8007222:	e730      	b.n	8007086 <_dtoa_r+0x71e>
 8007224:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007226:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007228:	4646      	mov	r6, r8
 800722a:	e735      	b.n	8007098 <_dtoa_r+0x730>
 800722c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800722e:	e75c      	b.n	80070ea <_dtoa_r+0x782>
 8007230:	2300      	movs	r3, #0
 8007232:	e788      	b.n	8007146 <_dtoa_r+0x7de>
 8007234:	3fe00000 	.word	0x3fe00000
 8007238:	40240000 	.word	0x40240000
 800723c:	40140000 	.word	0x40140000
 8007240:	9b02      	ldr	r3, [sp, #8]
 8007242:	e780      	b.n	8007146 <_dtoa_r+0x7de>
 8007244:	2300      	movs	r3, #0
 8007246:	930a      	str	r3, [sp, #40]	@ 0x28
 8007248:	e782      	b.n	8007150 <_dtoa_r+0x7e8>
 800724a:	d099      	beq.n	8007180 <_dtoa_r+0x818>
 800724c:	9a08      	ldr	r2, [sp, #32]
 800724e:	331c      	adds	r3, #28
 8007250:	441a      	add	r2, r3
 8007252:	4498      	add	r8, r3
 8007254:	441e      	add	r6, r3
 8007256:	9208      	str	r2, [sp, #32]
 8007258:	e792      	b.n	8007180 <_dtoa_r+0x818>
 800725a:	4603      	mov	r3, r0
 800725c:	e7f6      	b.n	800724c <_dtoa_r+0x8e4>
 800725e:	9b07      	ldr	r3, [sp, #28]
 8007260:	9704      	str	r7, [sp, #16]
 8007262:	2b00      	cmp	r3, #0
 8007264:	dc20      	bgt.n	80072a8 <_dtoa_r+0x940>
 8007266:	9300      	str	r3, [sp, #0]
 8007268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800726a:	2b02      	cmp	r3, #2
 800726c:	dd1e      	ble.n	80072ac <_dtoa_r+0x944>
 800726e:	9b00      	ldr	r3, [sp, #0]
 8007270:	2b00      	cmp	r3, #0
 8007272:	f47f aec0 	bne.w	8006ff6 <_dtoa_r+0x68e>
 8007276:	4621      	mov	r1, r4
 8007278:	2205      	movs	r2, #5
 800727a:	4658      	mov	r0, fp
 800727c:	f000 fa9a 	bl	80077b4 <__multadd>
 8007280:	4601      	mov	r1, r0
 8007282:	4604      	mov	r4, r0
 8007284:	4648      	mov	r0, r9
 8007286:	f000 fcad 	bl	8007be4 <__mcmp>
 800728a:	2800      	cmp	r0, #0
 800728c:	f77f aeb3 	ble.w	8006ff6 <_dtoa_r+0x68e>
 8007290:	4656      	mov	r6, sl
 8007292:	2331      	movs	r3, #49	@ 0x31
 8007294:	f806 3b01 	strb.w	r3, [r6], #1
 8007298:	9b04      	ldr	r3, [sp, #16]
 800729a:	3301      	adds	r3, #1
 800729c:	9304      	str	r3, [sp, #16]
 800729e:	e6ae      	b.n	8006ffe <_dtoa_r+0x696>
 80072a0:	9c07      	ldr	r4, [sp, #28]
 80072a2:	9704      	str	r7, [sp, #16]
 80072a4:	4625      	mov	r5, r4
 80072a6:	e7f3      	b.n	8007290 <_dtoa_r+0x928>
 80072a8:	9b07      	ldr	r3, [sp, #28]
 80072aa:	9300      	str	r3, [sp, #0]
 80072ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	f000 8104 	beq.w	80074bc <_dtoa_r+0xb54>
 80072b4:	2e00      	cmp	r6, #0
 80072b6:	dd05      	ble.n	80072c4 <_dtoa_r+0x95c>
 80072b8:	4629      	mov	r1, r5
 80072ba:	4632      	mov	r2, r6
 80072bc:	4658      	mov	r0, fp
 80072be:	f000 fc25 	bl	8007b0c <__lshift>
 80072c2:	4605      	mov	r5, r0
 80072c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d05a      	beq.n	8007380 <_dtoa_r+0xa18>
 80072ca:	6869      	ldr	r1, [r5, #4]
 80072cc:	4658      	mov	r0, fp
 80072ce:	f000 fa0f 	bl	80076f0 <_Balloc>
 80072d2:	4606      	mov	r6, r0
 80072d4:	b928      	cbnz	r0, 80072e2 <_dtoa_r+0x97a>
 80072d6:	4b84      	ldr	r3, [pc, #528]	@ (80074e8 <_dtoa_r+0xb80>)
 80072d8:	4602      	mov	r2, r0
 80072da:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80072de:	f7ff bb5a 	b.w	8006996 <_dtoa_r+0x2e>
 80072e2:	692a      	ldr	r2, [r5, #16]
 80072e4:	3202      	adds	r2, #2
 80072e6:	0092      	lsls	r2, r2, #2
 80072e8:	f105 010c 	add.w	r1, r5, #12
 80072ec:	300c      	adds	r0, #12
 80072ee:	f001 f803 	bl	80082f8 <memcpy>
 80072f2:	2201      	movs	r2, #1
 80072f4:	4631      	mov	r1, r6
 80072f6:	4658      	mov	r0, fp
 80072f8:	f000 fc08 	bl	8007b0c <__lshift>
 80072fc:	f10a 0301 	add.w	r3, sl, #1
 8007300:	9307      	str	r3, [sp, #28]
 8007302:	9b00      	ldr	r3, [sp, #0]
 8007304:	4453      	add	r3, sl
 8007306:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007308:	9b02      	ldr	r3, [sp, #8]
 800730a:	f003 0301 	and.w	r3, r3, #1
 800730e:	462f      	mov	r7, r5
 8007310:	930a      	str	r3, [sp, #40]	@ 0x28
 8007312:	4605      	mov	r5, r0
 8007314:	9b07      	ldr	r3, [sp, #28]
 8007316:	4621      	mov	r1, r4
 8007318:	3b01      	subs	r3, #1
 800731a:	4648      	mov	r0, r9
 800731c:	9300      	str	r3, [sp, #0]
 800731e:	f7ff fa98 	bl	8006852 <quorem>
 8007322:	4639      	mov	r1, r7
 8007324:	9002      	str	r0, [sp, #8]
 8007326:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800732a:	4648      	mov	r0, r9
 800732c:	f000 fc5a 	bl	8007be4 <__mcmp>
 8007330:	462a      	mov	r2, r5
 8007332:	9008      	str	r0, [sp, #32]
 8007334:	4621      	mov	r1, r4
 8007336:	4658      	mov	r0, fp
 8007338:	f000 fc70 	bl	8007c1c <__mdiff>
 800733c:	68c2      	ldr	r2, [r0, #12]
 800733e:	4606      	mov	r6, r0
 8007340:	bb02      	cbnz	r2, 8007384 <_dtoa_r+0xa1c>
 8007342:	4601      	mov	r1, r0
 8007344:	4648      	mov	r0, r9
 8007346:	f000 fc4d 	bl	8007be4 <__mcmp>
 800734a:	4602      	mov	r2, r0
 800734c:	4631      	mov	r1, r6
 800734e:	4658      	mov	r0, fp
 8007350:	920e      	str	r2, [sp, #56]	@ 0x38
 8007352:	f000 fa0d 	bl	8007770 <_Bfree>
 8007356:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007358:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800735a:	9e07      	ldr	r6, [sp, #28]
 800735c:	ea43 0102 	orr.w	r1, r3, r2
 8007360:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007362:	4319      	orrs	r1, r3
 8007364:	d110      	bne.n	8007388 <_dtoa_r+0xa20>
 8007366:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800736a:	d029      	beq.n	80073c0 <_dtoa_r+0xa58>
 800736c:	9b08      	ldr	r3, [sp, #32]
 800736e:	2b00      	cmp	r3, #0
 8007370:	dd02      	ble.n	8007378 <_dtoa_r+0xa10>
 8007372:	9b02      	ldr	r3, [sp, #8]
 8007374:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007378:	9b00      	ldr	r3, [sp, #0]
 800737a:	f883 8000 	strb.w	r8, [r3]
 800737e:	e63f      	b.n	8007000 <_dtoa_r+0x698>
 8007380:	4628      	mov	r0, r5
 8007382:	e7bb      	b.n	80072fc <_dtoa_r+0x994>
 8007384:	2201      	movs	r2, #1
 8007386:	e7e1      	b.n	800734c <_dtoa_r+0x9e4>
 8007388:	9b08      	ldr	r3, [sp, #32]
 800738a:	2b00      	cmp	r3, #0
 800738c:	db04      	blt.n	8007398 <_dtoa_r+0xa30>
 800738e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007390:	430b      	orrs	r3, r1
 8007392:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007394:	430b      	orrs	r3, r1
 8007396:	d120      	bne.n	80073da <_dtoa_r+0xa72>
 8007398:	2a00      	cmp	r2, #0
 800739a:	dded      	ble.n	8007378 <_dtoa_r+0xa10>
 800739c:	4649      	mov	r1, r9
 800739e:	2201      	movs	r2, #1
 80073a0:	4658      	mov	r0, fp
 80073a2:	f000 fbb3 	bl	8007b0c <__lshift>
 80073a6:	4621      	mov	r1, r4
 80073a8:	4681      	mov	r9, r0
 80073aa:	f000 fc1b 	bl	8007be4 <__mcmp>
 80073ae:	2800      	cmp	r0, #0
 80073b0:	dc03      	bgt.n	80073ba <_dtoa_r+0xa52>
 80073b2:	d1e1      	bne.n	8007378 <_dtoa_r+0xa10>
 80073b4:	f018 0f01 	tst.w	r8, #1
 80073b8:	d0de      	beq.n	8007378 <_dtoa_r+0xa10>
 80073ba:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80073be:	d1d8      	bne.n	8007372 <_dtoa_r+0xa0a>
 80073c0:	9a00      	ldr	r2, [sp, #0]
 80073c2:	2339      	movs	r3, #57	@ 0x39
 80073c4:	7013      	strb	r3, [r2, #0]
 80073c6:	4633      	mov	r3, r6
 80073c8:	461e      	mov	r6, r3
 80073ca:	3b01      	subs	r3, #1
 80073cc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80073d0:	2a39      	cmp	r2, #57	@ 0x39
 80073d2:	d052      	beq.n	800747a <_dtoa_r+0xb12>
 80073d4:	3201      	adds	r2, #1
 80073d6:	701a      	strb	r2, [r3, #0]
 80073d8:	e612      	b.n	8007000 <_dtoa_r+0x698>
 80073da:	2a00      	cmp	r2, #0
 80073dc:	dd07      	ble.n	80073ee <_dtoa_r+0xa86>
 80073de:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80073e2:	d0ed      	beq.n	80073c0 <_dtoa_r+0xa58>
 80073e4:	9a00      	ldr	r2, [sp, #0]
 80073e6:	f108 0301 	add.w	r3, r8, #1
 80073ea:	7013      	strb	r3, [r2, #0]
 80073ec:	e608      	b.n	8007000 <_dtoa_r+0x698>
 80073ee:	9b07      	ldr	r3, [sp, #28]
 80073f0:	9a07      	ldr	r2, [sp, #28]
 80073f2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80073f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d028      	beq.n	800744e <_dtoa_r+0xae6>
 80073fc:	4649      	mov	r1, r9
 80073fe:	2300      	movs	r3, #0
 8007400:	220a      	movs	r2, #10
 8007402:	4658      	mov	r0, fp
 8007404:	f000 f9d6 	bl	80077b4 <__multadd>
 8007408:	42af      	cmp	r7, r5
 800740a:	4681      	mov	r9, r0
 800740c:	f04f 0300 	mov.w	r3, #0
 8007410:	f04f 020a 	mov.w	r2, #10
 8007414:	4639      	mov	r1, r7
 8007416:	4658      	mov	r0, fp
 8007418:	d107      	bne.n	800742a <_dtoa_r+0xac2>
 800741a:	f000 f9cb 	bl	80077b4 <__multadd>
 800741e:	4607      	mov	r7, r0
 8007420:	4605      	mov	r5, r0
 8007422:	9b07      	ldr	r3, [sp, #28]
 8007424:	3301      	adds	r3, #1
 8007426:	9307      	str	r3, [sp, #28]
 8007428:	e774      	b.n	8007314 <_dtoa_r+0x9ac>
 800742a:	f000 f9c3 	bl	80077b4 <__multadd>
 800742e:	4629      	mov	r1, r5
 8007430:	4607      	mov	r7, r0
 8007432:	2300      	movs	r3, #0
 8007434:	220a      	movs	r2, #10
 8007436:	4658      	mov	r0, fp
 8007438:	f000 f9bc 	bl	80077b4 <__multadd>
 800743c:	4605      	mov	r5, r0
 800743e:	e7f0      	b.n	8007422 <_dtoa_r+0xaba>
 8007440:	9b00      	ldr	r3, [sp, #0]
 8007442:	2b00      	cmp	r3, #0
 8007444:	bfcc      	ite	gt
 8007446:	461e      	movgt	r6, r3
 8007448:	2601      	movle	r6, #1
 800744a:	4456      	add	r6, sl
 800744c:	2700      	movs	r7, #0
 800744e:	4649      	mov	r1, r9
 8007450:	2201      	movs	r2, #1
 8007452:	4658      	mov	r0, fp
 8007454:	f000 fb5a 	bl	8007b0c <__lshift>
 8007458:	4621      	mov	r1, r4
 800745a:	4681      	mov	r9, r0
 800745c:	f000 fbc2 	bl	8007be4 <__mcmp>
 8007460:	2800      	cmp	r0, #0
 8007462:	dcb0      	bgt.n	80073c6 <_dtoa_r+0xa5e>
 8007464:	d102      	bne.n	800746c <_dtoa_r+0xb04>
 8007466:	f018 0f01 	tst.w	r8, #1
 800746a:	d1ac      	bne.n	80073c6 <_dtoa_r+0xa5e>
 800746c:	4633      	mov	r3, r6
 800746e:	461e      	mov	r6, r3
 8007470:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007474:	2a30      	cmp	r2, #48	@ 0x30
 8007476:	d0fa      	beq.n	800746e <_dtoa_r+0xb06>
 8007478:	e5c2      	b.n	8007000 <_dtoa_r+0x698>
 800747a:	459a      	cmp	sl, r3
 800747c:	d1a4      	bne.n	80073c8 <_dtoa_r+0xa60>
 800747e:	9b04      	ldr	r3, [sp, #16]
 8007480:	3301      	adds	r3, #1
 8007482:	9304      	str	r3, [sp, #16]
 8007484:	2331      	movs	r3, #49	@ 0x31
 8007486:	f88a 3000 	strb.w	r3, [sl]
 800748a:	e5b9      	b.n	8007000 <_dtoa_r+0x698>
 800748c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800748e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80074ec <_dtoa_r+0xb84>
 8007492:	b11b      	cbz	r3, 800749c <_dtoa_r+0xb34>
 8007494:	f10a 0308 	add.w	r3, sl, #8
 8007498:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800749a:	6013      	str	r3, [r2, #0]
 800749c:	4650      	mov	r0, sl
 800749e:	b019      	add	sp, #100	@ 0x64
 80074a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	f77f ae37 	ble.w	800711a <_dtoa_r+0x7b2>
 80074ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80074b0:	2001      	movs	r0, #1
 80074b2:	e655      	b.n	8007160 <_dtoa_r+0x7f8>
 80074b4:	9b00      	ldr	r3, [sp, #0]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	f77f aed6 	ble.w	8007268 <_dtoa_r+0x900>
 80074bc:	4656      	mov	r6, sl
 80074be:	4621      	mov	r1, r4
 80074c0:	4648      	mov	r0, r9
 80074c2:	f7ff f9c6 	bl	8006852 <quorem>
 80074c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80074ca:	f806 8b01 	strb.w	r8, [r6], #1
 80074ce:	9b00      	ldr	r3, [sp, #0]
 80074d0:	eba6 020a 	sub.w	r2, r6, sl
 80074d4:	4293      	cmp	r3, r2
 80074d6:	ddb3      	ble.n	8007440 <_dtoa_r+0xad8>
 80074d8:	4649      	mov	r1, r9
 80074da:	2300      	movs	r3, #0
 80074dc:	220a      	movs	r2, #10
 80074de:	4658      	mov	r0, fp
 80074e0:	f000 f968 	bl	80077b4 <__multadd>
 80074e4:	4681      	mov	r9, r0
 80074e6:	e7ea      	b.n	80074be <_dtoa_r+0xb56>
 80074e8:	08008580 	.word	0x08008580
 80074ec:	08008504 	.word	0x08008504

080074f0 <_free_r>:
 80074f0:	b538      	push	{r3, r4, r5, lr}
 80074f2:	4605      	mov	r5, r0
 80074f4:	2900      	cmp	r1, #0
 80074f6:	d041      	beq.n	800757c <_free_r+0x8c>
 80074f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074fc:	1f0c      	subs	r4, r1, #4
 80074fe:	2b00      	cmp	r3, #0
 8007500:	bfb8      	it	lt
 8007502:	18e4      	addlt	r4, r4, r3
 8007504:	f000 f8e8 	bl	80076d8 <__malloc_lock>
 8007508:	4a1d      	ldr	r2, [pc, #116]	@ (8007580 <_free_r+0x90>)
 800750a:	6813      	ldr	r3, [r2, #0]
 800750c:	b933      	cbnz	r3, 800751c <_free_r+0x2c>
 800750e:	6063      	str	r3, [r4, #4]
 8007510:	6014      	str	r4, [r2, #0]
 8007512:	4628      	mov	r0, r5
 8007514:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007518:	f000 b8e4 	b.w	80076e4 <__malloc_unlock>
 800751c:	42a3      	cmp	r3, r4
 800751e:	d908      	bls.n	8007532 <_free_r+0x42>
 8007520:	6820      	ldr	r0, [r4, #0]
 8007522:	1821      	adds	r1, r4, r0
 8007524:	428b      	cmp	r3, r1
 8007526:	bf01      	itttt	eq
 8007528:	6819      	ldreq	r1, [r3, #0]
 800752a:	685b      	ldreq	r3, [r3, #4]
 800752c:	1809      	addeq	r1, r1, r0
 800752e:	6021      	streq	r1, [r4, #0]
 8007530:	e7ed      	b.n	800750e <_free_r+0x1e>
 8007532:	461a      	mov	r2, r3
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	b10b      	cbz	r3, 800753c <_free_r+0x4c>
 8007538:	42a3      	cmp	r3, r4
 800753a:	d9fa      	bls.n	8007532 <_free_r+0x42>
 800753c:	6811      	ldr	r1, [r2, #0]
 800753e:	1850      	adds	r0, r2, r1
 8007540:	42a0      	cmp	r0, r4
 8007542:	d10b      	bne.n	800755c <_free_r+0x6c>
 8007544:	6820      	ldr	r0, [r4, #0]
 8007546:	4401      	add	r1, r0
 8007548:	1850      	adds	r0, r2, r1
 800754a:	4283      	cmp	r3, r0
 800754c:	6011      	str	r1, [r2, #0]
 800754e:	d1e0      	bne.n	8007512 <_free_r+0x22>
 8007550:	6818      	ldr	r0, [r3, #0]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	6053      	str	r3, [r2, #4]
 8007556:	4408      	add	r0, r1
 8007558:	6010      	str	r0, [r2, #0]
 800755a:	e7da      	b.n	8007512 <_free_r+0x22>
 800755c:	d902      	bls.n	8007564 <_free_r+0x74>
 800755e:	230c      	movs	r3, #12
 8007560:	602b      	str	r3, [r5, #0]
 8007562:	e7d6      	b.n	8007512 <_free_r+0x22>
 8007564:	6820      	ldr	r0, [r4, #0]
 8007566:	1821      	adds	r1, r4, r0
 8007568:	428b      	cmp	r3, r1
 800756a:	bf04      	itt	eq
 800756c:	6819      	ldreq	r1, [r3, #0]
 800756e:	685b      	ldreq	r3, [r3, #4]
 8007570:	6063      	str	r3, [r4, #4]
 8007572:	bf04      	itt	eq
 8007574:	1809      	addeq	r1, r1, r0
 8007576:	6021      	streq	r1, [r4, #0]
 8007578:	6054      	str	r4, [r2, #4]
 800757a:	e7ca      	b.n	8007512 <_free_r+0x22>
 800757c:	bd38      	pop	{r3, r4, r5, pc}
 800757e:	bf00      	nop
 8007580:	200006c8 	.word	0x200006c8

08007584 <malloc>:
 8007584:	4b02      	ldr	r3, [pc, #8]	@ (8007590 <malloc+0xc>)
 8007586:	4601      	mov	r1, r0
 8007588:	6818      	ldr	r0, [r3, #0]
 800758a:	f000 b825 	b.w	80075d8 <_malloc_r>
 800758e:	bf00      	nop
 8007590:	20000018 	.word	0x20000018

08007594 <sbrk_aligned>:
 8007594:	b570      	push	{r4, r5, r6, lr}
 8007596:	4e0f      	ldr	r6, [pc, #60]	@ (80075d4 <sbrk_aligned+0x40>)
 8007598:	460c      	mov	r4, r1
 800759a:	6831      	ldr	r1, [r6, #0]
 800759c:	4605      	mov	r5, r0
 800759e:	b911      	cbnz	r1, 80075a6 <sbrk_aligned+0x12>
 80075a0:	f000 fe9a 	bl	80082d8 <_sbrk_r>
 80075a4:	6030      	str	r0, [r6, #0]
 80075a6:	4621      	mov	r1, r4
 80075a8:	4628      	mov	r0, r5
 80075aa:	f000 fe95 	bl	80082d8 <_sbrk_r>
 80075ae:	1c43      	adds	r3, r0, #1
 80075b0:	d103      	bne.n	80075ba <sbrk_aligned+0x26>
 80075b2:	f04f 34ff 	mov.w	r4, #4294967295
 80075b6:	4620      	mov	r0, r4
 80075b8:	bd70      	pop	{r4, r5, r6, pc}
 80075ba:	1cc4      	adds	r4, r0, #3
 80075bc:	f024 0403 	bic.w	r4, r4, #3
 80075c0:	42a0      	cmp	r0, r4
 80075c2:	d0f8      	beq.n	80075b6 <sbrk_aligned+0x22>
 80075c4:	1a21      	subs	r1, r4, r0
 80075c6:	4628      	mov	r0, r5
 80075c8:	f000 fe86 	bl	80082d8 <_sbrk_r>
 80075cc:	3001      	adds	r0, #1
 80075ce:	d1f2      	bne.n	80075b6 <sbrk_aligned+0x22>
 80075d0:	e7ef      	b.n	80075b2 <sbrk_aligned+0x1e>
 80075d2:	bf00      	nop
 80075d4:	200006c4 	.word	0x200006c4

080075d8 <_malloc_r>:
 80075d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075dc:	1ccd      	adds	r5, r1, #3
 80075de:	f025 0503 	bic.w	r5, r5, #3
 80075e2:	3508      	adds	r5, #8
 80075e4:	2d0c      	cmp	r5, #12
 80075e6:	bf38      	it	cc
 80075e8:	250c      	movcc	r5, #12
 80075ea:	2d00      	cmp	r5, #0
 80075ec:	4606      	mov	r6, r0
 80075ee:	db01      	blt.n	80075f4 <_malloc_r+0x1c>
 80075f0:	42a9      	cmp	r1, r5
 80075f2:	d904      	bls.n	80075fe <_malloc_r+0x26>
 80075f4:	230c      	movs	r3, #12
 80075f6:	6033      	str	r3, [r6, #0]
 80075f8:	2000      	movs	r0, #0
 80075fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80076d4 <_malloc_r+0xfc>
 8007602:	f000 f869 	bl	80076d8 <__malloc_lock>
 8007606:	f8d8 3000 	ldr.w	r3, [r8]
 800760a:	461c      	mov	r4, r3
 800760c:	bb44      	cbnz	r4, 8007660 <_malloc_r+0x88>
 800760e:	4629      	mov	r1, r5
 8007610:	4630      	mov	r0, r6
 8007612:	f7ff ffbf 	bl	8007594 <sbrk_aligned>
 8007616:	1c43      	adds	r3, r0, #1
 8007618:	4604      	mov	r4, r0
 800761a:	d158      	bne.n	80076ce <_malloc_r+0xf6>
 800761c:	f8d8 4000 	ldr.w	r4, [r8]
 8007620:	4627      	mov	r7, r4
 8007622:	2f00      	cmp	r7, #0
 8007624:	d143      	bne.n	80076ae <_malloc_r+0xd6>
 8007626:	2c00      	cmp	r4, #0
 8007628:	d04b      	beq.n	80076c2 <_malloc_r+0xea>
 800762a:	6823      	ldr	r3, [r4, #0]
 800762c:	4639      	mov	r1, r7
 800762e:	4630      	mov	r0, r6
 8007630:	eb04 0903 	add.w	r9, r4, r3
 8007634:	f000 fe50 	bl	80082d8 <_sbrk_r>
 8007638:	4581      	cmp	r9, r0
 800763a:	d142      	bne.n	80076c2 <_malloc_r+0xea>
 800763c:	6821      	ldr	r1, [r4, #0]
 800763e:	1a6d      	subs	r5, r5, r1
 8007640:	4629      	mov	r1, r5
 8007642:	4630      	mov	r0, r6
 8007644:	f7ff ffa6 	bl	8007594 <sbrk_aligned>
 8007648:	3001      	adds	r0, #1
 800764a:	d03a      	beq.n	80076c2 <_malloc_r+0xea>
 800764c:	6823      	ldr	r3, [r4, #0]
 800764e:	442b      	add	r3, r5
 8007650:	6023      	str	r3, [r4, #0]
 8007652:	f8d8 3000 	ldr.w	r3, [r8]
 8007656:	685a      	ldr	r2, [r3, #4]
 8007658:	bb62      	cbnz	r2, 80076b4 <_malloc_r+0xdc>
 800765a:	f8c8 7000 	str.w	r7, [r8]
 800765e:	e00f      	b.n	8007680 <_malloc_r+0xa8>
 8007660:	6822      	ldr	r2, [r4, #0]
 8007662:	1b52      	subs	r2, r2, r5
 8007664:	d420      	bmi.n	80076a8 <_malloc_r+0xd0>
 8007666:	2a0b      	cmp	r2, #11
 8007668:	d917      	bls.n	800769a <_malloc_r+0xc2>
 800766a:	1961      	adds	r1, r4, r5
 800766c:	42a3      	cmp	r3, r4
 800766e:	6025      	str	r5, [r4, #0]
 8007670:	bf18      	it	ne
 8007672:	6059      	strne	r1, [r3, #4]
 8007674:	6863      	ldr	r3, [r4, #4]
 8007676:	bf08      	it	eq
 8007678:	f8c8 1000 	streq.w	r1, [r8]
 800767c:	5162      	str	r2, [r4, r5]
 800767e:	604b      	str	r3, [r1, #4]
 8007680:	4630      	mov	r0, r6
 8007682:	f000 f82f 	bl	80076e4 <__malloc_unlock>
 8007686:	f104 000b 	add.w	r0, r4, #11
 800768a:	1d23      	adds	r3, r4, #4
 800768c:	f020 0007 	bic.w	r0, r0, #7
 8007690:	1ac2      	subs	r2, r0, r3
 8007692:	bf1c      	itt	ne
 8007694:	1a1b      	subne	r3, r3, r0
 8007696:	50a3      	strne	r3, [r4, r2]
 8007698:	e7af      	b.n	80075fa <_malloc_r+0x22>
 800769a:	6862      	ldr	r2, [r4, #4]
 800769c:	42a3      	cmp	r3, r4
 800769e:	bf0c      	ite	eq
 80076a0:	f8c8 2000 	streq.w	r2, [r8]
 80076a4:	605a      	strne	r2, [r3, #4]
 80076a6:	e7eb      	b.n	8007680 <_malloc_r+0xa8>
 80076a8:	4623      	mov	r3, r4
 80076aa:	6864      	ldr	r4, [r4, #4]
 80076ac:	e7ae      	b.n	800760c <_malloc_r+0x34>
 80076ae:	463c      	mov	r4, r7
 80076b0:	687f      	ldr	r7, [r7, #4]
 80076b2:	e7b6      	b.n	8007622 <_malloc_r+0x4a>
 80076b4:	461a      	mov	r2, r3
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	42a3      	cmp	r3, r4
 80076ba:	d1fb      	bne.n	80076b4 <_malloc_r+0xdc>
 80076bc:	2300      	movs	r3, #0
 80076be:	6053      	str	r3, [r2, #4]
 80076c0:	e7de      	b.n	8007680 <_malloc_r+0xa8>
 80076c2:	230c      	movs	r3, #12
 80076c4:	6033      	str	r3, [r6, #0]
 80076c6:	4630      	mov	r0, r6
 80076c8:	f000 f80c 	bl	80076e4 <__malloc_unlock>
 80076cc:	e794      	b.n	80075f8 <_malloc_r+0x20>
 80076ce:	6005      	str	r5, [r0, #0]
 80076d0:	e7d6      	b.n	8007680 <_malloc_r+0xa8>
 80076d2:	bf00      	nop
 80076d4:	200006c8 	.word	0x200006c8

080076d8 <__malloc_lock>:
 80076d8:	4801      	ldr	r0, [pc, #4]	@ (80076e0 <__malloc_lock+0x8>)
 80076da:	f7ff b8b8 	b.w	800684e <__retarget_lock_acquire_recursive>
 80076de:	bf00      	nop
 80076e0:	200006c0 	.word	0x200006c0

080076e4 <__malloc_unlock>:
 80076e4:	4801      	ldr	r0, [pc, #4]	@ (80076ec <__malloc_unlock+0x8>)
 80076e6:	f7ff b8b3 	b.w	8006850 <__retarget_lock_release_recursive>
 80076ea:	bf00      	nop
 80076ec:	200006c0 	.word	0x200006c0

080076f0 <_Balloc>:
 80076f0:	b570      	push	{r4, r5, r6, lr}
 80076f2:	69c6      	ldr	r6, [r0, #28]
 80076f4:	4604      	mov	r4, r0
 80076f6:	460d      	mov	r5, r1
 80076f8:	b976      	cbnz	r6, 8007718 <_Balloc+0x28>
 80076fa:	2010      	movs	r0, #16
 80076fc:	f7ff ff42 	bl	8007584 <malloc>
 8007700:	4602      	mov	r2, r0
 8007702:	61e0      	str	r0, [r4, #28]
 8007704:	b920      	cbnz	r0, 8007710 <_Balloc+0x20>
 8007706:	4b18      	ldr	r3, [pc, #96]	@ (8007768 <_Balloc+0x78>)
 8007708:	4818      	ldr	r0, [pc, #96]	@ (800776c <_Balloc+0x7c>)
 800770a:	216b      	movs	r1, #107	@ 0x6b
 800770c:	f000 fe02 	bl	8008314 <__assert_func>
 8007710:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007714:	6006      	str	r6, [r0, #0]
 8007716:	60c6      	str	r6, [r0, #12]
 8007718:	69e6      	ldr	r6, [r4, #28]
 800771a:	68f3      	ldr	r3, [r6, #12]
 800771c:	b183      	cbz	r3, 8007740 <_Balloc+0x50>
 800771e:	69e3      	ldr	r3, [r4, #28]
 8007720:	68db      	ldr	r3, [r3, #12]
 8007722:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007726:	b9b8      	cbnz	r0, 8007758 <_Balloc+0x68>
 8007728:	2101      	movs	r1, #1
 800772a:	fa01 f605 	lsl.w	r6, r1, r5
 800772e:	1d72      	adds	r2, r6, #5
 8007730:	0092      	lsls	r2, r2, #2
 8007732:	4620      	mov	r0, r4
 8007734:	f000 fe0c 	bl	8008350 <_calloc_r>
 8007738:	b160      	cbz	r0, 8007754 <_Balloc+0x64>
 800773a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800773e:	e00e      	b.n	800775e <_Balloc+0x6e>
 8007740:	2221      	movs	r2, #33	@ 0x21
 8007742:	2104      	movs	r1, #4
 8007744:	4620      	mov	r0, r4
 8007746:	f000 fe03 	bl	8008350 <_calloc_r>
 800774a:	69e3      	ldr	r3, [r4, #28]
 800774c:	60f0      	str	r0, [r6, #12]
 800774e:	68db      	ldr	r3, [r3, #12]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d1e4      	bne.n	800771e <_Balloc+0x2e>
 8007754:	2000      	movs	r0, #0
 8007756:	bd70      	pop	{r4, r5, r6, pc}
 8007758:	6802      	ldr	r2, [r0, #0]
 800775a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800775e:	2300      	movs	r3, #0
 8007760:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007764:	e7f7      	b.n	8007756 <_Balloc+0x66>
 8007766:	bf00      	nop
 8007768:	08008511 	.word	0x08008511
 800776c:	08008591 	.word	0x08008591

08007770 <_Bfree>:
 8007770:	b570      	push	{r4, r5, r6, lr}
 8007772:	69c6      	ldr	r6, [r0, #28]
 8007774:	4605      	mov	r5, r0
 8007776:	460c      	mov	r4, r1
 8007778:	b976      	cbnz	r6, 8007798 <_Bfree+0x28>
 800777a:	2010      	movs	r0, #16
 800777c:	f7ff ff02 	bl	8007584 <malloc>
 8007780:	4602      	mov	r2, r0
 8007782:	61e8      	str	r0, [r5, #28]
 8007784:	b920      	cbnz	r0, 8007790 <_Bfree+0x20>
 8007786:	4b09      	ldr	r3, [pc, #36]	@ (80077ac <_Bfree+0x3c>)
 8007788:	4809      	ldr	r0, [pc, #36]	@ (80077b0 <_Bfree+0x40>)
 800778a:	218f      	movs	r1, #143	@ 0x8f
 800778c:	f000 fdc2 	bl	8008314 <__assert_func>
 8007790:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007794:	6006      	str	r6, [r0, #0]
 8007796:	60c6      	str	r6, [r0, #12]
 8007798:	b13c      	cbz	r4, 80077aa <_Bfree+0x3a>
 800779a:	69eb      	ldr	r3, [r5, #28]
 800779c:	6862      	ldr	r2, [r4, #4]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077a4:	6021      	str	r1, [r4, #0]
 80077a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077aa:	bd70      	pop	{r4, r5, r6, pc}
 80077ac:	08008511 	.word	0x08008511
 80077b0:	08008591 	.word	0x08008591

080077b4 <__multadd>:
 80077b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077b8:	690d      	ldr	r5, [r1, #16]
 80077ba:	4607      	mov	r7, r0
 80077bc:	460c      	mov	r4, r1
 80077be:	461e      	mov	r6, r3
 80077c0:	f101 0c14 	add.w	ip, r1, #20
 80077c4:	2000      	movs	r0, #0
 80077c6:	f8dc 3000 	ldr.w	r3, [ip]
 80077ca:	b299      	uxth	r1, r3
 80077cc:	fb02 6101 	mla	r1, r2, r1, r6
 80077d0:	0c1e      	lsrs	r6, r3, #16
 80077d2:	0c0b      	lsrs	r3, r1, #16
 80077d4:	fb02 3306 	mla	r3, r2, r6, r3
 80077d8:	b289      	uxth	r1, r1
 80077da:	3001      	adds	r0, #1
 80077dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80077e0:	4285      	cmp	r5, r0
 80077e2:	f84c 1b04 	str.w	r1, [ip], #4
 80077e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80077ea:	dcec      	bgt.n	80077c6 <__multadd+0x12>
 80077ec:	b30e      	cbz	r6, 8007832 <__multadd+0x7e>
 80077ee:	68a3      	ldr	r3, [r4, #8]
 80077f0:	42ab      	cmp	r3, r5
 80077f2:	dc19      	bgt.n	8007828 <__multadd+0x74>
 80077f4:	6861      	ldr	r1, [r4, #4]
 80077f6:	4638      	mov	r0, r7
 80077f8:	3101      	adds	r1, #1
 80077fa:	f7ff ff79 	bl	80076f0 <_Balloc>
 80077fe:	4680      	mov	r8, r0
 8007800:	b928      	cbnz	r0, 800780e <__multadd+0x5a>
 8007802:	4602      	mov	r2, r0
 8007804:	4b0c      	ldr	r3, [pc, #48]	@ (8007838 <__multadd+0x84>)
 8007806:	480d      	ldr	r0, [pc, #52]	@ (800783c <__multadd+0x88>)
 8007808:	21ba      	movs	r1, #186	@ 0xba
 800780a:	f000 fd83 	bl	8008314 <__assert_func>
 800780e:	6922      	ldr	r2, [r4, #16]
 8007810:	3202      	adds	r2, #2
 8007812:	f104 010c 	add.w	r1, r4, #12
 8007816:	0092      	lsls	r2, r2, #2
 8007818:	300c      	adds	r0, #12
 800781a:	f000 fd6d 	bl	80082f8 <memcpy>
 800781e:	4621      	mov	r1, r4
 8007820:	4638      	mov	r0, r7
 8007822:	f7ff ffa5 	bl	8007770 <_Bfree>
 8007826:	4644      	mov	r4, r8
 8007828:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800782c:	3501      	adds	r5, #1
 800782e:	615e      	str	r6, [r3, #20]
 8007830:	6125      	str	r5, [r4, #16]
 8007832:	4620      	mov	r0, r4
 8007834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007838:	08008580 	.word	0x08008580
 800783c:	08008591 	.word	0x08008591

08007840 <__hi0bits>:
 8007840:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007844:	4603      	mov	r3, r0
 8007846:	bf36      	itet	cc
 8007848:	0403      	lslcc	r3, r0, #16
 800784a:	2000      	movcs	r0, #0
 800784c:	2010      	movcc	r0, #16
 800784e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007852:	bf3c      	itt	cc
 8007854:	021b      	lslcc	r3, r3, #8
 8007856:	3008      	addcc	r0, #8
 8007858:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800785c:	bf3c      	itt	cc
 800785e:	011b      	lslcc	r3, r3, #4
 8007860:	3004      	addcc	r0, #4
 8007862:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007866:	bf3c      	itt	cc
 8007868:	009b      	lslcc	r3, r3, #2
 800786a:	3002      	addcc	r0, #2
 800786c:	2b00      	cmp	r3, #0
 800786e:	db05      	blt.n	800787c <__hi0bits+0x3c>
 8007870:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007874:	f100 0001 	add.w	r0, r0, #1
 8007878:	bf08      	it	eq
 800787a:	2020      	moveq	r0, #32
 800787c:	4770      	bx	lr

0800787e <__lo0bits>:
 800787e:	6803      	ldr	r3, [r0, #0]
 8007880:	4602      	mov	r2, r0
 8007882:	f013 0007 	ands.w	r0, r3, #7
 8007886:	d00b      	beq.n	80078a0 <__lo0bits+0x22>
 8007888:	07d9      	lsls	r1, r3, #31
 800788a:	d421      	bmi.n	80078d0 <__lo0bits+0x52>
 800788c:	0798      	lsls	r0, r3, #30
 800788e:	bf49      	itett	mi
 8007890:	085b      	lsrmi	r3, r3, #1
 8007892:	089b      	lsrpl	r3, r3, #2
 8007894:	2001      	movmi	r0, #1
 8007896:	6013      	strmi	r3, [r2, #0]
 8007898:	bf5c      	itt	pl
 800789a:	6013      	strpl	r3, [r2, #0]
 800789c:	2002      	movpl	r0, #2
 800789e:	4770      	bx	lr
 80078a0:	b299      	uxth	r1, r3
 80078a2:	b909      	cbnz	r1, 80078a8 <__lo0bits+0x2a>
 80078a4:	0c1b      	lsrs	r3, r3, #16
 80078a6:	2010      	movs	r0, #16
 80078a8:	b2d9      	uxtb	r1, r3
 80078aa:	b909      	cbnz	r1, 80078b0 <__lo0bits+0x32>
 80078ac:	3008      	adds	r0, #8
 80078ae:	0a1b      	lsrs	r3, r3, #8
 80078b0:	0719      	lsls	r1, r3, #28
 80078b2:	bf04      	itt	eq
 80078b4:	091b      	lsreq	r3, r3, #4
 80078b6:	3004      	addeq	r0, #4
 80078b8:	0799      	lsls	r1, r3, #30
 80078ba:	bf04      	itt	eq
 80078bc:	089b      	lsreq	r3, r3, #2
 80078be:	3002      	addeq	r0, #2
 80078c0:	07d9      	lsls	r1, r3, #31
 80078c2:	d403      	bmi.n	80078cc <__lo0bits+0x4e>
 80078c4:	085b      	lsrs	r3, r3, #1
 80078c6:	f100 0001 	add.w	r0, r0, #1
 80078ca:	d003      	beq.n	80078d4 <__lo0bits+0x56>
 80078cc:	6013      	str	r3, [r2, #0]
 80078ce:	4770      	bx	lr
 80078d0:	2000      	movs	r0, #0
 80078d2:	4770      	bx	lr
 80078d4:	2020      	movs	r0, #32
 80078d6:	4770      	bx	lr

080078d8 <__i2b>:
 80078d8:	b510      	push	{r4, lr}
 80078da:	460c      	mov	r4, r1
 80078dc:	2101      	movs	r1, #1
 80078de:	f7ff ff07 	bl	80076f0 <_Balloc>
 80078e2:	4602      	mov	r2, r0
 80078e4:	b928      	cbnz	r0, 80078f2 <__i2b+0x1a>
 80078e6:	4b05      	ldr	r3, [pc, #20]	@ (80078fc <__i2b+0x24>)
 80078e8:	4805      	ldr	r0, [pc, #20]	@ (8007900 <__i2b+0x28>)
 80078ea:	f240 1145 	movw	r1, #325	@ 0x145
 80078ee:	f000 fd11 	bl	8008314 <__assert_func>
 80078f2:	2301      	movs	r3, #1
 80078f4:	6144      	str	r4, [r0, #20]
 80078f6:	6103      	str	r3, [r0, #16]
 80078f8:	bd10      	pop	{r4, pc}
 80078fa:	bf00      	nop
 80078fc:	08008580 	.word	0x08008580
 8007900:	08008591 	.word	0x08008591

08007904 <__multiply>:
 8007904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007908:	4614      	mov	r4, r2
 800790a:	690a      	ldr	r2, [r1, #16]
 800790c:	6923      	ldr	r3, [r4, #16]
 800790e:	429a      	cmp	r2, r3
 8007910:	bfa8      	it	ge
 8007912:	4623      	movge	r3, r4
 8007914:	460f      	mov	r7, r1
 8007916:	bfa4      	itt	ge
 8007918:	460c      	movge	r4, r1
 800791a:	461f      	movge	r7, r3
 800791c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007920:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007924:	68a3      	ldr	r3, [r4, #8]
 8007926:	6861      	ldr	r1, [r4, #4]
 8007928:	eb0a 0609 	add.w	r6, sl, r9
 800792c:	42b3      	cmp	r3, r6
 800792e:	b085      	sub	sp, #20
 8007930:	bfb8      	it	lt
 8007932:	3101      	addlt	r1, #1
 8007934:	f7ff fedc 	bl	80076f0 <_Balloc>
 8007938:	b930      	cbnz	r0, 8007948 <__multiply+0x44>
 800793a:	4602      	mov	r2, r0
 800793c:	4b44      	ldr	r3, [pc, #272]	@ (8007a50 <__multiply+0x14c>)
 800793e:	4845      	ldr	r0, [pc, #276]	@ (8007a54 <__multiply+0x150>)
 8007940:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007944:	f000 fce6 	bl	8008314 <__assert_func>
 8007948:	f100 0514 	add.w	r5, r0, #20
 800794c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007950:	462b      	mov	r3, r5
 8007952:	2200      	movs	r2, #0
 8007954:	4543      	cmp	r3, r8
 8007956:	d321      	bcc.n	800799c <__multiply+0x98>
 8007958:	f107 0114 	add.w	r1, r7, #20
 800795c:	f104 0214 	add.w	r2, r4, #20
 8007960:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007964:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007968:	9302      	str	r3, [sp, #8]
 800796a:	1b13      	subs	r3, r2, r4
 800796c:	3b15      	subs	r3, #21
 800796e:	f023 0303 	bic.w	r3, r3, #3
 8007972:	3304      	adds	r3, #4
 8007974:	f104 0715 	add.w	r7, r4, #21
 8007978:	42ba      	cmp	r2, r7
 800797a:	bf38      	it	cc
 800797c:	2304      	movcc	r3, #4
 800797e:	9301      	str	r3, [sp, #4]
 8007980:	9b02      	ldr	r3, [sp, #8]
 8007982:	9103      	str	r1, [sp, #12]
 8007984:	428b      	cmp	r3, r1
 8007986:	d80c      	bhi.n	80079a2 <__multiply+0x9e>
 8007988:	2e00      	cmp	r6, #0
 800798a:	dd03      	ble.n	8007994 <__multiply+0x90>
 800798c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007990:	2b00      	cmp	r3, #0
 8007992:	d05b      	beq.n	8007a4c <__multiply+0x148>
 8007994:	6106      	str	r6, [r0, #16]
 8007996:	b005      	add	sp, #20
 8007998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800799c:	f843 2b04 	str.w	r2, [r3], #4
 80079a0:	e7d8      	b.n	8007954 <__multiply+0x50>
 80079a2:	f8b1 a000 	ldrh.w	sl, [r1]
 80079a6:	f1ba 0f00 	cmp.w	sl, #0
 80079aa:	d024      	beq.n	80079f6 <__multiply+0xf2>
 80079ac:	f104 0e14 	add.w	lr, r4, #20
 80079b0:	46a9      	mov	r9, r5
 80079b2:	f04f 0c00 	mov.w	ip, #0
 80079b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80079ba:	f8d9 3000 	ldr.w	r3, [r9]
 80079be:	fa1f fb87 	uxth.w	fp, r7
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	fb0a 330b 	mla	r3, sl, fp, r3
 80079c8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80079cc:	f8d9 7000 	ldr.w	r7, [r9]
 80079d0:	4463      	add	r3, ip
 80079d2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80079d6:	fb0a c70b 	mla	r7, sl, fp, ip
 80079da:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80079de:	b29b      	uxth	r3, r3
 80079e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80079e4:	4572      	cmp	r2, lr
 80079e6:	f849 3b04 	str.w	r3, [r9], #4
 80079ea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80079ee:	d8e2      	bhi.n	80079b6 <__multiply+0xb2>
 80079f0:	9b01      	ldr	r3, [sp, #4]
 80079f2:	f845 c003 	str.w	ip, [r5, r3]
 80079f6:	9b03      	ldr	r3, [sp, #12]
 80079f8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80079fc:	3104      	adds	r1, #4
 80079fe:	f1b9 0f00 	cmp.w	r9, #0
 8007a02:	d021      	beq.n	8007a48 <__multiply+0x144>
 8007a04:	682b      	ldr	r3, [r5, #0]
 8007a06:	f104 0c14 	add.w	ip, r4, #20
 8007a0a:	46ae      	mov	lr, r5
 8007a0c:	f04f 0a00 	mov.w	sl, #0
 8007a10:	f8bc b000 	ldrh.w	fp, [ip]
 8007a14:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007a18:	fb09 770b 	mla	r7, r9, fp, r7
 8007a1c:	4457      	add	r7, sl
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007a24:	f84e 3b04 	str.w	r3, [lr], #4
 8007a28:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007a2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a30:	f8be 3000 	ldrh.w	r3, [lr]
 8007a34:	fb09 330a 	mla	r3, r9, sl, r3
 8007a38:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007a3c:	4562      	cmp	r2, ip
 8007a3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a42:	d8e5      	bhi.n	8007a10 <__multiply+0x10c>
 8007a44:	9f01      	ldr	r7, [sp, #4]
 8007a46:	51eb      	str	r3, [r5, r7]
 8007a48:	3504      	adds	r5, #4
 8007a4a:	e799      	b.n	8007980 <__multiply+0x7c>
 8007a4c:	3e01      	subs	r6, #1
 8007a4e:	e79b      	b.n	8007988 <__multiply+0x84>
 8007a50:	08008580 	.word	0x08008580
 8007a54:	08008591 	.word	0x08008591

08007a58 <__pow5mult>:
 8007a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a5c:	4615      	mov	r5, r2
 8007a5e:	f012 0203 	ands.w	r2, r2, #3
 8007a62:	4607      	mov	r7, r0
 8007a64:	460e      	mov	r6, r1
 8007a66:	d007      	beq.n	8007a78 <__pow5mult+0x20>
 8007a68:	4c25      	ldr	r4, [pc, #148]	@ (8007b00 <__pow5mult+0xa8>)
 8007a6a:	3a01      	subs	r2, #1
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a72:	f7ff fe9f 	bl	80077b4 <__multadd>
 8007a76:	4606      	mov	r6, r0
 8007a78:	10ad      	asrs	r5, r5, #2
 8007a7a:	d03d      	beq.n	8007af8 <__pow5mult+0xa0>
 8007a7c:	69fc      	ldr	r4, [r7, #28]
 8007a7e:	b97c      	cbnz	r4, 8007aa0 <__pow5mult+0x48>
 8007a80:	2010      	movs	r0, #16
 8007a82:	f7ff fd7f 	bl	8007584 <malloc>
 8007a86:	4602      	mov	r2, r0
 8007a88:	61f8      	str	r0, [r7, #28]
 8007a8a:	b928      	cbnz	r0, 8007a98 <__pow5mult+0x40>
 8007a8c:	4b1d      	ldr	r3, [pc, #116]	@ (8007b04 <__pow5mult+0xac>)
 8007a8e:	481e      	ldr	r0, [pc, #120]	@ (8007b08 <__pow5mult+0xb0>)
 8007a90:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007a94:	f000 fc3e 	bl	8008314 <__assert_func>
 8007a98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007a9c:	6004      	str	r4, [r0, #0]
 8007a9e:	60c4      	str	r4, [r0, #12]
 8007aa0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007aa4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007aa8:	b94c      	cbnz	r4, 8007abe <__pow5mult+0x66>
 8007aaa:	f240 2171 	movw	r1, #625	@ 0x271
 8007aae:	4638      	mov	r0, r7
 8007ab0:	f7ff ff12 	bl	80078d8 <__i2b>
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007aba:	4604      	mov	r4, r0
 8007abc:	6003      	str	r3, [r0, #0]
 8007abe:	f04f 0900 	mov.w	r9, #0
 8007ac2:	07eb      	lsls	r3, r5, #31
 8007ac4:	d50a      	bpl.n	8007adc <__pow5mult+0x84>
 8007ac6:	4631      	mov	r1, r6
 8007ac8:	4622      	mov	r2, r4
 8007aca:	4638      	mov	r0, r7
 8007acc:	f7ff ff1a 	bl	8007904 <__multiply>
 8007ad0:	4631      	mov	r1, r6
 8007ad2:	4680      	mov	r8, r0
 8007ad4:	4638      	mov	r0, r7
 8007ad6:	f7ff fe4b 	bl	8007770 <_Bfree>
 8007ada:	4646      	mov	r6, r8
 8007adc:	106d      	asrs	r5, r5, #1
 8007ade:	d00b      	beq.n	8007af8 <__pow5mult+0xa0>
 8007ae0:	6820      	ldr	r0, [r4, #0]
 8007ae2:	b938      	cbnz	r0, 8007af4 <__pow5mult+0x9c>
 8007ae4:	4622      	mov	r2, r4
 8007ae6:	4621      	mov	r1, r4
 8007ae8:	4638      	mov	r0, r7
 8007aea:	f7ff ff0b 	bl	8007904 <__multiply>
 8007aee:	6020      	str	r0, [r4, #0]
 8007af0:	f8c0 9000 	str.w	r9, [r0]
 8007af4:	4604      	mov	r4, r0
 8007af6:	e7e4      	b.n	8007ac2 <__pow5mult+0x6a>
 8007af8:	4630      	mov	r0, r6
 8007afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007afe:	bf00      	nop
 8007b00:	080085ec 	.word	0x080085ec
 8007b04:	08008511 	.word	0x08008511
 8007b08:	08008591 	.word	0x08008591

08007b0c <__lshift>:
 8007b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b10:	460c      	mov	r4, r1
 8007b12:	6849      	ldr	r1, [r1, #4]
 8007b14:	6923      	ldr	r3, [r4, #16]
 8007b16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b1a:	68a3      	ldr	r3, [r4, #8]
 8007b1c:	4607      	mov	r7, r0
 8007b1e:	4691      	mov	r9, r2
 8007b20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b24:	f108 0601 	add.w	r6, r8, #1
 8007b28:	42b3      	cmp	r3, r6
 8007b2a:	db0b      	blt.n	8007b44 <__lshift+0x38>
 8007b2c:	4638      	mov	r0, r7
 8007b2e:	f7ff fddf 	bl	80076f0 <_Balloc>
 8007b32:	4605      	mov	r5, r0
 8007b34:	b948      	cbnz	r0, 8007b4a <__lshift+0x3e>
 8007b36:	4602      	mov	r2, r0
 8007b38:	4b28      	ldr	r3, [pc, #160]	@ (8007bdc <__lshift+0xd0>)
 8007b3a:	4829      	ldr	r0, [pc, #164]	@ (8007be0 <__lshift+0xd4>)
 8007b3c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007b40:	f000 fbe8 	bl	8008314 <__assert_func>
 8007b44:	3101      	adds	r1, #1
 8007b46:	005b      	lsls	r3, r3, #1
 8007b48:	e7ee      	b.n	8007b28 <__lshift+0x1c>
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	f100 0114 	add.w	r1, r0, #20
 8007b50:	f100 0210 	add.w	r2, r0, #16
 8007b54:	4618      	mov	r0, r3
 8007b56:	4553      	cmp	r3, sl
 8007b58:	db33      	blt.n	8007bc2 <__lshift+0xb6>
 8007b5a:	6920      	ldr	r0, [r4, #16]
 8007b5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b60:	f104 0314 	add.w	r3, r4, #20
 8007b64:	f019 091f 	ands.w	r9, r9, #31
 8007b68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007b6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007b70:	d02b      	beq.n	8007bca <__lshift+0xbe>
 8007b72:	f1c9 0e20 	rsb	lr, r9, #32
 8007b76:	468a      	mov	sl, r1
 8007b78:	2200      	movs	r2, #0
 8007b7a:	6818      	ldr	r0, [r3, #0]
 8007b7c:	fa00 f009 	lsl.w	r0, r0, r9
 8007b80:	4310      	orrs	r0, r2
 8007b82:	f84a 0b04 	str.w	r0, [sl], #4
 8007b86:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b8a:	459c      	cmp	ip, r3
 8007b8c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007b90:	d8f3      	bhi.n	8007b7a <__lshift+0x6e>
 8007b92:	ebac 0304 	sub.w	r3, ip, r4
 8007b96:	3b15      	subs	r3, #21
 8007b98:	f023 0303 	bic.w	r3, r3, #3
 8007b9c:	3304      	adds	r3, #4
 8007b9e:	f104 0015 	add.w	r0, r4, #21
 8007ba2:	4584      	cmp	ip, r0
 8007ba4:	bf38      	it	cc
 8007ba6:	2304      	movcc	r3, #4
 8007ba8:	50ca      	str	r2, [r1, r3]
 8007baa:	b10a      	cbz	r2, 8007bb0 <__lshift+0xa4>
 8007bac:	f108 0602 	add.w	r6, r8, #2
 8007bb0:	3e01      	subs	r6, #1
 8007bb2:	4638      	mov	r0, r7
 8007bb4:	612e      	str	r6, [r5, #16]
 8007bb6:	4621      	mov	r1, r4
 8007bb8:	f7ff fdda 	bl	8007770 <_Bfree>
 8007bbc:	4628      	mov	r0, r5
 8007bbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bc2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007bc6:	3301      	adds	r3, #1
 8007bc8:	e7c5      	b.n	8007b56 <__lshift+0x4a>
 8007bca:	3904      	subs	r1, #4
 8007bcc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bd0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007bd4:	459c      	cmp	ip, r3
 8007bd6:	d8f9      	bhi.n	8007bcc <__lshift+0xc0>
 8007bd8:	e7ea      	b.n	8007bb0 <__lshift+0xa4>
 8007bda:	bf00      	nop
 8007bdc:	08008580 	.word	0x08008580
 8007be0:	08008591 	.word	0x08008591

08007be4 <__mcmp>:
 8007be4:	690a      	ldr	r2, [r1, #16]
 8007be6:	4603      	mov	r3, r0
 8007be8:	6900      	ldr	r0, [r0, #16]
 8007bea:	1a80      	subs	r0, r0, r2
 8007bec:	b530      	push	{r4, r5, lr}
 8007bee:	d10e      	bne.n	8007c0e <__mcmp+0x2a>
 8007bf0:	3314      	adds	r3, #20
 8007bf2:	3114      	adds	r1, #20
 8007bf4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007bf8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007bfc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007c00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c04:	4295      	cmp	r5, r2
 8007c06:	d003      	beq.n	8007c10 <__mcmp+0x2c>
 8007c08:	d205      	bcs.n	8007c16 <__mcmp+0x32>
 8007c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c0e:	bd30      	pop	{r4, r5, pc}
 8007c10:	42a3      	cmp	r3, r4
 8007c12:	d3f3      	bcc.n	8007bfc <__mcmp+0x18>
 8007c14:	e7fb      	b.n	8007c0e <__mcmp+0x2a>
 8007c16:	2001      	movs	r0, #1
 8007c18:	e7f9      	b.n	8007c0e <__mcmp+0x2a>
	...

08007c1c <__mdiff>:
 8007c1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c20:	4689      	mov	r9, r1
 8007c22:	4606      	mov	r6, r0
 8007c24:	4611      	mov	r1, r2
 8007c26:	4648      	mov	r0, r9
 8007c28:	4614      	mov	r4, r2
 8007c2a:	f7ff ffdb 	bl	8007be4 <__mcmp>
 8007c2e:	1e05      	subs	r5, r0, #0
 8007c30:	d112      	bne.n	8007c58 <__mdiff+0x3c>
 8007c32:	4629      	mov	r1, r5
 8007c34:	4630      	mov	r0, r6
 8007c36:	f7ff fd5b 	bl	80076f0 <_Balloc>
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	b928      	cbnz	r0, 8007c4a <__mdiff+0x2e>
 8007c3e:	4b3f      	ldr	r3, [pc, #252]	@ (8007d3c <__mdiff+0x120>)
 8007c40:	f240 2137 	movw	r1, #567	@ 0x237
 8007c44:	483e      	ldr	r0, [pc, #248]	@ (8007d40 <__mdiff+0x124>)
 8007c46:	f000 fb65 	bl	8008314 <__assert_func>
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007c50:	4610      	mov	r0, r2
 8007c52:	b003      	add	sp, #12
 8007c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c58:	bfbc      	itt	lt
 8007c5a:	464b      	movlt	r3, r9
 8007c5c:	46a1      	movlt	r9, r4
 8007c5e:	4630      	mov	r0, r6
 8007c60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007c64:	bfba      	itte	lt
 8007c66:	461c      	movlt	r4, r3
 8007c68:	2501      	movlt	r5, #1
 8007c6a:	2500      	movge	r5, #0
 8007c6c:	f7ff fd40 	bl	80076f0 <_Balloc>
 8007c70:	4602      	mov	r2, r0
 8007c72:	b918      	cbnz	r0, 8007c7c <__mdiff+0x60>
 8007c74:	4b31      	ldr	r3, [pc, #196]	@ (8007d3c <__mdiff+0x120>)
 8007c76:	f240 2145 	movw	r1, #581	@ 0x245
 8007c7a:	e7e3      	b.n	8007c44 <__mdiff+0x28>
 8007c7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007c80:	6926      	ldr	r6, [r4, #16]
 8007c82:	60c5      	str	r5, [r0, #12]
 8007c84:	f109 0310 	add.w	r3, r9, #16
 8007c88:	f109 0514 	add.w	r5, r9, #20
 8007c8c:	f104 0e14 	add.w	lr, r4, #20
 8007c90:	f100 0b14 	add.w	fp, r0, #20
 8007c94:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007c98:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007c9c:	9301      	str	r3, [sp, #4]
 8007c9e:	46d9      	mov	r9, fp
 8007ca0:	f04f 0c00 	mov.w	ip, #0
 8007ca4:	9b01      	ldr	r3, [sp, #4]
 8007ca6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007caa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007cae:	9301      	str	r3, [sp, #4]
 8007cb0:	fa1f f38a 	uxth.w	r3, sl
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	b283      	uxth	r3, r0
 8007cb8:	1acb      	subs	r3, r1, r3
 8007cba:	0c00      	lsrs	r0, r0, #16
 8007cbc:	4463      	add	r3, ip
 8007cbe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007cc2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007ccc:	4576      	cmp	r6, lr
 8007cce:	f849 3b04 	str.w	r3, [r9], #4
 8007cd2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007cd6:	d8e5      	bhi.n	8007ca4 <__mdiff+0x88>
 8007cd8:	1b33      	subs	r3, r6, r4
 8007cda:	3b15      	subs	r3, #21
 8007cdc:	f023 0303 	bic.w	r3, r3, #3
 8007ce0:	3415      	adds	r4, #21
 8007ce2:	3304      	adds	r3, #4
 8007ce4:	42a6      	cmp	r6, r4
 8007ce6:	bf38      	it	cc
 8007ce8:	2304      	movcc	r3, #4
 8007cea:	441d      	add	r5, r3
 8007cec:	445b      	add	r3, fp
 8007cee:	461e      	mov	r6, r3
 8007cf0:	462c      	mov	r4, r5
 8007cf2:	4544      	cmp	r4, r8
 8007cf4:	d30e      	bcc.n	8007d14 <__mdiff+0xf8>
 8007cf6:	f108 0103 	add.w	r1, r8, #3
 8007cfa:	1b49      	subs	r1, r1, r5
 8007cfc:	f021 0103 	bic.w	r1, r1, #3
 8007d00:	3d03      	subs	r5, #3
 8007d02:	45a8      	cmp	r8, r5
 8007d04:	bf38      	it	cc
 8007d06:	2100      	movcc	r1, #0
 8007d08:	440b      	add	r3, r1
 8007d0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d0e:	b191      	cbz	r1, 8007d36 <__mdiff+0x11a>
 8007d10:	6117      	str	r7, [r2, #16]
 8007d12:	e79d      	b.n	8007c50 <__mdiff+0x34>
 8007d14:	f854 1b04 	ldr.w	r1, [r4], #4
 8007d18:	46e6      	mov	lr, ip
 8007d1a:	0c08      	lsrs	r0, r1, #16
 8007d1c:	fa1c fc81 	uxtah	ip, ip, r1
 8007d20:	4471      	add	r1, lr
 8007d22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007d26:	b289      	uxth	r1, r1
 8007d28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007d2c:	f846 1b04 	str.w	r1, [r6], #4
 8007d30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d34:	e7dd      	b.n	8007cf2 <__mdiff+0xd6>
 8007d36:	3f01      	subs	r7, #1
 8007d38:	e7e7      	b.n	8007d0a <__mdiff+0xee>
 8007d3a:	bf00      	nop
 8007d3c:	08008580 	.word	0x08008580
 8007d40:	08008591 	.word	0x08008591

08007d44 <__d2b>:
 8007d44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d48:	460f      	mov	r7, r1
 8007d4a:	2101      	movs	r1, #1
 8007d4c:	ec59 8b10 	vmov	r8, r9, d0
 8007d50:	4616      	mov	r6, r2
 8007d52:	f7ff fccd 	bl	80076f0 <_Balloc>
 8007d56:	4604      	mov	r4, r0
 8007d58:	b930      	cbnz	r0, 8007d68 <__d2b+0x24>
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	4b23      	ldr	r3, [pc, #140]	@ (8007dec <__d2b+0xa8>)
 8007d5e:	4824      	ldr	r0, [pc, #144]	@ (8007df0 <__d2b+0xac>)
 8007d60:	f240 310f 	movw	r1, #783	@ 0x30f
 8007d64:	f000 fad6 	bl	8008314 <__assert_func>
 8007d68:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007d6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d70:	b10d      	cbz	r5, 8007d76 <__d2b+0x32>
 8007d72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d76:	9301      	str	r3, [sp, #4]
 8007d78:	f1b8 0300 	subs.w	r3, r8, #0
 8007d7c:	d023      	beq.n	8007dc6 <__d2b+0x82>
 8007d7e:	4668      	mov	r0, sp
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	f7ff fd7c 	bl	800787e <__lo0bits>
 8007d86:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007d8a:	b1d0      	cbz	r0, 8007dc2 <__d2b+0x7e>
 8007d8c:	f1c0 0320 	rsb	r3, r0, #32
 8007d90:	fa02 f303 	lsl.w	r3, r2, r3
 8007d94:	430b      	orrs	r3, r1
 8007d96:	40c2      	lsrs	r2, r0
 8007d98:	6163      	str	r3, [r4, #20]
 8007d9a:	9201      	str	r2, [sp, #4]
 8007d9c:	9b01      	ldr	r3, [sp, #4]
 8007d9e:	61a3      	str	r3, [r4, #24]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	bf0c      	ite	eq
 8007da4:	2201      	moveq	r2, #1
 8007da6:	2202      	movne	r2, #2
 8007da8:	6122      	str	r2, [r4, #16]
 8007daa:	b1a5      	cbz	r5, 8007dd6 <__d2b+0x92>
 8007dac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007db0:	4405      	add	r5, r0
 8007db2:	603d      	str	r5, [r7, #0]
 8007db4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007db8:	6030      	str	r0, [r6, #0]
 8007dba:	4620      	mov	r0, r4
 8007dbc:	b003      	add	sp, #12
 8007dbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007dc2:	6161      	str	r1, [r4, #20]
 8007dc4:	e7ea      	b.n	8007d9c <__d2b+0x58>
 8007dc6:	a801      	add	r0, sp, #4
 8007dc8:	f7ff fd59 	bl	800787e <__lo0bits>
 8007dcc:	9b01      	ldr	r3, [sp, #4]
 8007dce:	6163      	str	r3, [r4, #20]
 8007dd0:	3020      	adds	r0, #32
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	e7e8      	b.n	8007da8 <__d2b+0x64>
 8007dd6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007dda:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007dde:	6038      	str	r0, [r7, #0]
 8007de0:	6918      	ldr	r0, [r3, #16]
 8007de2:	f7ff fd2d 	bl	8007840 <__hi0bits>
 8007de6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007dea:	e7e5      	b.n	8007db8 <__d2b+0x74>
 8007dec:	08008580 	.word	0x08008580
 8007df0:	08008591 	.word	0x08008591

08007df4 <__sfputc_r>:
 8007df4:	6893      	ldr	r3, [r2, #8]
 8007df6:	3b01      	subs	r3, #1
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	b410      	push	{r4}
 8007dfc:	6093      	str	r3, [r2, #8]
 8007dfe:	da08      	bge.n	8007e12 <__sfputc_r+0x1e>
 8007e00:	6994      	ldr	r4, [r2, #24]
 8007e02:	42a3      	cmp	r3, r4
 8007e04:	db01      	blt.n	8007e0a <__sfputc_r+0x16>
 8007e06:	290a      	cmp	r1, #10
 8007e08:	d103      	bne.n	8007e12 <__sfputc_r+0x1e>
 8007e0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e0e:	f7fe bc0c 	b.w	800662a <__swbuf_r>
 8007e12:	6813      	ldr	r3, [r2, #0]
 8007e14:	1c58      	adds	r0, r3, #1
 8007e16:	6010      	str	r0, [r2, #0]
 8007e18:	7019      	strb	r1, [r3, #0]
 8007e1a:	4608      	mov	r0, r1
 8007e1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e20:	4770      	bx	lr

08007e22 <__sfputs_r>:
 8007e22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e24:	4606      	mov	r6, r0
 8007e26:	460f      	mov	r7, r1
 8007e28:	4614      	mov	r4, r2
 8007e2a:	18d5      	adds	r5, r2, r3
 8007e2c:	42ac      	cmp	r4, r5
 8007e2e:	d101      	bne.n	8007e34 <__sfputs_r+0x12>
 8007e30:	2000      	movs	r0, #0
 8007e32:	e007      	b.n	8007e44 <__sfputs_r+0x22>
 8007e34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e38:	463a      	mov	r2, r7
 8007e3a:	4630      	mov	r0, r6
 8007e3c:	f7ff ffda 	bl	8007df4 <__sfputc_r>
 8007e40:	1c43      	adds	r3, r0, #1
 8007e42:	d1f3      	bne.n	8007e2c <__sfputs_r+0xa>
 8007e44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007e48 <_vfiprintf_r>:
 8007e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e4c:	460d      	mov	r5, r1
 8007e4e:	b09d      	sub	sp, #116	@ 0x74
 8007e50:	4614      	mov	r4, r2
 8007e52:	4698      	mov	r8, r3
 8007e54:	4606      	mov	r6, r0
 8007e56:	b118      	cbz	r0, 8007e60 <_vfiprintf_r+0x18>
 8007e58:	6a03      	ldr	r3, [r0, #32]
 8007e5a:	b90b      	cbnz	r3, 8007e60 <_vfiprintf_r+0x18>
 8007e5c:	f7fe fb6c 	bl	8006538 <__sinit>
 8007e60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e62:	07d9      	lsls	r1, r3, #31
 8007e64:	d405      	bmi.n	8007e72 <_vfiprintf_r+0x2a>
 8007e66:	89ab      	ldrh	r3, [r5, #12]
 8007e68:	059a      	lsls	r2, r3, #22
 8007e6a:	d402      	bmi.n	8007e72 <_vfiprintf_r+0x2a>
 8007e6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e6e:	f7fe fcee 	bl	800684e <__retarget_lock_acquire_recursive>
 8007e72:	89ab      	ldrh	r3, [r5, #12]
 8007e74:	071b      	lsls	r3, r3, #28
 8007e76:	d501      	bpl.n	8007e7c <_vfiprintf_r+0x34>
 8007e78:	692b      	ldr	r3, [r5, #16]
 8007e7a:	b99b      	cbnz	r3, 8007ea4 <_vfiprintf_r+0x5c>
 8007e7c:	4629      	mov	r1, r5
 8007e7e:	4630      	mov	r0, r6
 8007e80:	f7fe fc12 	bl	80066a8 <__swsetup_r>
 8007e84:	b170      	cbz	r0, 8007ea4 <_vfiprintf_r+0x5c>
 8007e86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e88:	07dc      	lsls	r4, r3, #31
 8007e8a:	d504      	bpl.n	8007e96 <_vfiprintf_r+0x4e>
 8007e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e90:	b01d      	add	sp, #116	@ 0x74
 8007e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e96:	89ab      	ldrh	r3, [r5, #12]
 8007e98:	0598      	lsls	r0, r3, #22
 8007e9a:	d4f7      	bmi.n	8007e8c <_vfiprintf_r+0x44>
 8007e9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e9e:	f7fe fcd7 	bl	8006850 <__retarget_lock_release_recursive>
 8007ea2:	e7f3      	b.n	8007e8c <_vfiprintf_r+0x44>
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ea8:	2320      	movs	r3, #32
 8007eaa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007eae:	f8cd 800c 	str.w	r8, [sp, #12]
 8007eb2:	2330      	movs	r3, #48	@ 0x30
 8007eb4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008064 <_vfiprintf_r+0x21c>
 8007eb8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007ebc:	f04f 0901 	mov.w	r9, #1
 8007ec0:	4623      	mov	r3, r4
 8007ec2:	469a      	mov	sl, r3
 8007ec4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ec8:	b10a      	cbz	r2, 8007ece <_vfiprintf_r+0x86>
 8007eca:	2a25      	cmp	r2, #37	@ 0x25
 8007ecc:	d1f9      	bne.n	8007ec2 <_vfiprintf_r+0x7a>
 8007ece:	ebba 0b04 	subs.w	fp, sl, r4
 8007ed2:	d00b      	beq.n	8007eec <_vfiprintf_r+0xa4>
 8007ed4:	465b      	mov	r3, fp
 8007ed6:	4622      	mov	r2, r4
 8007ed8:	4629      	mov	r1, r5
 8007eda:	4630      	mov	r0, r6
 8007edc:	f7ff ffa1 	bl	8007e22 <__sfputs_r>
 8007ee0:	3001      	adds	r0, #1
 8007ee2:	f000 80a7 	beq.w	8008034 <_vfiprintf_r+0x1ec>
 8007ee6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ee8:	445a      	add	r2, fp
 8007eea:	9209      	str	r2, [sp, #36]	@ 0x24
 8007eec:	f89a 3000 	ldrb.w	r3, [sl]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	f000 809f 	beq.w	8008034 <_vfiprintf_r+0x1ec>
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8007efc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f00:	f10a 0a01 	add.w	sl, sl, #1
 8007f04:	9304      	str	r3, [sp, #16]
 8007f06:	9307      	str	r3, [sp, #28]
 8007f08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f0e:	4654      	mov	r4, sl
 8007f10:	2205      	movs	r2, #5
 8007f12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f16:	4853      	ldr	r0, [pc, #332]	@ (8008064 <_vfiprintf_r+0x21c>)
 8007f18:	f7f8 f982 	bl	8000220 <memchr>
 8007f1c:	9a04      	ldr	r2, [sp, #16]
 8007f1e:	b9d8      	cbnz	r0, 8007f58 <_vfiprintf_r+0x110>
 8007f20:	06d1      	lsls	r1, r2, #27
 8007f22:	bf44      	itt	mi
 8007f24:	2320      	movmi	r3, #32
 8007f26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f2a:	0713      	lsls	r3, r2, #28
 8007f2c:	bf44      	itt	mi
 8007f2e:	232b      	movmi	r3, #43	@ 0x2b
 8007f30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f34:	f89a 3000 	ldrb.w	r3, [sl]
 8007f38:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f3a:	d015      	beq.n	8007f68 <_vfiprintf_r+0x120>
 8007f3c:	9a07      	ldr	r2, [sp, #28]
 8007f3e:	4654      	mov	r4, sl
 8007f40:	2000      	movs	r0, #0
 8007f42:	f04f 0c0a 	mov.w	ip, #10
 8007f46:	4621      	mov	r1, r4
 8007f48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f4c:	3b30      	subs	r3, #48	@ 0x30
 8007f4e:	2b09      	cmp	r3, #9
 8007f50:	d94b      	bls.n	8007fea <_vfiprintf_r+0x1a2>
 8007f52:	b1b0      	cbz	r0, 8007f82 <_vfiprintf_r+0x13a>
 8007f54:	9207      	str	r2, [sp, #28]
 8007f56:	e014      	b.n	8007f82 <_vfiprintf_r+0x13a>
 8007f58:	eba0 0308 	sub.w	r3, r0, r8
 8007f5c:	fa09 f303 	lsl.w	r3, r9, r3
 8007f60:	4313      	orrs	r3, r2
 8007f62:	9304      	str	r3, [sp, #16]
 8007f64:	46a2      	mov	sl, r4
 8007f66:	e7d2      	b.n	8007f0e <_vfiprintf_r+0xc6>
 8007f68:	9b03      	ldr	r3, [sp, #12]
 8007f6a:	1d19      	adds	r1, r3, #4
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	9103      	str	r1, [sp, #12]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	bfbb      	ittet	lt
 8007f74:	425b      	neglt	r3, r3
 8007f76:	f042 0202 	orrlt.w	r2, r2, #2
 8007f7a:	9307      	strge	r3, [sp, #28]
 8007f7c:	9307      	strlt	r3, [sp, #28]
 8007f7e:	bfb8      	it	lt
 8007f80:	9204      	strlt	r2, [sp, #16]
 8007f82:	7823      	ldrb	r3, [r4, #0]
 8007f84:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f86:	d10a      	bne.n	8007f9e <_vfiprintf_r+0x156>
 8007f88:	7863      	ldrb	r3, [r4, #1]
 8007f8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f8c:	d132      	bne.n	8007ff4 <_vfiprintf_r+0x1ac>
 8007f8e:	9b03      	ldr	r3, [sp, #12]
 8007f90:	1d1a      	adds	r2, r3, #4
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	9203      	str	r2, [sp, #12]
 8007f96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f9a:	3402      	adds	r4, #2
 8007f9c:	9305      	str	r3, [sp, #20]
 8007f9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008074 <_vfiprintf_r+0x22c>
 8007fa2:	7821      	ldrb	r1, [r4, #0]
 8007fa4:	2203      	movs	r2, #3
 8007fa6:	4650      	mov	r0, sl
 8007fa8:	f7f8 f93a 	bl	8000220 <memchr>
 8007fac:	b138      	cbz	r0, 8007fbe <_vfiprintf_r+0x176>
 8007fae:	9b04      	ldr	r3, [sp, #16]
 8007fb0:	eba0 000a 	sub.w	r0, r0, sl
 8007fb4:	2240      	movs	r2, #64	@ 0x40
 8007fb6:	4082      	lsls	r2, r0
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	3401      	adds	r4, #1
 8007fbc:	9304      	str	r3, [sp, #16]
 8007fbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fc2:	4829      	ldr	r0, [pc, #164]	@ (8008068 <_vfiprintf_r+0x220>)
 8007fc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007fc8:	2206      	movs	r2, #6
 8007fca:	f7f8 f929 	bl	8000220 <memchr>
 8007fce:	2800      	cmp	r0, #0
 8007fd0:	d03f      	beq.n	8008052 <_vfiprintf_r+0x20a>
 8007fd2:	4b26      	ldr	r3, [pc, #152]	@ (800806c <_vfiprintf_r+0x224>)
 8007fd4:	bb1b      	cbnz	r3, 800801e <_vfiprintf_r+0x1d6>
 8007fd6:	9b03      	ldr	r3, [sp, #12]
 8007fd8:	3307      	adds	r3, #7
 8007fda:	f023 0307 	bic.w	r3, r3, #7
 8007fde:	3308      	adds	r3, #8
 8007fe0:	9303      	str	r3, [sp, #12]
 8007fe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fe4:	443b      	add	r3, r7
 8007fe6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fe8:	e76a      	b.n	8007ec0 <_vfiprintf_r+0x78>
 8007fea:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fee:	460c      	mov	r4, r1
 8007ff0:	2001      	movs	r0, #1
 8007ff2:	e7a8      	b.n	8007f46 <_vfiprintf_r+0xfe>
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	3401      	adds	r4, #1
 8007ff8:	9305      	str	r3, [sp, #20]
 8007ffa:	4619      	mov	r1, r3
 8007ffc:	f04f 0c0a 	mov.w	ip, #10
 8008000:	4620      	mov	r0, r4
 8008002:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008006:	3a30      	subs	r2, #48	@ 0x30
 8008008:	2a09      	cmp	r2, #9
 800800a:	d903      	bls.n	8008014 <_vfiprintf_r+0x1cc>
 800800c:	2b00      	cmp	r3, #0
 800800e:	d0c6      	beq.n	8007f9e <_vfiprintf_r+0x156>
 8008010:	9105      	str	r1, [sp, #20]
 8008012:	e7c4      	b.n	8007f9e <_vfiprintf_r+0x156>
 8008014:	fb0c 2101 	mla	r1, ip, r1, r2
 8008018:	4604      	mov	r4, r0
 800801a:	2301      	movs	r3, #1
 800801c:	e7f0      	b.n	8008000 <_vfiprintf_r+0x1b8>
 800801e:	ab03      	add	r3, sp, #12
 8008020:	9300      	str	r3, [sp, #0]
 8008022:	462a      	mov	r2, r5
 8008024:	4b12      	ldr	r3, [pc, #72]	@ (8008070 <_vfiprintf_r+0x228>)
 8008026:	a904      	add	r1, sp, #16
 8008028:	4630      	mov	r0, r6
 800802a:	f7fd fe41 	bl	8005cb0 <_printf_float>
 800802e:	4607      	mov	r7, r0
 8008030:	1c78      	adds	r0, r7, #1
 8008032:	d1d6      	bne.n	8007fe2 <_vfiprintf_r+0x19a>
 8008034:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008036:	07d9      	lsls	r1, r3, #31
 8008038:	d405      	bmi.n	8008046 <_vfiprintf_r+0x1fe>
 800803a:	89ab      	ldrh	r3, [r5, #12]
 800803c:	059a      	lsls	r2, r3, #22
 800803e:	d402      	bmi.n	8008046 <_vfiprintf_r+0x1fe>
 8008040:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008042:	f7fe fc05 	bl	8006850 <__retarget_lock_release_recursive>
 8008046:	89ab      	ldrh	r3, [r5, #12]
 8008048:	065b      	lsls	r3, r3, #25
 800804a:	f53f af1f 	bmi.w	8007e8c <_vfiprintf_r+0x44>
 800804e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008050:	e71e      	b.n	8007e90 <_vfiprintf_r+0x48>
 8008052:	ab03      	add	r3, sp, #12
 8008054:	9300      	str	r3, [sp, #0]
 8008056:	462a      	mov	r2, r5
 8008058:	4b05      	ldr	r3, [pc, #20]	@ (8008070 <_vfiprintf_r+0x228>)
 800805a:	a904      	add	r1, sp, #16
 800805c:	4630      	mov	r0, r6
 800805e:	f7fe f8bf 	bl	80061e0 <_printf_i>
 8008062:	e7e4      	b.n	800802e <_vfiprintf_r+0x1e6>
 8008064:	080086e8 	.word	0x080086e8
 8008068:	080086f2 	.word	0x080086f2
 800806c:	08005cb1 	.word	0x08005cb1
 8008070:	08007e23 	.word	0x08007e23
 8008074:	080086ee 	.word	0x080086ee

08008078 <__sflush_r>:
 8008078:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800807c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008080:	0716      	lsls	r6, r2, #28
 8008082:	4605      	mov	r5, r0
 8008084:	460c      	mov	r4, r1
 8008086:	d454      	bmi.n	8008132 <__sflush_r+0xba>
 8008088:	684b      	ldr	r3, [r1, #4]
 800808a:	2b00      	cmp	r3, #0
 800808c:	dc02      	bgt.n	8008094 <__sflush_r+0x1c>
 800808e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008090:	2b00      	cmp	r3, #0
 8008092:	dd48      	ble.n	8008126 <__sflush_r+0xae>
 8008094:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008096:	2e00      	cmp	r6, #0
 8008098:	d045      	beq.n	8008126 <__sflush_r+0xae>
 800809a:	2300      	movs	r3, #0
 800809c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80080a0:	682f      	ldr	r7, [r5, #0]
 80080a2:	6a21      	ldr	r1, [r4, #32]
 80080a4:	602b      	str	r3, [r5, #0]
 80080a6:	d030      	beq.n	800810a <__sflush_r+0x92>
 80080a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80080aa:	89a3      	ldrh	r3, [r4, #12]
 80080ac:	0759      	lsls	r1, r3, #29
 80080ae:	d505      	bpl.n	80080bc <__sflush_r+0x44>
 80080b0:	6863      	ldr	r3, [r4, #4]
 80080b2:	1ad2      	subs	r2, r2, r3
 80080b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80080b6:	b10b      	cbz	r3, 80080bc <__sflush_r+0x44>
 80080b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80080ba:	1ad2      	subs	r2, r2, r3
 80080bc:	2300      	movs	r3, #0
 80080be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80080c0:	6a21      	ldr	r1, [r4, #32]
 80080c2:	4628      	mov	r0, r5
 80080c4:	47b0      	blx	r6
 80080c6:	1c43      	adds	r3, r0, #1
 80080c8:	89a3      	ldrh	r3, [r4, #12]
 80080ca:	d106      	bne.n	80080da <__sflush_r+0x62>
 80080cc:	6829      	ldr	r1, [r5, #0]
 80080ce:	291d      	cmp	r1, #29
 80080d0:	d82b      	bhi.n	800812a <__sflush_r+0xb2>
 80080d2:	4a2a      	ldr	r2, [pc, #168]	@ (800817c <__sflush_r+0x104>)
 80080d4:	410a      	asrs	r2, r1
 80080d6:	07d6      	lsls	r6, r2, #31
 80080d8:	d427      	bmi.n	800812a <__sflush_r+0xb2>
 80080da:	2200      	movs	r2, #0
 80080dc:	6062      	str	r2, [r4, #4]
 80080de:	04d9      	lsls	r1, r3, #19
 80080e0:	6922      	ldr	r2, [r4, #16]
 80080e2:	6022      	str	r2, [r4, #0]
 80080e4:	d504      	bpl.n	80080f0 <__sflush_r+0x78>
 80080e6:	1c42      	adds	r2, r0, #1
 80080e8:	d101      	bne.n	80080ee <__sflush_r+0x76>
 80080ea:	682b      	ldr	r3, [r5, #0]
 80080ec:	b903      	cbnz	r3, 80080f0 <__sflush_r+0x78>
 80080ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80080f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80080f2:	602f      	str	r7, [r5, #0]
 80080f4:	b1b9      	cbz	r1, 8008126 <__sflush_r+0xae>
 80080f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80080fa:	4299      	cmp	r1, r3
 80080fc:	d002      	beq.n	8008104 <__sflush_r+0x8c>
 80080fe:	4628      	mov	r0, r5
 8008100:	f7ff f9f6 	bl	80074f0 <_free_r>
 8008104:	2300      	movs	r3, #0
 8008106:	6363      	str	r3, [r4, #52]	@ 0x34
 8008108:	e00d      	b.n	8008126 <__sflush_r+0xae>
 800810a:	2301      	movs	r3, #1
 800810c:	4628      	mov	r0, r5
 800810e:	47b0      	blx	r6
 8008110:	4602      	mov	r2, r0
 8008112:	1c50      	adds	r0, r2, #1
 8008114:	d1c9      	bne.n	80080aa <__sflush_r+0x32>
 8008116:	682b      	ldr	r3, [r5, #0]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d0c6      	beq.n	80080aa <__sflush_r+0x32>
 800811c:	2b1d      	cmp	r3, #29
 800811e:	d001      	beq.n	8008124 <__sflush_r+0xac>
 8008120:	2b16      	cmp	r3, #22
 8008122:	d11e      	bne.n	8008162 <__sflush_r+0xea>
 8008124:	602f      	str	r7, [r5, #0]
 8008126:	2000      	movs	r0, #0
 8008128:	e022      	b.n	8008170 <__sflush_r+0xf8>
 800812a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800812e:	b21b      	sxth	r3, r3
 8008130:	e01b      	b.n	800816a <__sflush_r+0xf2>
 8008132:	690f      	ldr	r7, [r1, #16]
 8008134:	2f00      	cmp	r7, #0
 8008136:	d0f6      	beq.n	8008126 <__sflush_r+0xae>
 8008138:	0793      	lsls	r3, r2, #30
 800813a:	680e      	ldr	r6, [r1, #0]
 800813c:	bf08      	it	eq
 800813e:	694b      	ldreq	r3, [r1, #20]
 8008140:	600f      	str	r7, [r1, #0]
 8008142:	bf18      	it	ne
 8008144:	2300      	movne	r3, #0
 8008146:	eba6 0807 	sub.w	r8, r6, r7
 800814a:	608b      	str	r3, [r1, #8]
 800814c:	f1b8 0f00 	cmp.w	r8, #0
 8008150:	dde9      	ble.n	8008126 <__sflush_r+0xae>
 8008152:	6a21      	ldr	r1, [r4, #32]
 8008154:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008156:	4643      	mov	r3, r8
 8008158:	463a      	mov	r2, r7
 800815a:	4628      	mov	r0, r5
 800815c:	47b0      	blx	r6
 800815e:	2800      	cmp	r0, #0
 8008160:	dc08      	bgt.n	8008174 <__sflush_r+0xfc>
 8008162:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008166:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800816a:	81a3      	strh	r3, [r4, #12]
 800816c:	f04f 30ff 	mov.w	r0, #4294967295
 8008170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008174:	4407      	add	r7, r0
 8008176:	eba8 0800 	sub.w	r8, r8, r0
 800817a:	e7e7      	b.n	800814c <__sflush_r+0xd4>
 800817c:	dfbffffe 	.word	0xdfbffffe

08008180 <_fflush_r>:
 8008180:	b538      	push	{r3, r4, r5, lr}
 8008182:	690b      	ldr	r3, [r1, #16]
 8008184:	4605      	mov	r5, r0
 8008186:	460c      	mov	r4, r1
 8008188:	b913      	cbnz	r3, 8008190 <_fflush_r+0x10>
 800818a:	2500      	movs	r5, #0
 800818c:	4628      	mov	r0, r5
 800818e:	bd38      	pop	{r3, r4, r5, pc}
 8008190:	b118      	cbz	r0, 800819a <_fflush_r+0x1a>
 8008192:	6a03      	ldr	r3, [r0, #32]
 8008194:	b90b      	cbnz	r3, 800819a <_fflush_r+0x1a>
 8008196:	f7fe f9cf 	bl	8006538 <__sinit>
 800819a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d0f3      	beq.n	800818a <_fflush_r+0xa>
 80081a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80081a4:	07d0      	lsls	r0, r2, #31
 80081a6:	d404      	bmi.n	80081b2 <_fflush_r+0x32>
 80081a8:	0599      	lsls	r1, r3, #22
 80081aa:	d402      	bmi.n	80081b2 <_fflush_r+0x32>
 80081ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081ae:	f7fe fb4e 	bl	800684e <__retarget_lock_acquire_recursive>
 80081b2:	4628      	mov	r0, r5
 80081b4:	4621      	mov	r1, r4
 80081b6:	f7ff ff5f 	bl	8008078 <__sflush_r>
 80081ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80081bc:	07da      	lsls	r2, r3, #31
 80081be:	4605      	mov	r5, r0
 80081c0:	d4e4      	bmi.n	800818c <_fflush_r+0xc>
 80081c2:	89a3      	ldrh	r3, [r4, #12]
 80081c4:	059b      	lsls	r3, r3, #22
 80081c6:	d4e1      	bmi.n	800818c <_fflush_r+0xc>
 80081c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081ca:	f7fe fb41 	bl	8006850 <__retarget_lock_release_recursive>
 80081ce:	e7dd      	b.n	800818c <_fflush_r+0xc>

080081d0 <__swhatbuf_r>:
 80081d0:	b570      	push	{r4, r5, r6, lr}
 80081d2:	460c      	mov	r4, r1
 80081d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081d8:	2900      	cmp	r1, #0
 80081da:	b096      	sub	sp, #88	@ 0x58
 80081dc:	4615      	mov	r5, r2
 80081de:	461e      	mov	r6, r3
 80081e0:	da0d      	bge.n	80081fe <__swhatbuf_r+0x2e>
 80081e2:	89a3      	ldrh	r3, [r4, #12]
 80081e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80081e8:	f04f 0100 	mov.w	r1, #0
 80081ec:	bf14      	ite	ne
 80081ee:	2340      	movne	r3, #64	@ 0x40
 80081f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80081f4:	2000      	movs	r0, #0
 80081f6:	6031      	str	r1, [r6, #0]
 80081f8:	602b      	str	r3, [r5, #0]
 80081fa:	b016      	add	sp, #88	@ 0x58
 80081fc:	bd70      	pop	{r4, r5, r6, pc}
 80081fe:	466a      	mov	r2, sp
 8008200:	f000 f848 	bl	8008294 <_fstat_r>
 8008204:	2800      	cmp	r0, #0
 8008206:	dbec      	blt.n	80081e2 <__swhatbuf_r+0x12>
 8008208:	9901      	ldr	r1, [sp, #4]
 800820a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800820e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008212:	4259      	negs	r1, r3
 8008214:	4159      	adcs	r1, r3
 8008216:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800821a:	e7eb      	b.n	80081f4 <__swhatbuf_r+0x24>

0800821c <__smakebuf_r>:
 800821c:	898b      	ldrh	r3, [r1, #12]
 800821e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008220:	079d      	lsls	r5, r3, #30
 8008222:	4606      	mov	r6, r0
 8008224:	460c      	mov	r4, r1
 8008226:	d507      	bpl.n	8008238 <__smakebuf_r+0x1c>
 8008228:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800822c:	6023      	str	r3, [r4, #0]
 800822e:	6123      	str	r3, [r4, #16]
 8008230:	2301      	movs	r3, #1
 8008232:	6163      	str	r3, [r4, #20]
 8008234:	b003      	add	sp, #12
 8008236:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008238:	ab01      	add	r3, sp, #4
 800823a:	466a      	mov	r2, sp
 800823c:	f7ff ffc8 	bl	80081d0 <__swhatbuf_r>
 8008240:	9f00      	ldr	r7, [sp, #0]
 8008242:	4605      	mov	r5, r0
 8008244:	4639      	mov	r1, r7
 8008246:	4630      	mov	r0, r6
 8008248:	f7ff f9c6 	bl	80075d8 <_malloc_r>
 800824c:	b948      	cbnz	r0, 8008262 <__smakebuf_r+0x46>
 800824e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008252:	059a      	lsls	r2, r3, #22
 8008254:	d4ee      	bmi.n	8008234 <__smakebuf_r+0x18>
 8008256:	f023 0303 	bic.w	r3, r3, #3
 800825a:	f043 0302 	orr.w	r3, r3, #2
 800825e:	81a3      	strh	r3, [r4, #12]
 8008260:	e7e2      	b.n	8008228 <__smakebuf_r+0xc>
 8008262:	89a3      	ldrh	r3, [r4, #12]
 8008264:	6020      	str	r0, [r4, #0]
 8008266:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800826a:	81a3      	strh	r3, [r4, #12]
 800826c:	9b01      	ldr	r3, [sp, #4]
 800826e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008272:	b15b      	cbz	r3, 800828c <__smakebuf_r+0x70>
 8008274:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008278:	4630      	mov	r0, r6
 800827a:	f000 f81d 	bl	80082b8 <_isatty_r>
 800827e:	b128      	cbz	r0, 800828c <__smakebuf_r+0x70>
 8008280:	89a3      	ldrh	r3, [r4, #12]
 8008282:	f023 0303 	bic.w	r3, r3, #3
 8008286:	f043 0301 	orr.w	r3, r3, #1
 800828a:	81a3      	strh	r3, [r4, #12]
 800828c:	89a3      	ldrh	r3, [r4, #12]
 800828e:	431d      	orrs	r5, r3
 8008290:	81a5      	strh	r5, [r4, #12]
 8008292:	e7cf      	b.n	8008234 <__smakebuf_r+0x18>

08008294 <_fstat_r>:
 8008294:	b538      	push	{r3, r4, r5, lr}
 8008296:	4d07      	ldr	r5, [pc, #28]	@ (80082b4 <_fstat_r+0x20>)
 8008298:	2300      	movs	r3, #0
 800829a:	4604      	mov	r4, r0
 800829c:	4608      	mov	r0, r1
 800829e:	4611      	mov	r1, r2
 80082a0:	602b      	str	r3, [r5, #0]
 80082a2:	f7f9 f9f2 	bl	800168a <_fstat>
 80082a6:	1c43      	adds	r3, r0, #1
 80082a8:	d102      	bne.n	80082b0 <_fstat_r+0x1c>
 80082aa:	682b      	ldr	r3, [r5, #0]
 80082ac:	b103      	cbz	r3, 80082b0 <_fstat_r+0x1c>
 80082ae:	6023      	str	r3, [r4, #0]
 80082b0:	bd38      	pop	{r3, r4, r5, pc}
 80082b2:	bf00      	nop
 80082b4:	200006bc 	.word	0x200006bc

080082b8 <_isatty_r>:
 80082b8:	b538      	push	{r3, r4, r5, lr}
 80082ba:	4d06      	ldr	r5, [pc, #24]	@ (80082d4 <_isatty_r+0x1c>)
 80082bc:	2300      	movs	r3, #0
 80082be:	4604      	mov	r4, r0
 80082c0:	4608      	mov	r0, r1
 80082c2:	602b      	str	r3, [r5, #0]
 80082c4:	f7f9 f9f1 	bl	80016aa <_isatty>
 80082c8:	1c43      	adds	r3, r0, #1
 80082ca:	d102      	bne.n	80082d2 <_isatty_r+0x1a>
 80082cc:	682b      	ldr	r3, [r5, #0]
 80082ce:	b103      	cbz	r3, 80082d2 <_isatty_r+0x1a>
 80082d0:	6023      	str	r3, [r4, #0]
 80082d2:	bd38      	pop	{r3, r4, r5, pc}
 80082d4:	200006bc 	.word	0x200006bc

080082d8 <_sbrk_r>:
 80082d8:	b538      	push	{r3, r4, r5, lr}
 80082da:	4d06      	ldr	r5, [pc, #24]	@ (80082f4 <_sbrk_r+0x1c>)
 80082dc:	2300      	movs	r3, #0
 80082de:	4604      	mov	r4, r0
 80082e0:	4608      	mov	r0, r1
 80082e2:	602b      	str	r3, [r5, #0]
 80082e4:	f7f9 f9fa 	bl	80016dc <_sbrk>
 80082e8:	1c43      	adds	r3, r0, #1
 80082ea:	d102      	bne.n	80082f2 <_sbrk_r+0x1a>
 80082ec:	682b      	ldr	r3, [r5, #0]
 80082ee:	b103      	cbz	r3, 80082f2 <_sbrk_r+0x1a>
 80082f0:	6023      	str	r3, [r4, #0]
 80082f2:	bd38      	pop	{r3, r4, r5, pc}
 80082f4:	200006bc 	.word	0x200006bc

080082f8 <memcpy>:
 80082f8:	440a      	add	r2, r1
 80082fa:	4291      	cmp	r1, r2
 80082fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008300:	d100      	bne.n	8008304 <memcpy+0xc>
 8008302:	4770      	bx	lr
 8008304:	b510      	push	{r4, lr}
 8008306:	f811 4b01 	ldrb.w	r4, [r1], #1
 800830a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800830e:	4291      	cmp	r1, r2
 8008310:	d1f9      	bne.n	8008306 <memcpy+0xe>
 8008312:	bd10      	pop	{r4, pc}

08008314 <__assert_func>:
 8008314:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008316:	4614      	mov	r4, r2
 8008318:	461a      	mov	r2, r3
 800831a:	4b09      	ldr	r3, [pc, #36]	@ (8008340 <__assert_func+0x2c>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4605      	mov	r5, r0
 8008320:	68d8      	ldr	r0, [r3, #12]
 8008322:	b954      	cbnz	r4, 800833a <__assert_func+0x26>
 8008324:	4b07      	ldr	r3, [pc, #28]	@ (8008344 <__assert_func+0x30>)
 8008326:	461c      	mov	r4, r3
 8008328:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800832c:	9100      	str	r1, [sp, #0]
 800832e:	462b      	mov	r3, r5
 8008330:	4905      	ldr	r1, [pc, #20]	@ (8008348 <__assert_func+0x34>)
 8008332:	f000 f841 	bl	80083b8 <fiprintf>
 8008336:	f000 f851 	bl	80083dc <abort>
 800833a:	4b04      	ldr	r3, [pc, #16]	@ (800834c <__assert_func+0x38>)
 800833c:	e7f4      	b.n	8008328 <__assert_func+0x14>
 800833e:	bf00      	nop
 8008340:	20000018 	.word	0x20000018
 8008344:	0800873e 	.word	0x0800873e
 8008348:	08008710 	.word	0x08008710
 800834c:	08008703 	.word	0x08008703

08008350 <_calloc_r>:
 8008350:	b570      	push	{r4, r5, r6, lr}
 8008352:	fba1 5402 	umull	r5, r4, r1, r2
 8008356:	b93c      	cbnz	r4, 8008368 <_calloc_r+0x18>
 8008358:	4629      	mov	r1, r5
 800835a:	f7ff f93d 	bl	80075d8 <_malloc_r>
 800835e:	4606      	mov	r6, r0
 8008360:	b928      	cbnz	r0, 800836e <_calloc_r+0x1e>
 8008362:	2600      	movs	r6, #0
 8008364:	4630      	mov	r0, r6
 8008366:	bd70      	pop	{r4, r5, r6, pc}
 8008368:	220c      	movs	r2, #12
 800836a:	6002      	str	r2, [r0, #0]
 800836c:	e7f9      	b.n	8008362 <_calloc_r+0x12>
 800836e:	462a      	mov	r2, r5
 8008370:	4621      	mov	r1, r4
 8008372:	f7fe f9ef 	bl	8006754 <memset>
 8008376:	e7f5      	b.n	8008364 <_calloc_r+0x14>

08008378 <__ascii_mbtowc>:
 8008378:	b082      	sub	sp, #8
 800837a:	b901      	cbnz	r1, 800837e <__ascii_mbtowc+0x6>
 800837c:	a901      	add	r1, sp, #4
 800837e:	b142      	cbz	r2, 8008392 <__ascii_mbtowc+0x1a>
 8008380:	b14b      	cbz	r3, 8008396 <__ascii_mbtowc+0x1e>
 8008382:	7813      	ldrb	r3, [r2, #0]
 8008384:	600b      	str	r3, [r1, #0]
 8008386:	7812      	ldrb	r2, [r2, #0]
 8008388:	1e10      	subs	r0, r2, #0
 800838a:	bf18      	it	ne
 800838c:	2001      	movne	r0, #1
 800838e:	b002      	add	sp, #8
 8008390:	4770      	bx	lr
 8008392:	4610      	mov	r0, r2
 8008394:	e7fb      	b.n	800838e <__ascii_mbtowc+0x16>
 8008396:	f06f 0001 	mvn.w	r0, #1
 800839a:	e7f8      	b.n	800838e <__ascii_mbtowc+0x16>

0800839c <__ascii_wctomb>:
 800839c:	4603      	mov	r3, r0
 800839e:	4608      	mov	r0, r1
 80083a0:	b141      	cbz	r1, 80083b4 <__ascii_wctomb+0x18>
 80083a2:	2aff      	cmp	r2, #255	@ 0xff
 80083a4:	d904      	bls.n	80083b0 <__ascii_wctomb+0x14>
 80083a6:	228a      	movs	r2, #138	@ 0x8a
 80083a8:	601a      	str	r2, [r3, #0]
 80083aa:	f04f 30ff 	mov.w	r0, #4294967295
 80083ae:	4770      	bx	lr
 80083b0:	700a      	strb	r2, [r1, #0]
 80083b2:	2001      	movs	r0, #1
 80083b4:	4770      	bx	lr
	...

080083b8 <fiprintf>:
 80083b8:	b40e      	push	{r1, r2, r3}
 80083ba:	b503      	push	{r0, r1, lr}
 80083bc:	4601      	mov	r1, r0
 80083be:	ab03      	add	r3, sp, #12
 80083c0:	4805      	ldr	r0, [pc, #20]	@ (80083d8 <fiprintf+0x20>)
 80083c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80083c6:	6800      	ldr	r0, [r0, #0]
 80083c8:	9301      	str	r3, [sp, #4]
 80083ca:	f7ff fd3d 	bl	8007e48 <_vfiprintf_r>
 80083ce:	b002      	add	sp, #8
 80083d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80083d4:	b003      	add	sp, #12
 80083d6:	4770      	bx	lr
 80083d8:	20000018 	.word	0x20000018

080083dc <abort>:
 80083dc:	b508      	push	{r3, lr}
 80083de:	2006      	movs	r0, #6
 80083e0:	f000 f82c 	bl	800843c <raise>
 80083e4:	2001      	movs	r0, #1
 80083e6:	f7f9 f900 	bl	80015ea <_exit>

080083ea <_raise_r>:
 80083ea:	291f      	cmp	r1, #31
 80083ec:	b538      	push	{r3, r4, r5, lr}
 80083ee:	4605      	mov	r5, r0
 80083f0:	460c      	mov	r4, r1
 80083f2:	d904      	bls.n	80083fe <_raise_r+0x14>
 80083f4:	2316      	movs	r3, #22
 80083f6:	6003      	str	r3, [r0, #0]
 80083f8:	f04f 30ff 	mov.w	r0, #4294967295
 80083fc:	bd38      	pop	{r3, r4, r5, pc}
 80083fe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008400:	b112      	cbz	r2, 8008408 <_raise_r+0x1e>
 8008402:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008406:	b94b      	cbnz	r3, 800841c <_raise_r+0x32>
 8008408:	4628      	mov	r0, r5
 800840a:	f000 f831 	bl	8008470 <_getpid_r>
 800840e:	4622      	mov	r2, r4
 8008410:	4601      	mov	r1, r0
 8008412:	4628      	mov	r0, r5
 8008414:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008418:	f000 b818 	b.w	800844c <_kill_r>
 800841c:	2b01      	cmp	r3, #1
 800841e:	d00a      	beq.n	8008436 <_raise_r+0x4c>
 8008420:	1c59      	adds	r1, r3, #1
 8008422:	d103      	bne.n	800842c <_raise_r+0x42>
 8008424:	2316      	movs	r3, #22
 8008426:	6003      	str	r3, [r0, #0]
 8008428:	2001      	movs	r0, #1
 800842a:	e7e7      	b.n	80083fc <_raise_r+0x12>
 800842c:	2100      	movs	r1, #0
 800842e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008432:	4620      	mov	r0, r4
 8008434:	4798      	blx	r3
 8008436:	2000      	movs	r0, #0
 8008438:	e7e0      	b.n	80083fc <_raise_r+0x12>
	...

0800843c <raise>:
 800843c:	4b02      	ldr	r3, [pc, #8]	@ (8008448 <raise+0xc>)
 800843e:	4601      	mov	r1, r0
 8008440:	6818      	ldr	r0, [r3, #0]
 8008442:	f7ff bfd2 	b.w	80083ea <_raise_r>
 8008446:	bf00      	nop
 8008448:	20000018 	.word	0x20000018

0800844c <_kill_r>:
 800844c:	b538      	push	{r3, r4, r5, lr}
 800844e:	4d07      	ldr	r5, [pc, #28]	@ (800846c <_kill_r+0x20>)
 8008450:	2300      	movs	r3, #0
 8008452:	4604      	mov	r4, r0
 8008454:	4608      	mov	r0, r1
 8008456:	4611      	mov	r1, r2
 8008458:	602b      	str	r3, [r5, #0]
 800845a:	f7f9 f8b6 	bl	80015ca <_kill>
 800845e:	1c43      	adds	r3, r0, #1
 8008460:	d102      	bne.n	8008468 <_kill_r+0x1c>
 8008462:	682b      	ldr	r3, [r5, #0]
 8008464:	b103      	cbz	r3, 8008468 <_kill_r+0x1c>
 8008466:	6023      	str	r3, [r4, #0]
 8008468:	bd38      	pop	{r3, r4, r5, pc}
 800846a:	bf00      	nop
 800846c:	200006bc 	.word	0x200006bc

08008470 <_getpid_r>:
 8008470:	f7f9 b8a3 	b.w	80015ba <_getpid>

08008474 <_init>:
 8008474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008476:	bf00      	nop
 8008478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800847a:	bc08      	pop	{r3}
 800847c:	469e      	mov	lr, r3
 800847e:	4770      	bx	lr

08008480 <_fini>:
 8008480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008482:	bf00      	nop
 8008484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008486:	bc08      	pop	{r3}
 8008488:	469e      	mov	lr, r3
 800848a:	4770      	bx	lr
