From 6802789fb99360f9ef281b372a31fbcd22f0e745 Mon Sep 17 00:00:00 2001
From: Sandy Huang <hjc@rock-chips.com>
Date: Fri, 26 Jan 2018 14:21:25 +0800
Subject: [PATCH] drm/rockchip: vop: post vsize should be 2 align when in
 interlace mode

Change-Id: I154f8fcb97e9f54f5a3c0254c05ff9c6505dd965
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
---
 drivers/gpu/drm/rockchip/rockchip_drm_vop.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/drivers/gpu/drm/rockchip/rockchip_drm_vop.c b/drivers/gpu/drm/rockchip/rockchip_drm_vop.c
index 7a7aa4734ab2..f9f81c57dfe0 100644
--- a/drivers/gpu/drm/rockchip/rockchip_drm_vop.c
+++ b/drivers/gpu/drm/rockchip/rockchip_drm_vop.c
@@ -2825,6 +2825,9 @@ static void vop_post_config(struct drm_crtc *crtc)
 	u16 hact_end, vact_end;
 	u32 val;
 
+	if (mode->flags & DRM_MODE_FLAG_INTERLACE)
+		vsize = rounddown(vsize, 2);
+
 	hact_st += hdisplay * (100 - s->left_margin) / 200;
 	hact_end = hact_st + hsize;
 	val = hact_st << 16;
-- 
2.35.3

