============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:25:59 pm
  Module:                 carry_select_adder_661010_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-27 ps) Path Delay Check
     Startpoint: (F) B[12]
       Endpoint: (F) S[24]

                   Capture    Launch  
      Path Delay:+    1870         -  
      Drv Adjust:+       0         0  
         Arrival:=    1870            
                                      
   Required Time:=    1870            
       Data Path:-    1897            
           Slack:=     -27            

Exceptions/Constraints:
  max_delay             1870            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  B[12]                                                   -       -     F     (arrival)                      2  8.3  1000     0       0    (-,-) 
  g3978/X                                                 -       A->X  F     sky130_fd_sc_hd__buf_6         1 10.8    50   414     414    (-,-) 
  CSA_BLOCKS[2].RCA_C0/F1A/g45/Y                          -       A->Y  R     sky130_fd_sc_hd__clkinv_4      2 12.8    35    52     466    (-,-) 
  CSA_BLOCKS[2].RCA_C0/F1A/g34__46/Y                      -       A->Y  F     sky130_fd_sc_hd__nor2_4        2 11.8    27    37     503    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[1].FA/g194__7410/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    52     555    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[1].FA/g192__2346/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 12.2    39    51     606    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[2].FA/g124__4319/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     663    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[2].FA/g122__5107/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     713    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[3].FA/g124__2802/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     770    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[3].FA/g122__3680/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     820    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[4].FA/g124__1881/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     876    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[4].FA/g122__7098/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     927    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[5].FA/g124__9945/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     983    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[5].FA/g122__6161/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1033    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[6].FA/g124__5477/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1090    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[6].FA/g122__7410/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1140    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[7].FA/g124__5526/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1197    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[7].FA/g122__4319/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1247    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[8].FA/g124__5122/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1304    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[8].FA/g122__2802/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1354    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[9].FA/g122__7482/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1410    (-,-) 
  CSA_BLOCKS[2].RCA_C0/full_adder_loop[9].FA/g120__1881/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 20.0    54    63    1473    (-,-) 
  g28/Y                                                   -       A->Y  R     sky130_fd_sc_hd__clkinv_4      2 20.1    47    64    1537    (-,-) 
  g4204/Y                                                 -       A->Y  F     sky130_fd_sc_hd__inv_4         9 26.6    37    49    1586    (-,-) 
  g3896__6417/Y                                           -       B->Y  R     sky130_fd_sc_hd__nand2_1       1  5.9    71    77    1663    (-,-) 
  g14/Y                                                   -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  9.6    52    65    1727    (-,-) 
  g13/Y                                                   -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 18.7    76    80    1808    (-,-) 
  g21/Y                                                   -       A->Y  F     sky130_fd_sc_hd__nand2_8       1 51.3    82    89    1896    (-,-) 
  S[24]                                                   <<<     -     F     (port)                         -    -     -     0    1897    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

