Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Aug 31 02:41:09 2020
| Host         : DESKTOP-L5K80CV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.495        0.000                      0                 5130        0.029        0.000                      0                 5130        4.020        0.000                       0                  2523  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.495        0.000                      0                 5130        0.029        0.000                      0                 5130        4.020        0.000                       0                  2523  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 3.889ns (47.205%)  route 4.350ns (52.795%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.842     3.136    design_1_i/X/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y103        FDRE                                         r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=77, routed)          1.600     5.192    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/activation[3]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.154     5.346 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_8__14/O
                         net (fo=1, routed)           0.399     5.744    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_8__14_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I1_O)        0.327     6.071 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_4__14/O
                         net (fo=1, routed)           0.000     6.071    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_4__14_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.472 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.472    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.694 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry__0/O[0]
                         net (fo=2, routed)           0.840     7.535    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry__0_n_7
    SLICE_X52Y111        LUT3 (Prop_lut3_I1_O)        0.325     7.860 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_3__14/O
                         net (fo=2, routed)           0.863     8.722    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_3__14_n_0
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.326     9.048 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000     9.048    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_7__14_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.598 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.598    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.932 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__1/O[1]
                         net (fo=2, routed)           0.648    10.581    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__1_n_6
    SLICE_X51Y112        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.794    11.375 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__2/O[3]
                         net (fo=1, routed)           0.000    11.375    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__2_n_4
    SLICE_X51Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.636    12.815    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/clk
    SLICE_X51Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[15]/C
                         clock pessimism              0.147    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X51Y112        FDRE (Setup_fdre_C_D)        0.062    12.870    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[15]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 3.830ns (46.824%)  route 4.350ns (53.176%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.842     3.136    design_1_i/X/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y103        FDRE                                         r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=77, routed)          1.600     5.192    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/activation[3]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.154     5.346 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_8__14/O
                         net (fo=1, routed)           0.399     5.744    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_8__14_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I1_O)        0.327     6.071 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_4__14/O
                         net (fo=1, routed)           0.000     6.071    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_4__14_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.472 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.472    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.694 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry__0/O[0]
                         net (fo=2, routed)           0.840     7.535    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry__0_n_7
    SLICE_X52Y111        LUT3 (Prop_lut3_I1_O)        0.325     7.860 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_3__14/O
                         net (fo=2, routed)           0.863     8.722    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_3__14_n_0
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.326     9.048 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000     9.048    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_7__14_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.598 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.598    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.932 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__1/O[1]
                         net (fo=2, routed)           0.648    10.581    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__1_n_6
    SLICE_X51Y112        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.735    11.316 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__2/O[2]
                         net (fo=1, routed)           0.000    11.316    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__2_n_5
    SLICE_X51Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.636    12.815    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/clk
    SLICE_X51Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[14]/C
                         clock pessimism              0.147    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X51Y112        FDRE (Setup_fdre_C_D)        0.062    12.870    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[14]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 3.977ns (48.698%)  route 4.190ns (51.302%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.842     3.136    design_1_i/X/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y103        FDRE                                         r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=77, routed)          1.600     5.192    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/activation[3]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.154     5.346 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_8__14/O
                         net (fo=1, routed)           0.399     5.744    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_8__14_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I1_O)        0.327     6.071 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_4__14/O
                         net (fo=1, routed)           0.000     6.071    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_4__14_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.472 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.472    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.694 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry__0/O[0]
                         net (fo=2, routed)           0.840     7.535    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry__0_n_7
    SLICE_X52Y111        LUT3 (Prop_lut3_I1_O)        0.325     7.860 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_3__14/O
                         net (fo=2, routed)           0.863     8.722    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_3__14_n_0
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.326     9.048 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000     9.048    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_7__14_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.628 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0/O[2]
                         net (fo=2, routed)           0.489    10.117    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_n_5
    SLICE_X51Y111        LUT2 (Prop_lut2_I0_O)        0.302    10.419 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__1_i_3__10/O
                         net (fo=1, routed)           0.000    10.419    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__1_i_3__10_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.969 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.969    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.303 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.303    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__2_n_6
    SLICE_X51Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.636    12.815    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/clk
    SLICE_X51Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[13]/C
                         clock pessimism              0.147    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X51Y112        FDRE (Setup_fdre_C_D)        0.062    12.870    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[13]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 3.866ns (47.991%)  route 4.190ns (52.009%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.842     3.136    design_1_i/X/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y103        FDRE                                         r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=77, routed)          1.600     5.192    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/activation[3]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.154     5.346 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_8__14/O
                         net (fo=1, routed)           0.399     5.744    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_8__14_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I1_O)        0.327     6.071 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_4__14/O
                         net (fo=1, routed)           0.000     6.071    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_4__14_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.472 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.472    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.694 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry__0/O[0]
                         net (fo=2, routed)           0.840     7.535    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry__0_n_7
    SLICE_X52Y111        LUT3 (Prop_lut3_I1_O)        0.325     7.860 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_3__14/O
                         net (fo=2, routed)           0.863     8.722    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_3__14_n_0
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.326     9.048 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000     9.048    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_7__14_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.628 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0/O[2]
                         net (fo=2, routed)           0.489    10.117    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_n_5
    SLICE_X51Y111        LUT2 (Prop_lut2_I0_O)        0.302    10.419 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__1_i_3__10/O
                         net (fo=1, routed)           0.000    10.419    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__1_i_3__10_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.969 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.969    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__1_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.192 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__2/O[0]
                         net (fo=1, routed)           0.000    11.192    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__2_n_7
    SLICE_X51Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.636    12.815    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/clk
    SLICE_X51Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[12]/C
                         clock pessimism              0.147    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X51Y112        FDRE (Setup_fdre_C_D)        0.062    12.870    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[12]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 3.716ns (45.218%)  route 4.502ns (54.782%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.653     2.947    design_1_i/X/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=77, routed)          1.820     5.223    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/activation[1]
    SLICE_X29Y109        LUT6 (Prop_lut6_I1_O)        0.124     5.347 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__0_i_4__6/O
                         net (fo=2, routed)           0.550     5.898    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__0_i_4__6_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.424 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__0_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.758 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__1/O[1]
                         net (fo=2, routed)           0.662     7.420    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__1_n_6
    SLICE_X30Y111        LUT3 (Prop_lut3_I2_O)        0.332     7.752 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_i_1__6/O
                         net (fo=2, routed)           0.679     8.431    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_i_1__6_n_0
    SLICE_X30Y111        LUT4 (Prop_lut4_I0_O)        0.331     8.762 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_i_5__6_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.138 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.138    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.461 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__1/O[1]
                         net (fo=2, routed)           0.790    10.251    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__1_n_6
    SLICE_X38Y112        LUT2 (Prop_lut2_I0_O)        0.306    10.557 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__2_i_4__2/O
                         net (fo=1, routed)           0.000    10.557    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__2_i_4__2_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    11.165 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__2/O[3]
                         net (fo=1, routed)           0.000    11.165    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__2_n_4
    SLICE_X38Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.649    12.828    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/clk
    SLICE_X38Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac_reg[15]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X38Y112        FDRE (Setup_fdre_C_D)        0.109    12.912    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac_reg[15]
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 3.692ns (45.273%)  route 4.463ns (54.727%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.653     2.947    design_1_i/X/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=77, routed)          1.820     5.223    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/activation[1]
    SLICE_X29Y109        LUT6 (Prop_lut6_I1_O)        0.124     5.347 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__0_i_4__6/O
                         net (fo=2, routed)           0.550     5.898    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__0_i_4__6_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.424 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__0_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.758 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__1/O[1]
                         net (fo=2, routed)           0.662     7.420    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__1_n_6
    SLICE_X30Y111        LUT3 (Prop_lut3_I2_O)        0.332     7.752 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_i_1__6/O
                         net (fo=2, routed)           0.679     8.431    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_i_1__6_n_0
    SLICE_X30Y111        LUT4 (Prop_lut4_I0_O)        0.331     8.762 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_i_5__6_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.138 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.138    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.357 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__1/O[0]
                         net (fo=2, routed)           0.751    10.108    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__1_n_7
    SLICE_X38Y111        LUT2 (Prop_lut2_I0_O)        0.295    10.403 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000    10.403    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__1_i_1__2_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.779 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.779    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__1_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.102 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.102    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__2_n_6
    SLICE_X38Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.649    12.828    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/clk
    SLICE_X38Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac_reg[13]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X38Y112        FDRE (Setup_fdre_C_D)        0.109    12.912    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac_reg[13]
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 3.652ns (44.788%)  route 4.502ns (55.212%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.653     2.947    design_1_i/X/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=77, routed)          1.820     5.223    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/activation[1]
    SLICE_X29Y109        LUT6 (Prop_lut6_I1_O)        0.124     5.347 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__0_i_4__6/O
                         net (fo=2, routed)           0.550     5.898    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__0_i_4__6_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.424 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__0_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.758 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__1/O[1]
                         net (fo=2, routed)           0.662     7.420    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__0_carry__1_n_6
    SLICE_X30Y111        LUT3 (Prop_lut3_I2_O)        0.332     7.752 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_i_1__6/O
                         net (fo=2, routed)           0.679     8.431    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_i_1__6_n_0
    SLICE_X30Y111        LUT4 (Prop_lut4_I0_O)        0.331     8.762 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_i_5__6/O
                         net (fo=1, routed)           0.000     8.762    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_i_5__6_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.138 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.138    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.461 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__1/O[1]
                         net (fo=2, routed)           0.790    10.251    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac1__86_carry__1_n_6
    SLICE_X38Y112        LUT2 (Prop_lut2_I0_O)        0.306    10.557 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__2_i_4__2/O
                         net (fo=1, routed)           0.000    10.557    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__2_i_4__2_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.101 r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__2/O[2]
                         net (fo=1, routed)           0.000    11.101    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac0_carry__2_n_5
    SLICE_X38Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.649    12.828    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/clk
    SLICE_X38Y112        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac_reg[14]/C
                         clock pessimism              0.129    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X38Y112        FDRE (Setup_fdre_C_D)        0.109    12.912    design_1_i/MXU_0/U0/ROW[1].column[3].REGX/ac_reg[14]
  -------------------------------------------------------------------
                         required time                         12.912    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 3.733ns (47.118%)  route 4.190ns (52.882%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 12.816 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.842     3.136    design_1_i/X/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y103        FDRE                                         r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.456     3.592 f  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=77, routed)          1.600     5.192    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/activation[3]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.154     5.346 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_8__14/O
                         net (fo=1, routed)           0.399     5.744    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_8__14_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I1_O)        0.327     6.071 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_4__14/O
                         net (fo=1, routed)           0.000     6.071    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_i_4__14_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.472 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.472    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.694 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry__0/O[0]
                         net (fo=2, routed)           0.840     7.535    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__30_carry__0_n_7
    SLICE_X52Y111        LUT3 (Prop_lut3_I1_O)        0.325     7.860 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_3__14/O
                         net (fo=2, routed)           0.863     8.722    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_3__14_n_0
    SLICE_X52Y111        LUT4 (Prop_lut4_I3_O)        0.326     9.048 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_7__14/O
                         net (fo=1, routed)           0.000     9.048    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_i_7__14_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.628 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0/O[2]
                         net (fo=2, routed)           0.489    10.117    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac1__86_carry__0_n_5
    SLICE_X51Y111        LUT2 (Prop_lut2_I0_O)        0.302    10.419 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__1_i_3__10/O
                         net (fo=1, routed)           0.000    10.419    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__1_i_3__10_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.059 r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__1/O[3]
                         net (fo=1, routed)           0.000    11.059    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac0_carry__1_n_4
    SLICE_X51Y111        FDRE                                         r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.637    12.816    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/clk
    SLICE_X51Y111        FDRE                                         r  design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[11]/C
                         clock pessimism              0.147    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X51Y111        FDRE (Setup_fdre_C_D)        0.062    12.871    design_1_i/MXU_0/U0/ROW[3].column[3].REGX/ac_reg[11]
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.116ns  (logic 3.459ns (42.617%)  route 4.657ns (57.383%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.653     2.947    design_1_i/X/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=65, routed)          1.721     5.124    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/activation[2]
    SLICE_X26Y105        LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__30_carry__0_i_3__4/O
                         net (fo=2, routed)           0.631     5.879    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__30_carry__0_i_3__4_n_0
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.003 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__30_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     6.003    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__30_carry__0_i_7__4_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.583 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__30_carry__0/O[2]
                         net (fo=2, routed)           0.719     7.303    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__30_carry__0_n_5
    SLICE_X29Y105        LUT3 (Prop_lut3_I1_O)        0.331     7.634 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__0_i_1__4/O
                         net (fo=2, routed)           0.690     8.323    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__0_i_1__4_n_0
    SLICE_X29Y105        LUT4 (Prop_lut4_I0_O)        0.327     8.650 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__0_i_5__4/O
                         net (fo=1, routed)           0.000     8.650    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__0_i_5__4_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.051 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.051    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__0_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.273 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__1/O[0]
                         net (fo=2, routed)           0.896    10.169    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__1_n_7
    SLICE_X34Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    10.740 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.740    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac0_carry__1_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.063 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac0_carry__2/O[1]
                         net (fo=1, routed)           0.000    11.063    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac0_carry__2_n_6
    SLICE_X34Y105        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.654    12.833    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac_reg[13]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y105        FDRE (Setup_fdre_C_D)        0.109    12.917    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac_reg[13]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 3.451ns (42.561%)  route 4.657ns (57.439%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.653     2.947    design_1_i/X/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  design_1_i/X/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=65, routed)          1.721     5.124    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/activation[2]
    SLICE_X26Y105        LUT6 (Prop_lut6_I1_O)        0.124     5.248 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__30_carry__0_i_3__4/O
                         net (fo=2, routed)           0.631     5.879    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__30_carry__0_i_3__4_n_0
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.003 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__30_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     6.003    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__30_carry__0_i_7__4_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.583 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__30_carry__0/O[2]
                         net (fo=2, routed)           0.719     7.303    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__30_carry__0_n_5
    SLICE_X29Y105        LUT3 (Prop_lut3_I1_O)        0.331     7.634 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__0_i_1__4/O
                         net (fo=2, routed)           0.690     8.323    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__0_i_1__4_n_0
    SLICE_X29Y105        LUT4 (Prop_lut4_I0_O)        0.327     8.650 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__0_i_5__4/O
                         net (fo=1, routed)           0.000     8.650    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__0_i_5__4_n_0
    SLICE_X29Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.051 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.051    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__0_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.273 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__1/O[0]
                         net (fo=2, routed)           0.896    10.169    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac1__86_carry__1_n_7
    SLICE_X34Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    10.740 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.740    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac0_carry__1_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.055 r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac0_carry__2/O[3]
                         net (fo=1, routed)           0.000    11.055    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac0_carry__2_n_4
    SLICE_X34Y105        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        1.654    12.833    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/clk
    SLICE_X34Y105        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac_reg[15]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y105        FDRE (Setup_fdre_C_D)        0.109    12.917    design_1_i/MXU_0/U0/ROW[1].column[1].REGX/ac_reg[15]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  1.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/W1/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.227%)  route 0.118ns (41.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.659     0.995    design_1_i/W1/U0/s_axi_aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/W1/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/W1/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.118     1.277    design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[8]
    SLICE_X31Y99         FDRE                                         r  design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.845     1.211    design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.072     1.248    design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/O_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/O_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.689%)  route 0.283ns (60.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.557     0.893    design_1_i/O_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/O_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/O_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[20]/Q
                         net (fo=1, routed)           0.283     1.316    design_1_i/O_0/U0/gpio_core_1/gpio_Data_In[20]
    SLICE_X47Y108        LUT5 (Prop_lut5_I0_O)        0.045     1.361 r  design_1_i/O_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1[20]_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/O_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1[20]_i_1_n_0
    SLICE_X47Y108        FDRE                                         r  design_1_i/O_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.909     1.275    design_1_i/O_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y108        FDRE                                         r  design_1_i/O_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1_reg[20]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X47Y108        FDRE (Hold_fdre_C_D)         0.091     1.331    design_1_i/O_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/W1/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.066%)  route 0.146ns (50.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.659     0.995    design_1_i/W1/U0/s_axi_aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/W1/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/W1/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.146     1.282    design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[5]
    SLICE_X31Y99         FDRE                                         r  design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.845     1.211    design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/O_1/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/O_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.200%)  route 0.216ns (56.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.629     0.965    design_1_i/O_1/U0/s_axi_aclk
    SLICE_X50Y116        FDRE                                         r  design_1_i/O_1/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDRE (Prop_fdre_C_Q)         0.164     1.129 r  design_1_i/O_1/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.216     1.345    design_1_i/O_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[13]
    SLICE_X47Y115        FDRE                                         r  design_1_i/O_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.904     1.270    design_1_i/O_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y115        FDRE                                         r  design_1_i/O_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X47Y115        FDRE (Hold_fdre_C_D)         0.070     1.301    design_1_i/O_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/MXU_0/U0/ROW[0].column[0].REGX/ac_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.378%)  route 0.109ns (21.622%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.557     0.893    design_1_i/MXU_0/U0/ROW[0].column[0].REGX/clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/MXU_0/U0/ROW[0].column[0].REGX/ac_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/MXU_0/U0/ROW[0].column[0].REGX/ac_reg[6]/Q
                         net (fo=1, routed)           0.108     1.142    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/Q[6]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.187 r  design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.187    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__0_i_2_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.302 r  design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.302    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__0_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.341 r  design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.341    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.395 r  design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.395    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__2_n_7
    SLICE_X41Y100        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.911     1.277    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/clk
    SLICE_X41Y100        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac_reg[12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/O_1/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/O_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.774%)  route 0.232ns (62.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.635     0.971    design_1_i/O_1/U0/s_axi_aclk
    SLICE_X52Y100        FDRE                                         r  design_1_i/O_1/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/O_1/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.232     1.344    design_1_i/O_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X46Y100        FDRE                                         r  design_1_i/O_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.911     1.277    design_1_i/O_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y100        FDRE                                         r  design_1_i/O_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.052     1.290    design_1_i/O_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/O_0/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.161%)  route 0.216ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.630     0.966    design_1_i/O_0/U0/s_axi_aclk
    SLICE_X50Y115        FDRE                                         r  design_1_i/O_0/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  design_1_i/O_0/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.216     1.346    design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[13]
    SLICE_X46Y115        FDRE                                         r  design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.904     1.270    design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y115        FDRE                                         r  design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X46Y115        FDRE (Hold_fdre_C_D)         0.059     1.290    design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/MXU_0/U0/ROW[0].column[0].REGX/ac_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.841%)  route 0.109ns (21.159%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.557     0.893    design_1_i/MXU_0/U0/ROW[0].column[0].REGX/clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/MXU_0/U0/ROW[0].column[0].REGX/ac_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/MXU_0/U0/ROW[0].column[0].REGX/ac_reg[6]/Q
                         net (fo=1, routed)           0.108     1.142    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/Q[6]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.187 r  design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.187    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__0_i_2_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.302 r  design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.302    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__0_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.341 r  design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.341    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__1_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.406 r  design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.406    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac0_carry__2_n_5
    SLICE_X41Y100        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.911     1.277    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/clk
    SLICE_X41Y100        FDRE                                         r  design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac_reg[14]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/MXU_0/U0/ROW[1].column[0].REGX/ac_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/O_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/O_1/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.395%)  route 0.263ns (58.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.634     0.970    design_1_i/O_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y104        FDRE                                         r  design_1_i/O_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/O_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1_reg[20]/Q
                         net (fo=1, routed)           0.263     1.374    design_1_i/O_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[20].reg1_reg
    SLICE_X46Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.419 r  design_1_i/O_1/U0/gpio_core_1/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000     1.419    design_1_i/O_1/U0/ip2bus_data[20]
    SLICE_X46Y106        FDRE                                         r  design_1_i/O_1/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.910     1.276    design_1_i/O_1/U0/s_axi_aclk
    SLICE_X46Y106        FDRE                                         r  design_1_i/O_1/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)         0.120     1.357    design_1_i/O_1/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/W1/U0/ip2bus_data_i_D1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.659     0.995    design_1_i/W1/U0/s_axi_aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/W1/U0/ip2bus_data_i_D1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/W1/U0/ip2bus_data_i_D1_reg[15]/Q
                         net (fo=1, routed)           0.173     1.309    design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[16]
    SLICE_X31Y99         FDRE                                         r  design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2523, routed)        0.845     1.211    design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    design_1_i/W1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y109   design_1_i/MXU_0/U0/ROW[2].column[3].REGX/ac_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y111   design_1_i/MXU_0/U0/ROW[2].column[3].REGX/ac_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y111   design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y111   design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y113   design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y119   design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y117   design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y119   design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y119   design_1_i/O_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y82    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



