Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:49:00 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : sv_chip1_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_5/dout_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/in_l_re_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.051ns (25.123%)  route 0.152ns (74.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.044ns (routing 0.529ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.598ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.372    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.399 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.044     1.443    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_5/tm3_clk_v0_IBUF_BUFG
    SLICE_X34Y178                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_5/dout_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y178        FDRE (Prop_FDRE_C_Q)         0.051     1.494 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_5/dout_1_reg[2]/Q
                         net (fo=18, routed)          0.152     1.646    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/I8[2]
    SLICE_X34Y181        FDRE                                         r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/in_l_re_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.622    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.653 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.225     1.878    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/tm3_clk_v0_IBUF_BUFG
    SLICE_X34Y181                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/in_l_re_reg_reg[2]/C
                         clock pessimism             -0.322     1.555    
    SLICE_X34Y181        FDRE (Hold_FDRE_C_D)         0.055     1.610    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/in_l_re_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            corr_out_17_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.099ns (41.772%)  route 0.138ns (58.228%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.210ns (routing 0.529ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.598ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.372    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.399 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.210     1.609    wrapper_norm_corr_20_inst_p/corr_20_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X55Y179                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y179        FDRE (Prop_FDRE_C_Q)         0.051     1.660 r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[10]/Q
                         net (fo=2, routed)           0.124     1.784    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_1_p7[10]
    SLICE_X54Y180                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_17[15]_i_9/I0
    SLICE_X54Y180        LUT2 (Prop_LUT2_I0_O)        0.015     1.799 r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_17[15]_i_9/O
                         net (fo=1, routed)           0.000     1.799    wrapper_norm_corr_20_inst_p/corr_20_inst/n_0_corr_out_17[15]_i_9
    SLICE_X54Y180                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_17_reg[15]_i_1/S[2]
    SLICE_X54Y180        CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.033     1.832 r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_17_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.014     1.846    corr_out_170[10]
    SLICE_X54Y180        FDRE                                         r  corr_out_17_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.622    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.653 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.423     2.076    tm3_clk_v0_IBUF_BUFG
    SLICE_X54Y180                                                     r  corr_out_17_reg[10]/C
                         clock pessimism             -0.322     1.753    
    SLICE_X54Y180        FDRE (Hold_FDRE_C_D)         0.056     1.809    corr_out_17_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_4_2to3_left_rp_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_2to1_1_inst/vidin_data_reg_scld_4_2to3_left_rp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.051ns (28.492%)  route 0.128ns (71.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Net Delay (Source):      1.056ns (routing 0.529ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.598ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.372    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.399 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.056     1.455    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X42Y174                                                     r  port_bus_2to1_1_inst/vidin_data_reg_scld_4_2to3_left_rp_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y174        FDRE (Prop_FDRE_C_Q)         0.051     1.506 r  port_bus_2to1_1_inst/vidin_data_reg_scld_4_2to3_left_rp_tmp_reg[1]/Q
                         net (fo=1, routed)           0.128     1.634    port_bus_2to1_1_inst/vidin_data_reg_scld_4_2to3_left_rp_tmp[1]
    SLICE_X41Y174        FDRE                                         r  port_bus_2to1_1_inst/vidin_data_reg_scld_4_2to3_left_rp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.622    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.653 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.231     1.884    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X41Y174                                                     r  port_bus_2to1_1_inst/vidin_data_reg_scld_4_2to3_left_rp_reg[1]/C
                         clock pessimism             -0.350     1.534    
    SLICE_X41Y174        FDRE (Hold_FDRE_C_D)         0.056     1.590    port_bus_2to1_1_inst/vidin_data_reg_scld_4_2to3_left_rp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vidin_data_reg_scld_4_2to3_right_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vidin_data_buf_2_sc_4_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.066ns (37.079%)  route 0.112ns (62.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Net Delay (Source):      1.062ns (routing 0.529ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.598ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.372    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.399 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.062     1.461    tm3_clk_v0_IBUF_BUFG
    SLICE_X44Y134                                                     r  vidin_data_reg_scld_4_2to3_right_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_FDRE_C_Q)         0.051     1.512 r  vidin_data_reg_scld_4_2to3_right_reg_reg[5]/Q
                         net (fo=8, routed)           0.096     1.608    port_bus_2to1_1_inst/I6[5]
    SLICE_X46Y134                                                     r  port_bus_2to1_1_inst/vidin_data_buf_2_sc_4[29]_i_1/I5
    SLICE_X46Y134        LUT6 (Prop_LUT6_I5_O)        0.015     1.623 r  port_bus_2to1_1_inst/vidin_data_buf_2_sc_4[29]_i_1/O
                         net (fo=1, routed)           0.016     1.639    vidin_data_buf_2_sc_4[29]
    SLICE_X46Y134        FDRE                                         r  vidin_data_buf_2_sc_4_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.622    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.653 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.234     1.887    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y134                                                     r  vidin_data_buf_2_sc_4_reg[29]/C
                         clock pessimism             -0.350     1.537    
    SLICE_X46Y134        FDRE (Hold_FDRE_C_D)         0.056     1.593    vidin_data_buf_2_sc_4_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            corr_out_17_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.109ns (44.130%)  route 0.138ns (55.870%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.210ns (routing 0.529ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.423ns (routing 0.598ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.372    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.399 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.210     1.609    wrapper_norm_corr_20_inst_p/corr_20_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X55Y179                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y179        FDRE (Prop_FDRE_C_Q)         0.051     1.660 r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[10]/Q
                         net (fo=2, routed)           0.124     1.784    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_1_p7[10]
    SLICE_X54Y180                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_17[15]_i_9/I0
    SLICE_X54Y180        LUT2 (Prop_LUT2_I0_O)        0.015     1.799 r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_17[15]_i_9/O
                         net (fo=1, routed)           0.000     1.799    wrapper_norm_corr_20_inst_p/corr_20_inst/n_0_corr_out_17[15]_i_9
    SLICE_X54Y180                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_17_reg[15]_i_1/S[2]
    SLICE_X54Y180        CARRY8 (Prop_CARRY8_S[2]_O[3])
                                                      0.043     1.842 r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_17_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.014     1.856    corr_out_170[11]
    SLICE_X54Y180        FDRE                                         r  corr_out_17_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.622    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.653 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.423     2.076    tm3_clk_v0_IBUF_BUFG
    SLICE_X54Y180                                                     r  corr_out_17_reg[11]/C
                         clock pessimism             -0.322     1.753    
    SLICE_X54Y180        FDRE (Hold_FDRE_C_D)         0.056     1.809    corr_out_17_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vidin_data_buf_sc_4_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tm3_sram_data_xhdl0_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.082ns (46.067%)  route 0.096ns (53.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.187ns (routing 0.529ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.598ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.372    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.399 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.187     1.586    tm3_clk_v0_IBUF_BUFG
    SLICE_X49Y131                                                     r  vidin_data_buf_sc_4_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_FDRE_C_Q)         0.052     1.638 r  vidin_data_buf_sc_4_reg[60]/Q
                         net (fo=1, routed)           0.084     1.722    vidin_data_buf_sc_4[60]
    SLICE_X50Y130                                                     r  tm3_sram_data_xhdl0[60]_i_1/I1
    SLICE_X50Y130        LUT6 (Prop_LUT6_I1_O)        0.030     1.752 r  tm3_sram_data_xhdl0[60]_i_1/O
                         net (fo=1, routed)           0.012     1.764    p_1_in[60]
    SLICE_X50Y130        FDRE                                         r  tm3_sram_data_xhdl0_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.622    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.653 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.386     2.039    tm3_clk_v0_IBUF_BUFG
    SLICE_X50Y130                                                     r  tm3_sram_data_xhdl0_reg[60]/C
                         clock pessimism             -0.380     1.659    
    SLICE_X50Y130        FDRE (Hold_FDRE_C_D)         0.056     1.715    tm3_sram_data_xhdl0_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_tmp1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_tmp2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.051ns (28.977%)  route 0.125ns (71.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Net Delay (Source):      1.062ns (routing 0.529ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.598ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.372    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.399 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.062     1.461    wrapper_norm_corr_5_inst_p/norm_inst_left/tm3_clk_v0_IBUF_BUFG
    SLICE_X45Y136                                                     r  wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_tmp1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDRE (Prop_FDRE_C_Q)         0.051     1.512 r  wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_tmp1_reg[12]/Q
                         net (fo=1, routed)           0.125     1.637    wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_tmp1[12]
    SLICE_X44Y136        FDRE                                         r  wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_tmp2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.622    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.653 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.229     1.882    wrapper_norm_corr_5_inst_p/norm_inst_left/tm3_clk_v0_IBUF_BUFG
    SLICE_X44Y136                                                     r  wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_tmp2_reg[12]/C
                         clock pessimism             -0.350     1.532    
    SLICE_X44Y136        FDRE (Hold_FDRE_C_D)         0.056     1.588    wrapper_norm_corr_5_inst_p/norm_inst_left/din_1_tmp2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vidin_data_buf_sc_1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tm3_sram_data_xhdl0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.066ns (38.150%)  route 0.107ns (61.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Net Delay (Source):      1.058ns (routing 0.529ns, distribution 0.529ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.598ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.372    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.399 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.058     1.457    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y134                                                     r  vidin_data_buf_sc_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y134        FDRE (Prop_FDRE_C_Q)         0.051     1.508 r  vidin_data_buf_sc_1_reg[21]/Q
                         net (fo=1, routed)           0.091     1.599    vidin_data_buf_sc_1[21]
    SLICE_X47Y134                                                     r  tm3_sram_data_xhdl0[21]_i_1/I2
    SLICE_X47Y134        LUT6 (Prop_LUT6_I2_O)        0.015     1.614 r  tm3_sram_data_xhdl0[21]_i_1/O
                         net (fo=1, routed)           0.016     1.630    p_1_in[21]
    SLICE_X47Y134        FDRE                                         r  tm3_sram_data_xhdl0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.622    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.653 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.221     1.874    tm3_clk_v0_IBUF_BUFG
    SLICE_X47Y134                                                     r  tm3_sram_data_xhdl0_reg[21]/C
                         clock pessimism             -0.350     1.524    
    SLICE_X47Y134        FDRE (Hold_FDRE_C_D)         0.056     1.580    tm3_sram_data_xhdl0_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/limxrim_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/corr_out_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.099ns (54.396%)  route 0.083ns (45.604%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Net Delay (Source):      1.220ns (routing 0.529ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.421ns (routing 0.598ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.372    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.399 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.220     1.619    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/tm3_clk_v0_IBUF_BUFG
    SLICE_X64Y146                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/limxrim_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y146        FDRE (Prop_FDRE_C_Q)         0.052     1.671 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/limxrim_reg_reg[0]/Q
                         net (fo=1, routed)           0.072     1.743    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/n_0_limxrim_reg_reg[0]
    SLICE_X63Y146                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/corr_out_tmp[7]_i_9/I1
    SLICE_X63Y146        LUT2 (Prop_LUT2_I1_O)        0.015     1.758 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/corr_out_tmp[7]_i_9/O
                         net (fo=1, routed)           0.001     1.759    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/n_0_corr_out_tmp[7]_i_9
    SLICE_X63Y146                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/corr_out_tmp_reg[7]_i_1/S[0]
    SLICE_X63Y146        CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.032     1.791 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/corr_out_tmp_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.801    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/n_15_corr_out_tmp_reg[7]_i_1
    SLICE_X63Y146        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/corr_out_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.622    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.653 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.421     2.074    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/tm3_clk_v0_IBUF_BUFG
    SLICE_X63Y146                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/corr_out_tmp_reg[0]/C
                         clock pessimism             -0.379     1.695    
    SLICE_X63Y146        FDRE (Hold_FDRE_C_D)         0.056     1.751    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_17/corr_out_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_12/corr_out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_12/corr_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.051ns (34.000%)  route 0.099ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Net Delay (Source):      1.214ns (routing 0.529ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.598ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.136     0.372    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.399 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.214     1.613    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_12/tm3_clk_v0_IBUF_BUFG
    SLICE_X56Y166                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_12/corr_out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y166        FDRE (Prop_FDRE_C_Q)         0.051     1.664 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_12/corr_out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.099     1.763    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_12/n_0_corr_out_tmp_reg[2]
    SLICE_X56Y165        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_12/corr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.162     0.622    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.653 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, routed)       1.401     2.054    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_12/tm3_clk_v0_IBUF_BUFG
    SLICE_X56Y165                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_12/corr_out_reg[2]/C
                         clock pessimism             -0.398     1.656    
    SLICE_X56Y165        FDRE (Hold_FDRE_C_D)         0.056     1.712    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_12/corr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.051    




