

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_loop_height_loop_col_loop_row'
================================================================
* Date:           Mon Oct  6 00:17:22 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50404|    50404|  0.504 ms|  0.504 ms|  50404|  50404|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_height_loop_col_loop_row  |    50402|    50402|         7|          4|          1|  12600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3931|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    11|       0|     157|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     195|    -|
|Register         |        -|     -|     578|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    11|     578|    4283|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |add_32ns_32ns_32_1_1_U23  |add_32ns_32ns_32_1_1  |        0|   1|  0|   0|    0|
    |add_32ns_32ns_32_1_1_U26  |add_32ns_32ns_32_1_1  |        0|   1|  0|   0|    0|
    |add_32ns_32ns_32_1_1_U27  |add_32ns_32ns_32_1_1  |        0|   1|  0|   0|    0|
    |add_32ns_32ns_32_1_1_U31  |add_32ns_32ns_32_1_1  |        0|   1|  0|   0|    0|
    |add_32ns_32ns_32_1_1_U32  |add_32ns_32ns_32_1_1  |        0|   1|  0|   0|    0|
    |mul_32s_32s_32_1_1_U33    |mul_32s_32s_32_1_1    |        0|   3|  0|  47|    0|
    |mul_32s_32s_32_1_1_U34    |mul_32s_32s_32_1_1    |        0|   3|  0|  47|    0|
    |mux_21_32_1_1_U21         |mux_21_32_1_1         |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U22         |mux_21_32_1_1         |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U25         |mux_21_32_1_1         |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U28         |mux_21_32_1_1         |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U29         |mux_21_32_1_1         |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U30         |mux_21_32_1_1         |        0|   0|  0|   9|    0|
    |mux_22_32_1_1_U24         |mux_22_32_1_1         |        0|   0|  0|   9|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  11|  0| 157|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln36_fu_345_p2               |         +|   0|  0|   21|          14|           1|
    |add_ln37_fu_962_p2               |         +|   0|  0|   16|           9|           1|
    |add_ln44_fu_825_p2               |         +|   0|  0|   13|           4|           1|
    |add_ln45_fu_844_p2               |         +|   0|  0|   13|           4|           2|
    |add_ln48_fu_1032_p2              |         +|   0|  0|   39|          32|          32|
    |empty_20_fu_470_p2               |         +|   0|  0|   17|          10|          10|
    |empty_21_fu_480_p2               |         +|   0|  0|   17|          10|          10|
    |empty_22_fu_585_p2               |         +|   0|  0|   18|          11|          11|
    |indvars_iv_next19_dup_fu_406_p2  |         +|   0|  0|   13|           5|           1|
    |indvars_iv_next3339_fu_392_p2    |         +|   0|  0|   13|           5|           1|
    |tmp5_fu_591_p2                   |         +|   0|  0|   13|           5|           2|
    |and_ln48_1_fu_1053_p2            |       and|   0|  0|   64|          64|          64|
    |and_ln48_fu_1089_p2              |       and|   0|  0|   64|          64|          64|
    |and_ln7_fu_386_p2                |       and|   0|  0|    2|           1|           1|
    |icmp_ln36_fu_339_p2              |      icmp|   0|  0|   12|          14|          13|
    |icmp_ln37_fu_360_p2              |      icmp|   0|  0|   11|           9|           8|
    |icmp_ln38_fu_380_p2              |      icmp|   0|  0|    9|           4|           2|
    |lshr_ln39_1_fu_996_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln39_fu_983_p2              |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln40_1_fu_646_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln40_fu_632_p2              |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln41_1_fu_683_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln41_fu_669_p2              |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln42_1_fu_769_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln42_fu_755_p2              |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln43_1_fu_806_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln43_fu_792_p2              |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln44_1_fu_908_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln44_fu_895_p2              |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln45_1_fu_943_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln45_fu_930_p2              |      lshr|   0|  0|  182|          64|          64|
    |or_ln8_fu_412_p2                 |        or|   0|  0|    2|           1|           1|
    |sol_0_d0                         |        or|   0|  0|   64|          64|          64|
    |sol_1_d0                         |        or|   0|  0|   64|          64|          64|
    |tmp47_fu_573_p2                  |        or|   0|  0|   10|          10|           1|
    |select_ln36_fu_398_p3            |    select|   0|  0|    5|           1|           5|
    |select_ln37_1_fu_968_p3          |    select|   0|  0|    9|           1|           1|
    |select_ln37_fu_426_p3            |    select|   0|  0|    5|           1|           5|
    |select_ln7_fu_366_p3             |    select|   0|  0|    5|           1|           1|
    |select_ln8_fu_418_p3             |    select|   0|  0|    4|           1|           1|
    |shl_ln48_1_fu_1097_p2            |       shl|   0|  0|  182|          64|          64|
    |shl_ln48_2_fu_1041_p2            |       shl|   0|  0|  182|          32|          64|
    |shl_ln48_3_fu_1061_p2            |       shl|   0|  0|  182|          64|          64|
    |shl_ln48_fu_1077_p2              |       shl|   0|  0|  182|          32|          64|
    |ap_enable_pp0                    |       xor|   0|  0|    2|           1|           2|
    |xor_ln48_1_fu_1047_p2            |       xor|   0|  0|   64|          64|           2|
    |xor_ln48_fu_1083_p2              |       xor|   0|  0|   64|          64|           2|
    |xor_ln7_fu_374_p2                |       xor|   0|  0|    2|           1|           2|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 3931|        1627|        1527|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_132                 |   9|          2|    5|         10|
    |indvar_flatten13_fu_128  |   9|          2|    9|         18|
    |indvar_flatten29_fu_136  |   9|          2|   14|         28|
    |j_fu_124                 |   9|          2|    5|         10|
    |k_fu_120                 |   9|          2|    4|          8|
    |orig_0_address0          |  21|          5|   12|         60|
    |orig_0_address1          |  17|          4|   12|         48|
    |orig_1_address0          |  21|          5|   12|         60|
    |orig_1_address1          |  17|          4|   12|         48|
    |sol_0_address0           |  13|          3|   12|         36|
    |sol_1_address0           |  13|          3|   12|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 195|         45|  113|        373|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln40_reg_1300             |  32|   0|   32|          0|
    |add_ln42_reg_1345             |  32|   0|   32|          0|
    |add_ln48_reg_1390             |  32|   0|   32|          0|
    |and_ln4_reg_1288              |   1|   0|    6|          5|
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |i_fu_132                      |   5|   0|    5|          0|
    |icmp_ln36_reg_1155            |   1|   0|    1|          0|
    |icmp_ln37_reg_1159            |   1|   0|    1|          0|
    |indvar_flatten13_fu_128       |   9|   0|    9|          0|
    |indvar_flatten29_fu_136       |  14|   0|   14|          0|
    |j_fu_124                      |   5|   0|    5|          0|
    |k_fu_120                      |   4|   0|    4|          0|
    |select_ln37_reg_1173          |   5|   0|    5|          0|
    |select_ln8_reg_1164           |   4|   0|    4|          0|
    |sol_0_addr_reg_1360           |  12|   0|   12|          0|
    |sol_0_load_reg_1380           |  64|   0|   64|          0|
    |sol_1_addr_reg_1365           |  12|   0|   12|          0|
    |sol_1_load_reg_1385           |  64|   0|   64|          0|
    |sum0_reg_1370                 |  32|   0|   32|          0|
    |sum1_reg_1375                 |  32|   0|   32|          0|
    |tmp_10_reg_1263               |  32|   0|   32|          0|
    |tmp_11_reg_1305               |  32|   0|   32|          0|
    |tmp_12_reg_1310               |  32|   0|   32|          0|
    |tmp_13_reg_1350               |  32|   0|   32|          0|
    |tmp_14_reg_1355               |  32|   0|   32|          0|
    |tmp_2_reg_1192                |   1|   0|    1|          0|
    |tmp_2_reg_1192_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_3_reg_1200                |   1|   0|    1|          0|
    |tmp_4_reg_1205                |   1|   0|    1|          0|
    |tmp_5_reg_1210                |   1|   0|    1|          0|
    |tmp_6_reg_1215                |   1|   0|    1|          0|
    |tmp_7_reg_1248                |   2|   0|    2|          0|
    |tmp_8_reg_1253                |   1|   0|    1|          0|
    |tmp_9_reg_1258                |  32|   0|   32|          0|
    |tmp_reg_1187                  |   1|   0|    1|          0|
    |tmp_s_reg_1182                |   5|   0|   10|          5|
    |trunc_ln39_reg_1220           |   3|   0|    3|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 578|   0|  588|         10|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|sol_0_address0   |  out|   12|   ap_memory|                                             sol_0|         array|
|sol_0_ce0        |  out|    1|   ap_memory|                                             sol_0|         array|
|sol_0_we0        |  out|    1|   ap_memory|                                             sol_0|         array|
|sol_0_d0         |  out|   64|   ap_memory|                                             sol_0|         array|
|sol_0_q0         |   in|   64|   ap_memory|                                             sol_0|         array|
|orig_0_address0  |  out|   12|   ap_memory|                                            orig_0|         array|
|orig_0_ce0       |  out|    1|   ap_memory|                                            orig_0|         array|
|orig_0_q0        |   in|   64|   ap_memory|                                            orig_0|         array|
|orig_0_address1  |  out|   12|   ap_memory|                                            orig_0|         array|
|orig_0_ce1       |  out|    1|   ap_memory|                                            orig_0|         array|
|orig_0_q1        |   in|   64|   ap_memory|                                            orig_0|         array|
|orig_1_address0  |  out|   12|   ap_memory|                                            orig_1|         array|
|orig_1_ce0       |  out|    1|   ap_memory|                                            orig_1|         array|
|orig_1_q0        |   in|   64|   ap_memory|                                            orig_1|         array|
|orig_1_address1  |  out|   12|   ap_memory|                                            orig_1|         array|
|orig_1_ce1       |  out|    1|   ap_memory|                                            orig_1|         array|
|orig_1_q1        |   in|   64|   ap_memory|                                            orig_1|         array|
|C_load           |   in|   32|     ap_none|                                            C_load|        scalar|
|C_load_1         |   in|   32|     ap_none|                                          C_load_1|        scalar|
|sol_1_address0   |  out|   12|   ap_memory|                                             sol_1|         array|
|sol_1_ce0        |  out|    1|   ap_memory|                                             sol_1|         array|
|sol_1_we0        |  out|    1|   ap_memory|                                             sol_1|         array|
|sol_1_d0         |  out|   64|   ap_memory|                                             sol_1|         array|
|sol_1_q0         |   in|   64|   ap_memory|                                             sol_1|         array|
+-----------------+-----+-----+------------+--------------------------------------------------+--------------+

