Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Mon Jun 26 08:57:54 2017
| Host             : ANA00075 running 64-bit major release  (build 9200)
| Command          : report_power -file s4_power_routed.rpt -pb s4_power_summary_routed.pb -rpx s4_power_routed.rpx
| Design           : s4
| Device           : xc7a35tftg256-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.128 |
| Dynamic (W)              | 0.055 |
| Device Static (W)        | 0.073 |
| Effective TJA (C/W)      | 4.9   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.000 |        3 |       --- |             --- |
| Slice Logic              |     0.001 |     9642 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     4515 |     20800 |           21.71 |
|   CARRY4                 |    <0.001 |      487 |      8150 |            5.98 |
|   Register               |    <0.001 |     3329 |     41600 |            8.00 |
|   F7/F8 Muxes            |    <0.001 |      129 |     32600 |            0.40 |
|   BUFG                   |    <0.001 |        5 |        32 |           15.63 |
|   LUT as Distributed RAM |    <0.001 |       28 |      9600 |            0.29 |
|   Others                 |     0.000 |       86 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |        1 |      9600 |            0.01 |
| Signals                  |    <0.001 |     7113 |       --- |             --- |
| Block RAM                |    <0.001 |       27 |        50 |           54.00 |
| MMCM                     |     0.052 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |       45 |       170 |           26.47 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.128 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.013 |       0.002 |      0.010 |
| Vccaux    |       1.800 |     0.042 |       0.029 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| s4                               |     0.055 |
|   MMC_CLK_IOBUF_inst             |     0.000 |
|   MMC_CMD_IOBUF_inst             |    <0.001 |
|   MMC_DAT0_IOBUF_inst            |    <0.001 |
|   MMC_DAT1_IOBUF_inst            |    <0.001 |
|   MMC_DAT2_IOBUF_inst            |    <0.001 |
|   MMC_DAT3_IOBUF_inst            |    <0.001 |
|   MMC_DAT4_IOBUF_inst            |    <0.001 |
|   MMC_DAT5_IOBUF_inst            |    <0.001 |
|   MMC_DAT6_IOBUF_inst            |    <0.001 |
|   MMC_DAT7_IOBUF_inst            |    <0.001 |
|   hwdbg_uart                     |    <0.001 |
|     rcv1                         |    <0.001 |
|     tx_fifo_reg_0_63_0_2         |    <0.001 |
|     tx_fifo_reg_0_63_3_5         |    <0.001 |
|     tx_fifo_reg_0_63_6_7         |    <0.001 |
|     xmt1                         |    <0.001 |
|   mmc_tester_0                   |     0.002 |
|     auto_baud1                   |    <0.001 |
|     host_0_bram_0                |    <0.001 |
|     mmc_slave                    |    <0.001 |
|       fifo_from_mmc              |    <0.001 |
|         fifo_ram                 |    <0.001 |
|       fifo_to_mmc                |    <0.001 |
|         fifo_ram                 |     0.000 |
|       mmc_1                      |    <0.001 |
|         R1_responder             |    <0.001 |
|           crc0                   |    <0.001 |
|         R2_CID_responder         |    <0.001 |
|           crc0                   |    <0.001 |
|         R2_CSD_responder         |    <0.001 |
|           crc0                   |    <0.001 |
|         R3_responder             |    <0.001 |
|         cmd_receiver             |    <0.001 |
|           crc0                   |    <0.001 |
|         ext_csd_ram              |    <0.001 |
|         sd_card_d_handler        |    <0.001 |
|           sd_crc_gen[0].crc_unit |    <0.001 |
|           sd_crc_gen[1].crc_unit |    <0.001 |
|           sd_crc_gen[2].crc_unit |    <0.001 |
|           sd_crc_gen[3].crc_unit |    <0.001 |
|           sd_crc_gen[4].crc_unit |    <0.001 |
|           sd_crc_gen[5].crc_unit |    <0.001 |
|           sd_crc_gen[6].crc_unit |    <0.001 |
|           sd_crc_gen[7].crc_unit |    <0.001 |
|       pipe_ram                   |    <0.001 |
|     reg_dbus_size_reset          |    <0.001 |
|     sd_host_0                    |    <0.001 |
|       cmd_host_0                 |    <0.001 |
|         crc0                     |    <0.001 |
|       cmd_int_rst_edge_detect    |    <0.001 |
|       data_int_rst_edge_detect   |    <0.001 |
|       sd_clk_dds                 |    <0.001 |
|       sd_data_host0              |    <0.001 |
|         sd_crc_gen[0].crc_unit   |    <0.001 |
|         sd_crc_gen[1].crc_unit   |    <0.001 |
|         sd_crc_gen[2].crc_unit   |    <0.001 |
|         sd_crc_gen[3].crc_unit   |    <0.001 |
|         sd_crc_gen[4].crc_unit   |    <0.001 |
|         sd_crc_gen[5].crc_unit   |    <0.001 |
|         sd_crc_gen[6].crc_unit   |    <0.001 |
|         sd_crc_gen[7].crc_unit   |    <0.001 |
|     syscon1                      |    <0.001 |
|       syscon1                    |    <0.001 |
|         cmd_buffer_reg_0_127_0_0 |    <0.001 |
|         cmd_buffer_reg_0_127_1_1 |    <0.001 |
|         cmd_buffer_reg_0_127_2_2 |    <0.001 |
|         cmd_buffer_reg_0_127_3_3 |    <0.001 |
|         cmd_buffer_reg_0_127_4_4 |    <0.001 |
|         cmd_buffer_reg_0_127_5_5 |    <0.001 |
|         cmd_buffer_reg_0_127_6_6 |    <0.001 |
|         cmd_buffer_reg_0_127_7_7 |    <0.001 |
|       uart1                      |    <0.001 |
|         rx1                      |    <0.001 |
|         tx1                      |    <0.001 |
|     t_rx_crc_bdcount_reset       |    <0.001 |
|     t_rx_dat_count_reset         |    <0.001 |
|     t_rx_gdcount_reset           |    <0.001 |
|     t_rx_stp_bdcount_reset       |    <0.001 |
|     test_cmd_receiver            |    <0.001 |
|       crc0                       |    <0.001 |
|     tlm_1us_unit                 |    <0.001 |
|     tlm_fifo_unit                |    <0.001 |
|       fifo_ram                   |    <0.001 |
|     tlm_start_pulser             |    <0.001 |
|   syn_spi                        |    <0.001 |
+----------------------------------+-----------+


