// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] layer_in_V_8_0;
reg   [15:0] layer_in_V_8_1;
reg   [15:0] layer_in_V_8_2;
reg   [15:0] layer_in_V_8_3;
reg   [15:0] layer_in_V_8_4;
reg   [15:0] layer_in_V_8_5;
reg   [15:0] layer_in_V_8_6;
reg   [15:0] layer_in_V_8_7;
reg   [15:0] layer_in_V_8_8;
reg   [15:0] layer_in_V_8_9;
reg   [15:0] layer_in_V_8_10;
reg   [15:0] layer_in_V_8_11;
reg   [15:0] layer_in_V_8_12;
reg   [15:0] layer_in_V_8_13;
reg   [15:0] layer_in_V_8_14;
reg   [15:0] layer_in_V_8_15;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln286_fu_902_p2;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln309_fu_1996_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state7;
reg   [0:0] or_ln284_reg_2282;
wire   [0:0] icmp_ln299_fu_1936_p2;
wire   [8:0] add_ln277_fu_854_p2;
reg   [8:0] add_ln277_reg_2267;
wire    ap_CS_fsm_state2;
wire   [4:0] select_ln277_fu_872_p3;
reg   [4:0] select_ln277_reg_2272;
wire   [0:0] icmp_ln277_fu_848_p2;
wire   [4:0] select_ln277_2_fu_880_p3;
reg   [4:0] select_ln277_2_reg_2277;
wire   [0:0] or_ln284_fu_896_p2;
reg    ap_block_state3;
wire   [4:0] i_ic_3_fu_908_p2;
reg   [4:0] i_ic_3_reg_2290;
wire   [4:0] ir_fu_1020_p2;
wire    ap_CS_fsm_state5;
wire  signed [23:0] grp_fu_2008_p3;
wire   [0:0] icmp_ln324_fu_1014_p2;
wire  signed [23:0] grp_fu_2016_p3;
wire  signed [23:0] grp_fu_2024_p3;
wire  signed [23:0] grp_fu_2032_p3;
wire  signed [23:0] grp_fu_2040_p3;
wire  signed [23:0] grp_fu_2048_p3;
wire  signed [23:0] grp_fu_2056_p3;
wire  signed [23:0] grp_fu_2064_p3;
wire  signed [23:0] grp_fu_2072_p3;
wire  signed [23:0] grp_fu_2080_p3;
wire  signed [23:0] grp_fu_2088_p3;
wire  signed [23:0] grp_fu_2096_p3;
wire  signed [23:0] grp_fu_2104_p3;
wire  signed [23:0] grp_fu_2112_p3;
wire  signed [23:0] grp_fu_2120_p3;
wire  signed [23:0] grp_fu_2128_p3;
wire  signed [23:0] grp_fu_2136_p3;
wire  signed [23:0] grp_fu_2144_p3;
wire  signed [23:0] grp_fu_2152_p3;
wire  signed [23:0] grp_fu_2160_p3;
wire  signed [23:0] grp_fu_2168_p3;
wire  signed [23:0] grp_fu_2176_p3;
wire  signed [23:0] grp_fu_2184_p3;
wire  signed [23:0] grp_fu_2192_p3;
wire  signed [23:0] grp_fu_2200_p3;
wire  signed [23:0] grp_fu_2208_p3;
wire  signed [23:0] grp_fu_2216_p3;
wire  signed [23:0] grp_fu_2224_p3;
wire  signed [23:0] grp_fu_2232_p3;
wire  signed [23:0] grp_fu_2240_p3;
wire  signed [23:0] grp_fu_2248_p3;
wire  signed [23:0] grp_fu_2256_p3;
reg   [15:0] trunc_ln7_reg_2466;
wire    ap_CS_fsm_state6;
reg   [15:0] trunc_ln708_s_reg_2471;
reg   [15:0] trunc_ln708_63_reg_2476;
reg   [15:0] trunc_ln708_64_reg_2481;
reg   [15:0] trunc_ln708_65_reg_2486;
reg   [15:0] trunc_ln708_66_reg_2491;
reg   [15:0] trunc_ln708_67_reg_2496;
reg   [15:0] trunc_ln708_68_reg_2501;
reg   [15:0] trunc_ln708_69_reg_2506;
reg   [15:0] trunc_ln708_70_reg_2511;
reg   [15:0] trunc_ln708_71_reg_2516;
reg   [15:0] trunc_ln708_72_reg_2521;
reg   [15:0] trunc_ln708_73_reg_2526;
reg   [15:0] trunc_ln708_74_reg_2531;
reg   [15:0] trunc_ln708_75_reg_2536;
reg   [15:0] trunc_ln708_76_reg_2541;
reg   [15:0] trunc_ln708_77_reg_2546;
reg   [15:0] trunc_ln708_78_reg_2551;
reg   [15:0] trunc_ln708_79_reg_2556;
reg   [15:0] trunc_ln708_80_reg_2561;
reg   [15:0] trunc_ln708_81_reg_2566;
reg   [15:0] trunc_ln708_82_reg_2571;
reg   [15:0] trunc_ln708_83_reg_2576;
reg   [15:0] trunc_ln708_84_reg_2581;
reg   [15:0] trunc_ln708_85_reg_2586;
reg   [15:0] trunc_ln708_86_reg_2591;
reg   [15:0] trunc_ln708_87_reg_2596;
reg   [15:0] trunc_ln708_88_reg_2601;
reg   [15:0] trunc_ln708_89_reg_2606;
reg   [15:0] trunc_ln708_90_reg_2611;
reg   [15:0] trunc_ln708_91_reg_2616;
reg   [15:0] trunc_ln708_92_reg_2621;
wire   [5:0] i_ic_4_fu_1942_p2;
reg    ap_predicate_op309_write_state7;
reg    ap_block_state7;
wire   [4:0] i_iw_fu_1991_p2;
wire   [4:0] i_ic_fu_2002_p2;
reg    ap_block_state8;
reg   [8:0] indvar_flatten_reg_387;
reg    ap_block_state1;
reg   [4:0] i_ih_0_reg_398;
reg   [4:0] i_iw_0_reg_409;
reg   [4:0] i_ic_0_reg_420;
wire    ap_CS_fsm_state4;
reg   [23:0] acc_V_31_0_reg_431;
reg   [23:0] acc_V_30_0_reg_443;
reg   [23:0] acc_V_29_0_reg_455;
reg   [23:0] acc_V_28_0_reg_467;
reg   [23:0] acc_V_27_0_reg_479;
reg   [23:0] acc_V_26_0_reg_491;
reg   [23:0] acc_V_25_0_reg_503;
reg   [23:0] acc_V_24_0_reg_515;
reg   [23:0] acc_V_23_0_reg_527;
reg   [23:0] acc_V_22_0_reg_539;
reg   [23:0] acc_V_21_0_reg_551;
reg   [23:0] acc_V_20_0_reg_563;
reg   [23:0] acc_V_19_0_reg_575;
reg   [23:0] acc_V_18_0_reg_587;
reg   [23:0] acc_V_17_0_reg_599;
reg   [23:0] acc_V_16_0_reg_611;
reg   [23:0] acc_V_15_0_reg_623;
reg   [23:0] acc_V_14_0_reg_635;
reg   [23:0] acc_V_13_0_reg_647;
reg   [23:0] acc_V_12_0_reg_659;
reg   [23:0] acc_V_11_0_reg_671;
reg   [23:0] acc_V_10_0_reg_683;
reg   [23:0] acc_V_9_0_reg_695;
reg   [23:0] acc_V_8_0_reg_707;
reg   [23:0] acc_V_7_0_reg_719;
reg   [23:0] acc_V_6_0_reg_731;
reg   [23:0] acc_V_5_0_reg_743;
reg   [23:0] acc_V_4_0_reg_755;
reg   [23:0] acc_V_3_0_reg_767;
reg   [23:0] acc_V_2_0_reg_779;
reg   [23:0] acc_V_1_0_reg_791;
reg   [23:0] acc_V_0_0_reg_803;
reg   [4:0] in_index_reg_815;
reg   [5:0] i_ic1_0_reg_826;
reg   [4:0] i_ic2_0_reg_837;
wire   [3:0] trunc_ln203_fu_914_p1;
wire   [15:0] out_data_V_fu_1952_p34;
wire   [0:0] icmp_ln279_fu_866_p2;
wire   [4:0] i_ih_fu_860_p2;
wire   [0:0] trunc_ln277_fu_888_p1;
wire   [0:0] trunc_ln279_fu_892_p1;
wire   [3:0] trunc_ln332_fu_1026_p1;
wire   [255:0] merge_i_fu_1132_p18;
wire   [15:0] tmp_3_fu_1094_p18;
wire  signed [7:0] trunc_ln332_2_fu_1170_p1;
wire  signed [7:0] tmp_94_fu_1182_p4;
wire  signed [7:0] tmp_95_fu_1196_p4;
wire  signed [7:0] tmp_96_fu_1210_p4;
wire  signed [7:0] tmp_97_fu_1224_p4;
wire  signed [7:0] tmp_98_fu_1238_p4;
wire  signed [7:0] tmp_99_fu_1252_p4;
wire  signed [7:0] tmp_100_fu_1266_p4;
wire  signed [7:0] tmp_101_fu_1280_p4;
wire  signed [7:0] tmp_102_fu_1294_p4;
wire  signed [7:0] tmp_103_fu_1308_p4;
wire  signed [7:0] tmp_104_fu_1322_p4;
wire  signed [7:0] tmp_105_fu_1336_p4;
wire  signed [7:0] tmp_106_fu_1350_p4;
wire  signed [7:0] tmp_107_fu_1364_p4;
wire  signed [7:0] tmp_108_fu_1378_p4;
wire  signed [7:0] tmp_109_fu_1392_p4;
wire  signed [7:0] tmp_110_fu_1406_p4;
wire  signed [7:0] tmp_111_fu_1420_p4;
wire  signed [7:0] tmp_112_fu_1434_p4;
wire  signed [7:0] tmp_113_fu_1448_p4;
wire  signed [7:0] tmp_114_fu_1462_p4;
wire  signed [7:0] tmp_115_fu_1476_p4;
wire  signed [7:0] tmp_116_fu_1490_p4;
wire  signed [7:0] tmp_117_fu_1504_p4;
wire  signed [7:0] tmp_118_fu_1518_p4;
wire  signed [7:0] tmp_119_fu_1532_p4;
wire  signed [7:0] tmp_120_fu_1546_p4;
wire  signed [7:0] tmp_121_fu_1560_p4;
wire  signed [7:0] tmp_122_fu_1574_p4;
wire  signed [7:0] tmp_123_fu_1588_p4;
wire  signed [7:0] tmp_124_fu_1602_p4;
wire   [4:0] out_data_V_fu_1952_p33;
wire  signed [15:0] grp_fu_2008_p0;
wire  signed [23:0] sext_ln1116_fu_1174_p1;
wire  signed [15:0] grp_fu_2016_p0;
wire  signed [15:0] grp_fu_2024_p0;
wire  signed [15:0] grp_fu_2032_p0;
wire  signed [15:0] grp_fu_2040_p0;
wire  signed [15:0] grp_fu_2048_p0;
wire  signed [15:0] grp_fu_2056_p0;
wire  signed [15:0] grp_fu_2064_p0;
wire  signed [15:0] grp_fu_2072_p0;
wire  signed [15:0] grp_fu_2080_p0;
wire  signed [15:0] grp_fu_2088_p0;
wire  signed [15:0] grp_fu_2096_p0;
wire  signed [15:0] grp_fu_2104_p0;
wire  signed [15:0] grp_fu_2112_p0;
wire  signed [15:0] grp_fu_2120_p0;
wire  signed [15:0] grp_fu_2128_p0;
wire  signed [15:0] grp_fu_2136_p0;
wire  signed [15:0] grp_fu_2144_p0;
wire  signed [15:0] grp_fu_2152_p0;
wire  signed [15:0] grp_fu_2160_p0;
wire  signed [15:0] grp_fu_2168_p0;
wire  signed [15:0] grp_fu_2176_p0;
wire  signed [15:0] grp_fu_2184_p0;
wire  signed [15:0] grp_fu_2192_p0;
wire  signed [15:0] grp_fu_2200_p0;
wire  signed [15:0] grp_fu_2208_p0;
wire  signed [15:0] grp_fu_2216_p0;
wire  signed [15:0] grp_fu_2224_p0;
wire  signed [15:0] grp_fu_2232_p0;
wire  signed [15:0] grp_fu_2240_p0;
wire  signed [15:0] grp_fu_2248_p0;
wire  signed [15:0] grp_fu_2256_p0;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 layer_in_V_8_0 = 16'd0;
#0 layer_in_V_8_1 = 16'd0;
#0 layer_in_V_8_2 = 16'd0;
#0 layer_in_V_8_3 = 16'd0;
#0 layer_in_V_8_4 = 16'd0;
#0 layer_in_V_8_5 = 16'd0;
#0 layer_in_V_8_6 = 16'd0;
#0 layer_in_V_8_7 = 16'd0;
#0 layer_in_V_8_8 = 16'd0;
#0 layer_in_V_8_9 = 16'd0;
#0 layer_in_V_8_10 = 16'd0;
#0 layer_in_V_8_11 = 16'd0;
#0 layer_in_V_8_12 = 16'd0;
#0 layer_in_V_8_13 = 16'd0;
#0 layer_in_V_8_14 = 16'd0;
#0 layer_in_V_8_15 = 16'd0;
end

myproject_mux_164_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
myproject_mux_164_16_1_1_U192(
    .din0(layer_in_V_8_0),
    .din1(layer_in_V_8_1),
    .din2(layer_in_V_8_2),
    .din3(layer_in_V_8_3),
    .din4(layer_in_V_8_4),
    .din5(layer_in_V_8_5),
    .din6(layer_in_V_8_6),
    .din7(layer_in_V_8_7),
    .din8(layer_in_V_8_8),
    .din9(layer_in_V_8_9),
    .din10(layer_in_V_8_10),
    .din11(layer_in_V_8_11),
    .din12(layer_in_V_8_12),
    .din13(layer_in_V_8_13),
    .din14(layer_in_V_8_14),
    .din15(layer_in_V_8_15),
    .din16(trunc_ln332_fu_1026_p1),
    .dout(tmp_3_fu_1094_p18)
);

myproject_mux_164_256_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 256 ),
    .din1_WIDTH( 256 ),
    .din2_WIDTH( 256 ),
    .din3_WIDTH( 256 ),
    .din4_WIDTH( 256 ),
    .din5_WIDTH( 256 ),
    .din6_WIDTH( 256 ),
    .din7_WIDTH( 256 ),
    .din8_WIDTH( 256 ),
    .din9_WIDTH( 256 ),
    .din10_WIDTH( 256 ),
    .din11_WIDTH( 256 ),
    .din12_WIDTH( 256 ),
    .din13_WIDTH( 256 ),
    .din14_WIDTH( 256 ),
    .din15_WIDTH( 256 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 256 ))
myproject_mux_164_256_1_1_U193(
    .din0(256'd1418715754096896953940087838331194629770858572293271406053489345524137656333),
    .din1(256'd5026693865074666179559839952885634778745861111557978343417998612900825004303),
    .din2(256'd112186058119452962536255486824132802298553998016480536908873444237506073917442),
    .din3(256'd1777620853320539759558724893688342026972541405239360661282995310534930002715),
    .din4(256'd115327436470248187240675563664418064130980781882549131534591309430599946534665),
    .din5(256'd115314992109759791015380420253984693465301778828644592279225027029789571150577),
    .din6(256'd107655833829364282412910791806113498621589491539564375562137194068741150931217),
    .din7(256'd115345118232563125509369739466592608892305025096097341257173104709215334700283),
    .din8(256'd2751201817042106049970433057790283071395418217390676978687365295826665999372),
    .din9(256'd6339495823813317531329764766560086475477418074189048407550386253656615943163),
    .din10(256'd5411838729906413803261979984507350809135883159904320340329081863369413102862),
    .din11(256'd2265318307224589480439188619217392728094628430897650110797153340069107334120),
    .din12(256'd14259088623314202434891619785069761858039919224916128258821132704902680075),
    .din13(256'd111696482769831942107857482787648555086761447180404746464624825773047582884849),
    .din14(256'd110364438365041194980780276736527524732743623080694047864839795307102340248830),
    .din15(256'd3646668787182932520535462327691078989561334455018613787883608315616758855683),
    .din16(trunc_ln332_fu_1026_p1),
    .dout(merge_i_fu_1132_p18)
);

myproject_mux_325_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
myproject_mux_325_16_1_1_U194(
    .din0(trunc_ln7_reg_2466),
    .din1(trunc_ln708_s_reg_2471),
    .din2(trunc_ln708_63_reg_2476),
    .din3(trunc_ln708_64_reg_2481),
    .din4(trunc_ln708_65_reg_2486),
    .din5(trunc_ln708_66_reg_2491),
    .din6(trunc_ln708_67_reg_2496),
    .din7(trunc_ln708_68_reg_2501),
    .din8(trunc_ln708_69_reg_2506),
    .din9(trunc_ln708_70_reg_2511),
    .din10(trunc_ln708_71_reg_2516),
    .din11(trunc_ln708_72_reg_2521),
    .din12(trunc_ln708_73_reg_2526),
    .din13(trunc_ln708_74_reg_2531),
    .din14(trunc_ln708_75_reg_2536),
    .din15(trunc_ln708_76_reg_2541),
    .din16(trunc_ln708_77_reg_2546),
    .din17(trunc_ln708_78_reg_2551),
    .din18(trunc_ln708_79_reg_2556),
    .din19(trunc_ln708_80_reg_2561),
    .din20(trunc_ln708_81_reg_2566),
    .din21(trunc_ln708_82_reg_2571),
    .din22(trunc_ln708_83_reg_2576),
    .din23(trunc_ln708_84_reg_2581),
    .din24(trunc_ln708_85_reg_2586),
    .din25(trunc_ln708_86_reg_2591),
    .din26(trunc_ln708_87_reg_2596),
    .din27(trunc_ln708_88_reg_2601),
    .din28(trunc_ln708_89_reg_2606),
    .din29(trunc_ln708_90_reg_2611),
    .din30(trunc_ln708_91_reg_2616),
    .din31(trunc_ln708_92_reg_2621),
    .din32(out_data_V_fu_1952_p33),
    .dout(out_data_V_fu_1952_p34)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U195(
    .din0(grp_fu_2008_p0),
    .din1(trunc_ln332_2_fu_1170_p1),
    .din2(acc_V_0_0_reg_803),
    .dout(grp_fu_2008_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U196(
    .din0(grp_fu_2016_p0),
    .din1(tmp_94_fu_1182_p4),
    .din2(acc_V_1_0_reg_791),
    .dout(grp_fu_2016_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U197(
    .din0(grp_fu_2024_p0),
    .din1(tmp_95_fu_1196_p4),
    .din2(acc_V_2_0_reg_779),
    .dout(grp_fu_2024_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U198(
    .din0(grp_fu_2032_p0),
    .din1(tmp_96_fu_1210_p4),
    .din2(acc_V_3_0_reg_767),
    .dout(grp_fu_2032_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U199(
    .din0(grp_fu_2040_p0),
    .din1(tmp_97_fu_1224_p4),
    .din2(acc_V_4_0_reg_755),
    .dout(grp_fu_2040_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U200(
    .din0(grp_fu_2048_p0),
    .din1(tmp_98_fu_1238_p4),
    .din2(acc_V_5_0_reg_743),
    .dout(grp_fu_2048_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U201(
    .din0(grp_fu_2056_p0),
    .din1(tmp_99_fu_1252_p4),
    .din2(acc_V_6_0_reg_731),
    .dout(grp_fu_2056_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U202(
    .din0(grp_fu_2064_p0),
    .din1(tmp_100_fu_1266_p4),
    .din2(acc_V_7_0_reg_719),
    .dout(grp_fu_2064_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U203(
    .din0(grp_fu_2072_p0),
    .din1(tmp_101_fu_1280_p4),
    .din2(acc_V_8_0_reg_707),
    .dout(grp_fu_2072_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U204(
    .din0(grp_fu_2080_p0),
    .din1(tmp_102_fu_1294_p4),
    .din2(acc_V_9_0_reg_695),
    .dout(grp_fu_2080_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U205(
    .din0(grp_fu_2088_p0),
    .din1(tmp_103_fu_1308_p4),
    .din2(acc_V_10_0_reg_683),
    .dout(grp_fu_2088_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U206(
    .din0(grp_fu_2096_p0),
    .din1(tmp_104_fu_1322_p4),
    .din2(acc_V_11_0_reg_671),
    .dout(grp_fu_2096_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U207(
    .din0(grp_fu_2104_p0),
    .din1(tmp_105_fu_1336_p4),
    .din2(acc_V_12_0_reg_659),
    .dout(grp_fu_2104_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U208(
    .din0(grp_fu_2112_p0),
    .din1(tmp_106_fu_1350_p4),
    .din2(acc_V_13_0_reg_647),
    .dout(grp_fu_2112_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U209(
    .din0(grp_fu_2120_p0),
    .din1(tmp_107_fu_1364_p4),
    .din2(acc_V_14_0_reg_635),
    .dout(grp_fu_2120_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U210(
    .din0(grp_fu_2128_p0),
    .din1(tmp_108_fu_1378_p4),
    .din2(acc_V_15_0_reg_623),
    .dout(grp_fu_2128_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U211(
    .din0(grp_fu_2136_p0),
    .din1(tmp_109_fu_1392_p4),
    .din2(acc_V_16_0_reg_611),
    .dout(grp_fu_2136_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U212(
    .din0(grp_fu_2144_p0),
    .din1(tmp_110_fu_1406_p4),
    .din2(acc_V_17_0_reg_599),
    .dout(grp_fu_2144_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U213(
    .din0(grp_fu_2152_p0),
    .din1(tmp_111_fu_1420_p4),
    .din2(acc_V_18_0_reg_587),
    .dout(grp_fu_2152_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U214(
    .din0(grp_fu_2160_p0),
    .din1(tmp_112_fu_1434_p4),
    .din2(acc_V_19_0_reg_575),
    .dout(grp_fu_2160_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U215(
    .din0(grp_fu_2168_p0),
    .din1(tmp_113_fu_1448_p4),
    .din2(acc_V_20_0_reg_563),
    .dout(grp_fu_2168_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U216(
    .din0(grp_fu_2176_p0),
    .din1(tmp_114_fu_1462_p4),
    .din2(acc_V_21_0_reg_551),
    .dout(grp_fu_2176_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U217(
    .din0(grp_fu_2184_p0),
    .din1(tmp_115_fu_1476_p4),
    .din2(acc_V_22_0_reg_539),
    .dout(grp_fu_2184_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U218(
    .din0(grp_fu_2192_p0),
    .din1(tmp_116_fu_1490_p4),
    .din2(acc_V_23_0_reg_527),
    .dout(grp_fu_2192_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U219(
    .din0(grp_fu_2200_p0),
    .din1(tmp_117_fu_1504_p4),
    .din2(acc_V_24_0_reg_515),
    .dout(grp_fu_2200_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U220(
    .din0(grp_fu_2208_p0),
    .din1(tmp_118_fu_1518_p4),
    .din2(acc_V_25_0_reg_503),
    .dout(grp_fu_2208_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U221(
    .din0(grp_fu_2216_p0),
    .din1(tmp_119_fu_1532_p4),
    .din2(acc_V_26_0_reg_491),
    .dout(grp_fu_2216_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U222(
    .din0(grp_fu_2224_p0),
    .din1(tmp_120_fu_1546_p4),
    .din2(acc_V_27_0_reg_479),
    .dout(grp_fu_2224_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U223(
    .din0(grp_fu_2232_p0),
    .din1(tmp_121_fu_1560_p4),
    .din2(acc_V_28_0_reg_467),
    .dout(grp_fu_2232_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U224(
    .din0(grp_fu_2240_p0),
    .din1(tmp_122_fu_1574_p4),
    .din2(acc_V_29_0_reg_455),
    .dout(grp_fu_2240_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U225(
    .din0(grp_fu_2248_p0),
    .din1(tmp_123_fu_1588_p4),
    .din2(acc_V_30_0_reg_443),
    .dout(grp_fu_2248_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U226(
    .din0(grp_fu_2256_p0),
    .din1(tmp_124_fu_1602_p4),
    .din2(acc_V_31_0_reg_431),
    .dout(grp_fu_2256_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln277_fu_848_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_0_0_reg_803 <= grp_fu_2008_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_0_0_reg_803 <= 24'd16762880;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_10_0_reg_683 <= grp_fu_2088_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_10_0_reg_683 <= 24'd20480;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_11_0_reg_671 <= grp_fu_2096_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_11_0_reg_671 <= 24'd16771072;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_12_0_reg_659 <= grp_fu_2104_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_12_0_reg_659 <= 24'd30720;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_13_0_reg_647 <= grp_fu_2112_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_13_0_reg_647 <= 24'd8192;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_14_0_reg_635 <= grp_fu_2120_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_14_0_reg_635 <= 24'd16721920;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_15_0_reg_623 <= grp_fu_2128_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_15_0_reg_623 <= 24'd16769024;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_16_0_reg_611 <= grp_fu_2136_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_16_0_reg_611 <= 24'd16775168;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_17_0_reg_599 <= grp_fu_2144_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_17_0_reg_599 <= 24'd16760832;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_18_0_reg_587 <= grp_fu_2152_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_18_0_reg_587 <= 24'd16764928;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_19_0_reg_575 <= grp_fu_2160_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_19_0_reg_575 <= 24'd30720;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_1_0_reg_791 <= grp_fu_2016_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_1_0_reg_791 <= 24'd16771072;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_20_0_reg_563 <= grp_fu_2168_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_20_0_reg_563 <= 24'd2048;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_21_0_reg_551 <= grp_fu_2176_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_21_0_reg_551 <= 24'd16742400;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_22_0_reg_539 <= grp_fu_2184_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_22_0_reg_539 <= 24'd16771072;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_23_0_reg_527 <= grp_fu_2192_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_23_0_reg_527 <= 24'd16754688;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_24_0_reg_515 <= grp_fu_2200_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_24_0_reg_515 <= 24'd14336;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_25_0_reg_503 <= grp_fu_2208_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_25_0_reg_503 <= 24'd16758784;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_26_0_reg_491 <= grp_fu_2216_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_26_0_reg_491 <= 24'd26624;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_27_0_reg_479 <= grp_fu_2224_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_27_0_reg_479 <= 24'd16773120;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_28_0_reg_467 <= grp_fu_2232_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_28_0_reg_467 <= 24'd8192;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_29_0_reg_455 <= grp_fu_2240_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_29_0_reg_455 <= 24'd20480;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_2_0_reg_779 <= grp_fu_2024_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_2_0_reg_779 <= 24'd16766976;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_30_0_reg_443 <= grp_fu_2248_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_30_0_reg_443 <= 24'd16723968;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_31_0_reg_431 <= grp_fu_2256_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_31_0_reg_431 <= 24'd16764928;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_3_0_reg_767 <= grp_fu_2032_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_3_0_reg_767 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_4_0_reg_755 <= grp_fu_2040_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_4_0_reg_755 <= 24'd16771072;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_5_0_reg_743 <= grp_fu_2048_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_5_0_reg_743 <= 24'd32768;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_6_0_reg_731 <= grp_fu_2056_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_6_0_reg_731 <= 24'd16775168;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_7_0_reg_719 <= grp_fu_2064_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_7_0_reg_719 <= 24'd51200;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_8_0_reg_707 <= grp_fu_2072_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_8_0_reg_707 <= 24'd16748544;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_9_0_reg_695 <= grp_fu_2080_p3;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_9_0_reg_695 <= 24'd16746496;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op309_write_state7 == 1'b1)) & (icmp_ln299_fu_1936_p2 == 1'd0) & (or_ln284_reg_2282 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        i_ic1_0_reg_826 <= i_ic_4_fu_1942_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i_ic1_0_reg_826 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln277_fu_848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (or_ln284_fu_896_p2 == 1'd1))) begin
        i_ic2_0_reg_837 <= 5'd0;
    end else if ((~((icmp_ln309_fu_1996_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln309_fu_1996_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_ic2_0_reg_837 <= i_ic_fu_2002_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_ic_0_reg_420 <= i_ic_3_reg_2290;
    end else if (((or_ln284_fu_896_p2 == 1'd0) & (icmp_ln277_fu_848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_ic_0_reg_420 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op309_write_state7 == 1'b1)) & (1'b1 == ap_CS_fsm_state7) & ((icmp_ln299_fu_1936_p2 == 1'd1) | (or_ln284_reg_2282 == 1'd1)))) begin
        i_ih_0_reg_398 <= select_ln277_2_reg_2277;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_ih_0_reg_398 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op309_write_state7 == 1'b1)) & (1'b1 == ap_CS_fsm_state7) & ((icmp_ln299_fu_1936_p2 == 1'd1) | (or_ln284_reg_2282 == 1'd1)))) begin
        i_iw_0_reg_409 <= i_iw_fu_1991_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_iw_0_reg_409 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        in_index_reg_815 <= ir_fu_1020_p2;
    end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        in_index_reg_815 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op309_write_state7 == 1'b1)) & (1'b1 == ap_CS_fsm_state7) & ((icmp_ln299_fu_1936_p2 == 1'd1) | (or_ln284_reg_2282 == 1'd1)))) begin
        indvar_flatten_reg_387 <= add_ln277_reg_2267;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_387 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln277_reg_2267 <= add_ln277_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        i_ic_3_reg_2290 <= i_ic_3_fu_908_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_0 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_1 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd10) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_10 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd11) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_11 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd12) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_12 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd13) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_13 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd14) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_14 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd15) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_15 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_2 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_3 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_4 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_5 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_6 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_7 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_8 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (trunc_ln203_fu_914_p1 == 4'd9) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_8_9 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln277_fu_848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        or_ln284_reg_2282 <= or_ln284_fu_896_p2;
        select_ln277_2_reg_2277 <= select_ln277_2_fu_880_p3;
        select_ln277_reg_2272 <= select_ln277_fu_872_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        trunc_ln708_63_reg_2476 <= {{acc_V_2_0_reg_779[22:7]}};
        trunc_ln708_64_reg_2481 <= {{acc_V_3_0_reg_767[22:7]}};
        trunc_ln708_65_reg_2486 <= {{acc_V_4_0_reg_755[22:7]}};
        trunc_ln708_66_reg_2491 <= {{acc_V_5_0_reg_743[22:7]}};
        trunc_ln708_67_reg_2496 <= {{acc_V_6_0_reg_731[22:7]}};
        trunc_ln708_68_reg_2501 <= {{acc_V_7_0_reg_719[22:7]}};
        trunc_ln708_69_reg_2506 <= {{acc_V_8_0_reg_707[22:7]}};
        trunc_ln708_70_reg_2511 <= {{acc_V_9_0_reg_695[22:7]}};
        trunc_ln708_71_reg_2516 <= {{acc_V_10_0_reg_683[22:7]}};
        trunc_ln708_72_reg_2521 <= {{acc_V_11_0_reg_671[22:7]}};
        trunc_ln708_73_reg_2526 <= {{acc_V_12_0_reg_659[22:7]}};
        trunc_ln708_74_reg_2531 <= {{acc_V_13_0_reg_647[22:7]}};
        trunc_ln708_75_reg_2536 <= {{acc_V_14_0_reg_635[22:7]}};
        trunc_ln708_76_reg_2541 <= {{acc_V_15_0_reg_623[22:7]}};
        trunc_ln708_77_reg_2546 <= {{acc_V_16_0_reg_611[22:7]}};
        trunc_ln708_78_reg_2551 <= {{acc_V_17_0_reg_599[22:7]}};
        trunc_ln708_79_reg_2556 <= {{acc_V_18_0_reg_587[22:7]}};
        trunc_ln708_80_reg_2561 <= {{acc_V_19_0_reg_575[22:7]}};
        trunc_ln708_81_reg_2566 <= {{acc_V_20_0_reg_563[22:7]}};
        trunc_ln708_82_reg_2571 <= {{acc_V_21_0_reg_551[22:7]}};
        trunc_ln708_83_reg_2576 <= {{acc_V_22_0_reg_539[22:7]}};
        trunc_ln708_84_reg_2581 <= {{acc_V_23_0_reg_527[22:7]}};
        trunc_ln708_85_reg_2586 <= {{acc_V_24_0_reg_515[22:7]}};
        trunc_ln708_86_reg_2591 <= {{acc_V_25_0_reg_503[22:7]}};
        trunc_ln708_87_reg_2596 <= {{acc_V_26_0_reg_491[22:7]}};
        trunc_ln708_88_reg_2601 <= {{acc_V_27_0_reg_479[22:7]}};
        trunc_ln708_89_reg_2606 <= {{acc_V_28_0_reg_467[22:7]}};
        trunc_ln708_90_reg_2611 <= {{acc_V_29_0_reg_455[22:7]}};
        trunc_ln708_91_reg_2616 <= {{acc_V_30_0_reg_443[22:7]}};
        trunc_ln708_92_reg_2621 <= {{acc_V_31_0_reg_431[22:7]}};
        trunc_ln708_s_reg_2471 <= {{acc_V_1_0_reg_791[22:7]}};
        trunc_ln7_reg_2466 <= {{acc_V_0_0_reg_803[22:7]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln277_fu_848_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln309_fu_1996_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln286_fu_902_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((icmp_ln309_fu_1996_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln309_fu_1996_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | (~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln277_fu_848_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((icmp_ln299_fu_1936_p2 == 1'd0) & (or_ln284_reg_2282 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op309_write_state7 == 1'b1)) & (1'b1 == ap_CS_fsm_state7) & (ap_predicate_op309_write_state7 == 1'b1))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln277_fu_848_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln277_fu_848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (or_ln284_fu_896_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_902_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln324_fu_1014_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op309_write_state7 == 1'b1)) & (1'b1 == ap_CS_fsm_state7) & ((icmp_ln299_fu_1936_p2 == 1'd1) | (or_ln284_reg_2282 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op309_write_state7 == 1'b1)) & (icmp_ln299_fu_1936_p2 == 1'd0) & (or_ln284_reg_2282 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((icmp_ln309_fu_1996_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln309_fu_1996_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if ((~((icmp_ln309_fu_1996_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln309_fu_1996_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln277_fu_854_p2 = (indvar_flatten_reg_387 + 9'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3 = ((icmp_ln286_fu_902_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((res_V_V_full_n == 1'b0) & (ap_predicate_op309_write_state7 == 1'b1));
end

always @ (*) begin
    ap_block_state8 = ((icmp_ln309_fu_1996_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_predicate_op309_write_state7 = ((icmp_ln299_fu_1936_p2 == 1'd0) & (or_ln284_reg_2282 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign grp_fu_2008_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2016_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2024_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2032_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2040_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2048_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2056_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2064_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2072_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2080_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2088_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2096_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2104_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2112_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2120_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2128_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2136_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2144_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2152_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2160_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2168_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2176_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2184_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2192_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2200_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2208_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2216_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2224_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2232_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2240_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2248_p0 = sext_ln1116_fu_1174_p1;

assign grp_fu_2256_p0 = sext_ln1116_fu_1174_p1;

assign i_ic_3_fu_908_p2 = (i_ic_0_reg_420 + 5'd1);

assign i_ic_4_fu_1942_p2 = (i_ic1_0_reg_826 + 6'd1);

assign i_ic_fu_2002_p2 = (i_ic2_0_reg_837 + 5'd1);

assign i_ih_fu_860_p2 = (5'd1 + i_ih_0_reg_398);

assign i_iw_fu_1991_p2 = (select_ln277_reg_2272 + 5'd1);

assign icmp_ln277_fu_848_p2 = ((indvar_flatten_reg_387 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln279_fu_866_p2 = ((i_iw_0_reg_409 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln286_fu_902_p2 = ((i_ic_0_reg_420 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln299_fu_1936_p2 = ((i_ic1_0_reg_826 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln309_fu_1996_p2 = ((i_ic2_0_reg_837 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_1014_p2 = ((in_index_reg_815 == 5'd16) ? 1'b1 : 1'b0);

assign ir_fu_1020_p2 = (in_index_reg_815 + 5'd1);

assign or_ln284_fu_896_p2 = (trunc_ln279_fu_892_p1 | trunc_ln277_fu_888_p1);

assign out_data_V_fu_1952_p33 = i_ic1_0_reg_826[4:0];

assign res_V_V_din = out_data_V_fu_1952_p34;

assign select_ln277_2_fu_880_p3 = ((icmp_ln279_fu_866_p2[0:0] === 1'b1) ? i_ih_fu_860_p2 : i_ih_0_reg_398);

assign select_ln277_fu_872_p3 = ((icmp_ln279_fu_866_p2[0:0] === 1'b1) ? 5'd0 : i_iw_0_reg_409);

assign sext_ln1116_fu_1174_p1 = $signed(tmp_3_fu_1094_p18);

assign start_out = real_start;

assign tmp_100_fu_1266_p4 = {{merge_i_fu_1132_p18[63:56]}};

assign tmp_101_fu_1280_p4 = {{merge_i_fu_1132_p18[71:64]}};

assign tmp_102_fu_1294_p4 = {{merge_i_fu_1132_p18[79:72]}};

assign tmp_103_fu_1308_p4 = {{merge_i_fu_1132_p18[87:80]}};

assign tmp_104_fu_1322_p4 = {{merge_i_fu_1132_p18[95:88]}};

assign tmp_105_fu_1336_p4 = {{merge_i_fu_1132_p18[103:96]}};

assign tmp_106_fu_1350_p4 = {{merge_i_fu_1132_p18[111:104]}};

assign tmp_107_fu_1364_p4 = {{merge_i_fu_1132_p18[119:112]}};

assign tmp_108_fu_1378_p4 = {{merge_i_fu_1132_p18[127:120]}};

assign tmp_109_fu_1392_p4 = {{merge_i_fu_1132_p18[135:128]}};

assign tmp_110_fu_1406_p4 = {{merge_i_fu_1132_p18[143:136]}};

assign tmp_111_fu_1420_p4 = {{merge_i_fu_1132_p18[151:144]}};

assign tmp_112_fu_1434_p4 = {{merge_i_fu_1132_p18[159:152]}};

assign tmp_113_fu_1448_p4 = {{merge_i_fu_1132_p18[167:160]}};

assign tmp_114_fu_1462_p4 = {{merge_i_fu_1132_p18[175:168]}};

assign tmp_115_fu_1476_p4 = {{merge_i_fu_1132_p18[183:176]}};

assign tmp_116_fu_1490_p4 = {{merge_i_fu_1132_p18[191:184]}};

assign tmp_117_fu_1504_p4 = {{merge_i_fu_1132_p18[199:192]}};

assign tmp_118_fu_1518_p4 = {{merge_i_fu_1132_p18[207:200]}};

assign tmp_119_fu_1532_p4 = {{merge_i_fu_1132_p18[215:208]}};

assign tmp_120_fu_1546_p4 = {{merge_i_fu_1132_p18[223:216]}};

assign tmp_121_fu_1560_p4 = {{merge_i_fu_1132_p18[231:224]}};

assign tmp_122_fu_1574_p4 = {{merge_i_fu_1132_p18[239:232]}};

assign tmp_123_fu_1588_p4 = {{merge_i_fu_1132_p18[247:240]}};

assign tmp_124_fu_1602_p4 = {{merge_i_fu_1132_p18[255:248]}};

assign tmp_94_fu_1182_p4 = {{merge_i_fu_1132_p18[15:8]}};

assign tmp_95_fu_1196_p4 = {{merge_i_fu_1132_p18[23:16]}};

assign tmp_96_fu_1210_p4 = {{merge_i_fu_1132_p18[31:24]}};

assign tmp_97_fu_1224_p4 = {{merge_i_fu_1132_p18[39:32]}};

assign tmp_98_fu_1238_p4 = {{merge_i_fu_1132_p18[47:40]}};

assign tmp_99_fu_1252_p4 = {{merge_i_fu_1132_p18[55:48]}};

assign trunc_ln203_fu_914_p1 = i_ic_0_reg_420[3:0];

assign trunc_ln277_fu_888_p1 = select_ln277_2_fu_880_p3[0:0];

assign trunc_ln279_fu_892_p1 = select_ln277_fu_872_p3[0:0];

assign trunc_ln332_2_fu_1170_p1 = merge_i_fu_1132_p18[7:0];

assign trunc_ln332_fu_1026_p1 = in_index_reg_815[3:0];

endmodule //pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_s
