module Mux2to1( a,b,s,y );
     input a,b,s;
     output reg y;
     
     always @(*)begin 
     if (s == 0)
        y = a;
      else if ( s == 1)
        y = b;
        end

endmodule


`timescale 1ns / 1ps
module tb_Mux2to1();
 reg a,b,s; 
 wire y;
Mux2to1 utt(a,b,s,y);
initial begin 
     a=0; b=1;
     
     s=0;#10;
     s=1;#10;
     
     a=1;b=0;
     
     s=0;#10;
     s=1;#10;
end

endmodule
