Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 015dc6aff7f24bedb55e218ccb253e21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_ALU_8_behav xil_defaultlib.sim_ALU_8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder38
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.SLT
Compiling module xil_defaultlib.SLL
Compiling module xil_defaultlib.ALU_8
Compiling module xil_defaultlib.sim_ALU_8
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_ALU_8_behav
