m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
Ebuffer2k
Z0 w1651063066
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 176
Z3 dC:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler
Z4 8C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd
Z5 FC:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd
l0
L43 1
VfLd93RX<e3ZgD]cl4OLEB0
!s100 EHekTCKDBQDHajBhlF0T13
Z6 OV;C;2020.1;71
32
Z7 !s110 1651588144
!i10b 1
Z8 !s108 1651588144.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd|
Z10 !s107 C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Asyn
R1
R2
DEx4 work 8 buffer2k 0 22 fLd93RX<e3ZgD]cl4OLEB0
!i122 176
l98
L60 75
VVgTKP5_0gzE;2C^banFOc3
!s100 RVj_n^J1HIg^Ca?33]P=o3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ecrc_parallel
Z13 w1652255759
Z14 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z16 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z17 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z18 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R1
Z19 dC:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler
Z20 8C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd
Z21 FC:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd
l0
L9
V_f``E5:^dTmNd<^`]g2Y82
!s100 JEVj_OEiKo4E>n8YczSA13
Z22 OV;C;10.5b;63
32
Z23 !s110 1652257880
!i10b 1
Z24 !s108 1652257880.000000
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd|
Z26 !s107 C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd|
!i113 1
R11
R12
Acrc_parallel_arc
R14
R15
R16
R17
R18
R1
DEx4 work 12 crc_parallel 0 22 _f``E5:^dTmNd<^`]g2Y82
l28
L20
Vn=6E^>ll970]8ML=ohgYP2
!s100 i3Jl^b6GQgK]i]C>CRXD53
R22
32
R23
!i10b 1
R24
R25
R26
!i113 1
R11
R12
Ecrc_tb
R0
R14
R15
Z27 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R2
Z28 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R1
!i122 178
R3
Z29 8C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/crc_parallel_TB.vhd
Z30 FC:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/crc_parallel_TB.vhd
l0
L9 1
VX0MFdb@PD:jRB?1fSCjzc2
!s100 >ozJIkBM<n4eh2N7Y@>6X2
R6
32
Z31 !s110 1651588145
!i10b 1
Z32 !s108 1651588145.000000
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/crc_parallel_TB.vhd|
Z34 !s107 C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/crc_parallel_TB.vhd|
!i113 1
R11
R12
Acrc_tb_arc
R14
R15
R27
R2
R28
R1
DEx4 work 6 crc_tb 0 22 X0MFdb@PD:jRB?1fSCjzc2
!i122 178
l30
L12 44
V7@XYOi;zIIacnR9jji`XI2
!s100 6UZ3D:bcF_EQNkk=lV_Bn0
R6
32
R31
!i10b 1
R32
R33
R34
!i113 1
R11
R12
Einput_handler
Z35 w1652258002
R14
R15
R16
R17
R18
R1
R19
Z36 8C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd
Z37 FC:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd
l0
L9
V@BT<1afLbDd0B8mKUK_Ac2
!s100 cYZKFlGS`BF0<?W88Vll^1
R22
32
Z38 !s110 1652258005
!i10b 1
Z39 !s108 1652258005.000000
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd|
Z41 !s107 C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd|
!i113 1
R11
R12
Ainput_handler_arc
R14
R15
R16
R17
R18
R1
DEx4 work 13 input_handler 0 22 @BT<1afLbDd0B8mKUK_Ac2
l83
L33
Vn_7Kkz;nUEZfV4EgDYifn3
!s100 ?zO1H@`LlQ6Mh`DJ:7<_R0
R22
32
R38
!i10b 1
R39
R40
R41
!i113 1
R11
R12
Einput_tb
Z42 w1652258305
R14
R15
R16
R17
R18
R1
R19
Z43 8C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/intput_handler_TB.vhd
Z44 FC:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/intput_handler_TB.vhd
l0
L9
V?g7h3k8mf<dRDzZjn92R73
!s100 kFV<GeYj3[o]1^96f9dk61
R22
32
Z45 !s110 1652258310
!i10b 1
Z46 !s108 1652258310.000000
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/intput_handler_TB.vhd|
Z48 !s107 C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/ModelsimProjects/InputHandler/intput_handler_TB.vhd|
!i113 1
R11
R12
Ainput_arc
R14
R15
R16
R17
R18
R1
Z49 DEx4 work 8 input_tb 0 22 ?g7h3k8mf<dRDzZjn92R73
l61
L12
V;8^Ne9`^:_B7>nAS`H_K42
!s100 Qccc>d@KKdTKM_hVGDhoj3
R22
32
R45
!i10b 1
R46
R47
R48
!i113 1
R11
R12
Emac_learning
R13
R14
R15
R16
R1
R17
R19
Z50 8C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd
Z51 FC:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd
l0
L6
VJ@?zc:Q@Ua:0jkPS6jb761
!s100 FYCU_MSZCgZ79[3ickZ>P1
R22
32
Z52 !s110 1652257842
!i10b 1
Z53 !s108 1652257842.000000
Z54 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd|
Z55 !s107 C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd|
!i113 1
R11
R12
Amac_learning_arc
R14
R15
R16
R1
R17
DEx4 work 12 mac_learning 0 22 J@?zc:Q@Ua:0jkPS6jb761
l55
L25
VJ6@FIe=^YBRPSb3]cYm^H3
!s100 IWA1kE9`W_B[d;1]l2iKd1
R22
32
R52
!i10b 1
R53
R54
R55
!i113 1
R11
R12
Emac_memory
R13
R14
R15
R16
R1
R17
R19
Z56 8C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd
Z57 FC:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd
l0
L7
Vz2Y=HIX<<CYeVgd<NGJ<b3
!s100 F<omTjGbRmJGOcaTL9On<0
R22
32
R52
!i10b 1
Z58 !s108 1652257841.000000
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd|
Z60 !s107 C:/Users/friis/OneDrive/Skrivebord/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd|
!i113 1
R11
R12
Amac_memory_arc
R14
R15
R16
R1
R17
DEx4 work 10 mac_memory 0 22 z2Y=HIX<<CYeVgd<NGJ<b3
l24
L21
VgkkoQ@f=mG3>V<31db<UF1
!s100 _2_JYHNjMX_0zB_fekB_l3
R22
32
R52
!i10b 1
R58
R59
R60
!i113 1
R11
R12
Esimulated_mac
Z61 w1651587136
R14
R15
R27
R2
R28
R1
!i122 181
R3
Z62 8C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/simulated_mac.vhd
Z63 FC:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/simulated_mac.vhd
l0
L9 1
VDX;6Nfl@DoKA>Kb?CaCJ_1
!s100 IHzX<P3G`h^8:::7@P:622
R6
32
Z64 !s110 1651588146
!i10b 1
R32
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/simulated_mac.vhd|
Z66 !s107 C:/Users/Gustav Surface/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/simulated_mac.vhd|
!i113 1
R11
R12
Asimulated_mac_arc
R14
R15
R27
R2
R28
R1
DEx4 work 13 simulated_mac 0 22 DX;6Nfl@DoKA>Kb?CaCJ_1
!i122 181
l26
L22 24
VlHKB`a8h5nC69LiVR8UFA3
!s100 j8Wb3OmI7TTOoXi[>E3Xg2
R6
32
R64
!i10b 1
R32
R65
R66
!i113 1
R11
R12
