	[
    {
        "Repository": "Renode",
        "URL": "https://github.com/renode/renode",
        "License": "MIT",
        "Status": "Released",
        "Description": "Simulation Framework",
        "Project": "TRISTAN",
        "WI": "WI5.1.1",
        "Partners": "Antmicro",
        "Comment": "Used by: Tampere University, Nokia, Cargotec"
    },
    {
        "Repository": "ETISS",
        "URL": "https://github.com/tum-ei-eda/etiss",
        "License": "BSD-3-Clause",
        "Status": "Released",
        "Description": "Extendible Translating Instruction Set Simulator",
        "Project": "TRISTAN",
        "WI": "WI5.1.2",
        "Partners": "Technische Universität München",
        "Comment": "Used by: Infineon"
    },
    {
        "Repository": "SCC",
        "URL": "https://github.com/Minres/SystemC-Components",
        "License": "Apache-2.0",
        "Status": "Released",
        "Description": "SystemC Components",
        "Project": "TRISTAN",
        "WI": "WI5.1.4",
        "Partners": "MINRES Technologies",
        "Comment": "Used by: Bosch, CEA"
    },
    {
        "Repository": "PySysC",
        "URL": "https://github.com/Minres/PySysC/",
        "License": "Apache-2.0",
        "Status": "Released",
        "Description": "Python bindings for SystemC",
        "Project": "TRISTAN",
        "WI": "WI5.1.4",
        "Partners": "MINRES Technologies",
        "Comment": "Used by: Bosch, CEA"
    },
    {
        "Repository": "Core DSL",
        "URL": "https://github.com/Minres/CoreDSL",
        "License": "Apache-2.0",
        "Status": "Released",
        "Description": "Language to describe ISAs for ISS generation and HLS of RTL implementation​​",
        "Project": "TRISTAN",
        "WI": "WI5.1.4",
        "Partners": "MINRES Technologies",
        "Comment": "Used by: Bosch, CEA"
    },
    {
        "Repository": "DBT-RISE &​ DBT-RISE-RISCV",
        "URL": "https://github.com/Minres/DBT-RISE-RISCV",
        "License": "Apache-2.0",
        "Status": "Released",
        "Description": "Dynamic Binary Translation - Retargetable ISS Environment​​ Application of CoreDSL & DBT-RISE for RISCV​​",
        "Project": "TRISTAN",
        "WI": "WI5.1.4, WI5.3.2",
        "Partners": "MINRES Technologies",
        "Comment": "Used by: Bosch, CEA,ACC"
    },
    {
        "Repository": "Verilator",
        "URL": "https://www.veripool.org/verilator/",
        "License": "LGPL-3.0",
        "Status": "Released",
        "Description": "RTL verification (simulation, formal)​ Co-simulation with Renode​​",
        "Project": "TRISTAN",
        "WI": "WI5.2.1",
        "Partners": "Antmicro",
        "Comment": "Used by: CEA"
    },
    {
        "Repository": "Questa Verify Property App",
        "URL": "https://eda.sw.siemens.com/en-US/ic/questa/onespin-formal-verification/",
        "License": "Proprietary",
        "Status": "Released",
        "Description": "Formal verification solutions for RISC-V (OneSpin)​​",
        "Project": "TRISTAN",
        "WI": "WI5.2.2",
        "Partners": "Siemens EDA",
        "Comment": "Used by: Thales SA"
    },
    {
        "Repository": "Yosys",
        "URL": "https://github.com/YosysHQ/yosys",
        "License": "ISC License",
        "Status": "Released",
        "Description": "Open Synthesis Suite​​​",
        "Project": "TRISTAN",
        "WI": "WI5.2.5",
        "Partners": "TBD",
        "Comment": "Used by: CEA"
    },
    {
        "Repository": "Catapult",
        "URL": "https://eda.sw.siemens.com/en-US/ic/catapult-high-level-synthesis/",
        "License": "Proprietary",
        "Status": "Released",
        "Description": "High-Level Synthesis and verification suite​​​",
        "Project": "TRISTAN",
        "WI": "WI5.2.7",
        "Partners": "Siemens EDA",
        "Comment": "Used by: Siemens-AT"
    },
    {
        "Repository": "Kactus2",
        "URL": "https://github.com/kactus2/kactus2dev",
        "License": "GPL-2.0",
        "Status": "Released",
        "Description": "IP-XACT/Kactus2 generator for the Renode simulator platform​​​",
        "Project": "TRISTAN",
        "WI": "WI5.2.9, WI5.3.3",
        "Partners": "MINRES Technologies, Tampere University",
        "Comment": "Used by: Tampere University, Nokia, Cargotec"
    },
    {
        "Repository": "Codasip Studio",
        "URL": "https://codasip.com/products/codasip-studio/",
        "License": "Proprietary",
        "Status": "Released",
        "Description": "Tool suite to develop/customize RISC-V IPs​​​",
        "Project": "TRISTAN",
        "WI": "WI5.1.3",
        "Partners": "Codasip",
        "Comment": "Used by: Bosch, MINRES Technologies"
    },
    {
        "Repository": "GVSOC",
        "URL": "https://github.com/EEESlab/gvsoc/tree/tristan-dev",
        "License": "Apache-2.0",
        "Status": "Released",
        "Description": "RISC-V Platform Simulator​",
        "Project": "TRISTAN",
        "WI": "WI5.1.5",
        "Partners": "University of Bologna",
        "Comment": "Used by: Politecnico di Torino"
    },
    {
        "Repository": "Messy",
        "URL": "https://github.com/eml-eda/messy",
        "License": "Apache-2.0",
        "Status": "In progress",
        "Description": "Multi-layer Extra-functional Simulator using SYstemC​",
        "Project": "TRISTAN",
        "WI": "WI5.1.6",
        "Partners": "Politecnico di Torino",
        "Comment": "Used by: University of Bologna"
    },
	{
        "Repository": "Plinio",
        "URL": "https://github.com/eml-eda/plinio",
        "License": "Apache-2.0",
        "Status": "In progress",
        "Description": "A PyTorch-based library for implementing hardware-aware optimizations of AI models (NAS, pruning, quantization) with lightweight algorithms, and enable their subsequent compilation and deployment onto RISC-V targets.",
        "Project": "TRISTAN",
        "WI": "WI4.4.4",
        "Partners": "Politecnico di Torino",
        "Comment": ""
    },
        {
        "Repository": "MATCH",
        "URL": "https://github.com/eml-eda/match",
        "License": "Apache-2.0",
        "Status": "In progress",
        "Description": "A TVM-based AI compiler for hardware-aware deployment of AI models onto heterogeneous RISC-V targets.",
        "Project": "TRISTAN",
        "WI": "WI4.4.4",
        "Partners": "Politecnico di Torino",
        "Comment": ""
    },
    {
        "Repository": "Spike",
        "URL": "https://github.com/riscv-software-src/riscv-isa-sim",
        "License": "BSD-3-Clause",
        "Status": "Released",
        "Description": "RISC-V ISA simulator​",
        "Project": "TRISTAN",
        "WI": "WI5.1.7",
        "Partners": "OpenHW Foundation",
        "Comment": "Used by: Thales, Synthara"
    },
    {
        "Repository": "VPTOOL",
        "URL": "https://github.com/openhwgroup/core-v-verif/tree/master/tools/vptool",
        "License": "Solderpad",
        "Status": "Released",
        "Description": "Graphical editor of a Design Verification Plan ​",
        "Project": "TRISTAN",
        "WI": "WI5.1.8",
        "Partners": "OpenHW Foundation",
        "Comment": "Used by: Thales, Siemens-AT"
    },
    {
        "Repository": "SoCDSL",
        "URL": "TBD (in progress)",
        "License": "TBD (in progress)",
        "Status": "In progress",
        "Description": "Automated composition and optimization of compute-intensive SoCs from abstract high-level descriptions​ ​",
        "Project": "TRISTAN",
        "WI": "WI5.3.1",
        "Partners": "Technische Universität Darmstadt",
        "Comment": "Used by: MINRES Technologies, Tampere University"
    },
    {
        "Repository": "cv_dv_utils",
        "URL": "https://github.com/openhwgroup/core-v-verif",
        "License": "Apache-2.0",
        "Status": "In progress",
        "Description": "UVM verification environment for OpenHW cores",
        "Project": "TRISTAN",
        "WI": "WI3.1.5",
        "Partners": "OpenHW Foundation",
        "Comment": "Used by: CEA"
    },
	{
        "Repository": "Co-processor Generator Tool",
        "URL": "TBD (in progress)",
        "License": "TBD (in progress)",
        "Status": "In progress",
        "Description": "Tool to generate CV-X-IF compliant co-processors based on user definition of operations/instructions.",
        "Project": "TRISTAN",
        "WI": "WI2.5.6",
        "Partners": "Tampere University",
        "Comment": "Used by: TBD"
    },
    {
        "Repository": "SUNRISE",
        "URL": "TBD (in progress)",
        "License": "TBD (in progress)",
        "Status": "in progress",
        "Description": "Scalable UNified Restful Infrasructure for System Evaluation.",
        "Project": "TRISTAN",
        "WI": "WI5.1.3",
        "Partners": "Bosch",
        "Comment": "Used by: Bosch, Codasip, MINRES Technologies"
    },
    {
        "Repository": "kMLeon",
        "URL": "TBD (in progress)",
        "License": "Proprietary",
        "Status": "Released",
        "Description": "ML-based tool for the automatic generation of extra-functional models (e.g. performance, power).",
        "Project": "TRISTAN",
        "WI": "WI5.1.4 and WI5.3.6",
        "Partners": "CEA",
        "Comment": "Used by: CEA"
    },
    {
        "Repository": "uArchiFI",
        "URL": "https://github.com/CEA-LIST/uArchiFI",
        "License": "Mozilla Public License",
        "Status": "Released",
        "Description": "Formal tool for analyzing the robustness of embedded systems against fault injection attacks by combining the RTL of a processor, the binary of a software, and an attacker model.",
        "Project": "TRISTAN",
        "WI": "WI5.2.5 and WI5.3.6",
        "Partners": "CEA",
        "Comment": "Used by: CEA"
    },
    {
        "Repository": "k-FRP",
        "URL": "https://github.com/CEA-LIST/Fault-Resistant-Partitioning",
        "License": "Apache-2.0",
        "Status": "Released",
        "Description": "Formal tool for analyzing the robustness of HW countermeasures to secure embedded systems against fault injection attacks. Optional step within µArchiFI",
        "Project": "TRISTAN",
        "WI": "WI5.2.5 and WI5.3.6",
        "Partners": "CEA and TU Graz",
        "Comment": "Used by: CEA"
    },
    {
        "Repository": "CV-VeriGen",
        "URL": "TBD (in progress)",
        "License": "TBD (in progress)",
        "Status": "In progress",
        "Description": "UVM SystemVerilog RISCV CPU model for functional verification of custom ISA (support for CV-X-IF)",
        "Project": "TRISTAN",
        "WI": "WI5.2.8",
        "Partners": "SYNT",
        "Comment": "Used by: SYNT"
    }
]
