<stg><name>activation_accelerator_Pipeline_VITIS_LOOP_176_2</name>


<trans_list>

<trans id="97" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %rms_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %rms

]]></Node>
<StgValue><ssdm name="rms_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc15.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc15.i:0 %i_13 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc15.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc15.i:2 %icmp_ln176 = icmp_eq  i16 %i_13, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc15.i:4 %add_ln176 = add i16 %i_13, i16 1

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc15.i:5 %br_ln176 = br i1 %icmp_ln176, void %for.inc15.i.split, void %if.end69.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15.i.split:1 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_13, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="13">
<![CDATA[
for.inc15.i.split:2 %zext_ln177 = zext i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:3 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:4 %x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:5 %x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="x_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:6 %x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="x_6_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="16">
<![CDATA[
for.inc15.i.split:7 %trunc_ln177 = trunc i16 %i_13

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="13">
<![CDATA[
for.inc15.i.split:8 %x_load = load i13 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="13">
<![CDATA[
for.inc15.i.split:9 %x_2_load = load i13 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="13">
<![CDATA[
for.inc15.i.split:10 %x_4_load = load i13 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="13">
<![CDATA[
for.inc15.i.split:11 %x_6_load = load i13 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:17 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:18 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.i.split:19 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc15.i.split:20 %switch_ln179 = switch i2 %trunc_ln177, void %arrayidx141.i.case.3, i2 0, void %arrayidx141.i.case.0, i2 1, void %arrayidx141.i.case.1, i2 2, void %arrayidx141.i.case.2

]]></Node>
<StgValue><ssdm name="switch_ln179"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx141.i.exit:0 %store_ln176 = store i16 %add_ln176, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx141.i.exit:1 %br_ln176 = br void %for.inc15.i

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="13">
<![CDATA[
for.inc15.i.split:8 %x_load = load i13 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="13">
<![CDATA[
for.inc15.i.split:9 %x_2_load = load i13 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="13">
<![CDATA[
for.inc15.i.split:10 %x_4_load = load i13 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="13">
<![CDATA[
for.inc15.i.split:11 %x_6_load = load i13 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc15.i.split:12 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln177

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i.split:13 %y = fdiv i32 %tmp_4, i32 %rms_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="49" st_id="4" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i.split:13 %y = fdiv i32 %tmp_4, i32 %rms_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="50" st_id="5" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i.split:13 %y = fdiv i32 %tmp_4, i32 %rms_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="51" st_id="6" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i.split:13 %y = fdiv i32 %tmp_4, i32 %rms_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="52" st_id="7" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i.split:13 %y = fdiv i32 %tmp_4, i32 %rms_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="53" st_id="8" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i.split:13 %y = fdiv i32 %tmp_4, i32 %rms_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="54" st_id="9" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i.split:13 %y = fdiv i32 %tmp_4, i32 %rms_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="55" st_id="10" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i.split:13 %y = fdiv i32 %tmp_4, i32 %rms_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15.i.split:0 %specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln176"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc15.i.split:13 %y = fdiv i32 %tmp_4, i32 %rms_read

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
for.inc15.i.split:14 %bitcast_ln179 = bitcast i32 %y

]]></Node>
<StgValue><ssdm name="bitcast_ln179"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc15.i.split:15 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln179, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
if.end69.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="60" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx141.i.case.2:0 %store_ln179 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx141.i.case.2:1 %br_ln179 = br void %arrayidx141.i.exit

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx141.i.case.1:0 %store_ln179 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx141.i.case.1:1 %br_ln179 = br void %arrayidx141.i.exit

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx141.i.case.0:0 %store_ln179 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx141.i.case.0:1 %br_ln179 = br void %arrayidx141.i.exit

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
arrayidx141.i.case.3:0 %store_ln179 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln177" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx141.i.case.3:1 %br_ln179 = br void %arrayidx141.i.exit

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="98" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="x_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="x_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="x_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="rms" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rms"/></StgValue>
</port>
<port id="103" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="108" from="StgValue_107" to="i" fromId="107" toId="15">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_auto.float" to="rms_read" fromId="109" toId="16">
</dataflow>
<dataflow id="111" from="rms" to="rms_read" fromId="102" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_112" to="store_ln0" fromId="112" toId="17">
</dataflow>
<dataflow id="114" from="i" to="store_ln0" fromId="15" toId="17">
</dataflow>
<dataflow id="115" from="i" to="i_13" fromId="15" toId="19">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="116" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specpipeline_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specpipeline_ln0" fromId="120" toId="20">
</dataflow>
<dataflow id="122" from="StgValue_107" to="specpipeline_ln0" fromId="107" toId="20">
</dataflow>
<dataflow id="123" from="StgValue_120" to="specpipeline_ln0" fromId="120" toId="20">
</dataflow>
<dataflow id="125" from="p_str" to="specpipeline_ln0" fromId="124" toId="20">
</dataflow>
<dataflow id="126" from="i_13" to="icmp_ln176" fromId="19" toId="21">
</dataflow>
<dataflow id="128" from="StgValue_127" to="icmp_ln176" fromId="127" toId="21">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="129" toId="22">
</dataflow>
<dataflow id="132" from="StgValue_131" to="empty" fromId="131" toId="22">
</dataflow>
<dataflow id="133" from="StgValue_131" to="empty" fromId="131" toId="22">
</dataflow>
<dataflow id="134" from="StgValue_131" to="empty" fromId="131" toId="22">
</dataflow>
<dataflow id="135" from="i_13" to="add_ln176" fromId="19" toId="23">
</dataflow>
<dataflow id="137" from="StgValue_136" to="add_ln176" fromId="136" toId="23">
</dataflow>
<dataflow id="138" from="icmp_ln176" to="br_ln176" fromId="21" toId="24">
</dataflow>
<dataflow id="140" from="_ssdm_op_PartSelect.i13.i16.i32.i32" to="lshr_ln" fromId="139" toId="25">
</dataflow>
<dataflow id="141" from="i_13" to="lshr_ln" fromId="19" toId="25">
</dataflow>
<dataflow id="143" from="StgValue_142" to="lshr_ln" fromId="142" toId="25">
</dataflow>
<dataflow id="145" from="StgValue_144" to="lshr_ln" fromId="144" toId="25">
</dataflow>
<dataflow id="146" from="lshr_ln" to="zext_ln177" fromId="25" toId="26">
</dataflow>
<dataflow id="147" from="x" to="x_addr" fromId="98" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_148" to="x_addr" fromId="148" toId="27">
</dataflow>
<dataflow id="150" from="zext_ln177" to="x_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="151" from="x_2" to="x_2_addr" fromId="99" toId="28">
</dataflow>
<dataflow id="152" from="StgValue_148" to="x_2_addr" fromId="148" toId="28">
</dataflow>
<dataflow id="153" from="zext_ln177" to="x_2_addr" fromId="26" toId="28">
</dataflow>
<dataflow id="154" from="x_4" to="x_4_addr" fromId="100" toId="29">
</dataflow>
<dataflow id="155" from="StgValue_148" to="x_4_addr" fromId="148" toId="29">
</dataflow>
<dataflow id="156" from="zext_ln177" to="x_4_addr" fromId="26" toId="29">
</dataflow>
<dataflow id="157" from="x_6" to="x_6_addr" fromId="101" toId="30">
</dataflow>
<dataflow id="158" from="StgValue_148" to="x_6_addr" fromId="148" toId="30">
</dataflow>
<dataflow id="159" from="zext_ln177" to="x_6_addr" fromId="26" toId="30">
</dataflow>
<dataflow id="160" from="i_13" to="trunc_ln177" fromId="19" toId="31">
</dataflow>
<dataflow id="161" from="x_addr" to="x_load" fromId="27" toId="32">
</dataflow>
<dataflow id="162" from="x_2_addr" to="x_2_load" fromId="28" toId="33">
</dataflow>
<dataflow id="163" from="x_4_addr" to="x_4_load" fromId="29" toId="34">
</dataflow>
<dataflow id="164" from="x_6_addr" to="x_6_load" fromId="30" toId="35">
</dataflow>
<dataflow id="165" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36" fromId="103" toId="36">
</dataflow>
<dataflow id="166" from="StgValue_148" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36" fromId="148" toId="36">
</dataflow>
<dataflow id="167" from="zext_ln177" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36" fromId="26" toId="36">
</dataflow>
<dataflow id="168" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37" fromId="104" toId="37">
</dataflow>
<dataflow id="169" from="StgValue_148" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37" fromId="148" toId="37">
</dataflow>
<dataflow id="170" from="zext_ln177" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37" fromId="26" toId="37">
</dataflow>
<dataflow id="171" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38" fromId="105" toId="38">
</dataflow>
<dataflow id="172" from="StgValue_148" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38" fromId="148" toId="38">
</dataflow>
<dataflow id="173" from="zext_ln177" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38" fromId="26" toId="38">
</dataflow>
<dataflow id="174" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39" fromId="106" toId="39">
</dataflow>
<dataflow id="175" from="StgValue_148" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39" fromId="148" toId="39">
</dataflow>
<dataflow id="176" from="zext_ln177" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39" fromId="26" toId="39">
</dataflow>
<dataflow id="177" from="trunc_ln177" to="switch_ln179" fromId="31" toId="40">
</dataflow>
<dataflow id="179" from="StgValue_178" to="switch_ln179" fromId="178" toId="40">
</dataflow>
<dataflow id="181" from="StgValue_180" to="switch_ln179" fromId="180" toId="40">
</dataflow>
<dataflow id="183" from="StgValue_182" to="switch_ln179" fromId="182" toId="40">
</dataflow>
<dataflow id="184" from="add_ln176" to="store_ln176" fromId="23" toId="41">
</dataflow>
<dataflow id="185" from="i" to="store_ln176" fromId="15" toId="41">
</dataflow>
<dataflow id="186" from="x_addr" to="x_load" fromId="27" toId="43">
</dataflow>
<dataflow id="187" from="x_2_addr" to="x_2_load" fromId="28" toId="44">
</dataflow>
<dataflow id="188" from="x_4_addr" to="x_4_load" fromId="29" toId="45">
</dataflow>
<dataflow id="189" from="x_6_addr" to="x_6_load" fromId="30" toId="46">
</dataflow>
<dataflow id="191" from="_ssdm_op_Mux.ap_auto.4f32.i2" to="tmp_4" fromId="190" toId="47">
</dataflow>
<dataflow id="192" from="x_load" to="tmp_4" fromId="43" toId="47">
</dataflow>
<dataflow id="193" from="x_2_load" to="tmp_4" fromId="44" toId="47">
</dataflow>
<dataflow id="194" from="x_4_load" to="tmp_4" fromId="45" toId="47">
</dataflow>
<dataflow id="195" from="x_6_load" to="tmp_4" fromId="46" toId="47">
</dataflow>
<dataflow id="196" from="trunc_ln177" to="tmp_4" fromId="31" toId="47">
</dataflow>
<dataflow id="197" from="tmp_4" to="y" fromId="47" toId="48">
</dataflow>
<dataflow id="198" from="rms_read" to="y" fromId="16" toId="48">
</dataflow>
<dataflow id="199" from="tmp_4" to="y" fromId="47" toId="49">
</dataflow>
<dataflow id="200" from="rms_read" to="y" fromId="16" toId="49">
</dataflow>
<dataflow id="201" from="tmp_4" to="y" fromId="47" toId="50">
</dataflow>
<dataflow id="202" from="rms_read" to="y" fromId="16" toId="50">
</dataflow>
<dataflow id="203" from="tmp_4" to="y" fromId="47" toId="51">
</dataflow>
<dataflow id="204" from="rms_read" to="y" fromId="16" toId="51">
</dataflow>
<dataflow id="205" from="tmp_4" to="y" fromId="47" toId="52">
</dataflow>
<dataflow id="206" from="rms_read" to="y" fromId="16" toId="52">
</dataflow>
<dataflow id="207" from="tmp_4" to="y" fromId="47" toId="53">
</dataflow>
<dataflow id="208" from="rms_read" to="y" fromId="16" toId="53">
</dataflow>
<dataflow id="209" from="tmp_4" to="y" fromId="47" toId="54">
</dataflow>
<dataflow id="210" from="rms_read" to="y" fromId="16" toId="54">
</dataflow>
<dataflow id="211" from="tmp_4" to="y" fromId="47" toId="55">
</dataflow>
<dataflow id="212" from="rms_read" to="y" fromId="16" toId="55">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecLoopName" to="specloopname_ln176" fromId="213" toId="56">
</dataflow>
<dataflow id="216" from="empty_30" to="specloopname_ln176" fromId="215" toId="56">
</dataflow>
<dataflow id="217" from="tmp_4" to="y" fromId="47" toId="57">
</dataflow>
<dataflow id="218" from="rms_read" to="y" fromId="16" toId="57">
</dataflow>
<dataflow id="219" from="y" to="bitcast_ln179" fromId="57" toId="58">
</dataflow>
<dataflow id="221" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="trunc_ln" fromId="220" toId="59">
</dataflow>
<dataflow id="222" from="bitcast_ln179" to="trunc_ln" fromId="58" toId="59">
</dataflow>
<dataflow id="224" from="StgValue_223" to="trunc_ln" fromId="223" toId="59">
</dataflow>
<dataflow id="226" from="StgValue_225" to="trunc_ln" fromId="225" toId="59">
</dataflow>
<dataflow id="227" from="trunc_ln" to="store_ln179" fromId="59" toId="60">
</dataflow>
<dataflow id="228" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38" to="store_ln179" fromId="38" toId="60">
</dataflow>
<dataflow id="229" from="trunc_ln" to="store_ln179" fromId="59" toId="62">
</dataflow>
<dataflow id="230" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37" to="store_ln179" fromId="37" toId="62">
</dataflow>
<dataflow id="231" from="trunc_ln" to="store_ln179" fromId="59" toId="64">
</dataflow>
<dataflow id="232" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36" to="store_ln179" fromId="36" toId="64">
</dataflow>
<dataflow id="233" from="trunc_ln" to="store_ln179" fromId="59" toId="66">
</dataflow>
<dataflow id="234" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39" to="store_ln179" fromId="39" toId="66">
</dataflow>
<dataflow id="235" from="icmp_ln176" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="236" from="trunc_ln177" to="StgValue_13" fromId="31" toId="13">
</dataflow>
<dataflow id="237" from="icmp_ln176" to="StgValue_12" fromId="21" toId="12">
</dataflow>
</dataflows>


</stg>
