Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Thu Jan 30 10:21:27 2014
| Host         : DANA307-06 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lab1NumberGuess_control_sets_placed.rpt
| Design       : lab1NumberGuess
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    21 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            9 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+------------------+------------------+----------------+
|   Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+---------------+------------------+------------------+----------------+
|  slowclock_i/O1 |               | reset_IBUF       |                1 |              2 |
|  clk_IBUF_BUFG  |               | reset_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG  | fsm/E[0]      | reset_IBUF       |                1 |              6 |
|  clk_IBUF_BUFG  | fsm/O3[0]     | reset_IBUF       |                2 |              6 |
|  slowclock_i/O1 |               |                  |                5 |              9 |
|  clk_IBUF_BUFG  |               |                  |                4 |             16 |
+-----------------+---------------+------------------+------------------+----------------+


