Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 25 22:01:23 2018
| Host         : DESKTOP-7HPB0KE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     14 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             170 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             192 |           24 |
| Yes          | No                    | No                     |             240 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|                              Clock Signal                              |                 Enable Signal                |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|  design_1_i/xup_clk_divider_0/inst/clkout                              |                                              |                                                                      |                6 |             14 |
|  design_1_i/time_ended_0/U0/design_123_i/xup_clk_divider_0/inst/clkout | design_1_i/xup_or3_2/inst/y                  | design_1_i/xup_inv_7/y                                               |                2 |             16 |
|  design_1_i/debounce_1/inst/o                                          |                                              |                                                                      |                5 |             24 |
|  clk_IBUF_BUFG                                                         | design_1_i/debounce_4/inst/q_reg[23]_i_1_n_0 |                                                                      |                4 |             48 |
|  clk_IBUF_BUFG                                                         | design_1_i/debounce_0/inst/q_reg[23]_i_1_n_0 |                                                                      |                5 |             48 |
|  clk_IBUF_BUFG                                                         | design_1_i/debounce_2/inst/q_reg[23]_i_1_n_0 |                                                                      |                5 |             48 |
|  clk_IBUF_BUFG                                                         | design_1_i/debounce_1/inst/q_reg[23]_i_1_n_0 |                                                                      |                5 |             48 |
|  clk_IBUF_BUFG                                                         | design_1_i/debounce_3/inst/q_reg[23]_i_1_n_0 |                                                                      |                5 |             48 |
|  clk_IBUF_BUFG                                                         |                                              | design_1_i/xup_clk_divider_1/inst/clear                              |                8 |             64 |
|  clk_IBUF_BUFG                                                         |                                              | design_1_i/time_ended_0/U0/design_123_i/xup_clk_divider_0/inst/clear |                8 |             64 |
|  clk_IBUF_BUFG                                                         |                                              | design_1_i/xup_clk_divider_0/inst/clear                              |                8 |             64 |
|  clk_IBUF_BUFG                                                         |                                              |                                                                      |               32 |            132 |
+------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------------------------------+------------------+----------------+


