set a(0-16870) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-48 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-18897 {}}} SUCCS {{66 0 0 0-16873 {}} {258 0 0 0-16836 {}} {256 0 0 0-18897 {}}} CYCLES {}}
set a(0-16871) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-49 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-18894 {}}} SUCCS {{66 0 0 0-16873 {}} {130 0 0 0-16836 {}} {256 0 0 0-18894 {}}} CYCLES {}}
set a(0-16872) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-50 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-16836 {}}} CYCLES {}}
set a(0-16873) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-51 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-16871 {}} {66 0 0 0-16870 {}}} SUCCS {{66 0 0 0-18888 {}} {66 0 0 0-18891 {}} {66 0 0 0-18894 {}} {66 0 0 0-18897 {}} {66 0 0 0-18900 {}}} CYCLES {}}
set a(0-16874) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-52 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-16875 {}} {130 0 0 0-16836 {}}} CYCLES {}}
set a(0-16875) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-53 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-16874 {}}} SUCCS {{131 0 0 0-16876 {}} {130 0 0 0-16836 {}} {130 0 0 0-18884 {}} {130 0 0 0-18885 {}} {146 0 0 0-18886 {}}} CYCLES {}}
set a(0-16876) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-54 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-16875 {}} {772 0 0 0-16836 {}}} SUCCS {{259 0 0 0-16836 {}}} CYCLES {}}
set a(0-16877) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-55 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-18883 {}}} SUCCS {{259 0 0 0-16878 {}} {130 0 0 0-16837 {}} {256 0 0 0-18883 {}}} CYCLES {}}
set a(0-16878) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-56 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-16877 {}}} SUCCS {{258 0 0 0-16837 {}}} CYCLES {}}
set a(0-16879) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-57 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-16837 {}}} SUCCS {{258 0 0 0-16837 {}}} CYCLES {}}
set a(0-16880) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-58 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-16837 {}}} SUCCS {{259 0 0 0-16837 {}}} CYCLES {}}
set a(0-16881) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-59 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{774 0 0 0-18874 {}}} SUCCS {{259 0 0 0-16882 {}} {256 0 0 0-18874 {}}} CYCLES {}}
set a(0-16882) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-60 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{259 0 0 0-16881 {}}} SUCCS {{128 0 0 0-16894 {}} {64 0 0 0-16838 {}}} CYCLES {}}
set a(0-16883) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-61 LOC {0 1.0 1 0.34905939999999996 1 0.34905939999999996 1 0.34905939999999996 1 0.813125} PREDS {} SUCCS {{259 0 0 0-16884 {}} {130 0 0 0-16838 {}}} CYCLES {}}
set a(0-16884) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-62 LOC {0 1.0 1 0.34905939999999996 1 0.34905939999999996 1 0.813125} PREDS {{259 0 0 0-16883 {}}} SUCCS {{259 0 0 0-16885 {}} {130 0 0 0-16838 {}}} CYCLES {}}
set a(0-16885) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-63 LOC {1 0.0 1 0.34905939999999996 1 0.34905939999999996 1 0.467184275 1 0.931249875} PREDS {{259 0 0 0-16884 {}}} SUCCS {{259 0 0 0-16886 {}} {130 0 0 0-16838 {}} {258 0 0 0-16951 {}} {258 0 0 0-17010 {}} {258 0 0 0-17135 {}} {258 0 0 0-17384 {}} {258 0 0 0-17881 {}}} CYCLES {}}
set a(0-16886) {AREA_SCORE 4.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,5) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-64 LOC {1 0.118125 1 0.486961 1 0.486961 1 0.5557108749999999 1 0.9999998749999999} PREDS {{259 0 0 0-16885 {}}} SUCCS {{258 0 0 0-16889 {}} {130 0 0 0-16838 {}}} CYCLES {}}
set a(0-16887) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-65 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.024461} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-16888 {}} {130 0 0 0-16838 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-16888) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-66 LOC {0 1.0 1 0.0 1 0.0 2 0.024461} PREDS {{259 0 0 0-16887 {}}} SUCCS {{259 0 0 0-16889 {}} {130 0 0 0-16838 {}}} CYCLES {}}
set a(0-16889) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(6,0,6,0,6) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.55 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-67 LOC {1 0.18687499999999999 1 0.555711 1 0.555711 1 0.9999999115 2 0.4687499115} PREDS {{259 0 0 0-16888 {}} {258 0 0 0-16886 {}}} SUCCS {{259 0 0 0-16890 {}} {258 0 0 0-16892 {}} {130 0 0 0-16838 {}}} CYCLES {}}
set a(0-16890) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-68 LOC {1 0.631164 2 0.46875 2 0.46875 2 0.46875} PREDS {{259 0 0 0-16889 {}}} SUCCS {{259 0 3.750 0-16891 {}} {130 0 0 0-16838 {}}} CYCLES {}}
set a(0-16891) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-69 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.750 0-16890 {}}} SUCCS {{258 0 0 0-16838 {}}} CYCLES {}}
set a(0-16892) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-70 LOC {1 0.631164 2 0.46875 2 0.46875 2 0.46875} PREDS {{258 0 0 0-16889 {}}} SUCCS {{259 0 3.750 0-16893 {}} {130 0 0 0-16838 {}}} CYCLES {}}
set a(0-16893) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-71 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.750 0-16892 {}}} SUCCS {{258 0 0 0-16838 {}}} CYCLES {}}
set a(0-16894) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-72 LOC {0 1.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-16882 {}} {772 0 0 0-16838 {}}} SUCCS {{259 0 0 0-16838 {}}} CYCLES {}}
set a(0-16895) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-73 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34875} PREDS {{774 0 0 0-16940 {}}} SUCCS {{259 0 0 0-16896 {}} {130 0 0 0-16939 {}} {256 0 0 0-16940 {}}} CYCLES {}}
set a(0-16896) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(9-5) TYPE READSLICE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-74 LOC {0 1.0 1 0.0 1 0.0 1 0.34875} PREDS {{259 0 0 0-16895 {}}} SUCCS {{258 0 0 0-16899 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16897) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-75 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34875} PREDS {} SUCCS {{259 0 0 0-16898 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16898) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#1 TYPE READSLICE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-76 LOC {0 1.0 1 0.0 1 0.0 1 0.34875} PREDS {{259 0 0 0-16897 {}}} SUCCS {{259 0 0 0-16899 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16899) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-77 LOC {1 0.0 1 0.34875 1 0.34875 1 0.46874987500000004 1 0.46874987500000004} PREDS {{259 0 0 0-16898 {}} {258 0 0 0-16896 {}}} SUCCS {{258 0 0 0-16902 {}} {258 0 0 0-16920 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16900) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-78 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-16940 {}}} SUCCS {{259 0 0 0-16901 {}} {130 0 0 0-16939 {}} {256 0 0 0-16940 {}}} CYCLES {}}
set a(0-16901) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(4-0)#1 TYPE READSLICE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-79 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-16900 {}}} SUCCS {{259 0 0 0-16902 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16902) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-80 LOC {1 0.12 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-16901 {}} {258 0 0 0-16899 {}}} SUCCS {{259 0 3.750 0-16903 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16903) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-81 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-16902 {}} {774 0 3.750 0-16934 {}} {774 0 3.750 0-16921 {}}} SUCCS {{258 0 0 0-16913 {}} {256 0 0 0-16921 {}} {258 0 0 0-16923 {}} {256 0 0 0-16934 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16904) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-82 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-16905 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16905) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#2 TYPE READSLICE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-83 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-16904 {}}} SUCCS {{259 0 0 0-16906 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16906) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-84 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-16905 {}}} SUCCS {{258 0 0 0-16908 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16907) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-85 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-16908 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16908) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#26 TYPE ACCU DELAY {1.03 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-86 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-16907 {}} {258 0 0 0-16906 {}}} SUCCS {{258 0 0 0-16911 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16909) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-87 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-16940 {}}} SUCCS {{259 0 0 0-16910 {}} {130 0 0 0-16939 {}} {256 0 0 0-16940 {}}} CYCLES {}}
set a(0-16910) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-88 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-16909 {}}} SUCCS {{259 0 0 0-16911 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16911) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-89 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-16910 {}} {258 0 0 0-16908 {}}} SUCCS {{259 0 3.750 0-16912 {}} {258 0 3.750 0-16934 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16912) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-90 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-16911 {}} {774 0 3.750 0-16934 {}} {774 0 3.750 0-16921 {}}} SUCCS {{259 0 0 0-16913 {}} {256 0 0 0-16921 {}} {258 0 0 0-16922 {}} {256 0 0 0-16934 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16913) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-91 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-16912 {}} {258 0 0 0-16903 {}}} SUCCS {{259 0 0 0-16914 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16914) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-92 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-16913 {}} {128 0 0 0-16916 {}}} SUCCS {{258 0 0 0-16916 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16915) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-93 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-16916 {}}} SUCCS {{259 0 0 0-16916 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16916) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-94 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-16915 {}} {258 0 0 0-16914 {}}} SUCCS {{128 0 0 0-16914 {}} {128 0 0 0-16915 {}} {259 0 0 0-16917 {}}} CYCLES {}}
set a(0-16917) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-95 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-16916 {}}} SUCCS {{258 0 3.750 0-16921 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16918) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-96 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-16940 {}}} SUCCS {{259 0 0 0-16919 {}} {130 0 0 0-16939 {}} {256 0 0 0-16940 {}}} CYCLES {}}
set a(0-16919) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#1)(4-0) TYPE READSLICE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-97 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-16918 {}}} SUCCS {{259 0 0 0-16920 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16920) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-98 LOC {1 0.12 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-16919 {}} {258 0 0 0-16899 {}}} SUCCS {{259 0 3.750 0-16921 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16921) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-99 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-16921 {}} {259 0 3.750 0-16920 {}} {258 0 3.750 0-16917 {}} {256 0 0 0-16912 {}} {256 0 0 0-16903 {}} {774 0 0 0-16934 {}}} SUCCS {{774 0 3.750 0-16903 {}} {774 0 3.750 0-16912 {}} {774 0 0 0-16921 {}} {258 0 0 0-16934 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16922) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-100 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-16912 {}}} SUCCS {{259 0 0 0-16923 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16923) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-101 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-16922 {}} {258 0 0 0-16903 {}}} SUCCS {{259 0 0 0-16924 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16924) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-102 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-16923 {}} {128 0 0 0-16926 {}}} SUCCS {{258 0 0 0-16926 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16925) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-103 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-16926 {}}} SUCCS {{259 0 0 0-16926 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16926) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-104 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-16925 {}} {258 0 0 0-16924 {}}} SUCCS {{128 0 0 0-16924 {}} {128 0 0 0-16925 {}} {259 0 0 0-16927 {}}} CYCLES {}}
set a(0-16927) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-105 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-16926 {}}} SUCCS {{259 0 0 0-16928 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16928) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-106 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-16927 {}} {128 0 0 0-16932 {}}} SUCCS {{258 0 0 0-16932 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16929) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-107 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-16932 {}}} SUCCS {{258 0 0 0-16932 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16930) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-108 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-16932 {}}} SUCCS {{258 0 0 0-16932 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16931) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-109 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-16932 {}}} SUCCS {{259 0 0 0-16932 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16932) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-110 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-16931 {}} {258 0 0 0-16930 {}} {258 0 0 0-16929 {}} {258 0 0 0-16928 {}}} SUCCS {{128 0 0 0-16928 {}} {128 0 0 0-16929 {}} {128 0 0 0-16930 {}} {128 0 0 0-16931 {}} {259 0 0 0-16933 {}}} CYCLES {}}
set a(0-16933) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-111 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-16932 {}}} SUCCS {{259 0 3.750 0-16934 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16934) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-112 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-16934 {}} {259 0 3.750 0-16933 {}} {258 0 0 0-16921 {}} {256 0 0 0-16912 {}} {258 0 3.750 0-16911 {}} {256 0 0 0-16903 {}}} SUCCS {{774 0 3.750 0-16903 {}} {774 0 3.750 0-16912 {}} {774 0 0 0-16921 {}} {774 0 0 0-16934 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16935) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-16940 {}}} SUCCS {{259 0 0 0-16936 {}} {130 0 0 0-16939 {}} {256 0 0 0-16940 {}}} CYCLES {}}
set a(0-16936) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-114 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-16935 {}}} SUCCS {{259 0 0 0-16937 {}} {130 0 0 0-16939 {}}} CYCLES {}}
set a(0-16937) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-115 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-16936 {}}} SUCCS {{259 0 0 0-16938 {}} {130 0 0 0-16939 {}} {258 0 0 0-16940 {}}} CYCLES {}}
set a(0-16938) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-116 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-16937 {}}} SUCCS {{259 0 0 0-16939 {}}} CYCLES {}}
set a(0-16939) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16838 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-117 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-16938 {}} {130 0 0 0-16937 {}} {130 0 0 0-16936 {}} {130 0 0 0-16935 {}} {130 0 0 0-16934 {}} {130 0 0 0-16933 {}} {130 0 0 0-16931 {}} {130 0 0 0-16930 {}} {130 0 0 0-16929 {}} {130 0 0 0-16928 {}} {130 0 0 0-16927 {}} {130 0 0 0-16925 {}} {130 0 0 0-16924 {}} {130 0 0 0-16923 {}} {130 0 0 0-16922 {}} {130 0 0 0-16921 {}} {130 0 0 0-16920 {}} {130 0 0 0-16919 {}} {130 0 0 0-16918 {}} {130 0 0 0-16917 {}} {130 0 0 0-16915 {}} {130 0 0 0-16914 {}} {130 0 0 0-16913 {}} {130 0 0 0-16912 {}} {130 0 0 0-16911 {}} {130 0 0 0-16910 {}} {130 0 0 0-16909 {}} {130 0 0 0-16908 {}} {130 0 0 0-16907 {}} {130 0 0 0-16906 {}} {130 0 0 0-16905 {}} {130 0 0 0-16904 {}} {130 0 0 0-16903 {}} {130 0 0 0-16902 {}} {130 0 0 0-16901 {}} {130 0 0 0-16900 {}} {130 0 0 0-16899 {}} {130 0 0 0-16898 {}} {130 0 0 0-16897 {}} {130 0 0 0-16896 {}} {130 0 0 0-16895 {}}} SUCCS {{129 0 0 0-16940 {}}} CYCLES {}}
set a(0-16940) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16838 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-16940 {}} {129 0 0 0-16939 {}} {258 0 0 0-16937 {}} {256 0 0 0-16935 {}} {256 0 0 0-16918 {}} {256 0 0 0-16909 {}} {256 0 0 0-16900 {}} {256 0 0 0-16895 {}}} SUCCS {{774 0 0 0-16895 {}} {774 0 0 0-16900 {}} {774 0 0 0-16909 {}} {774 0 0 0-16918 {}} {774 0 0 0-16935 {}} {772 0 0 0-16940 {}}} CYCLES {}}
set a(0-16838) {CHI {0-16895 0-16896 0-16897 0-16898 0-16899 0-16900 0-16901 0-16902 0-16903 0-16904 0-16905 0-16906 0-16907 0-16908 0-16909 0-16910 0-16911 0-16912 0-16913 0-16914 0-16915 0-16916 0-16917 0-16918 0-16919 0-16920 0-16921 0-16922 0-16923 0-16924 0-16925 0-16926 0-16927 0-16928 0-16929 0-16930 0-16931 0-16932 0-16933 0-16934 0-16935 0-16936 0-16937 0-16938 0-16939 0-16940} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-118 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-16894 {}} {258 0 0 0-16893 {}} {130 0 0 0-16892 {}} {258 0 0 0-16891 {}} {130 0 0 0-16890 {}} {130 0 0 0-16889 {}} {130 0 0 0-16888 {}} {130 0 0 0-16887 {}} {130 0 0 0-16886 {}} {130 0 0 0-16885 {}} {130 0 0 0-16884 {}} {130 0 0 0-16883 {}} {64 0 0 0-16882 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-16894 {}} {131 0 0 0-16941 {}} {130 0 0 0-16942 {}} {130 0 0 0-16943 {}} {130 0 0 0-16944 {}} {130 0 0 0-16945 {}} {130 0 0 0-16946 {}} {130 0 0 0-16947 {}} {130 0 0 0-16948 {}} {130 0 0 0-16949 {}} {130 0 0 0-16950 {}} {64 0 0 0-16839 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-16941) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-119 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{131 0 0 0-16838 {}}} SUCCS {{259 0 0 0-16942 {}} {130 0 0 0-16950 {}}} CYCLES {}}
set a(0-16942) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-120 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-16941 {}} {130 0 0 0-16838 {}}} SUCCS {{259 0 0 0-16943 {}} {130 0 0 0-16950 {}}} CYCLES {}}
set a(0-16943) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-121 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-16942 {}} {130 0 0 0-16838 {}}} SUCCS {{258 0 0 0-16947 {}} {130 0 0 0-16950 {}}} CYCLES {}}
set a(0-16944) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-122 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{130 0 0 0-16838 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-16945 {}} {130 0 0 0-16950 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-16945) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#4 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-123 LOC {3 1.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{259 0 0 0-16944 {}} {130 0 0 0-16838 {}}} SUCCS {{259 0 0 0-16946 {}} {130 0 0 0-16950 {}}} CYCLES {}}
set a(0-16946) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-124 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-16945 {}} {130 0 0 0-16838 {}}} SUCCS {{259 0 0 0-16947 {}} {130 0 0 0-16950 {}}} CYCLES {}}
set a(0-16947) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-125 LOC {4 0.0 4 0.8687499999999999 4 0.8687499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-16946 {}} {258 0 0 0-16943 {}} {130 0 0 0-16838 {}}} SUCCS {{259 0 0 0-16948 {}} {130 0 0 0-16950 {}}} CYCLES {}}
set a(0-16948) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-126 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-16947 {}} {130 0 0 0-16838 {}}} SUCCS {{259 0 0 0-16949 {}} {130 0 0 0-16950 {}}} CYCLES {}}
set a(0-16949) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-127 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-16948 {}} {130 0 0 0-16838 {}}} SUCCS {{259 0 0 0-16950 {}}} CYCLES {}}
set a(0-16950) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-128 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-16949 {}} {130 0 0 0-16948 {}} {130 0 0 0-16947 {}} {130 0 0 0-16946 {}} {130 0 0 0-16945 {}} {130 0 0 0-16944 {}} {130 0 0 0-16943 {}} {130 0 0 0-16942 {}} {130 0 0 0-16941 {}} {130 0 0 0-16838 {}}} SUCCS {{128 0 0 0-16958 {}} {64 0 0 0-16839 {}}} CYCLES {}}
set a(0-16951) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-129 LOC {1 0.118125 1 0.4671844 1 0.4671844 1 0.535934275 2 0.9999998749999999} PREDS {{258 0 0 0-16885 {}}} SUCCS {{258 0 0 0-16955 {}} {130 0 0 0-16839 {}} {258 0 0 0-17080 {}} {258 0 0 0-17205 {}} {258 0 0 0-17329 {}} {258 0 0 0-17454 {}} {258 0 0 0-17578 {}} {258 0 0 0-17702 {}} {258 0 0 0-17826 {}} {258 0 0 0-17951 {}} {258 0 0 0-18075 {}} {258 0 0 0-18199 {}} {258 0 0 0-18323 {}} {258 0 0 0-18447 {}} {258 0 0 0-18571 {}} {258 0 0 0-18695 {}} {258 0 0 0-18818 {}}} CYCLES {}}
set a(0-16952) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-130 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-16953 {}} {130 0 0 0-16839 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-16953) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#5 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-131 LOC {0 1.0 1 0.0 1 0.0 3 0.0046844} PREDS {{259 0 0 0-16952 {}}} SUCCS {{259 0 0 0-16954 {}} {130 0 0 0-16839 {}}} CYCLES {}}
set a(0-16954) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-132 LOC {0 1.0 1 0.5359343999999999 1 0.5359343999999999 3 0.0046844} PREDS {{259 0 0 0-16953 {}}} SUCCS {{259 0 0 0-16955 {}} {130 0 0 0-16839 {}}} CYCLES {}}
set a(0-16955) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-133 LOC {1 0.18687499999999999 1 0.5359343999999999 1 0.5359343999999999 1 0.9999998774999999 3 0.46874987749999997} PREDS {{259 0 0 0-16954 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-16956 {}} {258 0 3.750 0-16957 {}} {130 0 0 0-16839 {}}} CYCLES {}}
set a(0-16956) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-134 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 3.750 0-16955 {}}} SUCCS {{258 0 0 0-16839 {}}} CYCLES {}}
set a(0-16957) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-135 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{258 0 3.750 0-16955 {}}} SUCCS {{258 0 0 0-16839 {}}} CYCLES {}}
set a(0-16958) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-136 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-16950 {}} {772 0 0 0-16839 {}}} SUCCS {{259 0 0 0-16839 {}}} CYCLES {}}
set a(0-16959) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-137 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-16999 {}}} SUCCS {{259 0 0 0-16960 {}} {130 0 0 0-16998 {}} {256 0 0 0-16999 {}}} CYCLES {}}
set a(0-16960) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-138 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-16959 {}}} SUCCS {{258 0 0 0-16964 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16961) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-139 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-16962 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16962) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#6 TYPE READSLICE PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-140 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-16961 {}}} SUCCS {{259 0 0 0-16963 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16963) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-141 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-16962 {}}} SUCCS {{259 0 0 0-16964 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16964) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-142 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-16963 {}} {258 0 0 0-16960 {}}} SUCCS {{259 0 3.750 0-16965 {}} {258 0 3.750 0-16980 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16965) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-143 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-16964 {}} {774 0 3.750 0-16993 {}} {774 0 3.750 0-16980 {}}} SUCCS {{258 0 0 0-16975 {}} {256 0 0 0-16980 {}} {258 0 0 0-16982 {}} {256 0 0 0-16993 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16966) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-144 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-16967 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16967) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#7 TYPE READSLICE PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-145 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-16966 {}}} SUCCS {{259 0 0 0-16968 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16968) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-146 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-16967 {}}} SUCCS {{258 0 0 0-16970 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16969) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-147 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-16970 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16970) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#27 TYPE ACCU DELAY {1.03 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-148 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-16969 {}} {258 0 0 0-16968 {}}} SUCCS {{258 0 0 0-16973 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16971) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-149 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-16999 {}}} SUCCS {{259 0 0 0-16972 {}} {130 0 0 0-16998 {}} {256 0 0 0-16999 {}}} CYCLES {}}
set a(0-16972) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-150 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-16971 {}}} SUCCS {{259 0 0 0-16973 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16973) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-151 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-16972 {}} {258 0 0 0-16970 {}}} SUCCS {{259 0 3.750 0-16974 {}} {258 0 3.750 0-16993 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16974) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-152 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-16973 {}} {774 0 3.750 0-16993 {}} {774 0 3.750 0-16980 {}}} SUCCS {{259 0 0 0-16975 {}} {256 0 0 0-16980 {}} {258 0 0 0-16981 {}} {256 0 0 0-16993 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16975) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-153 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-16974 {}} {258 0 0 0-16965 {}}} SUCCS {{259 0 0 0-16976 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16976) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-154 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-16975 {}} {128 0 0 0-16978 {}}} SUCCS {{258 0 0 0-16978 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16977) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-155 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-16978 {}}} SUCCS {{259 0 0 0-16978 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16978) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-156 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-16977 {}} {258 0 0 0-16976 {}}} SUCCS {{128 0 0 0-16976 {}} {128 0 0 0-16977 {}} {259 0 0 0-16979 {}}} CYCLES {}}
set a(0-16979) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-157 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-16978 {}}} SUCCS {{259 0 3.750 0-16980 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16980) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-158 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-16980 {}} {259 0 3.750 0-16979 {}} {256 0 0 0-16974 {}} {256 0 0 0-16965 {}} {258 0 3.750 0-16964 {}} {774 0 0 0-16993 {}}} SUCCS {{774 0 3.750 0-16965 {}} {774 0 3.750 0-16974 {}} {774 0 0 0-16980 {}} {258 0 0 0-16993 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16981) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-159 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-16974 {}}} SUCCS {{259 0 0 0-16982 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16982) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-160 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-16981 {}} {258 0 0 0-16965 {}}} SUCCS {{259 0 0 0-16983 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16983) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-161 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-16982 {}} {128 0 0 0-16985 {}}} SUCCS {{258 0 0 0-16985 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16984) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-162 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-16985 {}}} SUCCS {{259 0 0 0-16985 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16985) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-163 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-16984 {}} {258 0 0 0-16983 {}}} SUCCS {{128 0 0 0-16983 {}} {128 0 0 0-16984 {}} {259 0 0 0-16986 {}}} CYCLES {}}
set a(0-16986) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-164 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-16985 {}}} SUCCS {{259 0 0 0-16987 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16987) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-165 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-16986 {}} {128 0 0 0-16991 {}}} SUCCS {{258 0 0 0-16991 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16988) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-166 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-16991 {}}} SUCCS {{258 0 0 0-16991 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16989) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-167 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-16991 {}}} SUCCS {{258 0 0 0-16991 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16990) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-168 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-16991 {}}} SUCCS {{259 0 0 0-16991 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16991) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-169 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-16990 {}} {258 0 0 0-16989 {}} {258 0 0 0-16988 {}} {258 0 0 0-16987 {}}} SUCCS {{128 0 0 0-16987 {}} {128 0 0 0-16988 {}} {128 0 0 0-16989 {}} {128 0 0 0-16990 {}} {259 0 0 0-16992 {}}} CYCLES {}}
set a(0-16992) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-170 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-16991 {}}} SUCCS {{259 0 3.750 0-16993 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16993) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-171 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-16993 {}} {259 0 3.750 0-16992 {}} {258 0 0 0-16980 {}} {256 0 0 0-16974 {}} {258 0 3.750 0-16973 {}} {256 0 0 0-16965 {}}} SUCCS {{774 0 3.750 0-16965 {}} {774 0 3.750 0-16974 {}} {774 0 0 0-16980 {}} {774 0 0 0-16993 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16994) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-16999 {}}} SUCCS {{259 0 0 0-16995 {}} {130 0 0 0-16998 {}} {256 0 0 0-16999 {}}} CYCLES {}}
set a(0-16995) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-173 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-16994 {}}} SUCCS {{259 0 0 0-16996 {}} {130 0 0 0-16998 {}}} CYCLES {}}
set a(0-16996) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-174 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-16995 {}}} SUCCS {{259 0 0 0-16997 {}} {130 0 0 0-16998 {}} {258 0 0 0-16999 {}}} CYCLES {}}
set a(0-16997) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-175 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-16996 {}}} SUCCS {{259 0 0 0-16998 {}}} CYCLES {}}
set a(0-16998) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16839 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-176 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-16997 {}} {130 0 0 0-16996 {}} {130 0 0 0-16995 {}} {130 0 0 0-16994 {}} {130 0 0 0-16993 {}} {130 0 0 0-16992 {}} {130 0 0 0-16990 {}} {130 0 0 0-16989 {}} {130 0 0 0-16988 {}} {130 0 0 0-16987 {}} {130 0 0 0-16986 {}} {130 0 0 0-16984 {}} {130 0 0 0-16983 {}} {130 0 0 0-16982 {}} {130 0 0 0-16981 {}} {130 0 0 0-16980 {}} {130 0 0 0-16979 {}} {130 0 0 0-16977 {}} {130 0 0 0-16976 {}} {130 0 0 0-16975 {}} {130 0 0 0-16974 {}} {130 0 0 0-16973 {}} {130 0 0 0-16972 {}} {130 0 0 0-16971 {}} {130 0 0 0-16970 {}} {130 0 0 0-16969 {}} {130 0 0 0-16968 {}} {130 0 0 0-16967 {}} {130 0 0 0-16966 {}} {130 0 0 0-16965 {}} {130 0 0 0-16964 {}} {130 0 0 0-16963 {}} {130 0 0 0-16962 {}} {130 0 0 0-16961 {}} {130 0 0 0-16960 {}} {130 0 0 0-16959 {}}} SUCCS {{129 0 0 0-16999 {}}} CYCLES {}}
set a(0-16999) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16839 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-16999 {}} {129 0 0 0-16998 {}} {258 0 0 0-16996 {}} {256 0 0 0-16994 {}} {256 0 0 0-16971 {}} {256 0 0 0-16959 {}}} SUCCS {{774 0 0 0-16959 {}} {774 0 0 0-16971 {}} {774 0 0 0-16994 {}} {772 0 0 0-16999 {}}} CYCLES {}}
set a(0-16839) {CHI {0-16959 0-16960 0-16961 0-16962 0-16963 0-16964 0-16965 0-16966 0-16967 0-16968 0-16969 0-16970 0-16971 0-16972 0-16973 0-16974 0-16975 0-16976 0-16977 0-16978 0-16979 0-16980 0-16981 0-16982 0-16983 0-16984 0-16985 0-16986 0-16987 0-16988 0-16989 0-16990 0-16991 0-16992 0-16993 0-16994 0-16995 0-16996 0-16997 0-16998 0-16999} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-177 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-16958 {}} {258 0 0 0-16957 {}} {258 0 0 0-16956 {}} {130 0 0 0-16955 {}} {130 0 0 0-16954 {}} {130 0 0 0-16953 {}} {130 0 0 0-16952 {}} {130 0 0 0-16951 {}} {64 0 0 0-16950 {}} {64 0 0 0-16838 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-16958 {}} {131 0 0 0-17000 {}} {130 0 0 0-17001 {}} {130 0 0 0-17002 {}} {130 0 0 0-17003 {}} {130 0 0 0-17004 {}} {130 0 0 0-17005 {}} {130 0 0 0-17006 {}} {130 0 0 0-17007 {}} {130 0 0 0-17008 {}} {130 0 0 0-17009 {}} {64 0 0 0-16840 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17000) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-178 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{131 0 0 0-16839 {}}} SUCCS {{259 0 0 0-17001 {}} {130 0 0 0-17009 {}}} CYCLES {}}
set a(0-17001) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-179 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-17000 {}} {130 0 0 0-16839 {}}} SUCCS {{259 0 0 0-17002 {}} {130 0 0 0-17009 {}}} CYCLES {}}
set a(0-17002) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-180 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-17001 {}} {130 0 0 0-16839 {}}} SUCCS {{258 0 0 0-17006 {}} {130 0 0 0-17009 {}}} CYCLES {}}
set a(0-17003) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-181 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{130 0 0 0-16839 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17004 {}} {130 0 0 0-17009 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17004) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#8 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-182 LOC {4 1.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{259 0 0 0-17003 {}} {130 0 0 0-16839 {}}} SUCCS {{259 0 0 0-17005 {}} {130 0 0 0-17009 {}}} CYCLES {}}
set a(0-17005) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-183 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-17004 {}} {130 0 0 0-16839 {}}} SUCCS {{259 0 0 0-17006 {}} {130 0 0 0-17009 {}}} CYCLES {}}
set a(0-17006) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-184 LOC {5 0.0 5 0.8687499999999999 5 0.8687499999999999 5 0.9999998749999999 5 0.9999998749999999} PREDS {{259 0 0 0-17005 {}} {258 0 0 0-17002 {}} {130 0 0 0-16839 {}}} SUCCS {{259 0 0 0-17007 {}} {130 0 0 0-17009 {}}} CYCLES {}}
set a(0-17007) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-185 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-17006 {}} {130 0 0 0-16839 {}}} SUCCS {{259 0 0 0-17008 {}} {130 0 0 0-17009 {}}} CYCLES {}}
set a(0-17008) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-186 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-17007 {}} {130 0 0 0-16839 {}}} SUCCS {{259 0 0 0-17009 {}}} CYCLES {}}
set a(0-17009) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-187 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-17008 {}} {130 0 0 0-17007 {}} {130 0 0 0-17006 {}} {130 0 0 0-17005 {}} {130 0 0 0-17004 {}} {130 0 0 0-17003 {}} {130 0 0 0-17002 {}} {130 0 0 0-17001 {}} {130 0 0 0-17000 {}} {130 0 0 0-16839 {}}} SUCCS {{128 0 0 0-17019 {}} {64 0 0 0-16840 {}}} CYCLES {}}
set a(0-17010) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-188 LOC {1 0.118125 2 0.4671844 2 0.4671844 2 0.535934275 3 0.9999998749999999} PREDS {{258 0 0 0-16885 {}}} SUCCS {{258 0 0 0-17014 {}} {130 0 0 0-16840 {}} {258 0 0 0-17263 {}} {258 0 0 0-17512 {}} {258 0 0 0-17760 {}} {258 0 0 0-18009 {}} {258 0 0 0-18257 {}} {258 0 0 0-18505 {}} {258 0 0 0-18753 {}}} CYCLES {}}
set a(0-17011) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-189 LOC {0 1.0 2 0.0 2 0.0 2 0.0 4 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17012 {}} {130 0 0 0-16840 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17012) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#9 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-190 LOC {0 1.0 2 0.0 2 0.0 4 0.0046844} PREDS {{259 0 0 0-17011 {}}} SUCCS {{259 0 0 0-17013 {}} {130 0 0 0-16840 {}}} CYCLES {}}
set a(0-17013) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-191 LOC {0 1.0 2 0.5359343999999999 2 0.5359343999999999 4 0.0046844} PREDS {{259 0 0 0-17012 {}}} SUCCS {{259 0 0 0-17014 {}} {130 0 0 0-16840 {}}} CYCLES {}}
set a(0-17014) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-192 LOC {1 0.18687499999999999 2 0.5359343999999999 2 0.5359343999999999 2 0.9999998774999999 4 0.46874987749999997} PREDS {{259 0 0 0-17013 {}} {258 0 0 0-17010 {}}} SUCCS {{259 0 0 0-17015 {}} {258 0 0 0-17017 {}} {130 0 0 0-16840 {}}} CYCLES {}}
set a(0-17015) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#63 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-193 LOC {1 0.6509406 4 0.46875 4 0.46875 4 0.46875} PREDS {{259 0 0 0-17014 {}}} SUCCS {{259 0 3.750 0-17016 {}} {130 0 0 0-16840 {}}} CYCLES {}}
set a(0-17016) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-194 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.750 0-17015 {}}} SUCCS {{258 0 0 0-16840 {}}} CYCLES {}}
set a(0-17017) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-195 LOC {1 0.6509406 4 0.46875 4 0.46875 4 0.46875} PREDS {{258 0 0 0-17014 {}}} SUCCS {{259 0 3.750 0-17018 {}} {130 0 0 0-16840 {}}} CYCLES {}}
set a(0-17018) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-196 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.750 0-17017 {}}} SUCCS {{258 0 0 0-16840 {}}} CYCLES {}}
set a(0-17019) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-197 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-17009 {}} {772 0 0 0-16840 {}}} SUCCS {{259 0 0 0-16840 {}}} CYCLES {}}
set a(0-17020) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-198 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {{774 0 0 0-17066 {}}} SUCCS {{259 0 0 0-17021 {}} {130 0 0 0-17065 {}} {256 0 0 0-17066 {}}} CYCLES {}}
set a(0-17021) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(9-1) TYPE READSLICE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-199 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-17020 {}}} SUCCS {{258 0 0 0-17025 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17022) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-200 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {} SUCCS {{259 0 0 0-17023 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17023) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#10 TYPE READSLICE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-201 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-17022 {}}} SUCCS {{259 0 0 0-17024 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17024) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-202 LOC {0 1.0 1 0.34125 1 0.34125 1 0.34125} PREDS {{259 0 0 0-17023 {}}} SUCCS {{259 0 0 0-17025 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17025) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.02 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-203 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17024 {}} {258 0 0 0-17021 {}}} SUCCS {{258 0 0 0-17028 {}} {258 0 0 0-17046 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17026) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-204 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-17066 {}}} SUCCS {{259 0 0 0-17027 {}} {130 0 0 0-17065 {}} {256 0 0 0-17066 {}}} CYCLES {}}
set a(0-17027) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(0)#1 TYPE READSLICE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-205 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-17026 {}}} SUCCS {{259 0 0 0-17028 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17028) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-206 LOC {1 0.1275 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-17027 {}} {258 0 0 0-17025 {}}} SUCCS {{259 0 3.750 0-17029 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17029) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-207 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17028 {}} {774 0 3.750 0-17060 {}} {774 0 3.750 0-17047 {}}} SUCCS {{258 0 0 0-17039 {}} {256 0 0 0-17047 {}} {258 0 0 0-17049 {}} {256 0 0 0-17060 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17030) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-208 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17031 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17031) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#11 TYPE READSLICE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-209 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17030 {}}} SUCCS {{259 0 0 0-17032 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17032) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-210 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17031 {}}} SUCCS {{258 0 0 0-17034 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17033) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-211 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17034 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17034) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#28 TYPE ACCU DELAY {1.03 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-212 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17033 {}} {258 0 0 0-17032 {}}} SUCCS {{258 0 0 0-17037 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17035) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-213 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17066 {}}} SUCCS {{259 0 0 0-17036 {}} {130 0 0 0-17065 {}} {256 0 0 0-17066 {}}} CYCLES {}}
set a(0-17036) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-214 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17035 {}}} SUCCS {{259 0 0 0-17037 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17037) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-215 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17036 {}} {258 0 0 0-17034 {}}} SUCCS {{259 0 3.750 0-17038 {}} {258 0 3.750 0-17060 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17038) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-216 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17037 {}} {774 0 3.750 0-17060 {}} {774 0 3.750 0-17047 {}}} SUCCS {{259 0 0 0-17039 {}} {256 0 0 0-17047 {}} {258 0 0 0-17048 {}} {256 0 0 0-17060 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17039) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-217 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17038 {}} {258 0 0 0-17029 {}}} SUCCS {{259 0 0 0-17040 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17040) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-218 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17039 {}} {128 0 0 0-17042 {}}} SUCCS {{258 0 0 0-17042 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17041) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-219 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17042 {}}} SUCCS {{259 0 0 0-17042 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17042) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-220 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17041 {}} {258 0 0 0-17040 {}}} SUCCS {{128 0 0 0-17040 {}} {128 0 0 0-17041 {}} {259 0 0 0-17043 {}}} CYCLES {}}
set a(0-17043) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-221 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17042 {}}} SUCCS {{258 0 3.750 0-17047 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17044) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-222 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-17066 {}}} SUCCS {{259 0 0 0-17045 {}} {130 0 0 0-17065 {}} {256 0 0 0-17066 {}}} CYCLES {}}
set a(0-17045) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#3)(0) TYPE READSLICE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-223 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-17044 {}}} SUCCS {{259 0 0 0-17046 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17046) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-224 LOC {1 0.1275 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17045 {}} {258 0 0 0-17025 {}}} SUCCS {{259 0 3.750 0-17047 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17047) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-225 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17047 {}} {259 0 3.750 0-17046 {}} {258 0 3.750 0-17043 {}} {256 0 0 0-17038 {}} {256 0 0 0-17029 {}} {774 0 0 0-17060 {}}} SUCCS {{774 0 3.750 0-17029 {}} {774 0 3.750 0-17038 {}} {774 0 0 0-17047 {}} {258 0 0 0-17060 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17048) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-226 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17038 {}}} SUCCS {{259 0 0 0-17049 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17049) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-227 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17048 {}} {258 0 0 0-17029 {}}} SUCCS {{259 0 0 0-17050 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17050) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-228 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17049 {}} {128 0 0 0-17052 {}}} SUCCS {{258 0 0 0-17052 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17051) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-229 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17052 {}}} SUCCS {{259 0 0 0-17052 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17052) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-230 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17051 {}} {258 0 0 0-17050 {}}} SUCCS {{128 0 0 0-17050 {}} {128 0 0 0-17051 {}} {259 0 0 0-17053 {}}} CYCLES {}}
set a(0-17053) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-231 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17052 {}}} SUCCS {{259 0 0 0-17054 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17054) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-232 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17053 {}} {128 0 0 0-17058 {}}} SUCCS {{258 0 0 0-17058 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17055) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-233 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17058 {}}} SUCCS {{258 0 0 0-17058 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17056) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-234 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17058 {}}} SUCCS {{258 0 0 0-17058 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17057) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-235 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17058 {}}} SUCCS {{259 0 0 0-17058 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17058) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-236 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17057 {}} {258 0 0 0-17056 {}} {258 0 0 0-17055 {}} {258 0 0 0-17054 {}}} SUCCS {{128 0 0 0-17054 {}} {128 0 0 0-17055 {}} {128 0 0 0-17056 {}} {128 0 0 0-17057 {}} {259 0 0 0-17059 {}}} CYCLES {}}
set a(0-17059) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-237 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17058 {}}} SUCCS {{259 0 3.750 0-17060 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17060) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-238 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17060 {}} {259 0 3.750 0-17059 {}} {258 0 0 0-17047 {}} {256 0 0 0-17038 {}} {258 0 3.750 0-17037 {}} {256 0 0 0-17029 {}}} SUCCS {{774 0 3.750 0-17029 {}} {774 0 3.750 0-17038 {}} {774 0 0 0-17047 {}} {774 0 0 0-17060 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17061) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-239 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17066 {}}} SUCCS {{259 0 0 0-17062 {}} {130 0 0 0-17065 {}} {256 0 0 0-17066 {}}} CYCLES {}}
set a(0-17062) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-240 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17061 {}}} SUCCS {{259 0 0 0-17063 {}} {130 0 0 0-17065 {}}} CYCLES {}}
set a(0-17063) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-241 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17062 {}}} SUCCS {{259 0 0 0-17064 {}} {130 0 0 0-17065 {}} {258 0 0 0-17066 {}}} CYCLES {}}
set a(0-17064) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-242 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17063 {}}} SUCCS {{259 0 0 0-17065 {}}} CYCLES {}}
set a(0-17065) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16840 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-243 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17064 {}} {130 0 0 0-17063 {}} {130 0 0 0-17062 {}} {130 0 0 0-17061 {}} {130 0 0 0-17060 {}} {130 0 0 0-17059 {}} {130 0 0 0-17057 {}} {130 0 0 0-17056 {}} {130 0 0 0-17055 {}} {130 0 0 0-17054 {}} {130 0 0 0-17053 {}} {130 0 0 0-17051 {}} {130 0 0 0-17050 {}} {130 0 0 0-17049 {}} {130 0 0 0-17048 {}} {130 0 0 0-17047 {}} {130 0 0 0-17046 {}} {130 0 0 0-17045 {}} {130 0 0 0-17044 {}} {130 0 0 0-17043 {}} {130 0 0 0-17041 {}} {130 0 0 0-17040 {}} {130 0 0 0-17039 {}} {130 0 0 0-17038 {}} {130 0 0 0-17037 {}} {130 0 0 0-17036 {}} {130 0 0 0-17035 {}} {130 0 0 0-17034 {}} {130 0 0 0-17033 {}} {130 0 0 0-17032 {}} {130 0 0 0-17031 {}} {130 0 0 0-17030 {}} {130 0 0 0-17029 {}} {130 0 0 0-17028 {}} {130 0 0 0-17027 {}} {130 0 0 0-17026 {}} {130 0 0 0-17025 {}} {130 0 0 0-17024 {}} {130 0 0 0-17023 {}} {130 0 0 0-17022 {}} {130 0 0 0-17021 {}} {130 0 0 0-17020 {}}} SUCCS {{129 0 0 0-17066 {}}} CYCLES {}}
set a(0-17066) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16840 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17066 {}} {129 0 0 0-17065 {}} {258 0 0 0-17063 {}} {256 0 0 0-17061 {}} {256 0 0 0-17044 {}} {256 0 0 0-17035 {}} {256 0 0 0-17026 {}} {256 0 0 0-17020 {}}} SUCCS {{774 0 0 0-17020 {}} {774 0 0 0-17026 {}} {774 0 0 0-17035 {}} {774 0 0 0-17044 {}} {774 0 0 0-17061 {}} {772 0 0 0-17066 {}}} CYCLES {}}
set a(0-16840) {CHI {0-17020 0-17021 0-17022 0-17023 0-17024 0-17025 0-17026 0-17027 0-17028 0-17029 0-17030 0-17031 0-17032 0-17033 0-17034 0-17035 0-17036 0-17037 0-17038 0-17039 0-17040 0-17041 0-17042 0-17043 0-17044 0-17045 0-17046 0-17047 0-17048 0-17049 0-17050 0-17051 0-17052 0-17053 0-17054 0-17055 0-17056 0-17057 0-17058 0-17059 0-17060 0-17061 0-17062 0-17063 0-17064 0-17065 0-17066} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-244 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-17019 {}} {258 0 0 0-17018 {}} {130 0 0 0-17017 {}} {258 0 0 0-17016 {}} {130 0 0 0-17015 {}} {130 0 0 0-17014 {}} {130 0 0 0-17013 {}} {130 0 0 0-17012 {}} {130 0 0 0-17011 {}} {130 0 0 0-17010 {}} {64 0 0 0-17009 {}} {64 0 0 0-16839 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17019 {}} {131 0 0 0-17067 {}} {130 0 0 0-17068 {}} {130 0 0 0-17069 {}} {130 0 0 0-17070 {}} {130 0 0 0-17071 {}} {130 0 0 0-17072 {}} {130 0 0 0-17073 {}} {130 0 0 0-17074 {}} {130 0 0 0-17075 {}} {130 0 0 0-17076 {}} {64 0 0 0-16841 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17067) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-245 LOC {5 1.0 6 0.8724999999999999 6 0.8724999999999999 6 0.8724999999999999} PREDS {{131 0 0 0-16840 {}}} SUCCS {{259 0 0 0-17068 {}} {130 0 0 0-17076 {}}} CYCLES {}}
set a(0-17068) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-246 LOC {5 1.0 6 0.8724999999999999 6 0.8724999999999999 6 0.8724999999999999} PREDS {{259 0 0 0-17067 {}} {130 0 0 0-16840 {}}} SUCCS {{259 0 0 0-17069 {}} {130 0 0 0-17076 {}}} CYCLES {}}
set a(0-17069) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-247 LOC {5 1.0 6 0.8724999999999999 6 0.8724999999999999 6 0.8724999999999999} PREDS {{259 0 0 0-17068 {}} {130 0 0 0-16840 {}}} SUCCS {{258 0 0 0-17073 {}} {130 0 0 0-17076 {}}} CYCLES {}}
set a(0-17070) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-248 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8724999999999999} PREDS {{130 0 0 0-16840 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17071 {}} {130 0 0 0-17076 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17071) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#13 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-249 LOC {5 1.0 6 0.0 6 0.0 6 0.8724999999999999} PREDS {{259 0 0 0-17070 {}} {130 0 0 0-16840 {}}} SUCCS {{259 0 0 0-17072 {}} {130 0 0 0-17076 {}}} CYCLES {}}
set a(0-17072) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-250 LOC {5 1.0 6 0.8724999999999999 6 0.8724999999999999 6 0.8724999999999999} PREDS {{259 0 0 0-17071 {}} {130 0 0 0-16840 {}}} SUCCS {{259 0 0 0-17073 {}} {130 0 0 0-17076 {}}} CYCLES {}}
set a(0-17073) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-251 LOC {6 0.0 6 0.8724999999999999 6 0.8724999999999999 6 0.999999875 6 0.999999875} PREDS {{259 0 0 0-17072 {}} {258 0 0 0-17069 {}} {130 0 0 0-16840 {}}} SUCCS {{259 0 0 0-17074 {}} {130 0 0 0-17076 {}}} CYCLES {}}
set a(0-17074) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-252 LOC {6 0.1275 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-17073 {}} {130 0 0 0-16840 {}}} SUCCS {{259 0 0 0-17075 {}} {130 0 0 0-17076 {}}} CYCLES {}}
set a(0-17075) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-253 LOC {6 0.1275 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-17074 {}} {130 0 0 0-16840 {}}} SUCCS {{259 0 0 0-17076 {}}} CYCLES {}}
set a(0-17076) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-254 LOC {6 0.1275 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-17075 {}} {130 0 0 0-17074 {}} {130 0 0 0-17073 {}} {130 0 0 0-17072 {}} {130 0 0 0-17071 {}} {130 0 0 0-17070 {}} {130 0 0 0-17069 {}} {130 0 0 0-17068 {}} {130 0 0 0-17067 {}} {130 0 0 0-16840 {}}} SUCCS {{128 0 0 0-17083 {}} {64 0 0 0-16841 {}}} CYCLES {}}
set a(0-17077) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-255 LOC {0 1.0 3 0.0 3 0.0 3 0.0 5 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17078 {}} {130 0 0 0-16841 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17078) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#3 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-256 LOC {0 1.0 3 0.0 3 0.0 5 0.0046844} PREDS {{259 0 0 0-17077 {}}} SUCCS {{259 0 0 0-17079 {}} {130 0 0 0-16841 {}}} CYCLES {}}
set a(0-17079) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-257 LOC {0 1.0 3 0.5359343999999999 3 0.5359343999999999 5 0.0046844} PREDS {{259 0 0 0-17078 {}}} SUCCS {{259 0 0 0-17080 {}} {130 0 0 0-16841 {}}} CYCLES {}}
set a(0-17080) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-258 LOC {1 0.18687499999999999 3 0.5359343999999999 3 0.5359343999999999 3 0.9999998774999999 5 0.46874987749999997} PREDS {{259 0 0 0-17079 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-17081 {}} {258 0 3.750 0-17082 {}} {130 0 0 0-16841 {}}} CYCLES {}}
set a(0-17081) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-259 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-17080 {}}} SUCCS {{258 0 0 0-16841 {}}} CYCLES {}}
set a(0-17082) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-260 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 6 0.2999998749999999} PREDS {{258 0 3.750 0-17080 {}}} SUCCS {{258 0 0 0-16841 {}}} CYCLES {}}
set a(0-17083) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-261 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-17076 {}} {772 0 0 0-16841 {}}} SUCCS {{259 0 0 0-16841 {}}} CYCLES {}}
set a(0-17084) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-262 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17124 {}}} SUCCS {{259 0 0 0-17085 {}} {130 0 0 0-17123 {}} {256 0 0 0-17124 {}}} CYCLES {}}
set a(0-17085) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-263 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17084 {}}} SUCCS {{258 0 0 0-17089 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17086) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-264 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-17087 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17087) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#14 TYPE READSLICE PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-265 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17086 {}}} SUCCS {{259 0 0 0-17088 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17088) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-266 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-17087 {}}} SUCCS {{259 0 0 0-17089 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17089) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-267 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17088 {}} {258 0 0 0-17085 {}}} SUCCS {{259 0 3.750 0-17090 {}} {258 0 3.750 0-17105 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17090) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-268 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17089 {}} {774 0 3.750 0-17118 {}} {774 0 3.750 0-17105 {}}} SUCCS {{258 0 0 0-17100 {}} {256 0 0 0-17105 {}} {258 0 0 0-17107 {}} {256 0 0 0-17118 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17091) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-269 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17092 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17092) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#15 TYPE READSLICE PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-270 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17091 {}}} SUCCS {{259 0 0 0-17093 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17093) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-271 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17092 {}}} SUCCS {{258 0 0 0-17095 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17094) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-272 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17095 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17095) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#29 TYPE ACCU DELAY {1.03 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-273 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17094 {}} {258 0 0 0-17093 {}}} SUCCS {{258 0 0 0-17098 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17096) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-274 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17124 {}}} SUCCS {{259 0 0 0-17097 {}} {130 0 0 0-17123 {}} {256 0 0 0-17124 {}}} CYCLES {}}
set a(0-17097) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-275 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17096 {}}} SUCCS {{259 0 0 0-17098 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17098) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-276 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17097 {}} {258 0 0 0-17095 {}}} SUCCS {{259 0 3.750 0-17099 {}} {258 0 3.750 0-17118 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17099) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-277 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17098 {}} {774 0 3.750 0-17118 {}} {774 0 3.750 0-17105 {}}} SUCCS {{259 0 0 0-17100 {}} {256 0 0 0-17105 {}} {258 0 0 0-17106 {}} {256 0 0 0-17118 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17100) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-278 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17099 {}} {258 0 0 0-17090 {}}} SUCCS {{259 0 0 0-17101 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17101) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-279 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17100 {}} {128 0 0 0-17103 {}}} SUCCS {{258 0 0 0-17103 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17102) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-280 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17103 {}}} SUCCS {{259 0 0 0-17103 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17103) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-281 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17102 {}} {258 0 0 0-17101 {}}} SUCCS {{128 0 0 0-17101 {}} {128 0 0 0-17102 {}} {259 0 0 0-17104 {}}} CYCLES {}}
set a(0-17104) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-282 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17103 {}}} SUCCS {{259 0 3.750 0-17105 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17105) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-283 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17105 {}} {259 0 3.750 0-17104 {}} {256 0 0 0-17099 {}} {256 0 0 0-17090 {}} {258 0 3.750 0-17089 {}} {774 0 0 0-17118 {}}} SUCCS {{774 0 3.750 0-17090 {}} {774 0 3.750 0-17099 {}} {774 0 0 0-17105 {}} {258 0 0 0-17118 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17106) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-284 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17099 {}}} SUCCS {{259 0 0 0-17107 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17107) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-285 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17106 {}} {258 0 0 0-17090 {}}} SUCCS {{259 0 0 0-17108 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17108) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-286 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17107 {}} {128 0 0 0-17110 {}}} SUCCS {{258 0 0 0-17110 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17109) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-287 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17110 {}}} SUCCS {{259 0 0 0-17110 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17110) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-288 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17109 {}} {258 0 0 0-17108 {}}} SUCCS {{128 0 0 0-17108 {}} {128 0 0 0-17109 {}} {259 0 0 0-17111 {}}} CYCLES {}}
set a(0-17111) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-289 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17110 {}}} SUCCS {{259 0 0 0-17112 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17112) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-290 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17111 {}} {128 0 0 0-17116 {}}} SUCCS {{258 0 0 0-17116 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17113) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-291 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17116 {}}} SUCCS {{258 0 0 0-17116 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17114) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-292 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17116 {}}} SUCCS {{258 0 0 0-17116 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17115) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-293 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17116 {}}} SUCCS {{259 0 0 0-17116 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17116) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-294 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17115 {}} {258 0 0 0-17114 {}} {258 0 0 0-17113 {}} {258 0 0 0-17112 {}}} SUCCS {{128 0 0 0-17112 {}} {128 0 0 0-17113 {}} {128 0 0 0-17114 {}} {128 0 0 0-17115 {}} {259 0 0 0-17117 {}}} CYCLES {}}
set a(0-17117) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-295 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17116 {}}} SUCCS {{259 0 3.750 0-17118 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17118) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-296 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17118 {}} {259 0 3.750 0-17117 {}} {258 0 0 0-17105 {}} {256 0 0 0-17099 {}} {258 0 3.750 0-17098 {}} {256 0 0 0-17090 {}}} SUCCS {{774 0 3.750 0-17090 {}} {774 0 3.750 0-17099 {}} {774 0 0 0-17105 {}} {774 0 0 0-17118 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17119) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-297 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17124 {}}} SUCCS {{259 0 0 0-17120 {}} {130 0 0 0-17123 {}} {256 0 0 0-17124 {}}} CYCLES {}}
set a(0-17120) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-298 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17119 {}}} SUCCS {{259 0 0 0-17121 {}} {130 0 0 0-17123 {}}} CYCLES {}}
set a(0-17121) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-299 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17120 {}}} SUCCS {{259 0 0 0-17122 {}} {130 0 0 0-17123 {}} {258 0 0 0-17124 {}}} CYCLES {}}
set a(0-17122) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-300 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17121 {}}} SUCCS {{259 0 0 0-17123 {}}} CYCLES {}}
set a(0-17123) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16841 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-301 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17122 {}} {130 0 0 0-17121 {}} {130 0 0 0-17120 {}} {130 0 0 0-17119 {}} {130 0 0 0-17118 {}} {130 0 0 0-17117 {}} {130 0 0 0-17115 {}} {130 0 0 0-17114 {}} {130 0 0 0-17113 {}} {130 0 0 0-17112 {}} {130 0 0 0-17111 {}} {130 0 0 0-17109 {}} {130 0 0 0-17108 {}} {130 0 0 0-17107 {}} {130 0 0 0-17106 {}} {130 0 0 0-17105 {}} {130 0 0 0-17104 {}} {130 0 0 0-17102 {}} {130 0 0 0-17101 {}} {130 0 0 0-17100 {}} {130 0 0 0-17099 {}} {130 0 0 0-17098 {}} {130 0 0 0-17097 {}} {130 0 0 0-17096 {}} {130 0 0 0-17095 {}} {130 0 0 0-17094 {}} {130 0 0 0-17093 {}} {130 0 0 0-17092 {}} {130 0 0 0-17091 {}} {130 0 0 0-17090 {}} {130 0 0 0-17089 {}} {130 0 0 0-17088 {}} {130 0 0 0-17087 {}} {130 0 0 0-17086 {}} {130 0 0 0-17085 {}} {130 0 0 0-17084 {}}} SUCCS {{129 0 0 0-17124 {}}} CYCLES {}}
set a(0-17124) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16841 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17124 {}} {129 0 0 0-17123 {}} {258 0 0 0-17121 {}} {256 0 0 0-17119 {}} {256 0 0 0-17096 {}} {256 0 0 0-17084 {}}} SUCCS {{774 0 0 0-17084 {}} {774 0 0 0-17096 {}} {774 0 0 0-17119 {}} {772 0 0 0-17124 {}}} CYCLES {}}
set a(0-16841) {CHI {0-17084 0-17085 0-17086 0-17087 0-17088 0-17089 0-17090 0-17091 0-17092 0-17093 0-17094 0-17095 0-17096 0-17097 0-17098 0-17099 0-17100 0-17101 0-17102 0-17103 0-17104 0-17105 0-17106 0-17107 0-17108 0-17109 0-17110 0-17111 0-17112 0-17113 0-17114 0-17115 0-17116 0-17117 0-17118 0-17119 0-17120 0-17121 0-17122 0-17123 0-17124} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-302 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-17083 {}} {258 0 0 0-17082 {}} {258 0 0 0-17081 {}} {130 0 0 0-17080 {}} {130 0 0 0-17079 {}} {130 0 0 0-17078 {}} {130 0 0 0-17077 {}} {64 0 0 0-17076 {}} {64 0 0 0-16840 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17083 {}} {131 0 0 0-17125 {}} {130 0 0 0-17126 {}} {130 0 0 0-17127 {}} {130 0 0 0-17128 {}} {130 0 0 0-17129 {}} {130 0 0 0-17130 {}} {130 0 0 0-17131 {}} {130 0 0 0-17132 {}} {130 0 0 0-17133 {}} {130 0 0 0-17134 {}} {64 0 0 0-16842 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17125) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-303 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{131 0 0 0-16841 {}}} SUCCS {{259 0 0 0-17126 {}} {130 0 0 0-17134 {}}} CYCLES {}}
set a(0-17126) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-304 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-17125 {}} {130 0 0 0-16841 {}}} SUCCS {{259 0 0 0-17127 {}} {130 0 0 0-17134 {}}} CYCLES {}}
set a(0-17127) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-305 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-17126 {}} {130 0 0 0-16841 {}}} SUCCS {{258 0 0 0-17131 {}} {130 0 0 0-17134 {}}} CYCLES {}}
set a(0-17128) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-306 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{130 0 0 0-16841 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17129 {}} {130 0 0 0-17134 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17129) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#16 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-307 LOC {6 1.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17128 {}} {130 0 0 0-16841 {}}} SUCCS {{259 0 0 0-17130 {}} {130 0 0 0-17134 {}}} CYCLES {}}
set a(0-17130) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-308 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-17129 {}} {130 0 0 0-16841 {}}} SUCCS {{259 0 0 0-17131 {}} {130 0 0 0-17134 {}}} CYCLES {}}
set a(0-17131) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-309 LOC {7 0.0 7 0.8687499999999999 7 0.8687499999999999 7 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17130 {}} {258 0 0 0-17127 {}} {130 0 0 0-16841 {}}} SUCCS {{259 0 0 0-17132 {}} {130 0 0 0-17134 {}}} CYCLES {}}
set a(0-17132) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-310 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17131 {}} {130 0 0 0-16841 {}}} SUCCS {{259 0 0 0-17133 {}} {130 0 0 0-17134 {}}} CYCLES {}}
set a(0-17133) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-311 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17132 {}} {130 0 0 0-16841 {}}} SUCCS {{259 0 0 0-17134 {}}} CYCLES {}}
set a(0-17134) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-312 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17133 {}} {130 0 0 0-17132 {}} {130 0 0 0-17131 {}} {130 0 0 0-17130 {}} {130 0 0 0-17129 {}} {130 0 0 0-17128 {}} {130 0 0 0-17127 {}} {130 0 0 0-17126 {}} {130 0 0 0-17125 {}} {130 0 0 0-16841 {}}} SUCCS {{128 0 0 0-17144 {}} {64 0 0 0-16842 {}}} CYCLES {}}
set a(0-17135) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-313 LOC {1 0.118125 3 0.9312499999999999 3 0.9312499999999999 3 0.9999998749999999 5 0.9999998749999999} PREDS {{258 0 0 0-16885 {}}} SUCCS {{258 0 0 0-17139 {}} {130 0 0 0-16842 {}} {258 0 0 0-17636 {}} {258 0 0 0-18133 {}} {258 0 0 0-18629 {}}} CYCLES {}}
set a(0-17136) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-314 LOC {0 1.0 4 0.0 4 0.0 4 0.0 6 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17137 {}} {130 0 0 0-16842 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17137) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#17 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-315 LOC {0 1.0 4 0.0 4 0.0 6 0.0046844} PREDS {{259 0 0 0-17136 {}}} SUCCS {{259 0 0 0-17138 {}} {130 0 0 0-16842 {}}} CYCLES {}}
set a(0-17138) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-316 LOC {0 1.0 4 0.5359343999999999 4 0.5359343999999999 6 0.0046844} PREDS {{259 0 0 0-17137 {}}} SUCCS {{259 0 0 0-17139 {}} {130 0 0 0-16842 {}}} CYCLES {}}
set a(0-17139) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-317 LOC {1 0.18687499999999999 4 0.5359343999999999 4 0.5359343999999999 4 0.9999998774999999 6 0.46874987749999997} PREDS {{259 0 0 0-17138 {}} {258 0 0 0-17135 {}}} SUCCS {{259 0 0 0-17140 {}} {258 0 0 0-17142 {}} {130 0 0 0-16842 {}}} CYCLES {}}
set a(0-17140) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#64 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-318 LOC {1 0.6509406 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17139 {}}} SUCCS {{259 0 3.750 0-17141 {}} {130 0 0 0-16842 {}}} CYCLES {}}
set a(0-17141) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-319 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.750 0-17140 {}}} SUCCS {{258 0 0 0-16842 {}}} CYCLES {}}
set a(0-17142) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-320 LOC {1 0.6509406 6 0.46875 6 0.46875 6 0.46875} PREDS {{258 0 0 0-17139 {}}} SUCCS {{259 0 3.750 0-17143 {}} {130 0 0 0-16842 {}}} CYCLES {}}
set a(0-17143) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-321 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.750 0-17142 {}}} SUCCS {{258 0 0 0-16842 {}}} CYCLES {}}
set a(0-17144) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-322 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-17134 {}} {772 0 0 0-16842 {}}} SUCCS {{259 0 0 0-16842 {}}} CYCLES {}}
set a(0-17145) {AREA_SCORE {} NAME VEC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{774 0 0 0-17191 {}}} SUCCS {{259 0 0 0-17146 {}} {130 0 0 0-17190 {}} {256 0 0 0-17191 {}}} CYCLES {}}
set a(0-17146) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#5)(9-2) TYPE READSLICE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-324 LOC {0 1.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{259 0 0 0-17145 {}}} SUCCS {{258 0 0 0-17150 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17147) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-325 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {} SUCCS {{259 0 0 0-17148 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17148) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#18 TYPE READSLICE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-326 LOC {0 1.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{259 0 0 0-17147 {}}} SUCCS {{259 0 0 0-17149 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17149) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-327 LOC {0 1.0 1 0.34312499999999996 1 0.34312499999999996 1 0.34312499999999996} PREDS {{259 0 0 0-17148 {}}} SUCCS {{259 0 0 0-17150 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17150) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.01 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-328 LOC {1 0.0 1 0.34312499999999996 1 0.34312499999999996 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17149 {}} {258 0 0 0-17146 {}}} SUCCS {{258 0 0 0-17153 {}} {258 0 0 0-17171 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17151) {AREA_SCORE {} NAME VEC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-329 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-17191 {}}} SUCCS {{259 0 0 0-17152 {}} {130 0 0 0-17190 {}} {256 0 0 0-17191 {}}} CYCLES {}}
set a(0-17152) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#5)(1-0)#1 TYPE READSLICE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-330 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-17151 {}}} SUCCS {{259 0 0 0-17153 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17153) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-331 LOC {1 0.125625 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-17152 {}} {258 0 0 0-17150 {}}} SUCCS {{259 0 3.750 0-17154 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17154) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-332 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17153 {}} {774 0 3.750 0-17185 {}} {774 0 3.750 0-17172 {}}} SUCCS {{258 0 0 0-17164 {}} {256 0 0 0-17172 {}} {258 0 0 0-17174 {}} {256 0 0 0-17185 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17155) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-333 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17156 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17156) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#19 TYPE READSLICE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-334 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17155 {}}} SUCCS {{259 0 0 0-17157 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17157) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-335 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17156 {}}} SUCCS {{258 0 0 0-17159 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17158) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-336 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17159 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17159) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#30 TYPE ACCU DELAY {1.03 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-337 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17158 {}} {258 0 0 0-17157 {}}} SUCCS {{258 0 0 0-17162 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17160) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-338 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17191 {}}} SUCCS {{259 0 0 0-17161 {}} {130 0 0 0-17190 {}} {256 0 0 0-17191 {}}} CYCLES {}}
set a(0-17161) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-339 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17160 {}}} SUCCS {{259 0 0 0-17162 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17162) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-340 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17161 {}} {258 0 0 0-17159 {}}} SUCCS {{259 0 3.750 0-17163 {}} {258 0 3.750 0-17185 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17163) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-341 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17162 {}} {774 0 3.750 0-17185 {}} {774 0 3.750 0-17172 {}}} SUCCS {{259 0 0 0-17164 {}} {256 0 0 0-17172 {}} {258 0 0 0-17173 {}} {256 0 0 0-17185 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17164) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-342 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17163 {}} {258 0 0 0-17154 {}}} SUCCS {{259 0 0 0-17165 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17165) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-343 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17164 {}} {128 0 0 0-17167 {}}} SUCCS {{258 0 0 0-17167 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17166) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-344 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17167 {}}} SUCCS {{259 0 0 0-17167 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17167) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-345 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17166 {}} {258 0 0 0-17165 {}}} SUCCS {{128 0 0 0-17165 {}} {128 0 0 0-17166 {}} {259 0 0 0-17168 {}}} CYCLES {}}
set a(0-17168) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-346 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17167 {}}} SUCCS {{258 0 3.750 0-17172 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17169) {AREA_SCORE {} NAME VEC_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-347 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-17191 {}}} SUCCS {{259 0 0 0-17170 {}} {130 0 0 0-17190 {}} {256 0 0 0-17191 {}}} CYCLES {}}
set a(0-17170) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#5)(1-0) TYPE READSLICE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-348 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-17169 {}}} SUCCS {{259 0 0 0-17171 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17171) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-349 LOC {1 0.125625 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17170 {}} {258 0 0 0-17150 {}}} SUCCS {{259 0 3.750 0-17172 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17172) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-350 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17172 {}} {259 0 3.750 0-17171 {}} {258 0 3.750 0-17168 {}} {256 0 0 0-17163 {}} {256 0 0 0-17154 {}} {774 0 0 0-17185 {}}} SUCCS {{774 0 3.750 0-17154 {}} {774 0 3.750 0-17163 {}} {774 0 0 0-17172 {}} {258 0 0 0-17185 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17173) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-351 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17163 {}}} SUCCS {{259 0 0 0-17174 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17174) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-352 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17173 {}} {258 0 0 0-17154 {}}} SUCCS {{259 0 0 0-17175 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17175) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-353 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17174 {}} {128 0 0 0-17177 {}}} SUCCS {{258 0 0 0-17177 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17176) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-354 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17177 {}}} SUCCS {{259 0 0 0-17177 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17177) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-355 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17176 {}} {258 0 0 0-17175 {}}} SUCCS {{128 0 0 0-17175 {}} {128 0 0 0-17176 {}} {259 0 0 0-17178 {}}} CYCLES {}}
set a(0-17178) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-356 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17177 {}}} SUCCS {{259 0 0 0-17179 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17179) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-357 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17178 {}} {128 0 0 0-17183 {}}} SUCCS {{258 0 0 0-17183 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17180) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-358 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17183 {}}} SUCCS {{258 0 0 0-17183 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17181) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-359 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17183 {}}} SUCCS {{258 0 0 0-17183 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17182) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-360 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17183 {}}} SUCCS {{259 0 0 0-17183 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17183) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-361 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17182 {}} {258 0 0 0-17181 {}} {258 0 0 0-17180 {}} {258 0 0 0-17179 {}}} SUCCS {{128 0 0 0-17179 {}} {128 0 0 0-17180 {}} {128 0 0 0-17181 {}} {128 0 0 0-17182 {}} {259 0 0 0-17184 {}}} CYCLES {}}
set a(0-17184) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-362 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17183 {}}} SUCCS {{259 0 3.750 0-17185 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17185) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-363 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17185 {}} {259 0 3.750 0-17184 {}} {258 0 0 0-17172 {}} {256 0 0 0-17163 {}} {258 0 3.750 0-17162 {}} {256 0 0 0-17154 {}}} SUCCS {{774 0 3.750 0-17154 {}} {774 0 3.750 0-17163 {}} {774 0 0 0-17172 {}} {774 0 0 0-17185 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17186) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-364 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17191 {}}} SUCCS {{259 0 0 0-17187 {}} {130 0 0 0-17190 {}} {256 0 0 0-17191 {}}} CYCLES {}}
set a(0-17187) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-365 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17186 {}}} SUCCS {{259 0 0 0-17188 {}} {130 0 0 0-17190 {}}} CYCLES {}}
set a(0-17188) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-366 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17187 {}}} SUCCS {{259 0 0 0-17189 {}} {130 0 0 0-17190 {}} {258 0 0 0-17191 {}}} CYCLES {}}
set a(0-17189) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-367 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17188 {}}} SUCCS {{259 0 0 0-17190 {}}} CYCLES {}}
set a(0-17190) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16842 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-368 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17189 {}} {130 0 0 0-17188 {}} {130 0 0 0-17187 {}} {130 0 0 0-17186 {}} {130 0 0 0-17185 {}} {130 0 0 0-17184 {}} {130 0 0 0-17182 {}} {130 0 0 0-17181 {}} {130 0 0 0-17180 {}} {130 0 0 0-17179 {}} {130 0 0 0-17178 {}} {130 0 0 0-17176 {}} {130 0 0 0-17175 {}} {130 0 0 0-17174 {}} {130 0 0 0-17173 {}} {130 0 0 0-17172 {}} {130 0 0 0-17171 {}} {130 0 0 0-17170 {}} {130 0 0 0-17169 {}} {130 0 0 0-17168 {}} {130 0 0 0-17166 {}} {130 0 0 0-17165 {}} {130 0 0 0-17164 {}} {130 0 0 0-17163 {}} {130 0 0 0-17162 {}} {130 0 0 0-17161 {}} {130 0 0 0-17160 {}} {130 0 0 0-17159 {}} {130 0 0 0-17158 {}} {130 0 0 0-17157 {}} {130 0 0 0-17156 {}} {130 0 0 0-17155 {}} {130 0 0 0-17154 {}} {130 0 0 0-17153 {}} {130 0 0 0-17152 {}} {130 0 0 0-17151 {}} {130 0 0 0-17150 {}} {130 0 0 0-17149 {}} {130 0 0 0-17148 {}} {130 0 0 0-17147 {}} {130 0 0 0-17146 {}} {130 0 0 0-17145 {}}} SUCCS {{129 0 0 0-17191 {}}} CYCLES {}}
set a(0-17191) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16842 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17191 {}} {129 0 0 0-17190 {}} {258 0 0 0-17188 {}} {256 0 0 0-17186 {}} {256 0 0 0-17169 {}} {256 0 0 0-17160 {}} {256 0 0 0-17151 {}} {256 0 0 0-17145 {}}} SUCCS {{774 0 0 0-17145 {}} {774 0 0 0-17151 {}} {774 0 0 0-17160 {}} {774 0 0 0-17169 {}} {774 0 0 0-17186 {}} {772 0 0 0-17191 {}}} CYCLES {}}
set a(0-16842) {CHI {0-17145 0-17146 0-17147 0-17148 0-17149 0-17150 0-17151 0-17152 0-17153 0-17154 0-17155 0-17156 0-17157 0-17158 0-17159 0-17160 0-17161 0-17162 0-17163 0-17164 0-17165 0-17166 0-17167 0-17168 0-17169 0-17170 0-17171 0-17172 0-17173 0-17174 0-17175 0-17176 0-17177 0-17178 0-17179 0-17180 0-17181 0-17182 0-17183 0-17184 0-17185 0-17186 0-17187 0-17188 0-17189 0-17190 0-17191} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-369 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17144 {}} {258 0 0 0-17143 {}} {130 0 0 0-17142 {}} {258 0 0 0-17141 {}} {130 0 0 0-17140 {}} {130 0 0 0-17139 {}} {130 0 0 0-17138 {}} {130 0 0 0-17137 {}} {130 0 0 0-17136 {}} {130 0 0 0-17135 {}} {64 0 0 0-17134 {}} {64 0 0 0-16841 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17144 {}} {131 0 0 0-17192 {}} {130 0 0 0-17193 {}} {130 0 0 0-17194 {}} {130 0 0 0-17195 {}} {130 0 0 0-17196 {}} {130 0 0 0-17197 {}} {130 0 0 0-17198 {}} {130 0 0 0-17199 {}} {130 0 0 0-17200 {}} {130 0 0 0-17201 {}} {64 0 0 0-16843 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17192) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-370 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{131 0 0 0-16842 {}}} SUCCS {{259 0 0 0-17193 {}} {130 0 0 0-17201 {}}} CYCLES {}}
set a(0-17193) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-371 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-17192 {}} {130 0 0 0-16842 {}}} SUCCS {{259 0 0 0-17194 {}} {130 0 0 0-17201 {}}} CYCLES {}}
set a(0-17194) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-372 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-17193 {}} {130 0 0 0-16842 {}}} SUCCS {{258 0 0 0-17198 {}} {130 0 0 0-17201 {}}} CYCLES {}}
set a(0-17195) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-373 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{130 0 0 0-16842 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17196 {}} {130 0 0 0-17201 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17196) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#20 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-374 LOC {7 1.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{259 0 0 0-17195 {}} {130 0 0 0-16842 {}}} SUCCS {{259 0 0 0-17197 {}} {130 0 0 0-17201 {}}} CYCLES {}}
set a(0-17197) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-375 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-17196 {}} {130 0 0 0-16842 {}}} SUCCS {{259 0 0 0-17198 {}} {130 0 0 0-17201 {}}} CYCLES {}}
set a(0-17198) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-376 LOC {8 0.0 8 0.8687499999999999 8 0.8687499999999999 8 0.9999998749999999 8 0.9999998749999999} PREDS {{259 0 0 0-17197 {}} {258 0 0 0-17194 {}} {130 0 0 0-16842 {}}} SUCCS {{259 0 0 0-17199 {}} {130 0 0 0-17201 {}}} CYCLES {}}
set a(0-17199) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-377 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-17198 {}} {130 0 0 0-16842 {}}} SUCCS {{259 0 0 0-17200 {}} {130 0 0 0-17201 {}}} CYCLES {}}
set a(0-17200) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-378 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-17199 {}} {130 0 0 0-16842 {}}} SUCCS {{259 0 0 0-17201 {}}} CYCLES {}}
set a(0-17201) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-379 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-17200 {}} {130 0 0 0-17199 {}} {130 0 0 0-17198 {}} {130 0 0 0-17197 {}} {130 0 0 0-17196 {}} {130 0 0 0-17195 {}} {130 0 0 0-17194 {}} {130 0 0 0-17193 {}} {130 0 0 0-17192 {}} {130 0 0 0-16842 {}}} SUCCS {{128 0 0 0-17208 {}} {64 0 0 0-16843 {}}} CYCLES {}}
set a(0-17202) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-380 LOC {0 1.0 5 0.0 5 0.0 5 0.0 7 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17203 {}} {130 0 0 0-16843 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17203) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#21 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-381 LOC {0 1.0 5 0.0 5 0.0 7 0.0046844} PREDS {{259 0 0 0-17202 {}}} SUCCS {{259 0 0 0-17204 {}} {130 0 0 0-16843 {}}} CYCLES {}}
set a(0-17204) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-382 LOC {0 1.0 5 0.5359343999999999 5 0.5359343999999999 7 0.0046844} PREDS {{259 0 0 0-17203 {}}} SUCCS {{259 0 0 0-17205 {}} {130 0 0 0-16843 {}}} CYCLES {}}
set a(0-17205) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-383 LOC {1 0.18687499999999999 5 0.5359343999999999 5 0.5359343999999999 5 0.9999998774999999 7 0.46874987749999997} PREDS {{259 0 0 0-17204 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-17206 {}} {258 0 3.750 0-17207 {}} {130 0 0 0-16843 {}}} CYCLES {}}
set a(0-17206) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-384 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 3.750 0-17205 {}}} SUCCS {{258 0 0 0-16843 {}}} CYCLES {}}
set a(0-17207) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-385 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 8 0.2999998749999999} PREDS {{258 0 3.750 0-17205 {}}} SUCCS {{258 0 0 0-16843 {}}} CYCLES {}}
set a(0-17208) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-386 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-17201 {}} {772 0 0 0-16843 {}}} SUCCS {{259 0 0 0-16843 {}}} CYCLES {}}
set a(0-17209) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-387 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17249 {}}} SUCCS {{259 0 0 0-17210 {}} {130 0 0 0-17248 {}} {256 0 0 0-17249 {}}} CYCLES {}}
set a(0-17210) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-388 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17209 {}}} SUCCS {{258 0 0 0-17214 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17211) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-389 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-17212 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17212) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#22 TYPE READSLICE PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-390 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17211 {}}} SUCCS {{259 0 0 0-17213 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17213) {AREA_SCORE {} NAME VEC_LOOP:conc#10 TYPE CONCATENATE PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-391 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-17212 {}}} SUCCS {{259 0 0 0-17214 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17214) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-392 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17213 {}} {258 0 0 0-17210 {}}} SUCCS {{259 0 3.750 0-17215 {}} {258 0 3.750 0-17230 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17215) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-393 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17214 {}} {774 0 3.750 0-17243 {}} {774 0 3.750 0-17230 {}}} SUCCS {{258 0 0 0-17225 {}} {256 0 0 0-17230 {}} {258 0 0 0-17232 {}} {256 0 0 0-17243 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17216) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-394 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17217 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17217) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#23 TYPE READSLICE PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-395 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17216 {}}} SUCCS {{259 0 0 0-17218 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17218) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-396 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17217 {}}} SUCCS {{258 0 0 0-17220 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17219) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-397 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17220 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17220) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#31 TYPE ACCU DELAY {1.03 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-398 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17219 {}} {258 0 0 0-17218 {}}} SUCCS {{258 0 0 0-17223 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17221) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-399 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17249 {}}} SUCCS {{259 0 0 0-17222 {}} {130 0 0 0-17248 {}} {256 0 0 0-17249 {}}} CYCLES {}}
set a(0-17222) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-400 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17221 {}}} SUCCS {{259 0 0 0-17223 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17223) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-401 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17222 {}} {258 0 0 0-17220 {}}} SUCCS {{259 0 3.750 0-17224 {}} {258 0 3.750 0-17243 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17224) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-402 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17223 {}} {774 0 3.750 0-17243 {}} {774 0 3.750 0-17230 {}}} SUCCS {{259 0 0 0-17225 {}} {256 0 0 0-17230 {}} {258 0 0 0-17231 {}} {256 0 0 0-17243 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17225) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-403 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17224 {}} {258 0 0 0-17215 {}}} SUCCS {{259 0 0 0-17226 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17226) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-404 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17225 {}} {128 0 0 0-17228 {}}} SUCCS {{258 0 0 0-17228 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17227) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-405 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17228 {}}} SUCCS {{259 0 0 0-17228 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17228) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-406 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17227 {}} {258 0 0 0-17226 {}}} SUCCS {{128 0 0 0-17226 {}} {128 0 0 0-17227 {}} {259 0 0 0-17229 {}}} CYCLES {}}
set a(0-17229) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-407 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17228 {}}} SUCCS {{259 0 3.750 0-17230 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17230) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-408 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17230 {}} {259 0 3.750 0-17229 {}} {256 0 0 0-17224 {}} {256 0 0 0-17215 {}} {258 0 3.750 0-17214 {}} {774 0 0 0-17243 {}}} SUCCS {{774 0 3.750 0-17215 {}} {774 0 3.750 0-17224 {}} {774 0 0 0-17230 {}} {258 0 0 0-17243 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17231) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-409 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17224 {}}} SUCCS {{259 0 0 0-17232 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17232) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-410 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17231 {}} {258 0 0 0-17215 {}}} SUCCS {{259 0 0 0-17233 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17233) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-411 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17232 {}} {128 0 0 0-17235 {}}} SUCCS {{258 0 0 0-17235 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17234) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-412 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17235 {}}} SUCCS {{259 0 0 0-17235 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17235) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-413 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17234 {}} {258 0 0 0-17233 {}}} SUCCS {{128 0 0 0-17233 {}} {128 0 0 0-17234 {}} {259 0 0 0-17236 {}}} CYCLES {}}
set a(0-17236) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-414 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17235 {}}} SUCCS {{259 0 0 0-17237 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17237) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-415 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17236 {}} {128 0 0 0-17241 {}}} SUCCS {{258 0 0 0-17241 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17238) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-416 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17241 {}}} SUCCS {{258 0 0 0-17241 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17239) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-417 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17241 {}}} SUCCS {{258 0 0 0-17241 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17240) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-418 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17241 {}}} SUCCS {{259 0 0 0-17241 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17241) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-419 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17240 {}} {258 0 0 0-17239 {}} {258 0 0 0-17238 {}} {258 0 0 0-17237 {}}} SUCCS {{128 0 0 0-17237 {}} {128 0 0 0-17238 {}} {128 0 0 0-17239 {}} {128 0 0 0-17240 {}} {259 0 0 0-17242 {}}} CYCLES {}}
set a(0-17242) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-420 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17241 {}}} SUCCS {{259 0 3.750 0-17243 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17243) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-421 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17243 {}} {259 0 3.750 0-17242 {}} {258 0 0 0-17230 {}} {256 0 0 0-17224 {}} {258 0 3.750 0-17223 {}} {256 0 0 0-17215 {}}} SUCCS {{774 0 3.750 0-17215 {}} {774 0 3.750 0-17224 {}} {774 0 0 0-17230 {}} {774 0 0 0-17243 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17244) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-422 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17249 {}}} SUCCS {{259 0 0 0-17245 {}} {130 0 0 0-17248 {}} {256 0 0 0-17249 {}}} CYCLES {}}
set a(0-17245) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-423 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17244 {}}} SUCCS {{259 0 0 0-17246 {}} {130 0 0 0-17248 {}}} CYCLES {}}
set a(0-17246) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-424 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17245 {}}} SUCCS {{259 0 0 0-17247 {}} {130 0 0 0-17248 {}} {258 0 0 0-17249 {}}} CYCLES {}}
set a(0-17247) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-425 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17246 {}}} SUCCS {{259 0 0 0-17248 {}}} CYCLES {}}
set a(0-17248) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16843 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-426 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17247 {}} {130 0 0 0-17246 {}} {130 0 0 0-17245 {}} {130 0 0 0-17244 {}} {130 0 0 0-17243 {}} {130 0 0 0-17242 {}} {130 0 0 0-17240 {}} {130 0 0 0-17239 {}} {130 0 0 0-17238 {}} {130 0 0 0-17237 {}} {130 0 0 0-17236 {}} {130 0 0 0-17234 {}} {130 0 0 0-17233 {}} {130 0 0 0-17232 {}} {130 0 0 0-17231 {}} {130 0 0 0-17230 {}} {130 0 0 0-17229 {}} {130 0 0 0-17227 {}} {130 0 0 0-17226 {}} {130 0 0 0-17225 {}} {130 0 0 0-17224 {}} {130 0 0 0-17223 {}} {130 0 0 0-17222 {}} {130 0 0 0-17221 {}} {130 0 0 0-17220 {}} {130 0 0 0-17219 {}} {130 0 0 0-17218 {}} {130 0 0 0-17217 {}} {130 0 0 0-17216 {}} {130 0 0 0-17215 {}} {130 0 0 0-17214 {}} {130 0 0 0-17213 {}} {130 0 0 0-17212 {}} {130 0 0 0-17211 {}} {130 0 0 0-17210 {}} {130 0 0 0-17209 {}}} SUCCS {{129 0 0 0-17249 {}}} CYCLES {}}
set a(0-17249) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16843 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17249 {}} {129 0 0 0-17248 {}} {258 0 0 0-17246 {}} {256 0 0 0-17244 {}} {256 0 0 0-17221 {}} {256 0 0 0-17209 {}}} SUCCS {{774 0 0 0-17209 {}} {774 0 0 0-17221 {}} {774 0 0 0-17244 {}} {772 0 0 0-17249 {}}} CYCLES {}}
set a(0-16843) {CHI {0-17209 0-17210 0-17211 0-17212 0-17213 0-17214 0-17215 0-17216 0-17217 0-17218 0-17219 0-17220 0-17221 0-17222 0-17223 0-17224 0-17225 0-17226 0-17227 0-17228 0-17229 0-17230 0-17231 0-17232 0-17233 0-17234 0-17235 0-17236 0-17237 0-17238 0-17239 0-17240 0-17241 0-17242 0-17243 0-17244 0-17245 0-17246 0-17247 0-17248 0-17249} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-427 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-17208 {}} {258 0 0 0-17207 {}} {258 0 0 0-17206 {}} {130 0 0 0-17205 {}} {130 0 0 0-17204 {}} {130 0 0 0-17203 {}} {130 0 0 0-17202 {}} {64 0 0 0-17201 {}} {64 0 0 0-16842 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17208 {}} {131 0 0 0-17250 {}} {130 0 0 0-17251 {}} {130 0 0 0-17252 {}} {130 0 0 0-17253 {}} {130 0 0 0-17254 {}} {130 0 0 0-17255 {}} {130 0 0 0-17256 {}} {130 0 0 0-17257 {}} {130 0 0 0-17258 {}} {130 0 0 0-17259 {}} {64 0 0 0-16844 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17250) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-428 LOC {8 1.0 9 0.8687499999999999 9 0.8687499999999999 9 0.8687499999999999} PREDS {{131 0 0 0-16843 {}}} SUCCS {{259 0 0 0-17251 {}} {130 0 0 0-17259 {}}} CYCLES {}}
set a(0-17251) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-429 LOC {8 1.0 9 0.8687499999999999 9 0.8687499999999999 9 0.8687499999999999} PREDS {{259 0 0 0-17250 {}} {130 0 0 0-16843 {}}} SUCCS {{259 0 0 0-17252 {}} {130 0 0 0-17259 {}}} CYCLES {}}
set a(0-17252) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-430 LOC {8 1.0 9 0.8687499999999999 9 0.8687499999999999 9 0.8687499999999999} PREDS {{259 0 0 0-17251 {}} {130 0 0 0-16843 {}}} SUCCS {{258 0 0 0-17256 {}} {130 0 0 0-17259 {}}} CYCLES {}}
set a(0-17253) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-431 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.8687499999999999} PREDS {{130 0 0 0-16843 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17254 {}} {130 0 0 0-17259 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17254) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#25 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-432 LOC {8 1.0 9 0.0 9 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-17253 {}} {130 0 0 0-16843 {}}} SUCCS {{259 0 0 0-17255 {}} {130 0 0 0-17259 {}}} CYCLES {}}
set a(0-17255) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-433 LOC {8 1.0 9 0.8687499999999999 9 0.8687499999999999 9 0.8687499999999999} PREDS {{259 0 0 0-17254 {}} {130 0 0 0-16843 {}}} SUCCS {{259 0 0 0-17256 {}} {130 0 0 0-17259 {}}} CYCLES {}}
set a(0-17256) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-434 LOC {9 0.0 9 0.8687499999999999 9 0.8687499999999999 9 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-17255 {}} {258 0 0 0-17252 {}} {130 0 0 0-16843 {}}} SUCCS {{259 0 0 0-17257 {}} {130 0 0 0-17259 {}}} CYCLES {}}
set a(0-17257) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-435 LOC {9 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17256 {}} {130 0 0 0-16843 {}}} SUCCS {{259 0 0 0-17258 {}} {130 0 0 0-17259 {}}} CYCLES {}}
set a(0-17258) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-436 LOC {9 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17257 {}} {130 0 0 0-16843 {}}} SUCCS {{259 0 0 0-17259 {}}} CYCLES {}}
set a(0-17259) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-437 LOC {9 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17258 {}} {130 0 0 0-17257 {}} {130 0 0 0-17256 {}} {130 0 0 0-17255 {}} {130 0 0 0-17254 {}} {130 0 0 0-17253 {}} {130 0 0 0-17252 {}} {130 0 0 0-17251 {}} {130 0 0 0-17250 {}} {130 0 0 0-16843 {}}} SUCCS {{128 0 0 0-17268 {}} {64 0 0 0-16844 {}}} CYCLES {}}
set a(0-17260) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-438 LOC {0 1.0 6 0.0 6 0.0 6 0.0 8 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17261 {}} {130 0 0 0-16844 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17261) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#12 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-439 LOC {0 1.0 6 0.0 6 0.0 8 0.0046844} PREDS {{259 0 0 0-17260 {}}} SUCCS {{259 0 0 0-17262 {}} {130 0 0 0-16844 {}}} CYCLES {}}
set a(0-17262) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-440 LOC {0 1.0 6 0.5359343999999999 6 0.5359343999999999 8 0.0046844} PREDS {{259 0 0 0-17261 {}}} SUCCS {{259 0 0 0-17263 {}} {130 0 0 0-16844 {}}} CYCLES {}}
set a(0-17263) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-441 LOC {1 0.18687499999999999 6 0.5359343999999999 6 0.5359343999999999 6 0.9999998774999999 8 0.46874987749999997} PREDS {{259 0 0 0-17262 {}} {258 0 0 0-17010 {}}} SUCCS {{259 0 0 0-17264 {}} {258 0 0 0-17266 {}} {130 0 0 0-16844 {}}} CYCLES {}}
set a(0-17264) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#65 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-442 LOC {1 0.6509406 8 0.46875 8 0.46875 8 0.46875} PREDS {{259 0 0 0-17263 {}}} SUCCS {{259 0 3.750 0-17265 {}} {130 0 0 0-16844 {}}} CYCLES {}}
set a(0-17265) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-443 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.750 0-17264 {}}} SUCCS {{258 0 0 0-16844 {}}} CYCLES {}}
set a(0-17266) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-444 LOC {1 0.6509406 8 0.46875 8 0.46875 8 0.46875} PREDS {{258 0 0 0-17263 {}}} SUCCS {{259 0 3.750 0-17267 {}} {130 0 0 0-16844 {}}} CYCLES {}}
set a(0-17267) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-445 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.750 0-17266 {}}} SUCCS {{258 0 0 0-16844 {}}} CYCLES {}}
set a(0-17268) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-446 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-17259 {}} {772 0 0 0-16844 {}}} SUCCS {{259 0 0 0-16844 {}}} CYCLES {}}
set a(0-17269) {AREA_SCORE {} NAME VEC_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-447 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {{774 0 0 0-17315 {}}} SUCCS {{259 0 0 0-17270 {}} {130 0 0 0-17314 {}} {256 0 0 0-17315 {}}} CYCLES {}}
set a(0-17270) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#7)(9-1) TYPE READSLICE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-448 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-17269 {}}} SUCCS {{258 0 0 0-17274 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17271) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-449 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {} SUCCS {{259 0 0 0-17272 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17272) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#26 TYPE READSLICE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-450 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-17271 {}}} SUCCS {{259 0 0 0-17273 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17273) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-451 LOC {0 1.0 1 0.34125 1 0.34125 1 0.34125} PREDS {{259 0 0 0-17272 {}}} SUCCS {{259 0 0 0-17274 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17274) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.02 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-452 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17273 {}} {258 0 0 0-17270 {}}} SUCCS {{258 0 0 0-17277 {}} {258 0 0 0-17295 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17275) {AREA_SCORE {} NAME VEC_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-453 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-17315 {}}} SUCCS {{259 0 0 0-17276 {}} {130 0 0 0-17314 {}} {256 0 0 0-17315 {}}} CYCLES {}}
set a(0-17276) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#7)(0)#1 TYPE READSLICE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-454 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-17275 {}}} SUCCS {{259 0 0 0-17277 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17277) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-455 LOC {1 0.1275 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-17276 {}} {258 0 0 0-17274 {}}} SUCCS {{259 0 3.750 0-17278 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17278) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-456 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17277 {}} {774 0 3.750 0-17309 {}} {774 0 3.750 0-17296 {}}} SUCCS {{258 0 0 0-17288 {}} {256 0 0 0-17296 {}} {258 0 0 0-17298 {}} {256 0 0 0-17309 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17279) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-457 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17280 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17280) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#27 TYPE READSLICE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-458 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17279 {}}} SUCCS {{259 0 0 0-17281 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17281) {AREA_SCORE {} NAME VEC_LOOP:conc#13 TYPE CONCATENATE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-459 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17280 {}}} SUCCS {{258 0 0 0-17283 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17282) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-460 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17283 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17283) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#32 TYPE ACCU DELAY {1.03 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-461 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17282 {}} {258 0 0 0-17281 {}}} SUCCS {{258 0 0 0-17286 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17284) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-462 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17315 {}}} SUCCS {{259 0 0 0-17285 {}} {130 0 0 0-17314 {}} {256 0 0 0-17315 {}}} CYCLES {}}
set a(0-17285) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-463 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17284 {}}} SUCCS {{259 0 0 0-17286 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17286) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-464 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17285 {}} {258 0 0 0-17283 {}}} SUCCS {{259 0 3.750 0-17287 {}} {258 0 3.750 0-17309 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17287) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-465 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17286 {}} {774 0 3.750 0-17309 {}} {774 0 3.750 0-17296 {}}} SUCCS {{259 0 0 0-17288 {}} {256 0 0 0-17296 {}} {258 0 0 0-17297 {}} {256 0 0 0-17309 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17288) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-466 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17287 {}} {258 0 0 0-17278 {}}} SUCCS {{259 0 0 0-17289 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17289) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-467 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17288 {}} {128 0 0 0-17291 {}}} SUCCS {{258 0 0 0-17291 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17290) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-468 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17291 {}}} SUCCS {{259 0 0 0-17291 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17291) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-469 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17290 {}} {258 0 0 0-17289 {}}} SUCCS {{128 0 0 0-17289 {}} {128 0 0 0-17290 {}} {259 0 0 0-17292 {}}} CYCLES {}}
set a(0-17292) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-470 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17291 {}}} SUCCS {{258 0 3.750 0-17296 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17293) {AREA_SCORE {} NAME VEC_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-471 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-17315 {}}} SUCCS {{259 0 0 0-17294 {}} {130 0 0 0-17314 {}} {256 0 0 0-17315 {}}} CYCLES {}}
set a(0-17294) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#7)(0) TYPE READSLICE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-472 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-17293 {}}} SUCCS {{259 0 0 0-17295 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17295) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-473 LOC {1 0.1275 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17294 {}} {258 0 0 0-17274 {}}} SUCCS {{259 0 3.750 0-17296 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17296) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-474 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17296 {}} {259 0 3.750 0-17295 {}} {258 0 3.750 0-17292 {}} {256 0 0 0-17287 {}} {256 0 0 0-17278 {}} {774 0 0 0-17309 {}}} SUCCS {{774 0 3.750 0-17278 {}} {774 0 3.750 0-17287 {}} {774 0 0 0-17296 {}} {258 0 0 0-17309 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17297) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-475 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17287 {}}} SUCCS {{259 0 0 0-17298 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17298) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-476 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17297 {}} {258 0 0 0-17278 {}}} SUCCS {{259 0 0 0-17299 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17299) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-477 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17298 {}} {128 0 0 0-17301 {}}} SUCCS {{258 0 0 0-17301 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17300) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-478 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17301 {}}} SUCCS {{259 0 0 0-17301 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17301) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-479 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17300 {}} {258 0 0 0-17299 {}}} SUCCS {{128 0 0 0-17299 {}} {128 0 0 0-17300 {}} {259 0 0 0-17302 {}}} CYCLES {}}
set a(0-17302) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-480 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17301 {}}} SUCCS {{259 0 0 0-17303 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17303) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-481 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17302 {}} {128 0 0 0-17307 {}}} SUCCS {{258 0 0 0-17307 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17304) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-482 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17307 {}}} SUCCS {{258 0 0 0-17307 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17305) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-483 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17307 {}}} SUCCS {{258 0 0 0-17307 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17306) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-484 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17307 {}}} SUCCS {{259 0 0 0-17307 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17307) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-485 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17306 {}} {258 0 0 0-17305 {}} {258 0 0 0-17304 {}} {258 0 0 0-17303 {}}} SUCCS {{128 0 0 0-17303 {}} {128 0 0 0-17304 {}} {128 0 0 0-17305 {}} {128 0 0 0-17306 {}} {259 0 0 0-17308 {}}} CYCLES {}}
set a(0-17308) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-486 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17307 {}}} SUCCS {{259 0 3.750 0-17309 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17309) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-487 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17309 {}} {259 0 3.750 0-17308 {}} {258 0 0 0-17296 {}} {256 0 0 0-17287 {}} {258 0 3.750 0-17286 {}} {256 0 0 0-17278 {}}} SUCCS {{774 0 3.750 0-17278 {}} {774 0 3.750 0-17287 {}} {774 0 0 0-17296 {}} {774 0 0 0-17309 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17310) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-488 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17315 {}}} SUCCS {{259 0 0 0-17311 {}} {130 0 0 0-17314 {}} {256 0 0 0-17315 {}}} CYCLES {}}
set a(0-17311) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-489 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17310 {}}} SUCCS {{259 0 0 0-17312 {}} {130 0 0 0-17314 {}}} CYCLES {}}
set a(0-17312) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-490 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17311 {}}} SUCCS {{259 0 0 0-17313 {}} {130 0 0 0-17314 {}} {258 0 0 0-17315 {}}} CYCLES {}}
set a(0-17313) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-491 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17312 {}}} SUCCS {{259 0 0 0-17314 {}}} CYCLES {}}
set a(0-17314) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16844 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-492 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17313 {}} {130 0 0 0-17312 {}} {130 0 0 0-17311 {}} {130 0 0 0-17310 {}} {130 0 0 0-17309 {}} {130 0 0 0-17308 {}} {130 0 0 0-17306 {}} {130 0 0 0-17305 {}} {130 0 0 0-17304 {}} {130 0 0 0-17303 {}} {130 0 0 0-17302 {}} {130 0 0 0-17300 {}} {130 0 0 0-17299 {}} {130 0 0 0-17298 {}} {130 0 0 0-17297 {}} {130 0 0 0-17296 {}} {130 0 0 0-17295 {}} {130 0 0 0-17294 {}} {130 0 0 0-17293 {}} {130 0 0 0-17292 {}} {130 0 0 0-17290 {}} {130 0 0 0-17289 {}} {130 0 0 0-17288 {}} {130 0 0 0-17287 {}} {130 0 0 0-17286 {}} {130 0 0 0-17285 {}} {130 0 0 0-17284 {}} {130 0 0 0-17283 {}} {130 0 0 0-17282 {}} {130 0 0 0-17281 {}} {130 0 0 0-17280 {}} {130 0 0 0-17279 {}} {130 0 0 0-17278 {}} {130 0 0 0-17277 {}} {130 0 0 0-17276 {}} {130 0 0 0-17275 {}} {130 0 0 0-17274 {}} {130 0 0 0-17273 {}} {130 0 0 0-17272 {}} {130 0 0 0-17271 {}} {130 0 0 0-17270 {}} {130 0 0 0-17269 {}}} SUCCS {{129 0 0 0-17315 {}}} CYCLES {}}
set a(0-17315) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16844 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17315 {}} {129 0 0 0-17314 {}} {258 0 0 0-17312 {}} {256 0 0 0-17310 {}} {256 0 0 0-17293 {}} {256 0 0 0-17284 {}} {256 0 0 0-17275 {}} {256 0 0 0-17269 {}}} SUCCS {{774 0 0 0-17269 {}} {774 0 0 0-17275 {}} {774 0 0 0-17284 {}} {774 0 0 0-17293 {}} {774 0 0 0-17310 {}} {772 0 0 0-17315 {}}} CYCLES {}}
set a(0-16844) {CHI {0-17269 0-17270 0-17271 0-17272 0-17273 0-17274 0-17275 0-17276 0-17277 0-17278 0-17279 0-17280 0-17281 0-17282 0-17283 0-17284 0-17285 0-17286 0-17287 0-17288 0-17289 0-17290 0-17291 0-17292 0-17293 0-17294 0-17295 0-17296 0-17297 0-17298 0-17299 0-17300 0-17301 0-17302 0-17303 0-17304 0-17305 0-17306 0-17307 0-17308 0-17309 0-17310 0-17311 0-17312 0-17313 0-17314 0-17315} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-493 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-17268 {}} {258 0 0 0-17267 {}} {130 0 0 0-17266 {}} {258 0 0 0-17265 {}} {130 0 0 0-17264 {}} {130 0 0 0-17263 {}} {130 0 0 0-17262 {}} {130 0 0 0-17261 {}} {130 0 0 0-17260 {}} {64 0 0 0-17259 {}} {64 0 0 0-16843 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17268 {}} {131 0 0 0-17316 {}} {130 0 0 0-17317 {}} {130 0 0 0-17318 {}} {130 0 0 0-17319 {}} {130 0 0 0-17320 {}} {130 0 0 0-17321 {}} {130 0 0 0-17322 {}} {130 0 0 0-17323 {}} {130 0 0 0-17324 {}} {130 0 0 0-17325 {}} {64 0 0 0-16845 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17316) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-4) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-494 LOC {9 1.0 10 0.874375 10 0.874375 10 0.874375} PREDS {{131 0 0 0-16844 {}}} SUCCS {{259 0 0 0-17317 {}} {130 0 0 0-17325 {}}} CYCLES {}}
set a(0-17317) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-495 LOC {9 1.0 10 0.874375 10 0.874375 10 0.874375} PREDS {{259 0 0 0-17316 {}} {130 0 0 0-16844 {}}} SUCCS {{259 0 0 0-17318 {}} {130 0 0 0-17325 {}}} CYCLES {}}
set a(0-17318) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-496 LOC {9 1.0 10 0.874375 10 0.874375 10 0.874375} PREDS {{259 0 0 0-17317 {}} {130 0 0 0-16844 {}}} SUCCS {{258 0 0 0-17322 {}} {130 0 0 0-17325 {}}} CYCLES {}}
set a(0-17319) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-497 LOC {9 1.0 10 0.0 10 0.0 10 0.0 10 0.874375} PREDS {{130 0 0 0-16844 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17320 {}} {130 0 0 0-17325 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17320) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#28 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-498 LOC {9 1.0 10 0.0 10 0.0 10 0.874375} PREDS {{259 0 0 0-17319 {}} {130 0 0 0-16844 {}}} SUCCS {{259 0 0 0-17321 {}} {130 0 0 0-17325 {}}} CYCLES {}}
set a(0-17321) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-499 LOC {9 1.0 10 0.874375 10 0.874375 10 0.874375} PREDS {{259 0 0 0-17320 {}} {130 0 0 0-16844 {}}} SUCCS {{259 0 0 0-17322 {}} {130 0 0 0-17325 {}}} CYCLES {}}
set a(0-17322) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-500 LOC {10 0.0 10 0.874375 10 0.874375 10 0.9999998750000001 10 0.9999998750000001} PREDS {{259 0 0 0-17321 {}} {258 0 0 0-17318 {}} {130 0 0 0-16844 {}}} SUCCS {{259 0 0 0-17323 {}} {130 0 0 0-17325 {}}} CYCLES {}}
set a(0-17323) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(7) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-501 LOC {10 0.125625 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-17322 {}} {130 0 0 0-16844 {}}} SUCCS {{259 0 0 0-17324 {}} {130 0 0 0-17325 {}}} CYCLES {}}
set a(0-17324) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-502 LOC {10 0.125625 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-17323 {}} {130 0 0 0-16844 {}}} SUCCS {{259 0 0 0-17325 {}}} CYCLES {}}
set a(0-17325) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-503 LOC {10 0.125625 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-17324 {}} {130 0 0 0-17323 {}} {130 0 0 0-17322 {}} {130 0 0 0-17321 {}} {130 0 0 0-17320 {}} {130 0 0 0-17319 {}} {130 0 0 0-17318 {}} {130 0 0 0-17317 {}} {130 0 0 0-17316 {}} {130 0 0 0-16844 {}}} SUCCS {{128 0 0 0-17332 {}} {64 0 0 0-16845 {}}} CYCLES {}}
set a(0-17326) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-504 LOC {0 1.0 7 0.0 7 0.0 7 0.0 9 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17327 {}} {130 0 0 0-16845 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17327) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#29 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-505 LOC {0 1.0 7 0.0 7 0.0 9 0.0046844} PREDS {{259 0 0 0-17326 {}}} SUCCS {{259 0 0 0-17328 {}} {130 0 0 0-16845 {}}} CYCLES {}}
set a(0-17328) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-506 LOC {0 1.0 7 0.5359343999999999 7 0.5359343999999999 9 0.0046844} PREDS {{259 0 0 0-17327 {}}} SUCCS {{259 0 0 0-17329 {}} {130 0 0 0-16845 {}}} CYCLES {}}
set a(0-17329) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-507 LOC {1 0.18687499999999999 7 0.5359343999999999 7 0.5359343999999999 7 0.9999998774999999 9 0.46874987749999997} PREDS {{259 0 0 0-17328 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-17330 {}} {258 0 3.750 0-17331 {}} {130 0 0 0-16845 {}}} CYCLES {}}
set a(0-17330) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-508 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 3.750 0-17329 {}}} SUCCS {{258 0 0 0-16845 {}}} CYCLES {}}
set a(0-17331) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-509 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 10 0.2999998749999999} PREDS {{258 0 3.750 0-17329 {}}} SUCCS {{258 0 0 0-16845 {}}} CYCLES {}}
set a(0-17332) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-510 LOC {10 0.0 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{128 0 0 0-17325 {}} {772 0 0 0-16845 {}}} SUCCS {{259 0 0 0-16845 {}}} CYCLES {}}
set a(0-17333) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-511 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17373 {}}} SUCCS {{259 0 0 0-17334 {}} {130 0 0 0-17372 {}} {256 0 0 0-17373 {}}} CYCLES {}}
set a(0-17334) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-512 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17333 {}}} SUCCS {{258 0 0 0-17338 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17335) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-513 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-17336 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17336) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#30 TYPE READSLICE PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-514 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17335 {}}} SUCCS {{259 0 0 0-17337 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17337) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-515 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-17336 {}}} SUCCS {{259 0 0 0-17338 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17338) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-516 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17337 {}} {258 0 0 0-17334 {}}} SUCCS {{259 0 3.750 0-17339 {}} {258 0 3.750 0-17354 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17339) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-517 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17338 {}} {774 0 3.750 0-17367 {}} {774 0 3.750 0-17354 {}}} SUCCS {{258 0 0 0-17349 {}} {256 0 0 0-17354 {}} {258 0 0 0-17356 {}} {256 0 0 0-17367 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17340) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-518 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17341 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17341) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#31 TYPE READSLICE PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-519 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17340 {}}} SUCCS {{259 0 0 0-17342 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17342) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-520 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17341 {}}} SUCCS {{258 0 0 0-17344 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17343) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-521 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17344 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17344) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#33 TYPE ACCU DELAY {1.03 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-522 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17343 {}} {258 0 0 0-17342 {}}} SUCCS {{258 0 0 0-17347 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17345) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-523 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17373 {}}} SUCCS {{259 0 0 0-17346 {}} {130 0 0 0-17372 {}} {256 0 0 0-17373 {}}} CYCLES {}}
set a(0-17346) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-524 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17345 {}}} SUCCS {{259 0 0 0-17347 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17347) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-525 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17346 {}} {258 0 0 0-17344 {}}} SUCCS {{259 0 3.750 0-17348 {}} {258 0 3.750 0-17367 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17348) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-526 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17347 {}} {774 0 3.750 0-17367 {}} {774 0 3.750 0-17354 {}}} SUCCS {{259 0 0 0-17349 {}} {256 0 0 0-17354 {}} {258 0 0 0-17355 {}} {256 0 0 0-17367 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17349) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-527 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17348 {}} {258 0 0 0-17339 {}}} SUCCS {{259 0 0 0-17350 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17350) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-528 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17349 {}} {128 0 0 0-17352 {}}} SUCCS {{258 0 0 0-17352 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17351) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-529 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17352 {}}} SUCCS {{259 0 0 0-17352 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17352) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-530 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17351 {}} {258 0 0 0-17350 {}}} SUCCS {{128 0 0 0-17350 {}} {128 0 0 0-17351 {}} {259 0 0 0-17353 {}}} CYCLES {}}
set a(0-17353) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-531 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17352 {}}} SUCCS {{259 0 3.750 0-17354 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17354) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-532 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17354 {}} {259 0 3.750 0-17353 {}} {256 0 0 0-17348 {}} {256 0 0 0-17339 {}} {258 0 3.750 0-17338 {}} {774 0 0 0-17367 {}}} SUCCS {{774 0 3.750 0-17339 {}} {774 0 3.750 0-17348 {}} {774 0 0 0-17354 {}} {258 0 0 0-17367 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17355) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-533 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17348 {}}} SUCCS {{259 0 0 0-17356 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17356) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-534 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17355 {}} {258 0 0 0-17339 {}}} SUCCS {{259 0 0 0-17357 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17357) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-535 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17356 {}} {128 0 0 0-17359 {}}} SUCCS {{258 0 0 0-17359 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17358) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-536 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17359 {}}} SUCCS {{259 0 0 0-17359 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17359) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-537 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17358 {}} {258 0 0 0-17357 {}}} SUCCS {{128 0 0 0-17357 {}} {128 0 0 0-17358 {}} {259 0 0 0-17360 {}}} CYCLES {}}
set a(0-17360) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-538 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17359 {}}} SUCCS {{259 0 0 0-17361 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17361) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-539 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17360 {}} {128 0 0 0-17365 {}}} SUCCS {{258 0 0 0-17365 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17362) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-540 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17365 {}}} SUCCS {{258 0 0 0-17365 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17363) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-541 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17365 {}}} SUCCS {{258 0 0 0-17365 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17364) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-542 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17365 {}}} SUCCS {{259 0 0 0-17365 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17365) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-543 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17364 {}} {258 0 0 0-17363 {}} {258 0 0 0-17362 {}} {258 0 0 0-17361 {}}} SUCCS {{128 0 0 0-17361 {}} {128 0 0 0-17362 {}} {128 0 0 0-17363 {}} {128 0 0 0-17364 {}} {259 0 0 0-17366 {}}} CYCLES {}}
set a(0-17366) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-544 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17365 {}}} SUCCS {{259 0 3.750 0-17367 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17367) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-545 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17367 {}} {259 0 3.750 0-17366 {}} {258 0 0 0-17354 {}} {256 0 0 0-17348 {}} {258 0 3.750 0-17347 {}} {256 0 0 0-17339 {}}} SUCCS {{774 0 3.750 0-17339 {}} {774 0 3.750 0-17348 {}} {774 0 0 0-17354 {}} {774 0 0 0-17367 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17368) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-546 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17373 {}}} SUCCS {{259 0 0 0-17369 {}} {130 0 0 0-17372 {}} {256 0 0 0-17373 {}}} CYCLES {}}
set a(0-17369) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-547 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17368 {}}} SUCCS {{259 0 0 0-17370 {}} {130 0 0 0-17372 {}}} CYCLES {}}
set a(0-17370) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-548 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17369 {}}} SUCCS {{259 0 0 0-17371 {}} {130 0 0 0-17372 {}} {258 0 0 0-17373 {}}} CYCLES {}}
set a(0-17371) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-549 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17370 {}}} SUCCS {{259 0 0 0-17372 {}}} CYCLES {}}
set a(0-17372) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16845 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-550 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17371 {}} {130 0 0 0-17370 {}} {130 0 0 0-17369 {}} {130 0 0 0-17368 {}} {130 0 0 0-17367 {}} {130 0 0 0-17366 {}} {130 0 0 0-17364 {}} {130 0 0 0-17363 {}} {130 0 0 0-17362 {}} {130 0 0 0-17361 {}} {130 0 0 0-17360 {}} {130 0 0 0-17358 {}} {130 0 0 0-17357 {}} {130 0 0 0-17356 {}} {130 0 0 0-17355 {}} {130 0 0 0-17354 {}} {130 0 0 0-17353 {}} {130 0 0 0-17351 {}} {130 0 0 0-17350 {}} {130 0 0 0-17349 {}} {130 0 0 0-17348 {}} {130 0 0 0-17347 {}} {130 0 0 0-17346 {}} {130 0 0 0-17345 {}} {130 0 0 0-17344 {}} {130 0 0 0-17343 {}} {130 0 0 0-17342 {}} {130 0 0 0-17341 {}} {130 0 0 0-17340 {}} {130 0 0 0-17339 {}} {130 0 0 0-17338 {}} {130 0 0 0-17337 {}} {130 0 0 0-17336 {}} {130 0 0 0-17335 {}} {130 0 0 0-17334 {}} {130 0 0 0-17333 {}}} SUCCS {{129 0 0 0-17373 {}}} CYCLES {}}
set a(0-17373) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#8.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16845 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17373 {}} {129 0 0 0-17372 {}} {258 0 0 0-17370 {}} {256 0 0 0-17368 {}} {256 0 0 0-17345 {}} {256 0 0 0-17333 {}}} SUCCS {{774 0 0 0-17333 {}} {774 0 0 0-17345 {}} {774 0 0 0-17368 {}} {772 0 0 0-17373 {}}} CYCLES {}}
set a(0-16845) {CHI {0-17333 0-17334 0-17335 0-17336 0-17337 0-17338 0-17339 0-17340 0-17341 0-17342 0-17343 0-17344 0-17345 0-17346 0-17347 0-17348 0-17349 0-17350 0-17351 0-17352 0-17353 0-17354 0-17355 0-17356 0-17357 0-17358 0-17359 0-17360 0-17361 0-17362 0-17363 0-17364 0-17365 0-17366 0-17367 0-17368 0-17369 0-17370 0-17371 0-17372 0-17373} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-551 LOC {10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-17332 {}} {258 0 0 0-17331 {}} {258 0 0 0-17330 {}} {130 0 0 0-17329 {}} {130 0 0 0-17328 {}} {130 0 0 0-17327 {}} {130 0 0 0-17326 {}} {64 0 0 0-17325 {}} {64 0 0 0-16844 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17332 {}} {131 0 0 0-17374 {}} {130 0 0 0-17375 {}} {130 0 0 0-17376 {}} {130 0 0 0-17377 {}} {130 0 0 0-17378 {}} {130 0 0 0-17379 {}} {130 0 0 0-17380 {}} {130 0 0 0-17381 {}} {130 0 0 0-17382 {}} {130 0 0 0-17383 {}} {64 0 0 0-16846 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17374) {AREA_SCORE {} NAME COMP_LOOP-9:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-552 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{131 0 0 0-16845 {}}} SUCCS {{259 0 0 0-17375 {}} {130 0 0 0-17383 {}}} CYCLES {}}
set a(0-17375) {AREA_SCORE {} NAME COMP_LOOP-9:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-553 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-17374 {}} {130 0 0 0-16845 {}}} SUCCS {{259 0 0 0-17376 {}} {130 0 0 0-17383 {}}} CYCLES {}}
set a(0-17376) {AREA_SCORE {} NAME COMP_LOOP-9:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-554 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-17375 {}} {130 0 0 0-16845 {}}} SUCCS {{258 0 0 0-17380 {}} {130 0 0 0-17383 {}}} CYCLES {}}
set a(0-17377) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-555 LOC {10 1.0 11 0.0 11 0.0 11 0.0 11 0.8687499999999999} PREDS {{130 0 0 0-16845 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17378 {}} {130 0 0 0-17383 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17378) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#32 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-556 LOC {10 1.0 11 0.0 11 0.0 11 0.8687499999999999} PREDS {{259 0 0 0-17377 {}} {130 0 0 0-16845 {}}} SUCCS {{259 0 0 0-17379 {}} {130 0 0 0-17383 {}}} CYCLES {}}
set a(0-17379) {AREA_SCORE {} NAME COMP_LOOP:conc#24 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-557 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-17378 {}} {130 0 0 0-16845 {}}} SUCCS {{259 0 0 0-17380 {}} {130 0 0 0-17383 {}}} CYCLES {}}
set a(0-17380) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-9:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-558 LOC {11 0.0 11 0.8687499999999999 11 0.8687499999999999 11 0.9999998749999999 11 0.9999998749999999} PREDS {{259 0 0 0-17379 {}} {258 0 0 0-17376 {}} {130 0 0 0-16845 {}}} SUCCS {{259 0 0 0-17381 {}} {130 0 0 0-17383 {}}} CYCLES {}}
set a(0-17381) {AREA_SCORE {} NAME COMP_LOOP-9:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-559 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-17380 {}} {130 0 0 0-16845 {}}} SUCCS {{259 0 0 0-17382 {}} {130 0 0 0-17383 {}}} CYCLES {}}
set a(0-17382) {AREA_SCORE {} NAME COMP_LOOP-9:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-560 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-17381 {}} {130 0 0 0-16845 {}}} SUCCS {{259 0 0 0-17383 {}}} CYCLES {}}
set a(0-17383) {AREA_SCORE {} NAME COMP_LOOP-9:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-561 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-17382 {}} {130 0 0 0-17381 {}} {130 0 0 0-17380 {}} {130 0 0 0-17379 {}} {130 0 0 0-17378 {}} {130 0 0 0-17377 {}} {130 0 0 0-17376 {}} {130 0 0 0-17375 {}} {130 0 0 0-17374 {}} {130 0 0 0-16845 {}}} SUCCS {{128 0 0 0-17393 {}} {64 0 0 0-16846 {}}} CYCLES {}}
set a(0-17384) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-562 LOC {1 0.118125 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{258 0 0 0-16885 {}}} SUCCS {{258 0 0 0-17388 {}} {130 0 0 0-16846 {}} {258 0 0 0-18381 {}}} CYCLES {}}
set a(0-17385) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-563 LOC {0 1.0 8 0.0 8 0.0 8 0.0 10 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17386 {}} {130 0 0 0-16846 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17386) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#33 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-564 LOC {0 1.0 8 0.0 8 0.0 10 0.0046844} PREDS {{259 0 0 0-17385 {}}} SUCCS {{259 0 0 0-17387 {}} {130 0 0 0-16846 {}}} CYCLES {}}
set a(0-17387) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#8 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-565 LOC {0 1.0 8 0.5359343999999999 8 0.5359343999999999 10 0.0046844} PREDS {{259 0 0 0-17386 {}}} SUCCS {{259 0 0 0-17388 {}} {130 0 0 0-16846 {}}} CYCLES {}}
set a(0-17388) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-566 LOC {1 0.18687499999999999 8 0.5359343999999999 8 0.5359343999999999 8 0.9999998774999999 10 0.46874987749999997} PREDS {{259 0 0 0-17387 {}} {258 0 0 0-17384 {}}} SUCCS {{259 0 0 0-17389 {}} {258 0 0 0-17391 {}} {130 0 0 0-16846 {}}} CYCLES {}}
set a(0-17389) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#66 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-567 LOC {1 0.6509406 10 0.46875 10 0.46875 10 0.46875} PREDS {{259 0 0 0-17388 {}}} SUCCS {{259 0 3.750 0-17390 {}} {130 0 0 0-16846 {}}} CYCLES {}}
set a(0-17390) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-568 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.750 0-17389 {}}} SUCCS {{258 0 0 0-16846 {}}} CYCLES {}}
set a(0-17391) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#4 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-569 LOC {1 0.6509406 10 0.46875 10 0.46875 10 0.46875} PREDS {{258 0 0 0-17388 {}}} SUCCS {{259 0 3.750 0-17392 {}} {130 0 0 0-16846 {}}} CYCLES {}}
set a(0-17392) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-570 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.750 0-17391 {}}} SUCCS {{258 0 0 0-16846 {}}} CYCLES {}}
set a(0-17393) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-571 LOC {11 0.0 11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{128 0 0 0-17383 {}} {772 0 0 0-16846 {}}} SUCCS {{259 0 0 0-16846 {}}} CYCLES {}}
set a(0-17394) {AREA_SCORE {} NAME VEC_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-572 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.345} PREDS {{774 0 0 0-17440 {}}} SUCCS {{259 0 0 0-17395 {}} {130 0 0 0-17439 {}} {256 0 0 0-17440 {}}} CYCLES {}}
set a(0-17395) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#9)(9-3) TYPE READSLICE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-573 LOC {0 1.0 1 0.0 1 0.0 1 0.345} PREDS {{259 0 0 0-17394 {}}} SUCCS {{258 0 0 0-17399 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17396) {AREA_SCORE {} NAME COMP_LOOP:k:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-574 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.345} PREDS {} SUCCS {{259 0 0 0-17397 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17397) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#34 TYPE READSLICE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-575 LOC {0 1.0 1 0.0 1 0.0 1 0.345} PREDS {{259 0 0 0-17396 {}}} SUCCS {{259 0 0 0-17398 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17398) {AREA_SCORE {} NAME VEC_LOOP:conc#16 TYPE CONCATENATE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-576 LOC {0 1.0 1 0.345 1 0.345 1 0.345} PREDS {{259 0 0 0-17397 {}}} SUCCS {{259 0 0 0-17399 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17399) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {0.99 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-577 LOC {1 0.0 1 0.345 1 0.345 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17398 {}} {258 0 0 0-17395 {}}} SUCCS {{258 0 0 0-17402 {}} {258 0 0 0-17420 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17400) {AREA_SCORE {} NAME VEC_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-578 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-17440 {}}} SUCCS {{259 0 0 0-17401 {}} {130 0 0 0-17439 {}} {256 0 0 0-17440 {}}} CYCLES {}}
set a(0-17401) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#9)(2-0)#1 TYPE READSLICE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-579 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-17400 {}}} SUCCS {{259 0 0 0-17402 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17402) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-580 LOC {1 0.12375 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-17401 {}} {258 0 0 0-17399 {}}} SUCCS {{259 0 3.750 0-17403 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17403) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-581 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17402 {}} {774 0 3.750 0-17434 {}} {774 0 3.750 0-17421 {}}} SUCCS {{258 0 0 0-17413 {}} {256 0 0 0-17421 {}} {258 0 0 0-17423 {}} {256 0 0 0-17434 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17404) {AREA_SCORE {} NAME COMP_LOOP:k:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-582 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17405 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17405) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#35 TYPE READSLICE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-583 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17404 {}}} SUCCS {{259 0 0 0-17406 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17406) {AREA_SCORE {} NAME VEC_LOOP:conc#17 TYPE CONCATENATE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-584 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17405 {}}} SUCCS {{258 0 0 0-17408 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17407) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-585 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17408 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17408) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#34 TYPE ACCU DELAY {1.03 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-586 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17407 {}} {258 0 0 0-17406 {}}} SUCCS {{258 0 0 0-17411 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17409) {AREA_SCORE {} NAME VEC_LOOP:j:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-587 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17440 {}}} SUCCS {{259 0 0 0-17410 {}} {130 0 0 0-17439 {}} {256 0 0 0-17440 {}}} CYCLES {}}
set a(0-17410) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-588 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17409 {}}} SUCCS {{259 0 0 0-17411 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17411) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-589 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17410 {}} {258 0 0 0-17408 {}}} SUCCS {{259 0 3.750 0-17412 {}} {258 0 3.750 0-17434 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17412) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-590 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17411 {}} {774 0 3.750 0-17434 {}} {774 0 3.750 0-17421 {}}} SUCCS {{259 0 0 0-17413 {}} {256 0 0 0-17421 {}} {258 0 0 0-17422 {}} {256 0 0 0-17434 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17413) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-9:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-591 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17412 {}} {258 0 0 0-17403 {}}} SUCCS {{259 0 0 0-17414 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17414) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.base TYPE {C-CORE PORT} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-592 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17413 {}} {128 0 0 0-17416 {}}} SUCCS {{258 0 0 0-17416 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17415) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.m TYPE {C-CORE PORT} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-593 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17416 {}}} SUCCS {{259 0 0 0-17416 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17416) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-594 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17415 {}} {258 0 0 0-17414 {}}} SUCCS {{128 0 0 0-17414 {}} {128 0 0 0-17415 {}} {259 0 0 0-17417 {}}} CYCLES {}}
set a(0-17417) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.return TYPE {C-CORE PORT} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-595 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17416 {}}} SUCCS {{258 0 3.750 0-17421 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17418) {AREA_SCORE {} NAME VEC_LOOP:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-596 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-17440 {}}} SUCCS {{259 0 0 0-17419 {}} {130 0 0 0-17439 {}} {256 0 0 0-17440 {}}} CYCLES {}}
set a(0-17419) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#9)(2-0) TYPE READSLICE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-597 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-17418 {}}} SUCCS {{259 0 0 0-17420 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17420) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-598 LOC {1 0.12375 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17419 {}} {258 0 0 0-17399 {}}} SUCCS {{259 0 3.750 0-17421 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17421) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#16 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-599 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17421 {}} {259 0 3.750 0-17420 {}} {258 0 3.750 0-17417 {}} {256 0 0 0-17412 {}} {256 0 0 0-17403 {}} {774 0 0 0-17434 {}}} SUCCS {{774 0 3.750 0-17403 {}} {774 0 3.750 0-17412 {}} {774 0 0 0-17421 {}} {258 0 0 0-17434 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17422) {AREA_SCORE {} NAME COMP_LOOP-9:factor2:not TYPE NOT PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-600 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17412 {}}} SUCCS {{259 0 0 0-17423 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17423) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-9:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-601 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17422 {}} {258 0 0 0-17403 {}}} SUCCS {{259 0 0 0-17424 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17424) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-602 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17423 {}} {128 0 0 0-17426 {}}} SUCCS {{258 0 0 0-17426 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17425) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-603 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17426 {}}} SUCCS {{259 0 0 0-17426 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17426) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-604 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17425 {}} {258 0 0 0-17424 {}}} SUCCS {{128 0 0 0-17424 {}} {128 0 0 0-17425 {}} {259 0 0 0-17427 {}}} CYCLES {}}
set a(0-17427) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-605 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17426 {}}} SUCCS {{259 0 0 0-17428 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17428) {AREA_SCORE {} NAME COMP_LOOP-9:mult.x TYPE {C-CORE PORT} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-606 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17427 {}} {128 0 0 0-17432 {}}} SUCCS {{258 0 0 0-17432 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17429) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y TYPE {C-CORE PORT} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-607 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17432 {}}} SUCCS {{258 0 0 0-17432 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17430) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y_ TYPE {C-CORE PORT} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-608 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17432 {}}} SUCCS {{258 0 0 0-17432 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17431) {AREA_SCORE {} NAME COMP_LOOP-9:mult.p TYPE {C-CORE PORT} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-609 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17432 {}}} SUCCS {{259 0 0 0-17432 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17432) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-9:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-610 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17431 {}} {258 0 0 0-17430 {}} {258 0 0 0-17429 {}} {258 0 0 0-17428 {}}} SUCCS {{128 0 0 0-17428 {}} {128 0 0 0-17429 {}} {128 0 0 0-17430 {}} {128 0 0 0-17431 {}} {259 0 0 0-17433 {}}} CYCLES {}}
set a(0-17433) {AREA_SCORE {} NAME COMP_LOOP-9:mult.return TYPE {C-CORE PORT} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-611 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17432 {}}} SUCCS {{259 0 3.750 0-17434 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17434) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#17 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-612 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17434 {}} {259 0 3.750 0-17433 {}} {258 0 0 0-17421 {}} {256 0 0 0-17412 {}} {258 0 3.750 0-17411 {}} {256 0 0 0-17403 {}}} SUCCS {{774 0 3.750 0-17403 {}} {774 0 3.750 0-17412 {}} {774 0 0 0-17421 {}} {774 0 0 0-17434 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17435) {AREA_SCORE {} NAME VEC_LOOP:j:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-613 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17440 {}}} SUCCS {{259 0 0 0-17436 {}} {130 0 0 0-17439 {}} {256 0 0 0-17440 {}}} CYCLES {}}
set a(0-17436) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-614 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17435 {}}} SUCCS {{259 0 0 0-17437 {}} {130 0 0 0-17439 {}}} CYCLES {}}
set a(0-17437) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-9:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-615 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17436 {}}} SUCCS {{259 0 0 0-17438 {}} {130 0 0 0-17439 {}} {258 0 0 0-17440 {}}} CYCLES {}}
set a(0-17438) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-616 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17437 {}}} SUCCS {{259 0 0 0-17439 {}}} CYCLES {}}
set a(0-17439) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16846 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-617 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17438 {}} {130 0 0 0-17437 {}} {130 0 0 0-17436 {}} {130 0 0 0-17435 {}} {130 0 0 0-17434 {}} {130 0 0 0-17433 {}} {130 0 0 0-17431 {}} {130 0 0 0-17430 {}} {130 0 0 0-17429 {}} {130 0 0 0-17428 {}} {130 0 0 0-17427 {}} {130 0 0 0-17425 {}} {130 0 0 0-17424 {}} {130 0 0 0-17423 {}} {130 0 0 0-17422 {}} {130 0 0 0-17421 {}} {130 0 0 0-17420 {}} {130 0 0 0-17419 {}} {130 0 0 0-17418 {}} {130 0 0 0-17417 {}} {130 0 0 0-17415 {}} {130 0 0 0-17414 {}} {130 0 0 0-17413 {}} {130 0 0 0-17412 {}} {130 0 0 0-17411 {}} {130 0 0 0-17410 {}} {130 0 0 0-17409 {}} {130 0 0 0-17408 {}} {130 0 0 0-17407 {}} {130 0 0 0-17406 {}} {130 0 0 0-17405 {}} {130 0 0 0-17404 {}} {130 0 0 0-17403 {}} {130 0 0 0-17402 {}} {130 0 0 0-17401 {}} {130 0 0 0-17400 {}} {130 0 0 0-17399 {}} {130 0 0 0-17398 {}} {130 0 0 0-17397 {}} {130 0 0 0-17396 {}} {130 0 0 0-17395 {}} {130 0 0 0-17394 {}}} SUCCS {{129 0 0 0-17440 {}}} CYCLES {}}
set a(0-17440) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#9.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16846 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17440 {}} {129 0 0 0-17439 {}} {258 0 0 0-17437 {}} {256 0 0 0-17435 {}} {256 0 0 0-17418 {}} {256 0 0 0-17409 {}} {256 0 0 0-17400 {}} {256 0 0 0-17394 {}}} SUCCS {{774 0 0 0-17394 {}} {774 0 0 0-17400 {}} {774 0 0 0-17409 {}} {774 0 0 0-17418 {}} {774 0 0 0-17435 {}} {772 0 0 0-17440 {}}} CYCLES {}}
set a(0-16846) {CHI {0-17394 0-17395 0-17396 0-17397 0-17398 0-17399 0-17400 0-17401 0-17402 0-17403 0-17404 0-17405 0-17406 0-17407 0-17408 0-17409 0-17410 0-17411 0-17412 0-17413 0-17414 0-17415 0-17416 0-17417 0-17418 0-17419 0-17420 0-17421 0-17422 0-17423 0-17424 0-17425 0-17426 0-17427 0-17428 0-17429 0-17430 0-17431 0-17432 0-17433 0-17434 0-17435 0-17436 0-17437 0-17438 0-17439 0-17440} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-9:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-618 LOC {11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-17393 {}} {258 0 0 0-17392 {}} {130 0 0 0-17391 {}} {258 0 0 0-17390 {}} {130 0 0 0-17389 {}} {130 0 0 0-17388 {}} {130 0 0 0-17387 {}} {130 0 0 0-17386 {}} {130 0 0 0-17385 {}} {130 0 0 0-17384 {}} {64 0 0 0-17383 {}} {64 0 0 0-16845 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17393 {}} {131 0 0 0-17441 {}} {130 0 0 0-17442 {}} {130 0 0 0-17443 {}} {130 0 0 0-17444 {}} {130 0 0 0-17445 {}} {130 0 0 0-17446 {}} {130 0 0 0-17447 {}} {130 0 0 0-17448 {}} {130 0 0 0-17449 {}} {130 0 0 0-17450 {}} {64 0 0 0-16847 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17441) {AREA_SCORE {} NAME COMP_LOOP-10:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-619 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{131 0 0 0-16846 {}}} SUCCS {{259 0 0 0-17442 {}} {130 0 0 0-17450 {}}} CYCLES {}}
set a(0-17442) {AREA_SCORE {} NAME COMP_LOOP-10:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-620 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-17441 {}} {130 0 0 0-16846 {}}} SUCCS {{259 0 0 0-17443 {}} {130 0 0 0-17450 {}}} CYCLES {}}
set a(0-17443) {AREA_SCORE {} NAME COMP_LOOP-10:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-621 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-17442 {}} {130 0 0 0-16846 {}}} SUCCS {{258 0 0 0-17447 {}} {130 0 0 0-17450 {}}} CYCLES {}}
set a(0-17444) {AREA_SCORE {} NAME COMP_LOOP:k:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-622 LOC {11 1.0 12 0.0 12 0.0 12 0.0 12 0.8687499999999999} PREDS {{130 0 0 0-16846 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17445 {}} {130 0 0 0-17450 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17445) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#36 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-623 LOC {11 1.0 12 0.0 12 0.0 12 0.8687499999999999} PREDS {{259 0 0 0-17444 {}} {130 0 0 0-16846 {}}} SUCCS {{259 0 0 0-17446 {}} {130 0 0 0-17450 {}}} CYCLES {}}
set a(0-17446) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-624 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-17445 {}} {130 0 0 0-16846 {}}} SUCCS {{259 0 0 0-17447 {}} {130 0 0 0-17450 {}}} CYCLES {}}
set a(0-17447) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-10:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-625 LOC {12 0.0 12 0.8687499999999999 12 0.8687499999999999 12 0.9999998749999999 12 0.9999998749999999} PREDS {{259 0 0 0-17446 {}} {258 0 0 0-17443 {}} {130 0 0 0-16846 {}}} SUCCS {{259 0 0 0-17448 {}} {130 0 0 0-17450 {}}} CYCLES {}}
set a(0-17448) {AREA_SCORE {} NAME COMP_LOOP-10:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-626 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-17447 {}} {130 0 0 0-16846 {}}} SUCCS {{259 0 0 0-17449 {}} {130 0 0 0-17450 {}}} CYCLES {}}
set a(0-17449) {AREA_SCORE {} NAME COMP_LOOP-10:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-627 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-17448 {}} {130 0 0 0-16846 {}}} SUCCS {{259 0 0 0-17450 {}}} CYCLES {}}
set a(0-17450) {AREA_SCORE {} NAME COMP_LOOP-10:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-628 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-17449 {}} {130 0 0 0-17448 {}} {130 0 0 0-17447 {}} {130 0 0 0-17446 {}} {130 0 0 0-17445 {}} {130 0 0 0-17444 {}} {130 0 0 0-17443 {}} {130 0 0 0-17442 {}} {130 0 0 0-17441 {}} {130 0 0 0-16846 {}}} SUCCS {{128 0 0 0-17457 {}} {64 0 0 0-16847 {}}} CYCLES {}}
set a(0-17451) {AREA_SCORE {} NAME COMP_LOOP:k:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-629 LOC {0 1.0 9 0.0 9 0.0 9 0.0 11 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17452 {}} {130 0 0 0-16847 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17452) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#37 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-630 LOC {0 1.0 9 0.0 9 0.0 11 0.0046844} PREDS {{259 0 0 0-17451 {}}} SUCCS {{259 0 0 0-17453 {}} {130 0 0 0-16847 {}}} CYCLES {}}
set a(0-17453) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#9 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-631 LOC {0 1.0 9 0.5359343999999999 9 0.5359343999999999 11 0.0046844} PREDS {{259 0 0 0-17452 {}}} SUCCS {{259 0 0 0-17454 {}} {130 0 0 0-16847 {}}} CYCLES {}}
set a(0-17454) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-10:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-632 LOC {1 0.18687499999999999 9 0.5359343999999999 9 0.5359343999999999 9 0.9999998774999999 11 0.46874987749999997} PREDS {{259 0 0 0-17453 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-17455 {}} {258 0 3.750 0-17456 {}} {130 0 0 0-16847 {}}} CYCLES {}}
set a(0-17455) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-633 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 3.750 0-17454 {}}} SUCCS {{258 0 0 0-16847 {}}} CYCLES {}}
set a(0-17456) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-634 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 12 0.2999998749999999} PREDS {{258 0 3.750 0-17454 {}}} SUCCS {{258 0 0 0-16847 {}}} CYCLES {}}
set a(0-17457) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-635 LOC {12 0.0 12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{128 0 0 0-17450 {}} {772 0 0 0-16847 {}}} SUCCS {{259 0 0 0-16847 {}}} CYCLES {}}
set a(0-17458) {AREA_SCORE {} NAME VEC_LOOP:j:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-636 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17498 {}}} SUCCS {{259 0 0 0-17459 {}} {130 0 0 0-17497 {}} {256 0 0 0-17498 {}}} CYCLES {}}
set a(0-17459) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-637 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17458 {}}} SUCCS {{258 0 0 0-17463 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17460) {AREA_SCORE {} NAME COMP_LOOP:k:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-638 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-17461 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17461) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#38 TYPE READSLICE PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-639 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17460 {}}} SUCCS {{259 0 0 0-17462 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17462) {AREA_SCORE {} NAME VEC_LOOP:conc#18 TYPE CONCATENATE PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-640 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-17461 {}}} SUCCS {{259 0 0 0-17463 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17463) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-641 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17462 {}} {258 0 0 0-17459 {}}} SUCCS {{259 0 3.750 0-17464 {}} {258 0 3.750 0-17479 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17464) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-642 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17463 {}} {774 0 3.750 0-17492 {}} {774 0 3.750 0-17479 {}}} SUCCS {{258 0 0 0-17474 {}} {256 0 0 0-17479 {}} {258 0 0 0-17481 {}} {256 0 0 0-17492 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17465) {AREA_SCORE {} NAME COMP_LOOP:k:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-643 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17466 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17466) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#39 TYPE READSLICE PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-644 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17465 {}}} SUCCS {{259 0 0 0-17467 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17467) {AREA_SCORE {} NAME VEC_LOOP:conc#19 TYPE CONCATENATE PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-645 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17466 {}}} SUCCS {{258 0 0 0-17469 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17468) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-646 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17469 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17469) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#35 TYPE ACCU DELAY {1.03 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-647 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17468 {}} {258 0 0 0-17467 {}}} SUCCS {{258 0 0 0-17472 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17470) {AREA_SCORE {} NAME VEC_LOOP:j:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-648 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17498 {}}} SUCCS {{259 0 0 0-17471 {}} {130 0 0 0-17497 {}} {256 0 0 0-17498 {}}} CYCLES {}}
set a(0-17471) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-649 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17470 {}}} SUCCS {{259 0 0 0-17472 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17472) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-650 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17471 {}} {258 0 0 0-17469 {}}} SUCCS {{259 0 3.750 0-17473 {}} {258 0 3.750 0-17492 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17473) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-651 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17472 {}} {774 0 3.750 0-17492 {}} {774 0 3.750 0-17479 {}}} SUCCS {{259 0 0 0-17474 {}} {256 0 0 0-17479 {}} {258 0 0 0-17480 {}} {256 0 0 0-17492 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17474) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-10:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-652 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17473 {}} {258 0 0 0-17464 {}}} SUCCS {{259 0 0 0-17475 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17475) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.base TYPE {C-CORE PORT} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-653 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17474 {}} {128 0 0 0-17477 {}}} SUCCS {{258 0 0 0-17477 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17476) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.m TYPE {C-CORE PORT} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-654 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17477 {}}} SUCCS {{259 0 0 0-17477 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17477) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-655 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17476 {}} {258 0 0 0-17475 {}}} SUCCS {{128 0 0 0-17475 {}} {128 0 0 0-17476 {}} {259 0 0 0-17478 {}}} CYCLES {}}
set a(0-17478) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.return TYPE {C-CORE PORT} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-656 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17477 {}}} SUCCS {{259 0 3.750 0-17479 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17479) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#18 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-657 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17479 {}} {259 0 3.750 0-17478 {}} {256 0 0 0-17473 {}} {256 0 0 0-17464 {}} {258 0 3.750 0-17463 {}} {774 0 0 0-17492 {}}} SUCCS {{774 0 3.750 0-17464 {}} {774 0 3.750 0-17473 {}} {774 0 0 0-17479 {}} {258 0 0 0-17492 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17480) {AREA_SCORE {} NAME COMP_LOOP-10:factor2:not TYPE NOT PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-658 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17473 {}}} SUCCS {{259 0 0 0-17481 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17481) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-10:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-659 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17480 {}} {258 0 0 0-17464 {}}} SUCCS {{259 0 0 0-17482 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17482) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-660 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17481 {}} {128 0 0 0-17484 {}}} SUCCS {{258 0 0 0-17484 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17483) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-661 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17484 {}}} SUCCS {{259 0 0 0-17484 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17484) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-662 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17483 {}} {258 0 0 0-17482 {}}} SUCCS {{128 0 0 0-17482 {}} {128 0 0 0-17483 {}} {259 0 0 0-17485 {}}} CYCLES {}}
set a(0-17485) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-663 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17484 {}}} SUCCS {{259 0 0 0-17486 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17486) {AREA_SCORE {} NAME COMP_LOOP-10:mult.x TYPE {C-CORE PORT} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-664 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17485 {}} {128 0 0 0-17490 {}}} SUCCS {{258 0 0 0-17490 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17487) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y TYPE {C-CORE PORT} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-665 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17490 {}}} SUCCS {{258 0 0 0-17490 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17488) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y_ TYPE {C-CORE PORT} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-666 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17490 {}}} SUCCS {{258 0 0 0-17490 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17489) {AREA_SCORE {} NAME COMP_LOOP-10:mult.p TYPE {C-CORE PORT} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-667 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17490 {}}} SUCCS {{259 0 0 0-17490 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17490) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-10:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-668 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17489 {}} {258 0 0 0-17488 {}} {258 0 0 0-17487 {}} {258 0 0 0-17486 {}}} SUCCS {{128 0 0 0-17486 {}} {128 0 0 0-17487 {}} {128 0 0 0-17488 {}} {128 0 0 0-17489 {}} {259 0 0 0-17491 {}}} CYCLES {}}
set a(0-17491) {AREA_SCORE {} NAME COMP_LOOP-10:mult.return TYPE {C-CORE PORT} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-669 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17490 {}}} SUCCS {{259 0 3.750 0-17492 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17492) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#19 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-670 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17492 {}} {259 0 3.750 0-17491 {}} {258 0 0 0-17479 {}} {256 0 0 0-17473 {}} {258 0 3.750 0-17472 {}} {256 0 0 0-17464 {}}} SUCCS {{774 0 3.750 0-17464 {}} {774 0 3.750 0-17473 {}} {774 0 0 0-17479 {}} {774 0 0 0-17492 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17493) {AREA_SCORE {} NAME VEC_LOOP:j:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-671 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17498 {}}} SUCCS {{259 0 0 0-17494 {}} {130 0 0 0-17497 {}} {256 0 0 0-17498 {}}} CYCLES {}}
set a(0-17494) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-672 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17493 {}}} SUCCS {{259 0 0 0-17495 {}} {130 0 0 0-17497 {}}} CYCLES {}}
set a(0-17495) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-10:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-673 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17494 {}}} SUCCS {{259 0 0 0-17496 {}} {130 0 0 0-17497 {}} {258 0 0 0-17498 {}}} CYCLES {}}
set a(0-17496) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-674 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17495 {}}} SUCCS {{259 0 0 0-17497 {}}} CYCLES {}}
set a(0-17497) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16847 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-675 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17496 {}} {130 0 0 0-17495 {}} {130 0 0 0-17494 {}} {130 0 0 0-17493 {}} {130 0 0 0-17492 {}} {130 0 0 0-17491 {}} {130 0 0 0-17489 {}} {130 0 0 0-17488 {}} {130 0 0 0-17487 {}} {130 0 0 0-17486 {}} {130 0 0 0-17485 {}} {130 0 0 0-17483 {}} {130 0 0 0-17482 {}} {130 0 0 0-17481 {}} {130 0 0 0-17480 {}} {130 0 0 0-17479 {}} {130 0 0 0-17478 {}} {130 0 0 0-17476 {}} {130 0 0 0-17475 {}} {130 0 0 0-17474 {}} {130 0 0 0-17473 {}} {130 0 0 0-17472 {}} {130 0 0 0-17471 {}} {130 0 0 0-17470 {}} {130 0 0 0-17469 {}} {130 0 0 0-17468 {}} {130 0 0 0-17467 {}} {130 0 0 0-17466 {}} {130 0 0 0-17465 {}} {130 0 0 0-17464 {}} {130 0 0 0-17463 {}} {130 0 0 0-17462 {}} {130 0 0 0-17461 {}} {130 0 0 0-17460 {}} {130 0 0 0-17459 {}} {130 0 0 0-17458 {}}} SUCCS {{129 0 0 0-17498 {}}} CYCLES {}}
set a(0-17498) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#10.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16847 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17498 {}} {129 0 0 0-17497 {}} {258 0 0 0-17495 {}} {256 0 0 0-17493 {}} {256 0 0 0-17470 {}} {256 0 0 0-17458 {}}} SUCCS {{774 0 0 0-17458 {}} {774 0 0 0-17470 {}} {774 0 0 0-17493 {}} {772 0 0 0-17498 {}}} CYCLES {}}
set a(0-16847) {CHI {0-17458 0-17459 0-17460 0-17461 0-17462 0-17463 0-17464 0-17465 0-17466 0-17467 0-17468 0-17469 0-17470 0-17471 0-17472 0-17473 0-17474 0-17475 0-17476 0-17477 0-17478 0-17479 0-17480 0-17481 0-17482 0-17483 0-17484 0-17485 0-17486 0-17487 0-17488 0-17489 0-17490 0-17491 0-17492 0-17493 0-17494 0-17495 0-17496 0-17497 0-17498} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-10:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-676 LOC {12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-17457 {}} {258 0 0 0-17456 {}} {258 0 0 0-17455 {}} {130 0 0 0-17454 {}} {130 0 0 0-17453 {}} {130 0 0 0-17452 {}} {130 0 0 0-17451 {}} {64 0 0 0-17450 {}} {64 0 0 0-16846 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17457 {}} {131 0 0 0-17499 {}} {130 0 0 0-17500 {}} {130 0 0 0-17501 {}} {130 0 0 0-17502 {}} {130 0 0 0-17503 {}} {130 0 0 0-17504 {}} {130 0 0 0-17505 {}} {130 0 0 0-17506 {}} {130 0 0 0-17507 {}} {130 0 0 0-17508 {}} {64 0 0 0-16848 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17499) {AREA_SCORE {} NAME COMP_LOOP-11:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-677 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{131 0 0 0-16847 {}}} SUCCS {{259 0 0 0-17500 {}} {130 0 0 0-17508 {}}} CYCLES {}}
set a(0-17500) {AREA_SCORE {} NAME COMP_LOOP-11:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-678 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{259 0 0 0-17499 {}} {130 0 0 0-16847 {}}} SUCCS {{259 0 0 0-17501 {}} {130 0 0 0-17508 {}}} CYCLES {}}
set a(0-17501) {AREA_SCORE {} NAME COMP_LOOP-11:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-679 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{259 0 0 0-17500 {}} {130 0 0 0-16847 {}}} SUCCS {{258 0 0 0-17505 {}} {130 0 0 0-17508 {}}} CYCLES {}}
set a(0-17502) {AREA_SCORE {} NAME COMP_LOOP:k:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-680 LOC {12 1.0 13 0.0 13 0.0 13 0.0 13 0.8687499999999999} PREDS {{130 0 0 0-16847 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17503 {}} {130 0 0 0-17508 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17503) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#40 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-681 LOC {12 1.0 13 0.0 13 0.0 13 0.8687499999999999} PREDS {{259 0 0 0-17502 {}} {130 0 0 0-16847 {}}} SUCCS {{259 0 0 0-17504 {}} {130 0 0 0-17508 {}}} CYCLES {}}
set a(0-17504) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-682 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{259 0 0 0-17503 {}} {130 0 0 0-16847 {}}} SUCCS {{259 0 0 0-17505 {}} {130 0 0 0-17508 {}}} CYCLES {}}
set a(0-17505) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-11:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-683 LOC {13 0.0 13 0.8687499999999999 13 0.8687499999999999 13 0.9999998749999999 13 0.9999998749999999} PREDS {{259 0 0 0-17504 {}} {258 0 0 0-17501 {}} {130 0 0 0-16847 {}}} SUCCS {{259 0 0 0-17506 {}} {130 0 0 0-17508 {}}} CYCLES {}}
set a(0-17506) {AREA_SCORE {} NAME COMP_LOOP-11:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-684 LOC {13 0.13125 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-17505 {}} {130 0 0 0-16847 {}}} SUCCS {{259 0 0 0-17507 {}} {130 0 0 0-17508 {}}} CYCLES {}}
set a(0-17507) {AREA_SCORE {} NAME COMP_LOOP-11:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-685 LOC {13 0.13125 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-17506 {}} {130 0 0 0-16847 {}}} SUCCS {{259 0 0 0-17508 {}}} CYCLES {}}
set a(0-17508) {AREA_SCORE {} NAME COMP_LOOP-11:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-686 LOC {13 0.13125 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-17507 {}} {130 0 0 0-17506 {}} {130 0 0 0-17505 {}} {130 0 0 0-17504 {}} {130 0 0 0-17503 {}} {130 0 0 0-17502 {}} {130 0 0 0-17501 {}} {130 0 0 0-17500 {}} {130 0 0 0-17499 {}} {130 0 0 0-16847 {}}} SUCCS {{128 0 0 0-17517 {}} {64 0 0 0-16848 {}}} CYCLES {}}
set a(0-17509) {AREA_SCORE {} NAME COMP_LOOP:k:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-687 LOC {0 1.0 10 0.0 10 0.0 10 0.0 12 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17510 {}} {130 0 0 0-16848 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17510) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#41 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-688 LOC {0 1.0 10 0.0 10 0.0 12 0.0046844} PREDS {{259 0 0 0-17509 {}}} SUCCS {{259 0 0 0-17511 {}} {130 0 0 0-16848 {}}} CYCLES {}}
set a(0-17511) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#10 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-689 LOC {0 1.0 10 0.5359343999999999 10 0.5359343999999999 12 0.0046844} PREDS {{259 0 0 0-17510 {}}} SUCCS {{259 0 0 0-17512 {}} {130 0 0 0-16848 {}}} CYCLES {}}
set a(0-17512) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-11:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-690 LOC {1 0.18687499999999999 10 0.5359343999999999 10 0.5359343999999999 10 0.9999998774999999 12 0.46874987749999997} PREDS {{259 0 0 0-17511 {}} {258 0 0 0-17010 {}}} SUCCS {{259 0 0 0-17513 {}} {258 0 0 0-17515 {}} {130 0 0 0-16848 {}}} CYCLES {}}
set a(0-17513) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#67 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-691 LOC {1 0.6509406 12 0.46875 12 0.46875 12 0.46875} PREDS {{259 0 0 0-17512 {}}} SUCCS {{259 0 3.750 0-17514 {}} {130 0 0 0-16848 {}}} CYCLES {}}
set a(0-17514) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-692 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.750 0-17513 {}}} SUCCS {{258 0 0 0-16848 {}}} CYCLES {}}
set a(0-17515) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#5 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-693 LOC {1 0.6509406 12 0.46875 12 0.46875 12 0.46875} PREDS {{258 0 0 0-17512 {}}} SUCCS {{259 0 3.750 0-17516 {}} {130 0 0 0-16848 {}}} CYCLES {}}
set a(0-17516) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-694 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.750 0-17515 {}}} SUCCS {{258 0 0 0-16848 {}}} CYCLES {}}
set a(0-17517) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-695 LOC {13 0.0 13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{128 0 0 0-17508 {}} {772 0 0 0-16848 {}}} SUCCS {{259 0 0 0-16848 {}}} CYCLES {}}
set a(0-17518) {AREA_SCORE {} NAME VEC_LOOP:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-696 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {{774 0 0 0-17564 {}}} SUCCS {{259 0 0 0-17519 {}} {130 0 0 0-17563 {}} {256 0 0 0-17564 {}}} CYCLES {}}
set a(0-17519) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#11)(9-1) TYPE READSLICE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-697 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-17518 {}}} SUCCS {{258 0 0 0-17523 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17520) {AREA_SCORE {} NAME COMP_LOOP:k:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-698 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {} SUCCS {{259 0 0 0-17521 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17521) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#42 TYPE READSLICE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-699 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-17520 {}}} SUCCS {{259 0 0 0-17522 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17522) {AREA_SCORE {} NAME VEC_LOOP:conc#20 TYPE CONCATENATE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-700 LOC {0 1.0 1 0.34125 1 0.34125 1 0.34125} PREDS {{259 0 0 0-17521 {}}} SUCCS {{259 0 0 0-17523 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17523) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.02 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-701 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17522 {}} {258 0 0 0-17519 {}}} SUCCS {{258 0 0 0-17526 {}} {258 0 0 0-17544 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17524) {AREA_SCORE {} NAME VEC_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-702 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-17564 {}}} SUCCS {{259 0 0 0-17525 {}} {130 0 0 0-17563 {}} {256 0 0 0-17564 {}}} CYCLES {}}
set a(0-17525) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#11)(0)#1 TYPE READSLICE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-703 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-17524 {}}} SUCCS {{259 0 0 0-17526 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17526) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-704 LOC {1 0.1275 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-17525 {}} {258 0 0 0-17523 {}}} SUCCS {{259 0 3.750 0-17527 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17527) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-705 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17526 {}} {774 0 3.750 0-17558 {}} {774 0 3.750 0-17545 {}}} SUCCS {{258 0 0 0-17537 {}} {256 0 0 0-17545 {}} {258 0 0 0-17547 {}} {256 0 0 0-17558 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17528) {AREA_SCORE {} NAME COMP_LOOP:k:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-706 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17529 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17529) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#43 TYPE READSLICE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-707 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17528 {}}} SUCCS {{259 0 0 0-17530 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17530) {AREA_SCORE {} NAME VEC_LOOP:conc#21 TYPE CONCATENATE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-708 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17529 {}}} SUCCS {{258 0 0 0-17532 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17531) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-709 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17532 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17532) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#36 TYPE ACCU DELAY {1.03 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-710 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17531 {}} {258 0 0 0-17530 {}}} SUCCS {{258 0 0 0-17535 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17533) {AREA_SCORE {} NAME VEC_LOOP:j:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-711 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17564 {}}} SUCCS {{259 0 0 0-17534 {}} {130 0 0 0-17563 {}} {256 0 0 0-17564 {}}} CYCLES {}}
set a(0-17534) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-712 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17533 {}}} SUCCS {{259 0 0 0-17535 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17535) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-713 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17534 {}} {258 0 0 0-17532 {}}} SUCCS {{259 0 3.750 0-17536 {}} {258 0 3.750 0-17558 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17536) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-714 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17535 {}} {774 0 3.750 0-17558 {}} {774 0 3.750 0-17545 {}}} SUCCS {{259 0 0 0-17537 {}} {256 0 0 0-17545 {}} {258 0 0 0-17546 {}} {256 0 0 0-17558 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17537) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-11:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-715 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17536 {}} {258 0 0 0-17527 {}}} SUCCS {{259 0 0 0-17538 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17538) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.base TYPE {C-CORE PORT} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-716 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17537 {}} {128 0 0 0-17540 {}}} SUCCS {{258 0 0 0-17540 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17539) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.m TYPE {C-CORE PORT} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-717 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17540 {}}} SUCCS {{259 0 0 0-17540 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17540) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-718 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17539 {}} {258 0 0 0-17538 {}}} SUCCS {{128 0 0 0-17538 {}} {128 0 0 0-17539 {}} {259 0 0 0-17541 {}}} CYCLES {}}
set a(0-17541) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.return TYPE {C-CORE PORT} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-719 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17540 {}}} SUCCS {{258 0 3.750 0-17545 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17542) {AREA_SCORE {} NAME VEC_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-720 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-17564 {}}} SUCCS {{259 0 0 0-17543 {}} {130 0 0 0-17563 {}} {256 0 0 0-17564 {}}} CYCLES {}}
set a(0-17543) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#11)(0) TYPE READSLICE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-721 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-17542 {}}} SUCCS {{259 0 0 0-17544 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17544) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-722 LOC {1 0.1275 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17543 {}} {258 0 0 0-17523 {}}} SUCCS {{259 0 3.750 0-17545 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17545) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#20 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-723 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17545 {}} {259 0 3.750 0-17544 {}} {258 0 3.750 0-17541 {}} {256 0 0 0-17536 {}} {256 0 0 0-17527 {}} {774 0 0 0-17558 {}}} SUCCS {{774 0 3.750 0-17527 {}} {774 0 3.750 0-17536 {}} {774 0 0 0-17545 {}} {258 0 0 0-17558 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17546) {AREA_SCORE {} NAME COMP_LOOP-11:factor2:not TYPE NOT PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-724 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17536 {}}} SUCCS {{259 0 0 0-17547 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17547) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-11:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-725 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17546 {}} {258 0 0 0-17527 {}}} SUCCS {{259 0 0 0-17548 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17548) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-726 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17547 {}} {128 0 0 0-17550 {}}} SUCCS {{258 0 0 0-17550 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17549) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-727 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17550 {}}} SUCCS {{259 0 0 0-17550 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17550) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-728 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17549 {}} {258 0 0 0-17548 {}}} SUCCS {{128 0 0 0-17548 {}} {128 0 0 0-17549 {}} {259 0 0 0-17551 {}}} CYCLES {}}
set a(0-17551) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-729 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17550 {}}} SUCCS {{259 0 0 0-17552 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17552) {AREA_SCORE {} NAME COMP_LOOP-11:mult.x TYPE {C-CORE PORT} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-730 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17551 {}} {128 0 0 0-17556 {}}} SUCCS {{258 0 0 0-17556 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17553) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y TYPE {C-CORE PORT} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-731 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17556 {}}} SUCCS {{258 0 0 0-17556 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17554) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y_ TYPE {C-CORE PORT} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-732 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17556 {}}} SUCCS {{258 0 0 0-17556 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17555) {AREA_SCORE {} NAME COMP_LOOP-11:mult.p TYPE {C-CORE PORT} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-733 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17556 {}}} SUCCS {{259 0 0 0-17556 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17556) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-11:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-734 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17555 {}} {258 0 0 0-17554 {}} {258 0 0 0-17553 {}} {258 0 0 0-17552 {}}} SUCCS {{128 0 0 0-17552 {}} {128 0 0 0-17553 {}} {128 0 0 0-17554 {}} {128 0 0 0-17555 {}} {259 0 0 0-17557 {}}} CYCLES {}}
set a(0-17557) {AREA_SCORE {} NAME COMP_LOOP-11:mult.return TYPE {C-CORE PORT} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-735 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17556 {}}} SUCCS {{259 0 3.750 0-17558 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17558) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#21 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-736 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17558 {}} {259 0 3.750 0-17557 {}} {258 0 0 0-17545 {}} {256 0 0 0-17536 {}} {258 0 3.750 0-17535 {}} {256 0 0 0-17527 {}}} SUCCS {{774 0 3.750 0-17527 {}} {774 0 3.750 0-17536 {}} {774 0 0 0-17545 {}} {774 0 0 0-17558 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17559) {AREA_SCORE {} NAME VEC_LOOP:j:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-737 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17564 {}}} SUCCS {{259 0 0 0-17560 {}} {130 0 0 0-17563 {}} {256 0 0 0-17564 {}}} CYCLES {}}
set a(0-17560) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-738 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17559 {}}} SUCCS {{259 0 0 0-17561 {}} {130 0 0 0-17563 {}}} CYCLES {}}
set a(0-17561) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-11:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-739 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17560 {}}} SUCCS {{259 0 0 0-17562 {}} {130 0 0 0-17563 {}} {258 0 0 0-17564 {}}} CYCLES {}}
set a(0-17562) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-740 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17561 {}}} SUCCS {{259 0 0 0-17563 {}}} CYCLES {}}
set a(0-17563) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16848 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-741 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17562 {}} {130 0 0 0-17561 {}} {130 0 0 0-17560 {}} {130 0 0 0-17559 {}} {130 0 0 0-17558 {}} {130 0 0 0-17557 {}} {130 0 0 0-17555 {}} {130 0 0 0-17554 {}} {130 0 0 0-17553 {}} {130 0 0 0-17552 {}} {130 0 0 0-17551 {}} {130 0 0 0-17549 {}} {130 0 0 0-17548 {}} {130 0 0 0-17547 {}} {130 0 0 0-17546 {}} {130 0 0 0-17545 {}} {130 0 0 0-17544 {}} {130 0 0 0-17543 {}} {130 0 0 0-17542 {}} {130 0 0 0-17541 {}} {130 0 0 0-17539 {}} {130 0 0 0-17538 {}} {130 0 0 0-17537 {}} {130 0 0 0-17536 {}} {130 0 0 0-17535 {}} {130 0 0 0-17534 {}} {130 0 0 0-17533 {}} {130 0 0 0-17532 {}} {130 0 0 0-17531 {}} {130 0 0 0-17530 {}} {130 0 0 0-17529 {}} {130 0 0 0-17528 {}} {130 0 0 0-17527 {}} {130 0 0 0-17526 {}} {130 0 0 0-17525 {}} {130 0 0 0-17524 {}} {130 0 0 0-17523 {}} {130 0 0 0-17522 {}} {130 0 0 0-17521 {}} {130 0 0 0-17520 {}} {130 0 0 0-17519 {}} {130 0 0 0-17518 {}}} SUCCS {{129 0 0 0-17564 {}}} CYCLES {}}
set a(0-17564) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#11.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16848 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17564 {}} {129 0 0 0-17563 {}} {258 0 0 0-17561 {}} {256 0 0 0-17559 {}} {256 0 0 0-17542 {}} {256 0 0 0-17533 {}} {256 0 0 0-17524 {}} {256 0 0 0-17518 {}}} SUCCS {{774 0 0 0-17518 {}} {774 0 0 0-17524 {}} {774 0 0 0-17533 {}} {774 0 0 0-17542 {}} {774 0 0 0-17559 {}} {772 0 0 0-17564 {}}} CYCLES {}}
set a(0-16848) {CHI {0-17518 0-17519 0-17520 0-17521 0-17522 0-17523 0-17524 0-17525 0-17526 0-17527 0-17528 0-17529 0-17530 0-17531 0-17532 0-17533 0-17534 0-17535 0-17536 0-17537 0-17538 0-17539 0-17540 0-17541 0-17542 0-17543 0-17544 0-17545 0-17546 0-17547 0-17548 0-17549 0-17550 0-17551 0-17552 0-17553 0-17554 0-17555 0-17556 0-17557 0-17558 0-17559 0-17560 0-17561 0-17562 0-17563 0-17564} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-11:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-742 LOC {13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-17517 {}} {258 0 0 0-17516 {}} {130 0 0 0-17515 {}} {258 0 0 0-17514 {}} {130 0 0 0-17513 {}} {130 0 0 0-17512 {}} {130 0 0 0-17511 {}} {130 0 0 0-17510 {}} {130 0 0 0-17509 {}} {64 0 0 0-17508 {}} {64 0 0 0-16847 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17517 {}} {131 0 0 0-17565 {}} {130 0 0 0-17566 {}} {130 0 0 0-17567 {}} {130 0 0 0-17568 {}} {130 0 0 0-17569 {}} {130 0 0 0-17570 {}} {130 0 0 0-17571 {}} {130 0 0 0-17572 {}} {130 0 0 0-17573 {}} {130 0 0 0-17574 {}} {64 0 0 0-16849 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17565) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3)#1 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-743 LOC {13 1.0 14 0.8724999999999999 14 0.8724999999999999 14 0.8724999999999999} PREDS {{131 0 0 0-16848 {}}} SUCCS {{259 0 0 0-17566 {}} {130 0 0 0-17574 {}}} CYCLES {}}
set a(0-17566) {AREA_SCORE {} NAME COMP_LOOP-12:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-744 LOC {13 1.0 14 0.8724999999999999 14 0.8724999999999999 14 0.8724999999999999} PREDS {{259 0 0 0-17565 {}} {130 0 0 0-16848 {}}} SUCCS {{259 0 0 0-17567 {}} {130 0 0 0-17574 {}}} CYCLES {}}
set a(0-17567) {AREA_SCORE {} NAME COMP_LOOP-12:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-745 LOC {13 1.0 14 0.8724999999999999 14 0.8724999999999999 14 0.8724999999999999} PREDS {{259 0 0 0-17566 {}} {130 0 0 0-16848 {}}} SUCCS {{258 0 0 0-17571 {}} {130 0 0 0-17574 {}}} CYCLES {}}
set a(0-17568) {AREA_SCORE {} NAME COMP_LOOP:k:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-746 LOC {13 1.0 14 0.0 14 0.0 14 0.0 14 0.8724999999999999} PREDS {{130 0 0 0-16848 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17569 {}} {130 0 0 0-17574 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17569) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#45 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-747 LOC {13 1.0 14 0.0 14 0.0 14 0.8724999999999999} PREDS {{259 0 0 0-17568 {}} {130 0 0 0-16848 {}}} SUCCS {{259 0 0 0-17570 {}} {130 0 0 0-17574 {}}} CYCLES {}}
set a(0-17570) {AREA_SCORE {} NAME COMP_LOOP:conc#33 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-748 LOC {13 1.0 14 0.8724999999999999 14 0.8724999999999999 14 0.8724999999999999} PREDS {{259 0 0 0-17569 {}} {130 0 0 0-16848 {}}} SUCCS {{259 0 0 0-17571 {}} {130 0 0 0-17574 {}}} CYCLES {}}
set a(0-17571) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {1.02 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-749 LOC {14 0.0 14 0.8724999999999999 14 0.8724999999999999 14 0.999999875 14 0.999999875} PREDS {{259 0 0 0-17570 {}} {258 0 0 0-17567 {}} {130 0 0 0-16848 {}}} SUCCS {{259 0 0 0-17572 {}} {130 0 0 0-17574 {}}} CYCLES {}}
set a(0-17572) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#3)(8) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-750 LOC {14 0.1275 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-17571 {}} {130 0 0 0-16848 {}}} SUCCS {{259 0 0 0-17573 {}} {130 0 0 0-17574 {}}} CYCLES {}}
set a(0-17573) {AREA_SCORE {} NAME COMP_LOOP-12:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-751 LOC {14 0.1275 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-17572 {}} {130 0 0 0-16848 {}}} SUCCS {{259 0 0 0-17574 {}}} CYCLES {}}
set a(0-17574) {AREA_SCORE {} NAME COMP_LOOP-12:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-752 LOC {14 0.1275 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-17573 {}} {130 0 0 0-17572 {}} {130 0 0 0-17571 {}} {130 0 0 0-17570 {}} {130 0 0 0-17569 {}} {130 0 0 0-17568 {}} {130 0 0 0-17567 {}} {130 0 0 0-17566 {}} {130 0 0 0-17565 {}} {130 0 0 0-16848 {}}} SUCCS {{128 0 0 0-17581 {}} {64 0 0 0-16849 {}}} CYCLES {}}
set a(0-17575) {AREA_SCORE {} NAME COMP_LOOP:k:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-753 LOC {0 1.0 11 0.0 11 0.0 11 0.0 13 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17576 {}} {130 0 0 0-16849 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17576) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#24 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-754 LOC {0 1.0 11 0.0 11 0.0 13 0.0046844} PREDS {{259 0 0 0-17575 {}}} SUCCS {{259 0 0 0-17577 {}} {130 0 0 0-16849 {}}} CYCLES {}}
set a(0-17577) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-755 LOC {0 1.0 11 0.5359343999999999 11 0.5359343999999999 13 0.0046844} PREDS {{259 0 0 0-17576 {}}} SUCCS {{259 0 0 0-17578 {}} {130 0 0 0-16849 {}}} CYCLES {}}
set a(0-17578) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-12:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-756 LOC {1 0.18687499999999999 11 0.5359343999999999 11 0.5359343999999999 11 0.9999998774999999 13 0.46874987749999997} PREDS {{259 0 0 0-17577 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-17579 {}} {258 0 3.750 0-17580 {}} {130 0 0 0-16849 {}}} CYCLES {}}
set a(0-17579) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-757 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 3.750 0-17578 {}}} SUCCS {{258 0 0 0-16849 {}}} CYCLES {}}
set a(0-17580) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-758 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 14 0.2999998749999999} PREDS {{258 0 3.750 0-17578 {}}} SUCCS {{258 0 0 0-16849 {}}} CYCLES {}}
set a(0-17581) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-759 LOC {14 0.0 14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{128 0 0 0-17574 {}} {772 0 0 0-16849 {}}} SUCCS {{259 0 0 0-16849 {}}} CYCLES {}}
set a(0-17582) {AREA_SCORE {} NAME VEC_LOOP:j:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-760 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17622 {}}} SUCCS {{259 0 0 0-17583 {}} {130 0 0 0-17621 {}} {256 0 0 0-17622 {}}} CYCLES {}}
set a(0-17583) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-761 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17582 {}}} SUCCS {{258 0 0 0-17587 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17584) {AREA_SCORE {} NAME COMP_LOOP:k:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-762 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-17585 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17585) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#46 TYPE READSLICE PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-763 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17584 {}}} SUCCS {{259 0 0 0-17586 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17586) {AREA_SCORE {} NAME VEC_LOOP:conc#22 TYPE CONCATENATE PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-764 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-17585 {}}} SUCCS {{259 0 0 0-17587 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17587) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-765 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17586 {}} {258 0 0 0-17583 {}}} SUCCS {{259 0 3.750 0-17588 {}} {258 0 3.750 0-17603 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17588) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-766 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17587 {}} {774 0 3.750 0-17616 {}} {774 0 3.750 0-17603 {}}} SUCCS {{258 0 0 0-17598 {}} {256 0 0 0-17603 {}} {258 0 0 0-17605 {}} {256 0 0 0-17616 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17589) {AREA_SCORE {} NAME COMP_LOOP:k:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-767 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17590 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17590) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#47 TYPE READSLICE PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-768 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17589 {}}} SUCCS {{259 0 0 0-17591 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17591) {AREA_SCORE {} NAME VEC_LOOP:conc#23 TYPE CONCATENATE PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-769 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17590 {}}} SUCCS {{258 0 0 0-17593 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17592) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-770 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17593 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17593) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#37 TYPE ACCU DELAY {1.03 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-771 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17592 {}} {258 0 0 0-17591 {}}} SUCCS {{258 0 0 0-17596 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17594) {AREA_SCORE {} NAME VEC_LOOP:j:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-772 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17622 {}}} SUCCS {{259 0 0 0-17595 {}} {130 0 0 0-17621 {}} {256 0 0 0-17622 {}}} CYCLES {}}
set a(0-17595) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-773 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17594 {}}} SUCCS {{259 0 0 0-17596 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17596) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-774 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17595 {}} {258 0 0 0-17593 {}}} SUCCS {{259 0 3.750 0-17597 {}} {258 0 3.750 0-17616 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17597) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-775 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17596 {}} {774 0 3.750 0-17616 {}} {774 0 3.750 0-17603 {}}} SUCCS {{259 0 0 0-17598 {}} {256 0 0 0-17603 {}} {258 0 0 0-17604 {}} {256 0 0 0-17616 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17598) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-12:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-776 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17597 {}} {258 0 0 0-17588 {}}} SUCCS {{259 0 0 0-17599 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17599) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.base TYPE {C-CORE PORT} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-777 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17598 {}} {128 0 0 0-17601 {}}} SUCCS {{258 0 0 0-17601 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17600) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.m TYPE {C-CORE PORT} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-778 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17601 {}}} SUCCS {{259 0 0 0-17601 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17601) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-779 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17600 {}} {258 0 0 0-17599 {}}} SUCCS {{128 0 0 0-17599 {}} {128 0 0 0-17600 {}} {259 0 0 0-17602 {}}} CYCLES {}}
set a(0-17602) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.return TYPE {C-CORE PORT} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-780 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17601 {}}} SUCCS {{259 0 3.750 0-17603 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17603) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#22 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-781 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17603 {}} {259 0 3.750 0-17602 {}} {256 0 0 0-17597 {}} {256 0 0 0-17588 {}} {258 0 3.750 0-17587 {}} {774 0 0 0-17616 {}}} SUCCS {{774 0 3.750 0-17588 {}} {774 0 3.750 0-17597 {}} {774 0 0 0-17603 {}} {258 0 0 0-17616 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17604) {AREA_SCORE {} NAME COMP_LOOP-12:factor2:not TYPE NOT PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-782 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17597 {}}} SUCCS {{259 0 0 0-17605 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17605) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-12:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-783 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17604 {}} {258 0 0 0-17588 {}}} SUCCS {{259 0 0 0-17606 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17606) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-784 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17605 {}} {128 0 0 0-17608 {}}} SUCCS {{258 0 0 0-17608 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17607) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-785 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17608 {}}} SUCCS {{259 0 0 0-17608 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17608) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-786 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17607 {}} {258 0 0 0-17606 {}}} SUCCS {{128 0 0 0-17606 {}} {128 0 0 0-17607 {}} {259 0 0 0-17609 {}}} CYCLES {}}
set a(0-17609) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-787 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17608 {}}} SUCCS {{259 0 0 0-17610 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17610) {AREA_SCORE {} NAME COMP_LOOP-12:mult.x TYPE {C-CORE PORT} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-788 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17609 {}} {128 0 0 0-17614 {}}} SUCCS {{258 0 0 0-17614 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17611) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y TYPE {C-CORE PORT} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-789 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17614 {}}} SUCCS {{258 0 0 0-17614 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17612) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y_ TYPE {C-CORE PORT} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-790 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17614 {}}} SUCCS {{258 0 0 0-17614 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17613) {AREA_SCORE {} NAME COMP_LOOP-12:mult.p TYPE {C-CORE PORT} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-791 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17614 {}}} SUCCS {{259 0 0 0-17614 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17614) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-12:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-792 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17613 {}} {258 0 0 0-17612 {}} {258 0 0 0-17611 {}} {258 0 0 0-17610 {}}} SUCCS {{128 0 0 0-17610 {}} {128 0 0 0-17611 {}} {128 0 0 0-17612 {}} {128 0 0 0-17613 {}} {259 0 0 0-17615 {}}} CYCLES {}}
set a(0-17615) {AREA_SCORE {} NAME COMP_LOOP-12:mult.return TYPE {C-CORE PORT} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-793 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17614 {}}} SUCCS {{259 0 3.750 0-17616 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17616) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#23 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-794 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17616 {}} {259 0 3.750 0-17615 {}} {258 0 0 0-17603 {}} {256 0 0 0-17597 {}} {258 0 3.750 0-17596 {}} {256 0 0 0-17588 {}}} SUCCS {{774 0 3.750 0-17588 {}} {774 0 3.750 0-17597 {}} {774 0 0 0-17603 {}} {774 0 0 0-17616 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17617) {AREA_SCORE {} NAME VEC_LOOP:j:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-795 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17622 {}}} SUCCS {{259 0 0 0-17618 {}} {130 0 0 0-17621 {}} {256 0 0 0-17622 {}}} CYCLES {}}
set a(0-17618) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-796 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17617 {}}} SUCCS {{259 0 0 0-17619 {}} {130 0 0 0-17621 {}}} CYCLES {}}
set a(0-17619) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-12:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-797 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17618 {}}} SUCCS {{259 0 0 0-17620 {}} {130 0 0 0-17621 {}} {258 0 0 0-17622 {}}} CYCLES {}}
set a(0-17620) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-798 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17619 {}}} SUCCS {{259 0 0 0-17621 {}}} CYCLES {}}
set a(0-17621) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16849 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-799 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17620 {}} {130 0 0 0-17619 {}} {130 0 0 0-17618 {}} {130 0 0 0-17617 {}} {130 0 0 0-17616 {}} {130 0 0 0-17615 {}} {130 0 0 0-17613 {}} {130 0 0 0-17612 {}} {130 0 0 0-17611 {}} {130 0 0 0-17610 {}} {130 0 0 0-17609 {}} {130 0 0 0-17607 {}} {130 0 0 0-17606 {}} {130 0 0 0-17605 {}} {130 0 0 0-17604 {}} {130 0 0 0-17603 {}} {130 0 0 0-17602 {}} {130 0 0 0-17600 {}} {130 0 0 0-17599 {}} {130 0 0 0-17598 {}} {130 0 0 0-17597 {}} {130 0 0 0-17596 {}} {130 0 0 0-17595 {}} {130 0 0 0-17594 {}} {130 0 0 0-17593 {}} {130 0 0 0-17592 {}} {130 0 0 0-17591 {}} {130 0 0 0-17590 {}} {130 0 0 0-17589 {}} {130 0 0 0-17588 {}} {130 0 0 0-17587 {}} {130 0 0 0-17586 {}} {130 0 0 0-17585 {}} {130 0 0 0-17584 {}} {130 0 0 0-17583 {}} {130 0 0 0-17582 {}}} SUCCS {{129 0 0 0-17622 {}}} CYCLES {}}
set a(0-17622) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#12.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16849 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17622 {}} {129 0 0 0-17621 {}} {258 0 0 0-17619 {}} {256 0 0 0-17617 {}} {256 0 0 0-17594 {}} {256 0 0 0-17582 {}}} SUCCS {{774 0 0 0-17582 {}} {774 0 0 0-17594 {}} {774 0 0 0-17617 {}} {772 0 0 0-17622 {}}} CYCLES {}}
set a(0-16849) {CHI {0-17582 0-17583 0-17584 0-17585 0-17586 0-17587 0-17588 0-17589 0-17590 0-17591 0-17592 0-17593 0-17594 0-17595 0-17596 0-17597 0-17598 0-17599 0-17600 0-17601 0-17602 0-17603 0-17604 0-17605 0-17606 0-17607 0-17608 0-17609 0-17610 0-17611 0-17612 0-17613 0-17614 0-17615 0-17616 0-17617 0-17618 0-17619 0-17620 0-17621 0-17622} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-12:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-800 LOC {14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-17581 {}} {258 0 0 0-17580 {}} {258 0 0 0-17579 {}} {130 0 0 0-17578 {}} {130 0 0 0-17577 {}} {130 0 0 0-17576 {}} {130 0 0 0-17575 {}} {64 0 0 0-17574 {}} {64 0 0 0-16848 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17581 {}} {131 0 0 0-17623 {}} {130 0 0 0-17624 {}} {130 0 0 0-17625 {}} {130 0 0 0-17626 {}} {130 0 0 0-17627 {}} {130 0 0 0-17628 {}} {130 0 0 0-17629 {}} {130 0 0 0-17630 {}} {130 0 0 0-17631 {}} {130 0 0 0-17632 {}} {64 0 0 0-16850 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17623) {AREA_SCORE {} NAME COMP_LOOP-13:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-801 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{131 0 0 0-16849 {}}} SUCCS {{259 0 0 0-17624 {}} {130 0 0 0-17632 {}}} CYCLES {}}
set a(0-17624) {AREA_SCORE {} NAME COMP_LOOP-13:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-802 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-17623 {}} {130 0 0 0-16849 {}}} SUCCS {{259 0 0 0-17625 {}} {130 0 0 0-17632 {}}} CYCLES {}}
set a(0-17625) {AREA_SCORE {} NAME COMP_LOOP-13:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-803 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-17624 {}} {130 0 0 0-16849 {}}} SUCCS {{258 0 0 0-17629 {}} {130 0 0 0-17632 {}}} CYCLES {}}
set a(0-17626) {AREA_SCORE {} NAME COMP_LOOP:k:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-804 LOC {14 1.0 15 0.0 15 0.0 15 0.0 15 0.8687499999999999} PREDS {{130 0 0 0-16849 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17627 {}} {130 0 0 0-17632 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17627) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#48 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-805 LOC {14 1.0 15 0.0 15 0.0 15 0.8687499999999999} PREDS {{259 0 0 0-17626 {}} {130 0 0 0-16849 {}}} SUCCS {{259 0 0 0-17628 {}} {130 0 0 0-17632 {}}} CYCLES {}}
set a(0-17628) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-806 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-17627 {}} {130 0 0 0-16849 {}}} SUCCS {{259 0 0 0-17629 {}} {130 0 0 0-17632 {}}} CYCLES {}}
set a(0-17629) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-13:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-807 LOC {15 0.0 15 0.8687499999999999 15 0.8687499999999999 15 0.9999998749999999 15 0.9999998749999999} PREDS {{259 0 0 0-17628 {}} {258 0 0 0-17625 {}} {130 0 0 0-16849 {}}} SUCCS {{259 0 0 0-17630 {}} {130 0 0 0-17632 {}}} CYCLES {}}
set a(0-17630) {AREA_SCORE {} NAME COMP_LOOP-13:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-808 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-17629 {}} {130 0 0 0-16849 {}}} SUCCS {{259 0 0 0-17631 {}} {130 0 0 0-17632 {}}} CYCLES {}}
set a(0-17631) {AREA_SCORE {} NAME COMP_LOOP-13:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-809 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-17630 {}} {130 0 0 0-16849 {}}} SUCCS {{259 0 0 0-17632 {}}} CYCLES {}}
set a(0-17632) {AREA_SCORE {} NAME COMP_LOOP-13:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-810 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-17631 {}} {130 0 0 0-17630 {}} {130 0 0 0-17629 {}} {130 0 0 0-17628 {}} {130 0 0 0-17627 {}} {130 0 0 0-17626 {}} {130 0 0 0-17625 {}} {130 0 0 0-17624 {}} {130 0 0 0-17623 {}} {130 0 0 0-16849 {}}} SUCCS {{128 0 0 0-17641 {}} {64 0 0 0-16850 {}}} CYCLES {}}
set a(0-17633) {AREA_SCORE {} NAME COMP_LOOP:k:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-811 LOC {0 1.0 12 0.0 12 0.0 12 0.0 14 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17634 {}} {130 0 0 0-16850 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17634) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#49 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-812 LOC {0 1.0 12 0.0 12 0.0 14 0.0046844} PREDS {{259 0 0 0-17633 {}}} SUCCS {{259 0 0 0-17635 {}} {130 0 0 0-16850 {}}} CYCLES {}}
set a(0-17635) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#12 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-813 LOC {0 1.0 12 0.5359343999999999 12 0.5359343999999999 14 0.0046844} PREDS {{259 0 0 0-17634 {}}} SUCCS {{259 0 0 0-17636 {}} {130 0 0 0-16850 {}}} CYCLES {}}
set a(0-17636) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-13:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-814 LOC {1 0.18687499999999999 12 0.5359343999999999 12 0.5359343999999999 12 0.9999998774999999 14 0.46874987749999997} PREDS {{259 0 0 0-17635 {}} {258 0 0 0-17135 {}}} SUCCS {{259 0 0 0-17637 {}} {258 0 0 0-17639 {}} {130 0 0 0-16850 {}}} CYCLES {}}
set a(0-17637) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#68 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-815 LOC {1 0.6509406 14 0.46875 14 0.46875 14 0.46875} PREDS {{259 0 0 0-17636 {}}} SUCCS {{259 0 3.750 0-17638 {}} {130 0 0 0-16850 {}}} CYCLES {}}
set a(0-17638) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-816 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.750 0-17637 {}}} SUCCS {{258 0 0 0-16850 {}}} CYCLES {}}
set a(0-17639) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#6 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-817 LOC {1 0.6509406 14 0.46875 14 0.46875 14 0.46875} PREDS {{258 0 0 0-17636 {}}} SUCCS {{259 0 3.750 0-17640 {}} {130 0 0 0-16850 {}}} CYCLES {}}
set a(0-17640) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-818 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.750 0-17639 {}}} SUCCS {{258 0 0 0-16850 {}}} CYCLES {}}
set a(0-17641) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-819 LOC {15 0.0 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{128 0 0 0-17632 {}} {772 0 0 0-16850 {}}} SUCCS {{259 0 0 0-16850 {}}} CYCLES {}}
set a(0-17642) {AREA_SCORE {} NAME VEC_LOOP:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-820 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{774 0 0 0-17688 {}}} SUCCS {{259 0 0 0-17643 {}} {130 0 0 0-17687 {}} {256 0 0 0-17688 {}}} CYCLES {}}
set a(0-17643) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#13)(9-2) TYPE READSLICE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-821 LOC {0 1.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{259 0 0 0-17642 {}}} SUCCS {{258 0 0 0-17647 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17644) {AREA_SCORE {} NAME COMP_LOOP:k:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-822 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {} SUCCS {{259 0 0 0-17645 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17645) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#50 TYPE READSLICE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-823 LOC {0 1.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{259 0 0 0-17644 {}}} SUCCS {{259 0 0 0-17646 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17646) {AREA_SCORE {} NAME VEC_LOOP:conc#24 TYPE CONCATENATE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-824 LOC {0 1.0 1 0.34312499999999996 1 0.34312499999999996 1 0.34312499999999996} PREDS {{259 0 0 0-17645 {}}} SUCCS {{259 0 0 0-17647 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17647) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.01 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-825 LOC {1 0.0 1 0.34312499999999996 1 0.34312499999999996 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17646 {}} {258 0 0 0-17643 {}}} SUCCS {{258 0 0 0-17650 {}} {258 0 0 0-17668 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17648) {AREA_SCORE {} NAME VEC_LOOP:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-826 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-17688 {}}} SUCCS {{259 0 0 0-17649 {}} {130 0 0 0-17687 {}} {256 0 0 0-17688 {}}} CYCLES {}}
set a(0-17649) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#13)(1-0)#1 TYPE READSLICE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-827 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-17648 {}}} SUCCS {{259 0 0 0-17650 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17650) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-828 LOC {1 0.125625 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-17649 {}} {258 0 0 0-17647 {}}} SUCCS {{259 0 3.750 0-17651 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17651) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-829 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17650 {}} {774 0 3.750 0-17682 {}} {774 0 3.750 0-17669 {}}} SUCCS {{258 0 0 0-17661 {}} {256 0 0 0-17669 {}} {258 0 0 0-17671 {}} {256 0 0 0-17682 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17652) {AREA_SCORE {} NAME COMP_LOOP:k:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-830 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17653 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17653) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#51 TYPE READSLICE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-831 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17652 {}}} SUCCS {{259 0 0 0-17654 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17654) {AREA_SCORE {} NAME VEC_LOOP:conc#25 TYPE CONCATENATE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-832 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17653 {}}} SUCCS {{258 0 0 0-17656 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17655) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-833 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17656 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17656) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#38 TYPE ACCU DELAY {1.03 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-834 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17655 {}} {258 0 0 0-17654 {}}} SUCCS {{258 0 0 0-17659 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17657) {AREA_SCORE {} NAME VEC_LOOP:j:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-835 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17688 {}}} SUCCS {{259 0 0 0-17658 {}} {130 0 0 0-17687 {}} {256 0 0 0-17688 {}}} CYCLES {}}
set a(0-17658) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-836 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17657 {}}} SUCCS {{259 0 0 0-17659 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17659) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-837 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17658 {}} {258 0 0 0-17656 {}}} SUCCS {{259 0 3.750 0-17660 {}} {258 0 3.750 0-17682 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17660) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-838 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17659 {}} {774 0 3.750 0-17682 {}} {774 0 3.750 0-17669 {}}} SUCCS {{259 0 0 0-17661 {}} {256 0 0 0-17669 {}} {258 0 0 0-17670 {}} {256 0 0 0-17682 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17661) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-13:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-839 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17660 {}} {258 0 0 0-17651 {}}} SUCCS {{259 0 0 0-17662 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17662) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.base TYPE {C-CORE PORT} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-840 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17661 {}} {128 0 0 0-17664 {}}} SUCCS {{258 0 0 0-17664 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17663) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.m TYPE {C-CORE PORT} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-841 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17664 {}}} SUCCS {{259 0 0 0-17664 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17664) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-842 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17663 {}} {258 0 0 0-17662 {}}} SUCCS {{128 0 0 0-17662 {}} {128 0 0 0-17663 {}} {259 0 0 0-17665 {}}} CYCLES {}}
set a(0-17665) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.return TYPE {C-CORE PORT} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-843 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17664 {}}} SUCCS {{258 0 3.750 0-17669 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17666) {AREA_SCORE {} NAME VEC_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-844 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-17688 {}}} SUCCS {{259 0 0 0-17667 {}} {130 0 0 0-17687 {}} {256 0 0 0-17688 {}}} CYCLES {}}
set a(0-17667) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#13)(1-0) TYPE READSLICE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-845 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-17666 {}}} SUCCS {{259 0 0 0-17668 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17668) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-846 LOC {1 0.125625 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17667 {}} {258 0 0 0-17647 {}}} SUCCS {{259 0 3.750 0-17669 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17669) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#24 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-847 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17669 {}} {259 0 3.750 0-17668 {}} {258 0 3.750 0-17665 {}} {256 0 0 0-17660 {}} {256 0 0 0-17651 {}} {774 0 0 0-17682 {}}} SUCCS {{774 0 3.750 0-17651 {}} {774 0 3.750 0-17660 {}} {774 0 0 0-17669 {}} {258 0 0 0-17682 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17670) {AREA_SCORE {} NAME COMP_LOOP-13:factor2:not TYPE NOT PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-848 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17660 {}}} SUCCS {{259 0 0 0-17671 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17671) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-13:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-849 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17670 {}} {258 0 0 0-17651 {}}} SUCCS {{259 0 0 0-17672 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17672) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-850 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17671 {}} {128 0 0 0-17674 {}}} SUCCS {{258 0 0 0-17674 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17673) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-851 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17674 {}}} SUCCS {{259 0 0 0-17674 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17674) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-852 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17673 {}} {258 0 0 0-17672 {}}} SUCCS {{128 0 0 0-17672 {}} {128 0 0 0-17673 {}} {259 0 0 0-17675 {}}} CYCLES {}}
set a(0-17675) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-853 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17674 {}}} SUCCS {{259 0 0 0-17676 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17676) {AREA_SCORE {} NAME COMP_LOOP-13:mult.x TYPE {C-CORE PORT} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-854 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17675 {}} {128 0 0 0-17680 {}}} SUCCS {{258 0 0 0-17680 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17677) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y TYPE {C-CORE PORT} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-855 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17680 {}}} SUCCS {{258 0 0 0-17680 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17678) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y_ TYPE {C-CORE PORT} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-856 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17680 {}}} SUCCS {{258 0 0 0-17680 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17679) {AREA_SCORE {} NAME COMP_LOOP-13:mult.p TYPE {C-CORE PORT} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-857 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17680 {}}} SUCCS {{259 0 0 0-17680 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17680) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-13:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-858 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17679 {}} {258 0 0 0-17678 {}} {258 0 0 0-17677 {}} {258 0 0 0-17676 {}}} SUCCS {{128 0 0 0-17676 {}} {128 0 0 0-17677 {}} {128 0 0 0-17678 {}} {128 0 0 0-17679 {}} {259 0 0 0-17681 {}}} CYCLES {}}
set a(0-17681) {AREA_SCORE {} NAME COMP_LOOP-13:mult.return TYPE {C-CORE PORT} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-859 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17680 {}}} SUCCS {{259 0 3.750 0-17682 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17682) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#25 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-860 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17682 {}} {259 0 3.750 0-17681 {}} {258 0 0 0-17669 {}} {256 0 0 0-17660 {}} {258 0 3.750 0-17659 {}} {256 0 0 0-17651 {}}} SUCCS {{774 0 3.750 0-17651 {}} {774 0 3.750 0-17660 {}} {774 0 0 0-17669 {}} {774 0 0 0-17682 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17683) {AREA_SCORE {} NAME VEC_LOOP:j:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-861 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17688 {}}} SUCCS {{259 0 0 0-17684 {}} {130 0 0 0-17687 {}} {256 0 0 0-17688 {}}} CYCLES {}}
set a(0-17684) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-862 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17683 {}}} SUCCS {{259 0 0 0-17685 {}} {130 0 0 0-17687 {}}} CYCLES {}}
set a(0-17685) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-13:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-863 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17684 {}}} SUCCS {{259 0 0 0-17686 {}} {130 0 0 0-17687 {}} {258 0 0 0-17688 {}}} CYCLES {}}
set a(0-17686) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-864 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17685 {}}} SUCCS {{259 0 0 0-17687 {}}} CYCLES {}}
set a(0-17687) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16850 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-865 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17686 {}} {130 0 0 0-17685 {}} {130 0 0 0-17684 {}} {130 0 0 0-17683 {}} {130 0 0 0-17682 {}} {130 0 0 0-17681 {}} {130 0 0 0-17679 {}} {130 0 0 0-17678 {}} {130 0 0 0-17677 {}} {130 0 0 0-17676 {}} {130 0 0 0-17675 {}} {130 0 0 0-17673 {}} {130 0 0 0-17672 {}} {130 0 0 0-17671 {}} {130 0 0 0-17670 {}} {130 0 0 0-17669 {}} {130 0 0 0-17668 {}} {130 0 0 0-17667 {}} {130 0 0 0-17666 {}} {130 0 0 0-17665 {}} {130 0 0 0-17663 {}} {130 0 0 0-17662 {}} {130 0 0 0-17661 {}} {130 0 0 0-17660 {}} {130 0 0 0-17659 {}} {130 0 0 0-17658 {}} {130 0 0 0-17657 {}} {130 0 0 0-17656 {}} {130 0 0 0-17655 {}} {130 0 0 0-17654 {}} {130 0 0 0-17653 {}} {130 0 0 0-17652 {}} {130 0 0 0-17651 {}} {130 0 0 0-17650 {}} {130 0 0 0-17649 {}} {130 0 0 0-17648 {}} {130 0 0 0-17647 {}} {130 0 0 0-17646 {}} {130 0 0 0-17645 {}} {130 0 0 0-17644 {}} {130 0 0 0-17643 {}} {130 0 0 0-17642 {}}} SUCCS {{129 0 0 0-17688 {}}} CYCLES {}}
set a(0-17688) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#13.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16850 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17688 {}} {129 0 0 0-17687 {}} {258 0 0 0-17685 {}} {256 0 0 0-17683 {}} {256 0 0 0-17666 {}} {256 0 0 0-17657 {}} {256 0 0 0-17648 {}} {256 0 0 0-17642 {}}} SUCCS {{774 0 0 0-17642 {}} {774 0 0 0-17648 {}} {774 0 0 0-17657 {}} {774 0 0 0-17666 {}} {774 0 0 0-17683 {}} {772 0 0 0-17688 {}}} CYCLES {}}
set a(0-16850) {CHI {0-17642 0-17643 0-17644 0-17645 0-17646 0-17647 0-17648 0-17649 0-17650 0-17651 0-17652 0-17653 0-17654 0-17655 0-17656 0-17657 0-17658 0-17659 0-17660 0-17661 0-17662 0-17663 0-17664 0-17665 0-17666 0-17667 0-17668 0-17669 0-17670 0-17671 0-17672 0-17673 0-17674 0-17675 0-17676 0-17677 0-17678 0-17679 0-17680 0-17681 0-17682 0-17683 0-17684 0-17685 0-17686 0-17687 0-17688} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-13:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-866 LOC {15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-17641 {}} {258 0 0 0-17640 {}} {130 0 0 0-17639 {}} {258 0 0 0-17638 {}} {130 0 0 0-17637 {}} {130 0 0 0-17636 {}} {130 0 0 0-17635 {}} {130 0 0 0-17634 {}} {130 0 0 0-17633 {}} {64 0 0 0-17632 {}} {64 0 0 0-16849 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17641 {}} {131 0 0 0-17689 {}} {130 0 0 0-17690 {}} {130 0 0 0-17691 {}} {130 0 0 0-17692 {}} {130 0 0 0-17693 {}} {130 0 0 0-17694 {}} {130 0 0 0-17695 {}} {130 0 0 0-17696 {}} {130 0 0 0-17697 {}} {130 0 0 0-17698 {}} {64 0 0 0-16851 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17689) {AREA_SCORE {} NAME COMP_LOOP-14:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-867 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{131 0 0 0-16850 {}}} SUCCS {{259 0 0 0-17690 {}} {130 0 0 0-17698 {}}} CYCLES {}}
set a(0-17690) {AREA_SCORE {} NAME COMP_LOOP-14:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-868 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-17689 {}} {130 0 0 0-16850 {}}} SUCCS {{259 0 0 0-17691 {}} {130 0 0 0-17698 {}}} CYCLES {}}
set a(0-17691) {AREA_SCORE {} NAME COMP_LOOP-14:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-869 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-17690 {}} {130 0 0 0-16850 {}}} SUCCS {{258 0 0 0-17695 {}} {130 0 0 0-17698 {}}} CYCLES {}}
set a(0-17692) {AREA_SCORE {} NAME COMP_LOOP:k:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-870 LOC {15 1.0 16 0.0 16 0.0 16 0.0 16 0.8687499999999999} PREDS {{130 0 0 0-16850 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17693 {}} {130 0 0 0-17698 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17693) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#52 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-871 LOC {15 1.0 16 0.0 16 0.0 16 0.8687499999999999} PREDS {{259 0 0 0-17692 {}} {130 0 0 0-16850 {}}} SUCCS {{259 0 0 0-17694 {}} {130 0 0 0-17698 {}}} CYCLES {}}
set a(0-17694) {AREA_SCORE {} NAME COMP_LOOP:conc#39 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-872 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-17693 {}} {130 0 0 0-16850 {}}} SUCCS {{259 0 0 0-17695 {}} {130 0 0 0-17698 {}}} CYCLES {}}
set a(0-17695) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-14:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-873 LOC {16 0.0 16 0.8687499999999999 16 0.8687499999999999 16 0.9999998749999999 16 0.9999998749999999} PREDS {{259 0 0 0-17694 {}} {258 0 0 0-17691 {}} {130 0 0 0-16850 {}}} SUCCS {{259 0 0 0-17696 {}} {130 0 0 0-17698 {}}} CYCLES {}}
set a(0-17696) {AREA_SCORE {} NAME COMP_LOOP-14:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-874 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-17695 {}} {130 0 0 0-16850 {}}} SUCCS {{259 0 0 0-17697 {}} {130 0 0 0-17698 {}}} CYCLES {}}
set a(0-17697) {AREA_SCORE {} NAME COMP_LOOP-14:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-875 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-17696 {}} {130 0 0 0-16850 {}}} SUCCS {{259 0 0 0-17698 {}}} CYCLES {}}
set a(0-17698) {AREA_SCORE {} NAME COMP_LOOP-14:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-876 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-17697 {}} {130 0 0 0-17696 {}} {130 0 0 0-17695 {}} {130 0 0 0-17694 {}} {130 0 0 0-17693 {}} {130 0 0 0-17692 {}} {130 0 0 0-17691 {}} {130 0 0 0-17690 {}} {130 0 0 0-17689 {}} {130 0 0 0-16850 {}}} SUCCS {{128 0 0 0-17705 {}} {64 0 0 0-16851 {}}} CYCLES {}}
set a(0-17699) {AREA_SCORE {} NAME COMP_LOOP:k:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-877 LOC {0 1.0 13 0.0 13 0.0 13 0.0 15 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17700 {}} {130 0 0 0-16851 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17700) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#53 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-878 LOC {0 1.0 13 0.0 13 0.0 15 0.0046844} PREDS {{259 0 0 0-17699 {}}} SUCCS {{259 0 0 0-17701 {}} {130 0 0 0-16851 {}}} CYCLES {}}
set a(0-17701) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#13 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-879 LOC {0 1.0 13 0.5359343999999999 13 0.5359343999999999 15 0.0046844} PREDS {{259 0 0 0-17700 {}}} SUCCS {{259 0 0 0-17702 {}} {130 0 0 0-16851 {}}} CYCLES {}}
set a(0-17702) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-14:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-880 LOC {1 0.18687499999999999 13 0.5359343999999999 13 0.5359343999999999 13 0.9999998774999999 15 0.46874987749999997} PREDS {{259 0 0 0-17701 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-17703 {}} {258 0 3.750 0-17704 {}} {130 0 0 0-16851 {}}} CYCLES {}}
set a(0-17703) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-881 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 3.750 0-17702 {}}} SUCCS {{258 0 0 0-16851 {}}} CYCLES {}}
set a(0-17704) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-882 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 16 0.2999998749999999} PREDS {{258 0 3.750 0-17702 {}}} SUCCS {{258 0 0 0-16851 {}}} CYCLES {}}
set a(0-17705) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-883 LOC {16 0.0 16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{128 0 0 0-17698 {}} {772 0 0 0-16851 {}}} SUCCS {{259 0 0 0-16851 {}}} CYCLES {}}
set a(0-17706) {AREA_SCORE {} NAME VEC_LOOP:j:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-884 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17746 {}}} SUCCS {{259 0 0 0-17707 {}} {130 0 0 0-17745 {}} {256 0 0 0-17746 {}}} CYCLES {}}
set a(0-17707) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-885 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17706 {}}} SUCCS {{258 0 0 0-17711 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17708) {AREA_SCORE {} NAME COMP_LOOP:k:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-886 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-17709 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17709) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#54 TYPE READSLICE PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-887 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17708 {}}} SUCCS {{259 0 0 0-17710 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17710) {AREA_SCORE {} NAME VEC_LOOP:conc#26 TYPE CONCATENATE PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-888 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-17709 {}}} SUCCS {{259 0 0 0-17711 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17711) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-889 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17710 {}} {258 0 0 0-17707 {}}} SUCCS {{259 0 3.750 0-17712 {}} {258 0 3.750 0-17727 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17712) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-890 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17711 {}} {774 0 3.750 0-17740 {}} {774 0 3.750 0-17727 {}}} SUCCS {{258 0 0 0-17722 {}} {256 0 0 0-17727 {}} {258 0 0 0-17729 {}} {256 0 0 0-17740 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17713) {AREA_SCORE {} NAME COMP_LOOP:k:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-891 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17714 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17714) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#55 TYPE READSLICE PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-892 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17713 {}}} SUCCS {{259 0 0 0-17715 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17715) {AREA_SCORE {} NAME VEC_LOOP:conc#27 TYPE CONCATENATE PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-893 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17714 {}}} SUCCS {{258 0 0 0-17717 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17716) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-894 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17717 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17717) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#39 TYPE ACCU DELAY {1.03 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-895 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17716 {}} {258 0 0 0-17715 {}}} SUCCS {{258 0 0 0-17720 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17718) {AREA_SCORE {} NAME VEC_LOOP:j:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-896 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17746 {}}} SUCCS {{259 0 0 0-17719 {}} {130 0 0 0-17745 {}} {256 0 0 0-17746 {}}} CYCLES {}}
set a(0-17719) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-897 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17718 {}}} SUCCS {{259 0 0 0-17720 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17720) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-898 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17719 {}} {258 0 0 0-17717 {}}} SUCCS {{259 0 3.750 0-17721 {}} {258 0 3.750 0-17740 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17721) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-899 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17720 {}} {774 0 3.750 0-17740 {}} {774 0 3.750 0-17727 {}}} SUCCS {{259 0 0 0-17722 {}} {256 0 0 0-17727 {}} {258 0 0 0-17728 {}} {256 0 0 0-17740 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17722) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-14:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-900 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17721 {}} {258 0 0 0-17712 {}}} SUCCS {{259 0 0 0-17723 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17723) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.base TYPE {C-CORE PORT} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-901 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17722 {}} {128 0 0 0-17725 {}}} SUCCS {{258 0 0 0-17725 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17724) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.m TYPE {C-CORE PORT} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-902 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17725 {}}} SUCCS {{259 0 0 0-17725 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17725) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-903 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17724 {}} {258 0 0 0-17723 {}}} SUCCS {{128 0 0 0-17723 {}} {128 0 0 0-17724 {}} {259 0 0 0-17726 {}}} CYCLES {}}
set a(0-17726) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.return TYPE {C-CORE PORT} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-904 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17725 {}}} SUCCS {{259 0 3.750 0-17727 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17727) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#26 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-905 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17727 {}} {259 0 3.750 0-17726 {}} {256 0 0 0-17721 {}} {256 0 0 0-17712 {}} {258 0 3.750 0-17711 {}} {774 0 0 0-17740 {}}} SUCCS {{774 0 3.750 0-17712 {}} {774 0 3.750 0-17721 {}} {774 0 0 0-17727 {}} {258 0 0 0-17740 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17728) {AREA_SCORE {} NAME COMP_LOOP-14:factor2:not TYPE NOT PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-906 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17721 {}}} SUCCS {{259 0 0 0-17729 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17729) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-14:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-907 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17728 {}} {258 0 0 0-17712 {}}} SUCCS {{259 0 0 0-17730 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17730) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-908 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17729 {}} {128 0 0 0-17732 {}}} SUCCS {{258 0 0 0-17732 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17731) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-909 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17732 {}}} SUCCS {{259 0 0 0-17732 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17732) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-910 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17731 {}} {258 0 0 0-17730 {}}} SUCCS {{128 0 0 0-17730 {}} {128 0 0 0-17731 {}} {259 0 0 0-17733 {}}} CYCLES {}}
set a(0-17733) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-911 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17732 {}}} SUCCS {{259 0 0 0-17734 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17734) {AREA_SCORE {} NAME COMP_LOOP-14:mult.x TYPE {C-CORE PORT} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-912 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17733 {}} {128 0 0 0-17738 {}}} SUCCS {{258 0 0 0-17738 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17735) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y TYPE {C-CORE PORT} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-913 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17738 {}}} SUCCS {{258 0 0 0-17738 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17736) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y_ TYPE {C-CORE PORT} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-914 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17738 {}}} SUCCS {{258 0 0 0-17738 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17737) {AREA_SCORE {} NAME COMP_LOOP-14:mult.p TYPE {C-CORE PORT} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-915 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17738 {}}} SUCCS {{259 0 0 0-17738 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17738) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-14:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-916 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17737 {}} {258 0 0 0-17736 {}} {258 0 0 0-17735 {}} {258 0 0 0-17734 {}}} SUCCS {{128 0 0 0-17734 {}} {128 0 0 0-17735 {}} {128 0 0 0-17736 {}} {128 0 0 0-17737 {}} {259 0 0 0-17739 {}}} CYCLES {}}
set a(0-17739) {AREA_SCORE {} NAME COMP_LOOP-14:mult.return TYPE {C-CORE PORT} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-917 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17738 {}}} SUCCS {{259 0 3.750 0-17740 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17740) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#27 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-918 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17740 {}} {259 0 3.750 0-17739 {}} {258 0 0 0-17727 {}} {256 0 0 0-17721 {}} {258 0 3.750 0-17720 {}} {256 0 0 0-17712 {}}} SUCCS {{774 0 3.750 0-17712 {}} {774 0 3.750 0-17721 {}} {774 0 0 0-17727 {}} {774 0 0 0-17740 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17741) {AREA_SCORE {} NAME VEC_LOOP:j:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-919 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17746 {}}} SUCCS {{259 0 0 0-17742 {}} {130 0 0 0-17745 {}} {256 0 0 0-17746 {}}} CYCLES {}}
set a(0-17742) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-920 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17741 {}}} SUCCS {{259 0 0 0-17743 {}} {130 0 0 0-17745 {}}} CYCLES {}}
set a(0-17743) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-14:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-921 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17742 {}}} SUCCS {{259 0 0 0-17744 {}} {130 0 0 0-17745 {}} {258 0 0 0-17746 {}}} CYCLES {}}
set a(0-17744) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-922 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17743 {}}} SUCCS {{259 0 0 0-17745 {}}} CYCLES {}}
set a(0-17745) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16851 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-923 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17744 {}} {130 0 0 0-17743 {}} {130 0 0 0-17742 {}} {130 0 0 0-17741 {}} {130 0 0 0-17740 {}} {130 0 0 0-17739 {}} {130 0 0 0-17737 {}} {130 0 0 0-17736 {}} {130 0 0 0-17735 {}} {130 0 0 0-17734 {}} {130 0 0 0-17733 {}} {130 0 0 0-17731 {}} {130 0 0 0-17730 {}} {130 0 0 0-17729 {}} {130 0 0 0-17728 {}} {130 0 0 0-17727 {}} {130 0 0 0-17726 {}} {130 0 0 0-17724 {}} {130 0 0 0-17723 {}} {130 0 0 0-17722 {}} {130 0 0 0-17721 {}} {130 0 0 0-17720 {}} {130 0 0 0-17719 {}} {130 0 0 0-17718 {}} {130 0 0 0-17717 {}} {130 0 0 0-17716 {}} {130 0 0 0-17715 {}} {130 0 0 0-17714 {}} {130 0 0 0-17713 {}} {130 0 0 0-17712 {}} {130 0 0 0-17711 {}} {130 0 0 0-17710 {}} {130 0 0 0-17709 {}} {130 0 0 0-17708 {}} {130 0 0 0-17707 {}} {130 0 0 0-17706 {}}} SUCCS {{129 0 0 0-17746 {}}} CYCLES {}}
set a(0-17746) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#14.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16851 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17746 {}} {129 0 0 0-17745 {}} {258 0 0 0-17743 {}} {256 0 0 0-17741 {}} {256 0 0 0-17718 {}} {256 0 0 0-17706 {}}} SUCCS {{774 0 0 0-17706 {}} {774 0 0 0-17718 {}} {774 0 0 0-17741 {}} {772 0 0 0-17746 {}}} CYCLES {}}
set a(0-16851) {CHI {0-17706 0-17707 0-17708 0-17709 0-17710 0-17711 0-17712 0-17713 0-17714 0-17715 0-17716 0-17717 0-17718 0-17719 0-17720 0-17721 0-17722 0-17723 0-17724 0-17725 0-17726 0-17727 0-17728 0-17729 0-17730 0-17731 0-17732 0-17733 0-17734 0-17735 0-17736 0-17737 0-17738 0-17739 0-17740 0-17741 0-17742 0-17743 0-17744 0-17745 0-17746} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-14:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-924 LOC {16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-17705 {}} {258 0 0 0-17704 {}} {258 0 0 0-17703 {}} {130 0 0 0-17702 {}} {130 0 0 0-17701 {}} {130 0 0 0-17700 {}} {130 0 0 0-17699 {}} {64 0 0 0-17698 {}} {64 0 0 0-16850 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17705 {}} {131 0 0 0-17747 {}} {130 0 0 0-17748 {}} {130 0 0 0-17749 {}} {130 0 0 0-17750 {}} {130 0 0 0-17751 {}} {130 0 0 0-17752 {}} {130 0 0 0-17753 {}} {130 0 0 0-17754 {}} {130 0 0 0-17755 {}} {130 0 0 0-17756 {}} {64 0 0 0-16852 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17747) {AREA_SCORE {} NAME COMP_LOOP-15:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-925 LOC {16 1.0 17 0.8687499999999999 17 0.8687499999999999 17 0.8687499999999999} PREDS {{131 0 0 0-16851 {}}} SUCCS {{259 0 0 0-17748 {}} {130 0 0 0-17756 {}}} CYCLES {}}
set a(0-17748) {AREA_SCORE {} NAME COMP_LOOP-15:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-926 LOC {16 1.0 17 0.8687499999999999 17 0.8687499999999999 17 0.8687499999999999} PREDS {{259 0 0 0-17747 {}} {130 0 0 0-16851 {}}} SUCCS {{259 0 0 0-17749 {}} {130 0 0 0-17756 {}}} CYCLES {}}
set a(0-17749) {AREA_SCORE {} NAME COMP_LOOP-15:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-927 LOC {16 1.0 17 0.8687499999999999 17 0.8687499999999999 17 0.8687499999999999} PREDS {{259 0 0 0-17748 {}} {130 0 0 0-16851 {}}} SUCCS {{258 0 0 0-17753 {}} {130 0 0 0-17756 {}}} CYCLES {}}
set a(0-17750) {AREA_SCORE {} NAME COMP_LOOP:k:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-928 LOC {16 1.0 17 0.0 17 0.0 17 0.0 17 0.8687499999999999} PREDS {{130 0 0 0-16851 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17751 {}} {130 0 0 0-17756 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17751) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#56 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-929 LOC {16 1.0 17 0.0 17 0.0 17 0.8687499999999999} PREDS {{259 0 0 0-17750 {}} {130 0 0 0-16851 {}}} SUCCS {{259 0 0 0-17752 {}} {130 0 0 0-17756 {}}} CYCLES {}}
set a(0-17752) {AREA_SCORE {} NAME COMP_LOOP:conc#42 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-930 LOC {16 1.0 17 0.8687499999999999 17 0.8687499999999999 17 0.8687499999999999} PREDS {{259 0 0 0-17751 {}} {130 0 0 0-16851 {}}} SUCCS {{259 0 0 0-17753 {}} {130 0 0 0-17756 {}}} CYCLES {}}
set a(0-17753) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-15:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-931 LOC {17 0.0 17 0.8687499999999999 17 0.8687499999999999 17 0.9999998749999999 17 0.9999998749999999} PREDS {{259 0 0 0-17752 {}} {258 0 0 0-17749 {}} {130 0 0 0-16851 {}}} SUCCS {{259 0 0 0-17754 {}} {130 0 0 0-17756 {}}} CYCLES {}}
set a(0-17754) {AREA_SCORE {} NAME COMP_LOOP-15:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-932 LOC {17 0.13125 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-17753 {}} {130 0 0 0-16851 {}}} SUCCS {{259 0 0 0-17755 {}} {130 0 0 0-17756 {}}} CYCLES {}}
set a(0-17755) {AREA_SCORE {} NAME COMP_LOOP-15:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-933 LOC {17 0.13125 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-17754 {}} {130 0 0 0-16851 {}}} SUCCS {{259 0 0 0-17756 {}}} CYCLES {}}
set a(0-17756) {AREA_SCORE {} NAME COMP_LOOP-15:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-934 LOC {17 0.13125 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-17755 {}} {130 0 0 0-17754 {}} {130 0 0 0-17753 {}} {130 0 0 0-17752 {}} {130 0 0 0-17751 {}} {130 0 0 0-17750 {}} {130 0 0 0-17749 {}} {130 0 0 0-17748 {}} {130 0 0 0-17747 {}} {130 0 0 0-16851 {}}} SUCCS {{128 0 0 0-17765 {}} {64 0 0 0-16852 {}}} CYCLES {}}
set a(0-17757) {AREA_SCORE {} NAME COMP_LOOP:k:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-935 LOC {0 1.0 14 0.0 14 0.0 14 0.0 16 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17758 {}} {130 0 0 0-16852 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17758) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#57 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-936 LOC {0 1.0 14 0.0 14 0.0 16 0.0046844} PREDS {{259 0 0 0-17757 {}}} SUCCS {{259 0 0 0-17759 {}} {130 0 0 0-16852 {}}} CYCLES {}}
set a(0-17759) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#14 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-937 LOC {0 1.0 14 0.5359343999999999 14 0.5359343999999999 16 0.0046844} PREDS {{259 0 0 0-17758 {}}} SUCCS {{259 0 0 0-17760 {}} {130 0 0 0-16852 {}}} CYCLES {}}
set a(0-17760) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-15:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-938 LOC {1 0.18687499999999999 14 0.5359343999999999 14 0.5359343999999999 14 0.9999998774999999 16 0.46874987749999997} PREDS {{259 0 0 0-17759 {}} {258 0 0 0-17010 {}}} SUCCS {{259 0 0 0-17761 {}} {258 0 0 0-17763 {}} {130 0 0 0-16852 {}}} CYCLES {}}
set a(0-17761) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#69 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-939 LOC {1 0.6509406 16 0.46875 16 0.46875 16 0.46875} PREDS {{259 0 0 0-17760 {}}} SUCCS {{259 0 3.750 0-17762 {}} {130 0 0 0-16852 {}}} CYCLES {}}
set a(0-17762) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-940 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.750 0-17761 {}}} SUCCS {{258 0 0 0-16852 {}}} CYCLES {}}
set a(0-17763) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#7 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-941 LOC {1 0.6509406 16 0.46875 16 0.46875 16 0.46875} PREDS {{258 0 0 0-17760 {}}} SUCCS {{259 0 3.750 0-17764 {}} {130 0 0 0-16852 {}}} CYCLES {}}
set a(0-17764) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-942 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.750 0-17763 {}}} SUCCS {{258 0 0 0-16852 {}}} CYCLES {}}
set a(0-17765) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-943 LOC {17 0.0 17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{128 0 0 0-17756 {}} {772 0 0 0-16852 {}}} SUCCS {{259 0 0 0-16852 {}}} CYCLES {}}
set a(0-17766) {AREA_SCORE {} NAME VEC_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-944 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {{774 0 0 0-17812 {}}} SUCCS {{259 0 0 0-17767 {}} {130 0 0 0-17811 {}} {256 0 0 0-17812 {}}} CYCLES {}}
set a(0-17767) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#15)(9-1) TYPE READSLICE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-945 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-17766 {}}} SUCCS {{258 0 0 0-17771 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17768) {AREA_SCORE {} NAME COMP_LOOP:k:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-946 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {} SUCCS {{259 0 0 0-17769 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17769) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#58 TYPE READSLICE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-947 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-17768 {}}} SUCCS {{259 0 0 0-17770 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17770) {AREA_SCORE {} NAME VEC_LOOP:conc#28 TYPE CONCATENATE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-948 LOC {0 1.0 1 0.34125 1 0.34125 1 0.34125} PREDS {{259 0 0 0-17769 {}}} SUCCS {{259 0 0 0-17771 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17771) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.02 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-949 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17770 {}} {258 0 0 0-17767 {}}} SUCCS {{258 0 0 0-17774 {}} {258 0 0 0-17792 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17772) {AREA_SCORE {} NAME VEC_LOOP:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-950 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-17812 {}}} SUCCS {{259 0 0 0-17773 {}} {130 0 0 0-17811 {}} {256 0 0 0-17812 {}}} CYCLES {}}
set a(0-17773) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#15)(0)#1 TYPE READSLICE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-951 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-17772 {}}} SUCCS {{259 0 0 0-17774 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17774) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-952 LOC {1 0.1275 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-17773 {}} {258 0 0 0-17771 {}}} SUCCS {{259 0 3.750 0-17775 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17775) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-953 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17774 {}} {774 0 3.750 0-17806 {}} {774 0 3.750 0-17793 {}}} SUCCS {{258 0 0 0-17785 {}} {256 0 0 0-17793 {}} {258 0 0 0-17795 {}} {256 0 0 0-17806 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17776) {AREA_SCORE {} NAME COMP_LOOP:k:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-954 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17777 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17777) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#59 TYPE READSLICE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-955 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17776 {}}} SUCCS {{259 0 0 0-17778 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17778) {AREA_SCORE {} NAME VEC_LOOP:conc#29 TYPE CONCATENATE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-956 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17777 {}}} SUCCS {{258 0 0 0-17780 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17779) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-957 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17780 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17780) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#40 TYPE ACCU DELAY {1.03 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-958 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17779 {}} {258 0 0 0-17778 {}}} SUCCS {{258 0 0 0-17783 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17781) {AREA_SCORE {} NAME VEC_LOOP:j:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-959 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17812 {}}} SUCCS {{259 0 0 0-17782 {}} {130 0 0 0-17811 {}} {256 0 0 0-17812 {}}} CYCLES {}}
set a(0-17782) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-960 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17781 {}}} SUCCS {{259 0 0 0-17783 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17783) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-961 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17782 {}} {258 0 0 0-17780 {}}} SUCCS {{259 0 3.750 0-17784 {}} {258 0 3.750 0-17806 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17784) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-962 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17783 {}} {774 0 3.750 0-17806 {}} {774 0 3.750 0-17793 {}}} SUCCS {{259 0 0 0-17785 {}} {256 0 0 0-17793 {}} {258 0 0 0-17794 {}} {256 0 0 0-17806 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17785) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-15:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-963 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17784 {}} {258 0 0 0-17775 {}}} SUCCS {{259 0 0 0-17786 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17786) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.base TYPE {C-CORE PORT} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-964 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17785 {}} {128 0 0 0-17788 {}}} SUCCS {{258 0 0 0-17788 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17787) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.m TYPE {C-CORE PORT} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-965 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17788 {}}} SUCCS {{259 0 0 0-17788 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17788) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-966 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17787 {}} {258 0 0 0-17786 {}}} SUCCS {{128 0 0 0-17786 {}} {128 0 0 0-17787 {}} {259 0 0 0-17789 {}}} CYCLES {}}
set a(0-17789) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.return TYPE {C-CORE PORT} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-967 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17788 {}}} SUCCS {{258 0 3.750 0-17793 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17790) {AREA_SCORE {} NAME VEC_LOOP:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-968 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-17812 {}}} SUCCS {{259 0 0 0-17791 {}} {130 0 0 0-17811 {}} {256 0 0 0-17812 {}}} CYCLES {}}
set a(0-17791) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#15)(0) TYPE READSLICE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-969 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-17790 {}}} SUCCS {{259 0 0 0-17792 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17792) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-970 LOC {1 0.1275 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17791 {}} {258 0 0 0-17771 {}}} SUCCS {{259 0 3.750 0-17793 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17793) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#28 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-971 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17793 {}} {259 0 3.750 0-17792 {}} {258 0 3.750 0-17789 {}} {256 0 0 0-17784 {}} {256 0 0 0-17775 {}} {774 0 0 0-17806 {}}} SUCCS {{774 0 3.750 0-17775 {}} {774 0 3.750 0-17784 {}} {774 0 0 0-17793 {}} {258 0 0 0-17806 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17794) {AREA_SCORE {} NAME COMP_LOOP-15:factor2:not TYPE NOT PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-972 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17784 {}}} SUCCS {{259 0 0 0-17795 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17795) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-15:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-973 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17794 {}} {258 0 0 0-17775 {}}} SUCCS {{259 0 0 0-17796 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17796) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-974 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17795 {}} {128 0 0 0-17798 {}}} SUCCS {{258 0 0 0-17798 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17797) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-975 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17798 {}}} SUCCS {{259 0 0 0-17798 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17798) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-976 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17797 {}} {258 0 0 0-17796 {}}} SUCCS {{128 0 0 0-17796 {}} {128 0 0 0-17797 {}} {259 0 0 0-17799 {}}} CYCLES {}}
set a(0-17799) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-977 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17798 {}}} SUCCS {{259 0 0 0-17800 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17800) {AREA_SCORE {} NAME COMP_LOOP-15:mult.x TYPE {C-CORE PORT} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-978 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17799 {}} {128 0 0 0-17804 {}}} SUCCS {{258 0 0 0-17804 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17801) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y TYPE {C-CORE PORT} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-979 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17804 {}}} SUCCS {{258 0 0 0-17804 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17802) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y_ TYPE {C-CORE PORT} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-980 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17804 {}}} SUCCS {{258 0 0 0-17804 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17803) {AREA_SCORE {} NAME COMP_LOOP-15:mult.p TYPE {C-CORE PORT} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-981 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17804 {}}} SUCCS {{259 0 0 0-17804 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17804) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-15:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-982 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17803 {}} {258 0 0 0-17802 {}} {258 0 0 0-17801 {}} {258 0 0 0-17800 {}}} SUCCS {{128 0 0 0-17800 {}} {128 0 0 0-17801 {}} {128 0 0 0-17802 {}} {128 0 0 0-17803 {}} {259 0 0 0-17805 {}}} CYCLES {}}
set a(0-17805) {AREA_SCORE {} NAME COMP_LOOP-15:mult.return TYPE {C-CORE PORT} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-983 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17804 {}}} SUCCS {{259 0 3.750 0-17806 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17806) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#29 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-984 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17806 {}} {259 0 3.750 0-17805 {}} {258 0 0 0-17793 {}} {256 0 0 0-17784 {}} {258 0 3.750 0-17783 {}} {256 0 0 0-17775 {}}} SUCCS {{774 0 3.750 0-17775 {}} {774 0 3.750 0-17784 {}} {774 0 0 0-17793 {}} {774 0 0 0-17806 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17807) {AREA_SCORE {} NAME VEC_LOOP:j:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-985 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17812 {}}} SUCCS {{259 0 0 0-17808 {}} {130 0 0 0-17811 {}} {256 0 0 0-17812 {}}} CYCLES {}}
set a(0-17808) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-986 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17807 {}}} SUCCS {{259 0 0 0-17809 {}} {130 0 0 0-17811 {}}} CYCLES {}}
set a(0-17809) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-15:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-987 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17808 {}}} SUCCS {{259 0 0 0-17810 {}} {130 0 0 0-17811 {}} {258 0 0 0-17812 {}}} CYCLES {}}
set a(0-17810) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-988 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17809 {}}} SUCCS {{259 0 0 0-17811 {}}} CYCLES {}}
set a(0-17811) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16852 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-989 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17810 {}} {130 0 0 0-17809 {}} {130 0 0 0-17808 {}} {130 0 0 0-17807 {}} {130 0 0 0-17806 {}} {130 0 0 0-17805 {}} {130 0 0 0-17803 {}} {130 0 0 0-17802 {}} {130 0 0 0-17801 {}} {130 0 0 0-17800 {}} {130 0 0 0-17799 {}} {130 0 0 0-17797 {}} {130 0 0 0-17796 {}} {130 0 0 0-17795 {}} {130 0 0 0-17794 {}} {130 0 0 0-17793 {}} {130 0 0 0-17792 {}} {130 0 0 0-17791 {}} {130 0 0 0-17790 {}} {130 0 0 0-17789 {}} {130 0 0 0-17787 {}} {130 0 0 0-17786 {}} {130 0 0 0-17785 {}} {130 0 0 0-17784 {}} {130 0 0 0-17783 {}} {130 0 0 0-17782 {}} {130 0 0 0-17781 {}} {130 0 0 0-17780 {}} {130 0 0 0-17779 {}} {130 0 0 0-17778 {}} {130 0 0 0-17777 {}} {130 0 0 0-17776 {}} {130 0 0 0-17775 {}} {130 0 0 0-17774 {}} {130 0 0 0-17773 {}} {130 0 0 0-17772 {}} {130 0 0 0-17771 {}} {130 0 0 0-17770 {}} {130 0 0 0-17769 {}} {130 0 0 0-17768 {}} {130 0 0 0-17767 {}} {130 0 0 0-17766 {}}} SUCCS {{129 0 0 0-17812 {}}} CYCLES {}}
set a(0-17812) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#15.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16852 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17812 {}} {129 0 0 0-17811 {}} {258 0 0 0-17809 {}} {256 0 0 0-17807 {}} {256 0 0 0-17790 {}} {256 0 0 0-17781 {}} {256 0 0 0-17772 {}} {256 0 0 0-17766 {}}} SUCCS {{774 0 0 0-17766 {}} {774 0 0 0-17772 {}} {774 0 0 0-17781 {}} {774 0 0 0-17790 {}} {774 0 0 0-17807 {}} {772 0 0 0-17812 {}}} CYCLES {}}
set a(0-16852) {CHI {0-17766 0-17767 0-17768 0-17769 0-17770 0-17771 0-17772 0-17773 0-17774 0-17775 0-17776 0-17777 0-17778 0-17779 0-17780 0-17781 0-17782 0-17783 0-17784 0-17785 0-17786 0-17787 0-17788 0-17789 0-17790 0-17791 0-17792 0-17793 0-17794 0-17795 0-17796 0-17797 0-17798 0-17799 0-17800 0-17801 0-17802 0-17803 0-17804 0-17805 0-17806 0-17807 0-17808 0-17809 0-17810 0-17811 0-17812} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-15:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-990 LOC {17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-17765 {}} {258 0 0 0-17764 {}} {130 0 0 0-17763 {}} {258 0 0 0-17762 {}} {130 0 0 0-17761 {}} {130 0 0 0-17760 {}} {130 0 0 0-17759 {}} {130 0 0 0-17758 {}} {130 0 0 0-17757 {}} {64 0 0 0-17756 {}} {64 0 0 0-16851 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17765 {}} {131 0 0 0-17813 {}} {130 0 0 0-17814 {}} {130 0 0 0-17815 {}} {130 0 0 0-17816 {}} {130 0 0 0-17817 {}} {130 0 0 0-17818 {}} {130 0 0 0-17819 {}} {130 0 0 0-17820 {}} {130 0 0 0-17821 {}} {130 0 0 0-17822 {}} {64 0 0 0-16853 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17813) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-5) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-991 LOC {17 1.0 18 0.87625 18 0.87625 18 0.87625} PREDS {{131 0 0 0-16852 {}}} SUCCS {{259 0 0 0-17814 {}} {130 0 0 0-17822 {}}} CYCLES {}}
set a(0-17814) {AREA_SCORE {} NAME COMP_LOOP-16:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-992 LOC {17 1.0 18 0.87625 18 0.87625 18 0.87625} PREDS {{259 0 0 0-17813 {}} {130 0 0 0-16852 {}}} SUCCS {{259 0 0 0-17815 {}} {130 0 0 0-17822 {}}} CYCLES {}}
set a(0-17815) {AREA_SCORE {} NAME COMP_LOOP-16:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-993 LOC {17 1.0 18 0.87625 18 0.87625 18 0.87625} PREDS {{259 0 0 0-17814 {}} {130 0 0 0-16852 {}}} SUCCS {{258 0 0 0-17819 {}} {130 0 0 0-17822 {}}} CYCLES {}}
set a(0-17816) {AREA_SCORE {} NAME COMP_LOOP:k:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-994 LOC {17 1.0 18 0.0 18 0.0 18 0.0 18 0.87625} PREDS {{130 0 0 0-16852 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17817 {}} {130 0 0 0-17822 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17817) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#60 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-995 LOC {17 1.0 18 0.0 18 0.0 18 0.87625} PREDS {{259 0 0 0-17816 {}} {130 0 0 0-16852 {}}} SUCCS {{259 0 0 0-17818 {}} {130 0 0 0-17822 {}}} CYCLES {}}
set a(0-17818) {AREA_SCORE {} NAME COMP_LOOP:conc#45 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-996 LOC {17 1.0 18 0.87625 18 0.87625 18 0.87625} PREDS {{259 0 0 0-17817 {}} {130 0 0 0-16852 {}}} SUCCS {{259 0 0 0-17819 {}} {130 0 0 0-17822 {}}} CYCLES {}}
set a(0-17819) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME COMP_LOOP:acc#4 TYPE ACCU DELAY {0.99 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-997 LOC {18 0.0 18 0.87625 18 0.87625 18 0.999999875 18 0.999999875} PREDS {{259 0 0 0-17818 {}} {258 0 0 0-17815 {}} {130 0 0 0-16852 {}}} SUCCS {{259 0 0 0-17820 {}} {130 0 0 0-17822 {}}} CYCLES {}}
set a(0-17820) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#4)(6) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-998 LOC {18 0.12375 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-17819 {}} {130 0 0 0-16852 {}}} SUCCS {{259 0 0 0-17821 {}} {130 0 0 0-17822 {}}} CYCLES {}}
set a(0-17821) {AREA_SCORE {} NAME COMP_LOOP-16:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-999 LOC {18 0.12375 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-17820 {}} {130 0 0 0-16852 {}}} SUCCS {{259 0 0 0-17822 {}}} CYCLES {}}
set a(0-17822) {AREA_SCORE {} NAME COMP_LOOP-16:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1000 LOC {18 0.12375 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-17821 {}} {130 0 0 0-17820 {}} {130 0 0 0-17819 {}} {130 0 0 0-17818 {}} {130 0 0 0-17817 {}} {130 0 0 0-17816 {}} {130 0 0 0-17815 {}} {130 0 0 0-17814 {}} {130 0 0 0-17813 {}} {130 0 0 0-16852 {}}} SUCCS {{128 0 0 0-17829 {}} {64 0 0 0-16853 {}}} CYCLES {}}
set a(0-17823) {AREA_SCORE {} NAME COMP_LOOP:k:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1001 LOC {0 1.0 15 0.0 15 0.0 15 0.0 17 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17824 {}} {130 0 0 0-16853 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17824) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#61 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1002 LOC {0 1.0 15 0.0 15 0.0 17 0.0046844} PREDS {{259 0 0 0-17823 {}}} SUCCS {{259 0 0 0-17825 {}} {130 0 0 0-16853 {}}} CYCLES {}}
set a(0-17825) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1003 LOC {0 1.0 15 0.5359343999999999 15 0.5359343999999999 17 0.0046844} PREDS {{259 0 0 0-17824 {}}} SUCCS {{259 0 0 0-17826 {}} {130 0 0 0-16853 {}}} CYCLES {}}
set a(0-17826) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-16:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1004 LOC {1 0.18687499999999999 15 0.5359343999999999 15 0.5359343999999999 15 0.9999998774999999 17 0.46874987749999997} PREDS {{259 0 0 0-17825 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-17827 {}} {258 0 3.750 0-17828 {}} {130 0 0 0-16853 {}}} CYCLES {}}
set a(0-17827) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1005 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 18 0.2999998749999999} PREDS {{259 0 3.750 0-17826 {}}} SUCCS {{258 0 0 0-16853 {}}} CYCLES {}}
set a(0-17828) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1006 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 18 0.2999998749999999} PREDS {{258 0 3.750 0-17826 {}}} SUCCS {{258 0 0 0-16853 {}}} CYCLES {}}
set a(0-17829) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1007 LOC {18 0.0 18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{128 0 0 0-17822 {}} {772 0 0 0-16853 {}}} SUCCS {{259 0 0 0-16853 {}}} CYCLES {}}
set a(0-17830) {AREA_SCORE {} NAME VEC_LOOP:j:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1008 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17870 {}}} SUCCS {{259 0 0 0-17831 {}} {130 0 0 0-17869 {}} {256 0 0 0-17870 {}}} CYCLES {}}
set a(0-17831) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1009 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17830 {}}} SUCCS {{258 0 0 0-17835 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17832) {AREA_SCORE {} NAME COMP_LOOP:k:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1010 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-17833 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17833) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#62 TYPE READSLICE PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1011 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17832 {}}} SUCCS {{259 0 0 0-17834 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17834) {AREA_SCORE {} NAME VEC_LOOP:conc#30 TYPE CONCATENATE PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1012 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-17833 {}}} SUCCS {{259 0 0 0-17835 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17835) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1013 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17834 {}} {258 0 0 0-17831 {}}} SUCCS {{259 0 3.750 0-17836 {}} {258 0 3.750 0-17851 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17836) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1014 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17835 {}} {774 0 3.750 0-17864 {}} {774 0 3.750 0-17851 {}}} SUCCS {{258 0 0 0-17846 {}} {256 0 0 0-17851 {}} {258 0 0 0-17853 {}} {256 0 0 0-17864 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17837) {AREA_SCORE {} NAME COMP_LOOP:k:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1015 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17838 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17838) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#63 TYPE READSLICE PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1016 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17837 {}}} SUCCS {{259 0 0 0-17839 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17839) {AREA_SCORE {} NAME VEC_LOOP:conc#31 TYPE CONCATENATE PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1017 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17838 {}}} SUCCS {{258 0 0 0-17841 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17840) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1018 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17841 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17841) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#41 TYPE ACCU DELAY {1.03 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1019 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17840 {}} {258 0 0 0-17839 {}}} SUCCS {{258 0 0 0-17844 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17842) {AREA_SCORE {} NAME VEC_LOOP:j:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1020 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17870 {}}} SUCCS {{259 0 0 0-17843 {}} {130 0 0 0-17869 {}} {256 0 0 0-17870 {}}} CYCLES {}}
set a(0-17843) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1021 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17842 {}}} SUCCS {{259 0 0 0-17844 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17844) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1022 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17843 {}} {258 0 0 0-17841 {}}} SUCCS {{259 0 3.750 0-17845 {}} {258 0 3.750 0-17864 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17845) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1023 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17844 {}} {774 0 3.750 0-17864 {}} {774 0 3.750 0-17851 {}}} SUCCS {{259 0 0 0-17846 {}} {256 0 0 0-17851 {}} {258 0 0 0-17852 {}} {256 0 0 0-17864 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17846) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-16:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1024 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17845 {}} {258 0 0 0-17836 {}}} SUCCS {{259 0 0 0-17847 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17847) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.base TYPE {C-CORE PORT} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1025 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17846 {}} {128 0 0 0-17849 {}}} SUCCS {{258 0 0 0-17849 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17848) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.m TYPE {C-CORE PORT} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1026 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17849 {}}} SUCCS {{259 0 0 0-17849 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17849) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1027 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17848 {}} {258 0 0 0-17847 {}}} SUCCS {{128 0 0 0-17847 {}} {128 0 0 0-17848 {}} {259 0 0 0-17850 {}}} CYCLES {}}
set a(0-17850) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.return TYPE {C-CORE PORT} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1028 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17849 {}}} SUCCS {{259 0 3.750 0-17851 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17851) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#30 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1029 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17851 {}} {259 0 3.750 0-17850 {}} {256 0 0 0-17845 {}} {256 0 0 0-17836 {}} {258 0 3.750 0-17835 {}} {774 0 0 0-17864 {}}} SUCCS {{774 0 3.750 0-17836 {}} {774 0 3.750 0-17845 {}} {774 0 0 0-17851 {}} {258 0 0 0-17864 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17852) {AREA_SCORE {} NAME COMP_LOOP-16:factor2:not TYPE NOT PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1030 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17845 {}}} SUCCS {{259 0 0 0-17853 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17853) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-16:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1031 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17852 {}} {258 0 0 0-17836 {}}} SUCCS {{259 0 0 0-17854 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17854) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1032 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17853 {}} {128 0 0 0-17856 {}}} SUCCS {{258 0 0 0-17856 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17855) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1033 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17856 {}}} SUCCS {{259 0 0 0-17856 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17856) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1034 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17855 {}} {258 0 0 0-17854 {}}} SUCCS {{128 0 0 0-17854 {}} {128 0 0 0-17855 {}} {259 0 0 0-17857 {}}} CYCLES {}}
set a(0-17857) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1035 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17856 {}}} SUCCS {{259 0 0 0-17858 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17858) {AREA_SCORE {} NAME COMP_LOOP-16:mult.x TYPE {C-CORE PORT} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1036 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17857 {}} {128 0 0 0-17862 {}}} SUCCS {{258 0 0 0-17862 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17859) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y TYPE {C-CORE PORT} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1037 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17862 {}}} SUCCS {{258 0 0 0-17862 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17860) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y_ TYPE {C-CORE PORT} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1038 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17862 {}}} SUCCS {{258 0 0 0-17862 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17861) {AREA_SCORE {} NAME COMP_LOOP-16:mult.p TYPE {C-CORE PORT} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1039 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17862 {}}} SUCCS {{259 0 0 0-17862 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17862) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-16:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1040 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17861 {}} {258 0 0 0-17860 {}} {258 0 0 0-17859 {}} {258 0 0 0-17858 {}}} SUCCS {{128 0 0 0-17858 {}} {128 0 0 0-17859 {}} {128 0 0 0-17860 {}} {128 0 0 0-17861 {}} {259 0 0 0-17863 {}}} CYCLES {}}
set a(0-17863) {AREA_SCORE {} NAME COMP_LOOP-16:mult.return TYPE {C-CORE PORT} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1041 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17862 {}}} SUCCS {{259 0 3.750 0-17864 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17864) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#31 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1042 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17864 {}} {259 0 3.750 0-17863 {}} {258 0 0 0-17851 {}} {256 0 0 0-17845 {}} {258 0 3.750 0-17844 {}} {256 0 0 0-17836 {}}} SUCCS {{774 0 3.750 0-17836 {}} {774 0 3.750 0-17845 {}} {774 0 0 0-17851 {}} {774 0 0 0-17864 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17865) {AREA_SCORE {} NAME VEC_LOOP:j:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1043 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17870 {}}} SUCCS {{259 0 0 0-17866 {}} {130 0 0 0-17869 {}} {256 0 0 0-17870 {}}} CYCLES {}}
set a(0-17866) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1044 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17865 {}}} SUCCS {{259 0 0 0-17867 {}} {130 0 0 0-17869 {}}} CYCLES {}}
set a(0-17867) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-16:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1045 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17866 {}}} SUCCS {{259 0 0 0-17868 {}} {130 0 0 0-17869 {}} {258 0 0 0-17870 {}}} CYCLES {}}
set a(0-17868) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1046 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17867 {}}} SUCCS {{259 0 0 0-17869 {}}} CYCLES {}}
set a(0-17869) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16853 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1047 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17868 {}} {130 0 0 0-17867 {}} {130 0 0 0-17866 {}} {130 0 0 0-17865 {}} {130 0 0 0-17864 {}} {130 0 0 0-17863 {}} {130 0 0 0-17861 {}} {130 0 0 0-17860 {}} {130 0 0 0-17859 {}} {130 0 0 0-17858 {}} {130 0 0 0-17857 {}} {130 0 0 0-17855 {}} {130 0 0 0-17854 {}} {130 0 0 0-17853 {}} {130 0 0 0-17852 {}} {130 0 0 0-17851 {}} {130 0 0 0-17850 {}} {130 0 0 0-17848 {}} {130 0 0 0-17847 {}} {130 0 0 0-17846 {}} {130 0 0 0-17845 {}} {130 0 0 0-17844 {}} {130 0 0 0-17843 {}} {130 0 0 0-17842 {}} {130 0 0 0-17841 {}} {130 0 0 0-17840 {}} {130 0 0 0-17839 {}} {130 0 0 0-17838 {}} {130 0 0 0-17837 {}} {130 0 0 0-17836 {}} {130 0 0 0-17835 {}} {130 0 0 0-17834 {}} {130 0 0 0-17833 {}} {130 0 0 0-17832 {}} {130 0 0 0-17831 {}} {130 0 0 0-17830 {}}} SUCCS {{129 0 0 0-17870 {}}} CYCLES {}}
set a(0-17870) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#16.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16853 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17870 {}} {129 0 0 0-17869 {}} {258 0 0 0-17867 {}} {256 0 0 0-17865 {}} {256 0 0 0-17842 {}} {256 0 0 0-17830 {}}} SUCCS {{774 0 0 0-17830 {}} {774 0 0 0-17842 {}} {774 0 0 0-17865 {}} {772 0 0 0-17870 {}}} CYCLES {}}
set a(0-16853) {CHI {0-17830 0-17831 0-17832 0-17833 0-17834 0-17835 0-17836 0-17837 0-17838 0-17839 0-17840 0-17841 0-17842 0-17843 0-17844 0-17845 0-17846 0-17847 0-17848 0-17849 0-17850 0-17851 0-17852 0-17853 0-17854 0-17855 0-17856 0-17857 0-17858 0-17859 0-17860 0-17861 0-17862 0-17863 0-17864 0-17865 0-17866 0-17867 0-17868 0-17869 0-17870} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-16:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1048 LOC {18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-17829 {}} {258 0 0 0-17828 {}} {258 0 0 0-17827 {}} {130 0 0 0-17826 {}} {130 0 0 0-17825 {}} {130 0 0 0-17824 {}} {130 0 0 0-17823 {}} {64 0 0 0-17822 {}} {64 0 0 0-16852 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17829 {}} {131 0 0 0-17871 {}} {130 0 0 0-17872 {}} {130 0 0 0-17873 {}} {130 0 0 0-17874 {}} {130 0 0 0-17875 {}} {130 0 0 0-17876 {}} {130 0 0 0-17877 {}} {130 0 0 0-17878 {}} {130 0 0 0-17879 {}} {130 0 0 0-17880 {}} {64 0 0 0-16854 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17871) {AREA_SCORE {} NAME COMP_LOOP-17:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1049 LOC {18 1.0 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999} PREDS {{131 0 0 0-16853 {}}} SUCCS {{259 0 0 0-17872 {}} {130 0 0 0-17880 {}}} CYCLES {}}
set a(0-17872) {AREA_SCORE {} NAME COMP_LOOP-17:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1050 LOC {18 1.0 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999} PREDS {{259 0 0 0-17871 {}} {130 0 0 0-16853 {}}} SUCCS {{259 0 0 0-17873 {}} {130 0 0 0-17880 {}}} CYCLES {}}
set a(0-17873) {AREA_SCORE {} NAME COMP_LOOP-17:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1051 LOC {18 1.0 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999} PREDS {{259 0 0 0-17872 {}} {130 0 0 0-16853 {}}} SUCCS {{258 0 0 0-17877 {}} {130 0 0 0-17880 {}}} CYCLES {}}
set a(0-17874) {AREA_SCORE {} NAME COMP_LOOP:k:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1052 LOC {18 1.0 19 0.0 19 0.0 19 0.0 19 0.8687499999999999} PREDS {{130 0 0 0-16853 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17875 {}} {130 0 0 0-17880 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17875) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#64 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1053 LOC {18 1.0 19 0.0 19 0.0 19 0.8687499999999999} PREDS {{259 0 0 0-17874 {}} {130 0 0 0-16853 {}}} SUCCS {{259 0 0 0-17876 {}} {130 0 0 0-17880 {}}} CYCLES {}}
set a(0-17876) {AREA_SCORE {} NAME COMP_LOOP:conc#48 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1054 LOC {18 1.0 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999} PREDS {{259 0 0 0-17875 {}} {130 0 0 0-16853 {}}} SUCCS {{259 0 0 0-17877 {}} {130 0 0 0-17880 {}}} CYCLES {}}
set a(0-17877) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-17:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1055 LOC {19 0.0 19 0.8687499999999999 19 0.8687499999999999 19 0.9999998749999999 19 0.9999998749999999} PREDS {{259 0 0 0-17876 {}} {258 0 0 0-17873 {}} {130 0 0 0-16853 {}}} SUCCS {{259 0 0 0-17878 {}} {130 0 0 0-17880 {}}} CYCLES {}}
set a(0-17878) {AREA_SCORE {} NAME COMP_LOOP-17:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1056 LOC {19 0.13125 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-17877 {}} {130 0 0 0-16853 {}}} SUCCS {{259 0 0 0-17879 {}} {130 0 0 0-17880 {}}} CYCLES {}}
set a(0-17879) {AREA_SCORE {} NAME COMP_LOOP-17:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1057 LOC {19 0.13125 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-17878 {}} {130 0 0 0-16853 {}}} SUCCS {{259 0 0 0-17880 {}}} CYCLES {}}
set a(0-17880) {AREA_SCORE {} NAME COMP_LOOP-17:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1058 LOC {19 0.13125 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-17879 {}} {130 0 0 0-17878 {}} {130 0 0 0-17877 {}} {130 0 0 0-17876 {}} {130 0 0 0-17875 {}} {130 0 0 0-17874 {}} {130 0 0 0-17873 {}} {130 0 0 0-17872 {}} {130 0 0 0-17871 {}} {130 0 0 0-16853 {}}} SUCCS {{128 0 0 0-17890 {}} {64 0 0 0-16854 {}}} CYCLES {}}
set a(0-17881) {AREA_SCORE 5.20 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,6) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1059 LOC {1 0.118125 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 17 0.9999998749999999} PREDS {{258 0 0 0-16885 {}}} SUCCS {{258 0 0 0-17885 {}} {130 0 0 0-16854 {}}} CYCLES {}}
set a(0-17882) {AREA_SCORE {} NAME COMP_LOOP:k:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1060 LOC {0 1.0 16 0.0 16 0.0 16 0.0 18 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17883 {}} {130 0 0 0-16854 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17883) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#65 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1061 LOC {0 1.0 16 0.0 16 0.0 18 0.0046844} PREDS {{259 0 0 0-17882 {}}} SUCCS {{259 0 0 0-17884 {}} {130 0 0 0-16854 {}}} CYCLES {}}
set a(0-17884) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#16 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1062 LOC {0 1.0 16 0.5359343999999999 16 0.5359343999999999 18 0.0046844} PREDS {{259 0 0 0-17883 {}}} SUCCS {{259 0 0 0-17885 {}} {130 0 0 0-16854 {}}} CYCLES {}}
set a(0-17885) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1063 LOC {1 0.18687499999999999 16 0.5359343999999999 16 0.5359343999999999 16 0.9999998774999999 18 0.46874987749999997} PREDS {{259 0 0 0-17884 {}} {258 0 0 0-17881 {}}} SUCCS {{259 0 0 0-17886 {}} {258 0 0 0-17888 {}} {130 0 0 0-16854 {}}} CYCLES {}}
set a(0-17886) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#70 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1064 LOC {1 0.6509406 18 0.46875 18 0.46875 18 0.46875} PREDS {{259 0 0 0-17885 {}}} SUCCS {{259 0 3.750 0-17887 {}} {130 0 0 0-16854 {}}} CYCLES {}}
set a(0-17887) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1065 LOC {2 1.0 18 0.95 18 1.0 19 0.2999998749999999 19 0.2999998749999999} PREDS {{259 0 3.750 0-17886 {}}} SUCCS {{258 0 0 0-16854 {}}} CYCLES {}}
set a(0-17888) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#8 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1066 LOC {1 0.6509406 18 0.46875 18 0.46875 18 0.46875} PREDS {{258 0 0 0-17885 {}}} SUCCS {{259 0 3.750 0-17889 {}} {130 0 0 0-16854 {}}} CYCLES {}}
set a(0-17889) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1067 LOC {2 1.0 18 0.95 18 1.0 19 0.2999998749999999 19 0.2999998749999999} PREDS {{259 0 3.750 0-17888 {}}} SUCCS {{258 0 0 0-16854 {}}} CYCLES {}}
set a(0-17890) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1068 LOC {19 0.0 19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{128 0 0 0-17880 {}} {772 0 0 0-16854 {}}} SUCCS {{259 0 0 0-16854 {}}} CYCLES {}}
set a(0-17891) {AREA_SCORE {} NAME VEC_LOOP:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1069 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34687504999999996} PREDS {{774 0 0 0-17937 {}}} SUCCS {{259 0 0 0-17892 {}} {130 0 0 0-17936 {}} {256 0 0 0-17937 {}}} CYCLES {}}
set a(0-17892) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#17)(9-4) TYPE READSLICE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1070 LOC {0 1.0 1 0.0 1 0.0 1 0.34687504999999996} PREDS {{259 0 0 0-17891 {}}} SUCCS {{258 0 0 0-17896 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17893) {AREA_SCORE {} NAME COMP_LOOP:k:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1071 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34687504999999996} PREDS {} SUCCS {{259 0 0 0-17894 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17894) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#66 TYPE READSLICE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1072 LOC {0 1.0 1 0.0 1 0.0 1 0.34687504999999996} PREDS {{259 0 0 0-17893 {}}} SUCCS {{259 0 0 0-17895 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17895) {AREA_SCORE {} NAME VEC_LOOP:conc#32 TYPE CONCATENATE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1073 LOC {0 1.0 1 0.34687504999999996 1 0.34687504999999996 1 0.34687504999999996} PREDS {{259 0 0 0-17894 {}}} SUCCS {{259 0 0 0-17896 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17896) {AREA_SCORE 6.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(6,0,6,0,6) QUANTITY 1 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {0.97 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1074 LOC {1 0.0 1 0.34687504999999996 1 0.34687504999999996 1 0.46874992499999996 1 0.46874992499999996} PREDS {{259 0 0 0-17895 {}} {258 0 0 0-17892 {}}} SUCCS {{258 0 0 0-17899 {}} {258 0 0 0-17917 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17897) {AREA_SCORE {} NAME VEC_LOOP:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1075 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-17937 {}}} SUCCS {{259 0 0 0-17898 {}} {130 0 0 0-17936 {}} {256 0 0 0-17937 {}}} CYCLES {}}
set a(0-17898) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#17)(3-0)#1 TYPE READSLICE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1076 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-17897 {}}} SUCCS {{259 0 0 0-17899 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17899) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1077 LOC {1 0.12187495 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-17898 {}} {258 0 0 0-17896 {}}} SUCCS {{259 0 3.750 0-17900 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17900) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#32 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1078 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17899 {}} {774 0 3.750 0-17931 {}} {774 0 3.750 0-17918 {}}} SUCCS {{258 0 0 0-17910 {}} {256 0 0 0-17918 {}} {258 0 0 0-17920 {}} {256 0 0 0-17931 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17901) {AREA_SCORE {} NAME COMP_LOOP:k:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1079 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17902 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17902) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#67 TYPE READSLICE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1080 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17901 {}}} SUCCS {{259 0 0 0-17903 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17903) {AREA_SCORE {} NAME VEC_LOOP:conc#33 TYPE CONCATENATE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1081 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17902 {}}} SUCCS {{258 0 0 0-17905 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17904) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1082 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17905 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17905) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#42 TYPE ACCU DELAY {1.03 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1083 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17904 {}} {258 0 0 0-17903 {}}} SUCCS {{258 0 0 0-17908 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17906) {AREA_SCORE {} NAME VEC_LOOP:j:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1084 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17937 {}}} SUCCS {{259 0 0 0-17907 {}} {130 0 0 0-17936 {}} {256 0 0 0-17937 {}}} CYCLES {}}
set a(0-17907) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1085 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17906 {}}} SUCCS {{259 0 0 0-17908 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17908) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-17:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1086 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17907 {}} {258 0 0 0-17905 {}}} SUCCS {{259 0 3.750 0-17909 {}} {258 0 3.750 0-17931 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17909) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#33 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1087 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17908 {}} {774 0 3.750 0-17931 {}} {774 0 3.750 0-17918 {}}} SUCCS {{259 0 0 0-17910 {}} {256 0 0 0-17918 {}} {258 0 0 0-17919 {}} {256 0 0 0-17931 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17910) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-17:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1088 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17909 {}} {258 0 0 0-17900 {}}} SUCCS {{259 0 0 0-17911 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17911) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.base TYPE {C-CORE PORT} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1089 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17910 {}} {128 0 0 0-17913 {}}} SUCCS {{258 0 0 0-17913 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17912) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.m TYPE {C-CORE PORT} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1090 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17913 {}}} SUCCS {{259 0 0 0-17913 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17913) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-17:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1091 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17912 {}} {258 0 0 0-17911 {}}} SUCCS {{128 0 0 0-17911 {}} {128 0 0 0-17912 {}} {259 0 0 0-17914 {}}} CYCLES {}}
set a(0-17914) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.return TYPE {C-CORE PORT} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1092 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17913 {}}} SUCCS {{258 0 3.750 0-17918 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17915) {AREA_SCORE {} NAME VEC_LOOP:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1093 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-17937 {}}} SUCCS {{259 0 0 0-17916 {}} {130 0 0 0-17936 {}} {256 0 0 0-17937 {}}} CYCLES {}}
set a(0-17916) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#17)(3-0) TYPE READSLICE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1094 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-17915 {}}} SUCCS {{259 0 0 0-17917 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17917) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1095 LOC {1 0.12187495 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17916 {}} {258 0 0 0-17896 {}}} SUCCS {{259 0 3.750 0-17918 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17918) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#32 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1096 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17918 {}} {259 0 3.750 0-17917 {}} {258 0 3.750 0-17914 {}} {256 0 0 0-17909 {}} {256 0 0 0-17900 {}} {774 0 0 0-17931 {}}} SUCCS {{774 0 3.750 0-17900 {}} {774 0 3.750 0-17909 {}} {774 0 0 0-17918 {}} {258 0 0 0-17931 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17919) {AREA_SCORE {} NAME COMP_LOOP-17:factor2:not TYPE NOT PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1097 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17909 {}}} SUCCS {{259 0 0 0-17920 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17920) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-17:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1098 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17919 {}} {258 0 0 0-17900 {}}} SUCCS {{259 0 0 0-17921 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17921) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1099 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17920 {}} {128 0 0 0-17923 {}}} SUCCS {{258 0 0 0-17923 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17922) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1100 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17923 {}}} SUCCS {{259 0 0 0-17923 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17923) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-17:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1101 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17922 {}} {258 0 0 0-17921 {}}} SUCCS {{128 0 0 0-17921 {}} {128 0 0 0-17922 {}} {259 0 0 0-17924 {}}} CYCLES {}}
set a(0-17924) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1102 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17923 {}}} SUCCS {{259 0 0 0-17925 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17925) {AREA_SCORE {} NAME COMP_LOOP-17:mult.x TYPE {C-CORE PORT} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1103 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17924 {}} {128 0 0 0-17929 {}}} SUCCS {{258 0 0 0-17929 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17926) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y TYPE {C-CORE PORT} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1104 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17929 {}}} SUCCS {{258 0 0 0-17929 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17927) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y_ TYPE {C-CORE PORT} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1105 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17929 {}}} SUCCS {{258 0 0 0-17929 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17928) {AREA_SCORE {} NAME COMP_LOOP-17:mult.p TYPE {C-CORE PORT} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1106 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17929 {}}} SUCCS {{259 0 0 0-17929 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17929) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-17:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1107 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17928 {}} {258 0 0 0-17927 {}} {258 0 0 0-17926 {}} {258 0 0 0-17925 {}}} SUCCS {{128 0 0 0-17925 {}} {128 0 0 0-17926 {}} {128 0 0 0-17927 {}} {128 0 0 0-17928 {}} {259 0 0 0-17930 {}}} CYCLES {}}
set a(0-17930) {AREA_SCORE {} NAME COMP_LOOP-17:mult.return TYPE {C-CORE PORT} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1108 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17929 {}}} SUCCS {{259 0 3.750 0-17931 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17931) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#33 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1109 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17931 {}} {259 0 3.750 0-17930 {}} {258 0 0 0-17918 {}} {256 0 0 0-17909 {}} {258 0 3.750 0-17908 {}} {256 0 0 0-17900 {}}} SUCCS {{774 0 3.750 0-17900 {}} {774 0 3.750 0-17909 {}} {774 0 0 0-17918 {}} {774 0 0 0-17931 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17932) {AREA_SCORE {} NAME VEC_LOOP:j:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1110 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17937 {}}} SUCCS {{259 0 0 0-17933 {}} {130 0 0 0-17936 {}} {256 0 0 0-17937 {}}} CYCLES {}}
set a(0-17933) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1111 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17932 {}}} SUCCS {{259 0 0 0-17934 {}} {130 0 0 0-17936 {}}} CYCLES {}}
set a(0-17934) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-17:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1112 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17933 {}}} SUCCS {{259 0 0 0-17935 {}} {130 0 0 0-17936 {}} {258 0 0 0-17937 {}}} CYCLES {}}
set a(0-17935) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1113 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17934 {}}} SUCCS {{259 0 0 0-17936 {}}} CYCLES {}}
set a(0-17936) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16854 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1114 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17935 {}} {130 0 0 0-17934 {}} {130 0 0 0-17933 {}} {130 0 0 0-17932 {}} {130 0 0 0-17931 {}} {130 0 0 0-17930 {}} {130 0 0 0-17928 {}} {130 0 0 0-17927 {}} {130 0 0 0-17926 {}} {130 0 0 0-17925 {}} {130 0 0 0-17924 {}} {130 0 0 0-17922 {}} {130 0 0 0-17921 {}} {130 0 0 0-17920 {}} {130 0 0 0-17919 {}} {130 0 0 0-17918 {}} {130 0 0 0-17917 {}} {130 0 0 0-17916 {}} {130 0 0 0-17915 {}} {130 0 0 0-17914 {}} {130 0 0 0-17912 {}} {130 0 0 0-17911 {}} {130 0 0 0-17910 {}} {130 0 0 0-17909 {}} {130 0 0 0-17908 {}} {130 0 0 0-17907 {}} {130 0 0 0-17906 {}} {130 0 0 0-17905 {}} {130 0 0 0-17904 {}} {130 0 0 0-17903 {}} {130 0 0 0-17902 {}} {130 0 0 0-17901 {}} {130 0 0 0-17900 {}} {130 0 0 0-17899 {}} {130 0 0 0-17898 {}} {130 0 0 0-17897 {}} {130 0 0 0-17896 {}} {130 0 0 0-17895 {}} {130 0 0 0-17894 {}} {130 0 0 0-17893 {}} {130 0 0 0-17892 {}} {130 0 0 0-17891 {}}} SUCCS {{129 0 0 0-17937 {}}} CYCLES {}}
set a(0-17937) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#17.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16854 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17937 {}} {129 0 0 0-17936 {}} {258 0 0 0-17934 {}} {256 0 0 0-17932 {}} {256 0 0 0-17915 {}} {256 0 0 0-17906 {}} {256 0 0 0-17897 {}} {256 0 0 0-17891 {}}} SUCCS {{774 0 0 0-17891 {}} {774 0 0 0-17897 {}} {774 0 0 0-17906 {}} {774 0 0 0-17915 {}} {774 0 0 0-17932 {}} {772 0 0 0-17937 {}}} CYCLES {}}
set a(0-16854) {CHI {0-17891 0-17892 0-17893 0-17894 0-17895 0-17896 0-17897 0-17898 0-17899 0-17900 0-17901 0-17902 0-17903 0-17904 0-17905 0-17906 0-17907 0-17908 0-17909 0-17910 0-17911 0-17912 0-17913 0-17914 0-17915 0-17916 0-17917 0-17918 0-17919 0-17920 0-17921 0-17922 0-17923 0-17924 0-17925 0-17926 0-17927 0-17928 0-17929 0-17930 0-17931 0-17932 0-17933 0-17934 0-17935 0-17936 0-17937} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-17:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1115 LOC {19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-17890 {}} {258 0 0 0-17889 {}} {130 0 0 0-17888 {}} {258 0 0 0-17887 {}} {130 0 0 0-17886 {}} {130 0 0 0-17885 {}} {130 0 0 0-17884 {}} {130 0 0 0-17883 {}} {130 0 0 0-17882 {}} {130 0 0 0-17881 {}} {64 0 0 0-17880 {}} {64 0 0 0-16853 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17890 {}} {131 0 0 0-17938 {}} {130 0 0 0-17939 {}} {130 0 0 0-17940 {}} {130 0 0 0-17941 {}} {130 0 0 0-17942 {}} {130 0 0 0-17943 {}} {130 0 0 0-17944 {}} {130 0 0 0-17945 {}} {130 0 0 0-17946 {}} {130 0 0 0-17947 {}} {64 0 0 0-16855 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17938) {AREA_SCORE {} NAME COMP_LOOP-18:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1116 LOC {19 1.0 20 0.8687499999999999 20 0.8687499999999999 20 0.8687499999999999} PREDS {{131 0 0 0-16854 {}}} SUCCS {{259 0 0 0-17939 {}} {130 0 0 0-17947 {}}} CYCLES {}}
set a(0-17939) {AREA_SCORE {} NAME COMP_LOOP-18:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1117 LOC {19 1.0 20 0.8687499999999999 20 0.8687499999999999 20 0.8687499999999999} PREDS {{259 0 0 0-17938 {}} {130 0 0 0-16854 {}}} SUCCS {{259 0 0 0-17940 {}} {130 0 0 0-17947 {}}} CYCLES {}}
set a(0-17940) {AREA_SCORE {} NAME COMP_LOOP-18:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1118 LOC {19 1.0 20 0.8687499999999999 20 0.8687499999999999 20 0.8687499999999999} PREDS {{259 0 0 0-17939 {}} {130 0 0 0-16854 {}}} SUCCS {{258 0 0 0-17944 {}} {130 0 0 0-17947 {}}} CYCLES {}}
set a(0-17941) {AREA_SCORE {} NAME COMP_LOOP:k:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1119 LOC {19 1.0 20 0.0 20 0.0 20 0.0 20 0.8687499999999999} PREDS {{130 0 0 0-16854 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17942 {}} {130 0 0 0-17947 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17942) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#68 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1120 LOC {19 1.0 20 0.0 20 0.0 20 0.8687499999999999} PREDS {{259 0 0 0-17941 {}} {130 0 0 0-16854 {}}} SUCCS {{259 0 0 0-17943 {}} {130 0 0 0-17947 {}}} CYCLES {}}
set a(0-17943) {AREA_SCORE {} NAME COMP_LOOP:conc#51 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1121 LOC {19 1.0 20 0.8687499999999999 20 0.8687499999999999 20 0.8687499999999999} PREDS {{259 0 0 0-17942 {}} {130 0 0 0-16854 {}}} SUCCS {{259 0 0 0-17944 {}} {130 0 0 0-17947 {}}} CYCLES {}}
set a(0-17944) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-18:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1122 LOC {20 0.0 20 0.8687499999999999 20 0.8687499999999999 20 0.9999998749999999 20 0.9999998749999999} PREDS {{259 0 0 0-17943 {}} {258 0 0 0-17940 {}} {130 0 0 0-16854 {}}} SUCCS {{259 0 0 0-17945 {}} {130 0 0 0-17947 {}}} CYCLES {}}
set a(0-17945) {AREA_SCORE {} NAME COMP_LOOP-18:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1123 LOC {20 0.13125 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-17944 {}} {130 0 0 0-16854 {}}} SUCCS {{259 0 0 0-17946 {}} {130 0 0 0-17947 {}}} CYCLES {}}
set a(0-17946) {AREA_SCORE {} NAME COMP_LOOP-18:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1124 LOC {20 0.13125 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-17945 {}} {130 0 0 0-16854 {}}} SUCCS {{259 0 0 0-17947 {}}} CYCLES {}}
set a(0-17947) {AREA_SCORE {} NAME COMP_LOOP-18:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1125 LOC {20 0.13125 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-17946 {}} {130 0 0 0-17945 {}} {130 0 0 0-17944 {}} {130 0 0 0-17943 {}} {130 0 0 0-17942 {}} {130 0 0 0-17941 {}} {130 0 0 0-17940 {}} {130 0 0 0-17939 {}} {130 0 0 0-17938 {}} {130 0 0 0-16854 {}}} SUCCS {{128 0 0 0-17954 {}} {64 0 0 0-16855 {}}} CYCLES {}}
set a(0-17948) {AREA_SCORE {} NAME COMP_LOOP:k:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1126 LOC {0 1.0 17 0.0 17 0.0 17 0.0 19 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-17949 {}} {130 0 0 0-16855 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17949) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#69 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1127 LOC {0 1.0 17 0.0 17 0.0 19 0.0046844} PREDS {{259 0 0 0-17948 {}}} SUCCS {{259 0 0 0-17950 {}} {130 0 0 0-16855 {}}} CYCLES {}}
set a(0-17950) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#17 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1128 LOC {0 1.0 17 0.5359343999999999 17 0.5359343999999999 19 0.0046844} PREDS {{259 0 0 0-17949 {}}} SUCCS {{259 0 0 0-17951 {}} {130 0 0 0-16855 {}}} CYCLES {}}
set a(0-17951) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-18:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1129 LOC {1 0.18687499999999999 17 0.5359343999999999 17 0.5359343999999999 17 0.9999998774999999 19 0.46874987749999997} PREDS {{259 0 0 0-17950 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-17952 {}} {258 0 3.750 0-17953 {}} {130 0 0 0-16855 {}}} CYCLES {}}
set a(0-17952) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1130 LOC {2 1.0 19 0.95 19 1.0 20 0.2999998749999999 20 0.2999998749999999} PREDS {{259 0 3.750 0-17951 {}}} SUCCS {{258 0 0 0-16855 {}}} CYCLES {}}
set a(0-17953) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1131 LOC {2 1.0 19 0.95 19 1.0 20 0.2999998749999999 20 0.2999998749999999} PREDS {{258 0 3.750 0-17951 {}}} SUCCS {{258 0 0 0-16855 {}}} CYCLES {}}
set a(0-17954) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1132 LOC {20 0.0 20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{128 0 0 0-17947 {}} {772 0 0 0-16855 {}}} SUCCS {{259 0 0 0-16855 {}}} CYCLES {}}
set a(0-17955) {AREA_SCORE {} NAME VEC_LOOP:j:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1133 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17995 {}}} SUCCS {{259 0 0 0-17956 {}} {130 0 0 0-17994 {}} {256 0 0 0-17995 {}}} CYCLES {}}
set a(0-17956) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1134 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17955 {}}} SUCCS {{258 0 0 0-17960 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17957) {AREA_SCORE {} NAME COMP_LOOP:k:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1135 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-17958 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17958) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#70 TYPE READSLICE PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1136 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17957 {}}} SUCCS {{259 0 0 0-17959 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17959) {AREA_SCORE {} NAME VEC_LOOP:conc#34 TYPE CONCATENATE PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1137 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-17958 {}}} SUCCS {{259 0 0 0-17960 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17960) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1138 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17959 {}} {258 0 0 0-17956 {}}} SUCCS {{259 0 3.750 0-17961 {}} {258 0 3.750 0-17976 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17961) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#34 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1139 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17960 {}} {774 0 3.750 0-17989 {}} {774 0 3.750 0-17976 {}}} SUCCS {{258 0 0 0-17971 {}} {256 0 0 0-17976 {}} {258 0 0 0-17978 {}} {256 0 0 0-17989 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17962) {AREA_SCORE {} NAME COMP_LOOP:k:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1140 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-17963 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17963) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#71 TYPE READSLICE PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1141 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-17962 {}}} SUCCS {{259 0 0 0-17964 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17964) {AREA_SCORE {} NAME VEC_LOOP:conc#35 TYPE CONCATENATE PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1142 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-17963 {}}} SUCCS {{258 0 0 0-17966 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17965) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1143 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-17966 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17966) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#43 TYPE ACCU DELAY {1.03 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1144 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-17965 {}} {258 0 0 0-17964 {}}} SUCCS {{258 0 0 0-17969 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17967) {AREA_SCORE {} NAME VEC_LOOP:j:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1145 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-17995 {}}} SUCCS {{259 0 0 0-17968 {}} {130 0 0 0-17994 {}} {256 0 0 0-17995 {}}} CYCLES {}}
set a(0-17968) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1146 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-17967 {}}} SUCCS {{259 0 0 0-17969 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17969) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1147 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-17968 {}} {258 0 0 0-17966 {}}} SUCCS {{259 0 3.750 0-17970 {}} {258 0 3.750 0-17989 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17970) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#35 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1148 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-17969 {}} {774 0 3.750 0-17989 {}} {774 0 3.750 0-17976 {}}} SUCCS {{259 0 0 0-17971 {}} {256 0 0 0-17976 {}} {258 0 0 0-17977 {}} {256 0 0 0-17989 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17971) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-18:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1149 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-17970 {}} {258 0 0 0-17961 {}}} SUCCS {{259 0 0 0-17972 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17972) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.base TYPE {C-CORE PORT} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1150 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-17971 {}} {128 0 0 0-17974 {}}} SUCCS {{258 0 0 0-17974 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17973) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.m TYPE {C-CORE PORT} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1151 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-17974 {}}} SUCCS {{259 0 0 0-17974 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17974) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-18:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1152 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-17973 {}} {258 0 0 0-17972 {}}} SUCCS {{128 0 0 0-17972 {}} {128 0 0 0-17973 {}} {259 0 0 0-17975 {}}} CYCLES {}}
set a(0-17975) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.return TYPE {C-CORE PORT} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1153 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-17974 {}}} SUCCS {{259 0 3.750 0-17976 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17976) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#34 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1154 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-17976 {}} {259 0 3.750 0-17975 {}} {256 0 0 0-17970 {}} {256 0 0 0-17961 {}} {258 0 3.750 0-17960 {}} {774 0 0 0-17989 {}}} SUCCS {{774 0 3.750 0-17961 {}} {774 0 3.750 0-17970 {}} {774 0 0 0-17976 {}} {258 0 0 0-17989 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17977) {AREA_SCORE {} NAME COMP_LOOP-18:factor2:not TYPE NOT PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1155 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-17970 {}}} SUCCS {{259 0 0 0-17978 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17978) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-18:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1156 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-17977 {}} {258 0 0 0-17961 {}}} SUCCS {{259 0 0 0-17979 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17979) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1157 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-17978 {}} {128 0 0 0-17981 {}}} SUCCS {{258 0 0 0-17981 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17980) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1158 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-17981 {}}} SUCCS {{259 0 0 0-17981 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17981) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-18:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1159 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-17980 {}} {258 0 0 0-17979 {}}} SUCCS {{128 0 0 0-17979 {}} {128 0 0 0-17980 {}} {259 0 0 0-17982 {}}} CYCLES {}}
set a(0-17982) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1160 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17981 {}}} SUCCS {{259 0 0 0-17983 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17983) {AREA_SCORE {} NAME COMP_LOOP-18:mult.x TYPE {C-CORE PORT} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1161 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-17982 {}} {128 0 0 0-17987 {}}} SUCCS {{258 0 0 0-17987 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17984) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y TYPE {C-CORE PORT} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1162 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17987 {}}} SUCCS {{258 0 0 0-17987 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17985) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y_ TYPE {C-CORE PORT} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1163 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17987 {}}} SUCCS {{258 0 0 0-17987 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17986) {AREA_SCORE {} NAME COMP_LOOP-18:mult.p TYPE {C-CORE PORT} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1164 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-17987 {}}} SUCCS {{259 0 0 0-17987 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17987) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-18:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1165 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-17986 {}} {258 0 0 0-17985 {}} {258 0 0 0-17984 {}} {258 0 0 0-17983 {}}} SUCCS {{128 0 0 0-17983 {}} {128 0 0 0-17984 {}} {128 0 0 0-17985 {}} {128 0 0 0-17986 {}} {259 0 0 0-17988 {}}} CYCLES {}}
set a(0-17988) {AREA_SCORE {} NAME COMP_LOOP-18:mult.return TYPE {C-CORE PORT} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1166 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-17987 {}}} SUCCS {{259 0 3.750 0-17989 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17989) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#35 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1167 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-17989 {}} {259 0 3.750 0-17988 {}} {258 0 0 0-17976 {}} {256 0 0 0-17970 {}} {258 0 3.750 0-17969 {}} {256 0 0 0-17961 {}}} SUCCS {{774 0 3.750 0-17961 {}} {774 0 3.750 0-17970 {}} {774 0 0 0-17976 {}} {774 0 0 0-17989 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17990) {AREA_SCORE {} NAME VEC_LOOP:j:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1168 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-17995 {}}} SUCCS {{259 0 0 0-17991 {}} {130 0 0 0-17994 {}} {256 0 0 0-17995 {}}} CYCLES {}}
set a(0-17991) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1169 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-17990 {}}} SUCCS {{259 0 0 0-17992 {}} {130 0 0 0-17994 {}}} CYCLES {}}
set a(0-17992) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-18:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1170 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-17991 {}}} SUCCS {{259 0 0 0-17993 {}} {130 0 0 0-17994 {}} {258 0 0 0-17995 {}}} CYCLES {}}
set a(0-17993) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1171 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17992 {}}} SUCCS {{259 0 0 0-17994 {}}} CYCLES {}}
set a(0-17994) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16855 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1172 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-17993 {}} {130 0 0 0-17992 {}} {130 0 0 0-17991 {}} {130 0 0 0-17990 {}} {130 0 0 0-17989 {}} {130 0 0 0-17988 {}} {130 0 0 0-17986 {}} {130 0 0 0-17985 {}} {130 0 0 0-17984 {}} {130 0 0 0-17983 {}} {130 0 0 0-17982 {}} {130 0 0 0-17980 {}} {130 0 0 0-17979 {}} {130 0 0 0-17978 {}} {130 0 0 0-17977 {}} {130 0 0 0-17976 {}} {130 0 0 0-17975 {}} {130 0 0 0-17973 {}} {130 0 0 0-17972 {}} {130 0 0 0-17971 {}} {130 0 0 0-17970 {}} {130 0 0 0-17969 {}} {130 0 0 0-17968 {}} {130 0 0 0-17967 {}} {130 0 0 0-17966 {}} {130 0 0 0-17965 {}} {130 0 0 0-17964 {}} {130 0 0 0-17963 {}} {130 0 0 0-17962 {}} {130 0 0 0-17961 {}} {130 0 0 0-17960 {}} {130 0 0 0-17959 {}} {130 0 0 0-17958 {}} {130 0 0 0-17957 {}} {130 0 0 0-17956 {}} {130 0 0 0-17955 {}}} SUCCS {{129 0 0 0-17995 {}}} CYCLES {}}
set a(0-17995) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#18.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16855 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-17995 {}} {129 0 0 0-17994 {}} {258 0 0 0-17992 {}} {256 0 0 0-17990 {}} {256 0 0 0-17967 {}} {256 0 0 0-17955 {}}} SUCCS {{774 0 0 0-17955 {}} {774 0 0 0-17967 {}} {774 0 0 0-17990 {}} {772 0 0 0-17995 {}}} CYCLES {}}
set a(0-16855) {CHI {0-17955 0-17956 0-17957 0-17958 0-17959 0-17960 0-17961 0-17962 0-17963 0-17964 0-17965 0-17966 0-17967 0-17968 0-17969 0-17970 0-17971 0-17972 0-17973 0-17974 0-17975 0-17976 0-17977 0-17978 0-17979 0-17980 0-17981 0-17982 0-17983 0-17984 0-17985 0-17986 0-17987 0-17988 0-17989 0-17990 0-17991 0-17992 0-17993 0-17994 0-17995} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-18:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1173 LOC {20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-17954 {}} {258 0 0 0-17953 {}} {258 0 0 0-17952 {}} {130 0 0 0-17951 {}} {130 0 0 0-17950 {}} {130 0 0 0-17949 {}} {130 0 0 0-17948 {}} {64 0 0 0-17947 {}} {64 0 0 0-16854 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-17954 {}} {131 0 0 0-17996 {}} {130 0 0 0-17997 {}} {130 0 0 0-17998 {}} {130 0 0 0-17999 {}} {130 0 0 0-18000 {}} {130 0 0 0-18001 {}} {130 0 0 0-18002 {}} {130 0 0 0-18003 {}} {130 0 0 0-18004 {}} {130 0 0 0-18005 {}} {64 0 0 0-16856 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-17996) {AREA_SCORE {} NAME COMP_LOOP-19:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1174 LOC {20 1.0 21 0.8687499999999999 21 0.8687499999999999 21 0.8687499999999999} PREDS {{131 0 0 0-16855 {}}} SUCCS {{259 0 0 0-17997 {}} {130 0 0 0-18005 {}}} CYCLES {}}
set a(0-17997) {AREA_SCORE {} NAME COMP_LOOP-19:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1175 LOC {20 1.0 21 0.8687499999999999 21 0.8687499999999999 21 0.8687499999999999} PREDS {{259 0 0 0-17996 {}} {130 0 0 0-16855 {}}} SUCCS {{259 0 0 0-17998 {}} {130 0 0 0-18005 {}}} CYCLES {}}
set a(0-17998) {AREA_SCORE {} NAME COMP_LOOP-19:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1176 LOC {20 1.0 21 0.8687499999999999 21 0.8687499999999999 21 0.8687499999999999} PREDS {{259 0 0 0-17997 {}} {130 0 0 0-16855 {}}} SUCCS {{258 0 0 0-18002 {}} {130 0 0 0-18005 {}}} CYCLES {}}
set a(0-17999) {AREA_SCORE {} NAME COMP_LOOP:k:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1177 LOC {20 1.0 21 0.0 21 0.0 21 0.0 21 0.8687499999999999} PREDS {{130 0 0 0-16855 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18000 {}} {130 0 0 0-18005 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18000) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#72 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1178 LOC {20 1.0 21 0.0 21 0.0 21 0.8687499999999999} PREDS {{259 0 0 0-17999 {}} {130 0 0 0-16855 {}}} SUCCS {{259 0 0 0-18001 {}} {130 0 0 0-18005 {}}} CYCLES {}}
set a(0-18001) {AREA_SCORE {} NAME COMP_LOOP:conc#54 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1179 LOC {20 1.0 21 0.8687499999999999 21 0.8687499999999999 21 0.8687499999999999} PREDS {{259 0 0 0-18000 {}} {130 0 0 0-16855 {}}} SUCCS {{259 0 0 0-18002 {}} {130 0 0 0-18005 {}}} CYCLES {}}
set a(0-18002) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-19:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1180 LOC {21 0.0 21 0.8687499999999999 21 0.8687499999999999 21 0.9999998749999999 21 0.9999998749999999} PREDS {{259 0 0 0-18001 {}} {258 0 0 0-17998 {}} {130 0 0 0-16855 {}}} SUCCS {{259 0 0 0-18003 {}} {130 0 0 0-18005 {}}} CYCLES {}}
set a(0-18003) {AREA_SCORE {} NAME COMP_LOOP-19:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1181 LOC {21 0.13125 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-18002 {}} {130 0 0 0-16855 {}}} SUCCS {{259 0 0 0-18004 {}} {130 0 0 0-18005 {}}} CYCLES {}}
set a(0-18004) {AREA_SCORE {} NAME COMP_LOOP-19:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1182 LOC {21 0.13125 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-18003 {}} {130 0 0 0-16855 {}}} SUCCS {{259 0 0 0-18005 {}}} CYCLES {}}
set a(0-18005) {AREA_SCORE {} NAME COMP_LOOP-19:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1183 LOC {21 0.13125 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-18004 {}} {130 0 0 0-18003 {}} {130 0 0 0-18002 {}} {130 0 0 0-18001 {}} {130 0 0 0-18000 {}} {130 0 0 0-17999 {}} {130 0 0 0-17998 {}} {130 0 0 0-17997 {}} {130 0 0 0-17996 {}} {130 0 0 0-16855 {}}} SUCCS {{128 0 0 0-18014 {}} {64 0 0 0-16856 {}}} CYCLES {}}
set a(0-18006) {AREA_SCORE {} NAME COMP_LOOP:k:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1184 LOC {0 1.0 18 0.0 18 0.0 18 0.0 20 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18007 {}} {130 0 0 0-16856 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18007) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#73 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1185 LOC {0 1.0 18 0.0 18 0.0 20 0.0046844} PREDS {{259 0 0 0-18006 {}}} SUCCS {{259 0 0 0-18008 {}} {130 0 0 0-16856 {}}} CYCLES {}}
set a(0-18008) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#18 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1186 LOC {0 1.0 18 0.5359343999999999 18 0.5359343999999999 20 0.0046844} PREDS {{259 0 0 0-18007 {}}} SUCCS {{259 0 0 0-18009 {}} {130 0 0 0-16856 {}}} CYCLES {}}
set a(0-18009) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-19:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1187 LOC {1 0.18687499999999999 18 0.5359343999999999 18 0.5359343999999999 18 0.9999998774999999 20 0.46874987749999997} PREDS {{259 0 0 0-18008 {}} {258 0 0 0-17010 {}}} SUCCS {{259 0 0 0-18010 {}} {258 0 0 0-18012 {}} {130 0 0 0-16856 {}}} CYCLES {}}
set a(0-18010) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#71 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1188 LOC {1 0.6509406 20 0.46875 20 0.46875 20 0.46875} PREDS {{259 0 0 0-18009 {}}} SUCCS {{259 0 3.750 0-18011 {}} {130 0 0 0-16856 {}}} CYCLES {}}
set a(0-18011) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1189 LOC {2 1.0 20 0.95 20 1.0 21 0.2999998749999999 21 0.2999998749999999} PREDS {{259 0 3.750 0-18010 {}}} SUCCS {{258 0 0 0-16856 {}}} CYCLES {}}
set a(0-18012) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#9 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1190 LOC {1 0.6509406 20 0.46875 20 0.46875 20 0.46875} PREDS {{258 0 0 0-18009 {}}} SUCCS {{259 0 3.750 0-18013 {}} {130 0 0 0-16856 {}}} CYCLES {}}
set a(0-18013) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1191 LOC {2 1.0 20 0.95 20 1.0 21 0.2999998749999999 21 0.2999998749999999} PREDS {{259 0 3.750 0-18012 {}}} SUCCS {{258 0 0 0-16856 {}}} CYCLES {}}
set a(0-18014) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1192 LOC {21 0.0 21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{128 0 0 0-18005 {}} {772 0 0 0-16856 {}}} SUCCS {{259 0 0 0-16856 {}}} CYCLES {}}
set a(0-18015) {AREA_SCORE {} NAME VEC_LOOP:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1193 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {{774 0 0 0-18061 {}}} SUCCS {{259 0 0 0-18016 {}} {130 0 0 0-18060 {}} {256 0 0 0-18061 {}}} CYCLES {}}
set a(0-18016) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#19)(9-1) TYPE READSLICE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1194 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-18015 {}}} SUCCS {{258 0 0 0-18020 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18017) {AREA_SCORE {} NAME COMP_LOOP:k:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1195 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {} SUCCS {{259 0 0 0-18018 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18018) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#74 TYPE READSLICE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1196 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-18017 {}}} SUCCS {{259 0 0 0-18019 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18019) {AREA_SCORE {} NAME VEC_LOOP:conc#36 TYPE CONCATENATE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1197 LOC {0 1.0 1 0.34125 1 0.34125 1 0.34125} PREDS {{259 0 0 0-18018 {}}} SUCCS {{259 0 0 0-18020 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18020) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.02 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1198 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18019 {}} {258 0 0 0-18016 {}}} SUCCS {{258 0 0 0-18023 {}} {258 0 0 0-18041 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18021) {AREA_SCORE {} NAME VEC_LOOP:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1199 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-18061 {}}} SUCCS {{259 0 0 0-18022 {}} {130 0 0 0-18060 {}} {256 0 0 0-18061 {}}} CYCLES {}}
set a(0-18022) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#19)(0)#1 TYPE READSLICE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1200 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-18021 {}}} SUCCS {{259 0 0 0-18023 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18023) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1201 LOC {1 0.1275 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-18022 {}} {258 0 0 0-18020 {}}} SUCCS {{259 0 3.750 0-18024 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18024) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#36 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1202 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18023 {}} {774 0 3.750 0-18055 {}} {774 0 3.750 0-18042 {}}} SUCCS {{258 0 0 0-18034 {}} {256 0 0 0-18042 {}} {258 0 0 0-18044 {}} {256 0 0 0-18055 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18025) {AREA_SCORE {} NAME COMP_LOOP:k:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1203 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18026 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18026) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#75 TYPE READSLICE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1204 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18025 {}}} SUCCS {{259 0 0 0-18027 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18027) {AREA_SCORE {} NAME VEC_LOOP:conc#37 TYPE CONCATENATE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1205 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18026 {}}} SUCCS {{258 0 0 0-18029 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18028) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1206 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18029 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18029) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#44 TYPE ACCU DELAY {1.03 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1207 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18028 {}} {258 0 0 0-18027 {}}} SUCCS {{258 0 0 0-18032 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18030) {AREA_SCORE {} NAME VEC_LOOP:j:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1208 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18061 {}}} SUCCS {{259 0 0 0-18031 {}} {130 0 0 0-18060 {}} {256 0 0 0-18061 {}}} CYCLES {}}
set a(0-18031) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1209 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18030 {}}} SUCCS {{259 0 0 0-18032 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18032) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-19:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1210 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18031 {}} {258 0 0 0-18029 {}}} SUCCS {{259 0 3.750 0-18033 {}} {258 0 3.750 0-18055 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18033) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#37 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1211 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18032 {}} {774 0 3.750 0-18055 {}} {774 0 3.750 0-18042 {}}} SUCCS {{259 0 0 0-18034 {}} {256 0 0 0-18042 {}} {258 0 0 0-18043 {}} {256 0 0 0-18055 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18034) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-19:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1212 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18033 {}} {258 0 0 0-18024 {}}} SUCCS {{259 0 0 0-18035 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18035) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.base TYPE {C-CORE PORT} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1213 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18034 {}} {128 0 0 0-18037 {}}} SUCCS {{258 0 0 0-18037 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18036) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.m TYPE {C-CORE PORT} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1214 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18037 {}}} SUCCS {{259 0 0 0-18037 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18037) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-19:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1215 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18036 {}} {258 0 0 0-18035 {}}} SUCCS {{128 0 0 0-18035 {}} {128 0 0 0-18036 {}} {259 0 0 0-18038 {}}} CYCLES {}}
set a(0-18038) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.return TYPE {C-CORE PORT} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1216 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18037 {}}} SUCCS {{258 0 3.750 0-18042 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18039) {AREA_SCORE {} NAME VEC_LOOP:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1217 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-18061 {}}} SUCCS {{259 0 0 0-18040 {}} {130 0 0 0-18060 {}} {256 0 0 0-18061 {}}} CYCLES {}}
set a(0-18040) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#19)(0) TYPE READSLICE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1218 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18039 {}}} SUCCS {{259 0 0 0-18041 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18041) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1219 LOC {1 0.1275 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18040 {}} {258 0 0 0-18020 {}}} SUCCS {{259 0 3.750 0-18042 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18042) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#36 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1220 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18042 {}} {259 0 3.750 0-18041 {}} {258 0 3.750 0-18038 {}} {256 0 0 0-18033 {}} {256 0 0 0-18024 {}} {774 0 0 0-18055 {}}} SUCCS {{774 0 3.750 0-18024 {}} {774 0 3.750 0-18033 {}} {774 0 0 0-18042 {}} {258 0 0 0-18055 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18043) {AREA_SCORE {} NAME COMP_LOOP-19:factor2:not TYPE NOT PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1221 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18033 {}}} SUCCS {{259 0 0 0-18044 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18044) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-19:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1222 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18043 {}} {258 0 0 0-18024 {}}} SUCCS {{259 0 0 0-18045 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18045) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1223 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18044 {}} {128 0 0 0-18047 {}}} SUCCS {{258 0 0 0-18047 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18046) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1224 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18047 {}}} SUCCS {{259 0 0 0-18047 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18047) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-19:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1225 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18046 {}} {258 0 0 0-18045 {}}} SUCCS {{128 0 0 0-18045 {}} {128 0 0 0-18046 {}} {259 0 0 0-18048 {}}} CYCLES {}}
set a(0-18048) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1226 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18047 {}}} SUCCS {{259 0 0 0-18049 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18049) {AREA_SCORE {} NAME COMP_LOOP-19:mult.x TYPE {C-CORE PORT} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1227 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18048 {}} {128 0 0 0-18053 {}}} SUCCS {{258 0 0 0-18053 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18050) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y TYPE {C-CORE PORT} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1228 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18053 {}}} SUCCS {{258 0 0 0-18053 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18051) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y_ TYPE {C-CORE PORT} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1229 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18053 {}}} SUCCS {{258 0 0 0-18053 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18052) {AREA_SCORE {} NAME COMP_LOOP-19:mult.p TYPE {C-CORE PORT} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1230 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18053 {}}} SUCCS {{259 0 0 0-18053 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18053) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-19:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1231 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18052 {}} {258 0 0 0-18051 {}} {258 0 0 0-18050 {}} {258 0 0 0-18049 {}}} SUCCS {{128 0 0 0-18049 {}} {128 0 0 0-18050 {}} {128 0 0 0-18051 {}} {128 0 0 0-18052 {}} {259 0 0 0-18054 {}}} CYCLES {}}
set a(0-18054) {AREA_SCORE {} NAME COMP_LOOP-19:mult.return TYPE {C-CORE PORT} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1232 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18053 {}}} SUCCS {{259 0 3.750 0-18055 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18055) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#37 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1233 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18055 {}} {259 0 3.750 0-18054 {}} {258 0 0 0-18042 {}} {256 0 0 0-18033 {}} {258 0 3.750 0-18032 {}} {256 0 0 0-18024 {}}} SUCCS {{774 0 3.750 0-18024 {}} {774 0 3.750 0-18033 {}} {774 0 0 0-18042 {}} {774 0 0 0-18055 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18056) {AREA_SCORE {} NAME VEC_LOOP:j:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1234 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18061 {}}} SUCCS {{259 0 0 0-18057 {}} {130 0 0 0-18060 {}} {256 0 0 0-18061 {}}} CYCLES {}}
set a(0-18057) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1235 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18056 {}}} SUCCS {{259 0 0 0-18058 {}} {130 0 0 0-18060 {}}} CYCLES {}}
set a(0-18058) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-19:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1236 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18057 {}}} SUCCS {{259 0 0 0-18059 {}} {130 0 0 0-18060 {}} {258 0 0 0-18061 {}}} CYCLES {}}
set a(0-18059) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1237 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18058 {}}} SUCCS {{259 0 0 0-18060 {}}} CYCLES {}}
set a(0-18060) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16856 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1238 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18059 {}} {130 0 0 0-18058 {}} {130 0 0 0-18057 {}} {130 0 0 0-18056 {}} {130 0 0 0-18055 {}} {130 0 0 0-18054 {}} {130 0 0 0-18052 {}} {130 0 0 0-18051 {}} {130 0 0 0-18050 {}} {130 0 0 0-18049 {}} {130 0 0 0-18048 {}} {130 0 0 0-18046 {}} {130 0 0 0-18045 {}} {130 0 0 0-18044 {}} {130 0 0 0-18043 {}} {130 0 0 0-18042 {}} {130 0 0 0-18041 {}} {130 0 0 0-18040 {}} {130 0 0 0-18039 {}} {130 0 0 0-18038 {}} {130 0 0 0-18036 {}} {130 0 0 0-18035 {}} {130 0 0 0-18034 {}} {130 0 0 0-18033 {}} {130 0 0 0-18032 {}} {130 0 0 0-18031 {}} {130 0 0 0-18030 {}} {130 0 0 0-18029 {}} {130 0 0 0-18028 {}} {130 0 0 0-18027 {}} {130 0 0 0-18026 {}} {130 0 0 0-18025 {}} {130 0 0 0-18024 {}} {130 0 0 0-18023 {}} {130 0 0 0-18022 {}} {130 0 0 0-18021 {}} {130 0 0 0-18020 {}} {130 0 0 0-18019 {}} {130 0 0 0-18018 {}} {130 0 0 0-18017 {}} {130 0 0 0-18016 {}} {130 0 0 0-18015 {}}} SUCCS {{129 0 0 0-18061 {}}} CYCLES {}}
set a(0-18061) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#19.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16856 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18061 {}} {129 0 0 0-18060 {}} {258 0 0 0-18058 {}} {256 0 0 0-18056 {}} {256 0 0 0-18039 {}} {256 0 0 0-18030 {}} {256 0 0 0-18021 {}} {256 0 0 0-18015 {}}} SUCCS {{774 0 0 0-18015 {}} {774 0 0 0-18021 {}} {774 0 0 0-18030 {}} {774 0 0 0-18039 {}} {774 0 0 0-18056 {}} {772 0 0 0-18061 {}}} CYCLES {}}
set a(0-16856) {CHI {0-18015 0-18016 0-18017 0-18018 0-18019 0-18020 0-18021 0-18022 0-18023 0-18024 0-18025 0-18026 0-18027 0-18028 0-18029 0-18030 0-18031 0-18032 0-18033 0-18034 0-18035 0-18036 0-18037 0-18038 0-18039 0-18040 0-18041 0-18042 0-18043 0-18044 0-18045 0-18046 0-18047 0-18048 0-18049 0-18050 0-18051 0-18052 0-18053 0-18054 0-18055 0-18056 0-18057 0-18058 0-18059 0-18060 0-18061} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-19:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1239 LOC {21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-18014 {}} {258 0 0 0-18013 {}} {130 0 0 0-18012 {}} {258 0 0 0-18011 {}} {130 0 0 0-18010 {}} {130 0 0 0-18009 {}} {130 0 0 0-18008 {}} {130 0 0 0-18007 {}} {130 0 0 0-18006 {}} {64 0 0 0-18005 {}} {64 0 0 0-16855 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18014 {}} {131 0 0 0-18062 {}} {130 0 0 0-18063 {}} {130 0 0 0-18064 {}} {130 0 0 0-18065 {}} {130 0 0 0-18066 {}} {130 0 0 0-18067 {}} {130 0 0 0-18068 {}} {130 0 0 0-18069 {}} {130 0 0 0-18070 {}} {130 0 0 0-18071 {}} {64 0 0 0-16857 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18062) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3)#2 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1240 LOC {21 1.0 22 0.8724999999999999 22 0.8724999999999999 22 0.8724999999999999} PREDS {{131 0 0 0-16856 {}}} SUCCS {{259 0 0 0-18063 {}} {130 0 0 0-18071 {}}} CYCLES {}}
set a(0-18063) {AREA_SCORE {} NAME COMP_LOOP-20:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1241 LOC {21 1.0 22 0.8724999999999999 22 0.8724999999999999 22 0.8724999999999999} PREDS {{259 0 0 0-18062 {}} {130 0 0 0-16856 {}}} SUCCS {{259 0 0 0-18064 {}} {130 0 0 0-18071 {}}} CYCLES {}}
set a(0-18064) {AREA_SCORE {} NAME COMP_LOOP-20:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1242 LOC {21 1.0 22 0.8724999999999999 22 0.8724999999999999 22 0.8724999999999999} PREDS {{259 0 0 0-18063 {}} {130 0 0 0-16856 {}}} SUCCS {{258 0 0 0-18068 {}} {130 0 0 0-18071 {}}} CYCLES {}}
set a(0-18065) {AREA_SCORE {} NAME COMP_LOOP:k:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1243 LOC {21 1.0 22 0.0 22 0.0 22 0.0 22 0.8724999999999999} PREDS {{130 0 0 0-16856 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18066 {}} {130 0 0 0-18071 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18066) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#76 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1244 LOC {21 1.0 22 0.0 22 0.0 22 0.8724999999999999} PREDS {{259 0 0 0-18065 {}} {130 0 0 0-16856 {}}} SUCCS {{259 0 0 0-18067 {}} {130 0 0 0-18071 {}}} CYCLES {}}
set a(0-18067) {AREA_SCORE {} NAME COMP_LOOP:conc#57 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1245 LOC {21 1.0 22 0.8724999999999999 22 0.8724999999999999 22 0.8724999999999999} PREDS {{259 0 0 0-18066 {}} {130 0 0 0-16856 {}}} SUCCS {{259 0 0 0-18068 {}} {130 0 0 0-18071 {}}} CYCLES {}}
set a(0-18068) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {1.02 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1246 LOC {22 0.0 22 0.8724999999999999 22 0.8724999999999999 22 0.999999875 22 0.999999875} PREDS {{259 0 0 0-18067 {}} {258 0 0 0-18064 {}} {130 0 0 0-16856 {}}} SUCCS {{259 0 0 0-18069 {}} {130 0 0 0-18071 {}}} CYCLES {}}
set a(0-18069) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#5)(8) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1247 LOC {22 0.1275 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-18068 {}} {130 0 0 0-16856 {}}} SUCCS {{259 0 0 0-18070 {}} {130 0 0 0-18071 {}}} CYCLES {}}
set a(0-18070) {AREA_SCORE {} NAME COMP_LOOP-20:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1248 LOC {22 0.1275 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-18069 {}} {130 0 0 0-16856 {}}} SUCCS {{259 0 0 0-18071 {}}} CYCLES {}}
set a(0-18071) {AREA_SCORE {} NAME COMP_LOOP-20:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1249 LOC {22 0.1275 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-18070 {}} {130 0 0 0-18069 {}} {130 0 0 0-18068 {}} {130 0 0 0-18067 {}} {130 0 0 0-18066 {}} {130 0 0 0-18065 {}} {130 0 0 0-18064 {}} {130 0 0 0-18063 {}} {130 0 0 0-18062 {}} {130 0 0 0-16856 {}}} SUCCS {{128 0 0 0-18078 {}} {64 0 0 0-16857 {}}} CYCLES {}}
set a(0-18072) {AREA_SCORE {} NAME COMP_LOOP:k:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1250 LOC {0 1.0 19 0.0 19 0.0 19 0.0 21 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18073 {}} {130 0 0 0-16857 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18073) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#77 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1251 LOC {0 1.0 19 0.0 19 0.0 21 0.0046844} PREDS {{259 0 0 0-18072 {}}} SUCCS {{259 0 0 0-18074 {}} {130 0 0 0-16857 {}}} CYCLES {}}
set a(0-18074) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#19 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1252 LOC {0 1.0 19 0.5359343999999999 19 0.5359343999999999 21 0.0046844} PREDS {{259 0 0 0-18073 {}}} SUCCS {{259 0 0 0-18075 {}} {130 0 0 0-16857 {}}} CYCLES {}}
set a(0-18075) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-20:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1253 LOC {1 0.18687499999999999 19 0.5359343999999999 19 0.5359343999999999 19 0.9999998774999999 21 0.46874987749999997} PREDS {{259 0 0 0-18074 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-18076 {}} {258 0 3.750 0-18077 {}} {130 0 0 0-16857 {}}} CYCLES {}}
set a(0-18076) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1254 LOC {2 1.0 21 0.95 21 1.0 22 0.2999998749999999 22 0.2999998749999999} PREDS {{259 0 3.750 0-18075 {}}} SUCCS {{258 0 0 0-16857 {}}} CYCLES {}}
set a(0-18077) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1255 LOC {2 1.0 21 0.95 21 1.0 22 0.2999998749999999 22 0.2999998749999999} PREDS {{258 0 3.750 0-18075 {}}} SUCCS {{258 0 0 0-16857 {}}} CYCLES {}}
set a(0-18078) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1256 LOC {22 0.0 22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{128 0 0 0-18071 {}} {772 0 0 0-16857 {}}} SUCCS {{259 0 0 0-16857 {}}} CYCLES {}}
set a(0-18079) {AREA_SCORE {} NAME VEC_LOOP:j:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1257 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18119 {}}} SUCCS {{259 0 0 0-18080 {}} {130 0 0 0-18118 {}} {256 0 0 0-18119 {}}} CYCLES {}}
set a(0-18080) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1258 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18079 {}}} SUCCS {{258 0 0 0-18084 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18081) {AREA_SCORE {} NAME COMP_LOOP:k:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1259 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-18082 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18082) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#78 TYPE READSLICE PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1260 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18081 {}}} SUCCS {{259 0 0 0-18083 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18083) {AREA_SCORE {} NAME VEC_LOOP:conc#38 TYPE CONCATENATE PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1261 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-18082 {}}} SUCCS {{259 0 0 0-18084 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18084) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1262 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18083 {}} {258 0 0 0-18080 {}}} SUCCS {{259 0 3.750 0-18085 {}} {258 0 3.750 0-18100 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18085) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#38 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1263 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18084 {}} {774 0 3.750 0-18113 {}} {774 0 3.750 0-18100 {}}} SUCCS {{258 0 0 0-18095 {}} {256 0 0 0-18100 {}} {258 0 0 0-18102 {}} {256 0 0 0-18113 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18086) {AREA_SCORE {} NAME COMP_LOOP:k:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1264 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18087 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18087) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#79 TYPE READSLICE PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1265 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18086 {}}} SUCCS {{259 0 0 0-18088 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18088) {AREA_SCORE {} NAME VEC_LOOP:conc#39 TYPE CONCATENATE PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1266 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18087 {}}} SUCCS {{258 0 0 0-18090 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18089) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1267 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18090 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18090) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#45 TYPE ACCU DELAY {1.03 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1268 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18089 {}} {258 0 0 0-18088 {}}} SUCCS {{258 0 0 0-18093 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18091) {AREA_SCORE {} NAME VEC_LOOP:j:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1269 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18119 {}}} SUCCS {{259 0 0 0-18092 {}} {130 0 0 0-18118 {}} {256 0 0 0-18119 {}}} CYCLES {}}
set a(0-18092) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1270 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18091 {}}} SUCCS {{259 0 0 0-18093 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18093) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1271 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18092 {}} {258 0 0 0-18090 {}}} SUCCS {{259 0 3.750 0-18094 {}} {258 0 3.750 0-18113 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18094) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#39 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1272 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18093 {}} {774 0 3.750 0-18113 {}} {774 0 3.750 0-18100 {}}} SUCCS {{259 0 0 0-18095 {}} {256 0 0 0-18100 {}} {258 0 0 0-18101 {}} {256 0 0 0-18113 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18095) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-20:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1273 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18094 {}} {258 0 0 0-18085 {}}} SUCCS {{259 0 0 0-18096 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18096) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.base TYPE {C-CORE PORT} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1274 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18095 {}} {128 0 0 0-18098 {}}} SUCCS {{258 0 0 0-18098 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18097) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.m TYPE {C-CORE PORT} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1275 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18098 {}}} SUCCS {{259 0 0 0-18098 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18098) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-20:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1276 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18097 {}} {258 0 0 0-18096 {}}} SUCCS {{128 0 0 0-18096 {}} {128 0 0 0-18097 {}} {259 0 0 0-18099 {}}} CYCLES {}}
set a(0-18099) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.return TYPE {C-CORE PORT} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1277 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18098 {}}} SUCCS {{259 0 3.750 0-18100 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18100) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#38 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1278 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18100 {}} {259 0 3.750 0-18099 {}} {256 0 0 0-18094 {}} {256 0 0 0-18085 {}} {258 0 3.750 0-18084 {}} {774 0 0 0-18113 {}}} SUCCS {{774 0 3.750 0-18085 {}} {774 0 3.750 0-18094 {}} {774 0 0 0-18100 {}} {258 0 0 0-18113 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18101) {AREA_SCORE {} NAME COMP_LOOP-20:factor2:not TYPE NOT PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1279 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18094 {}}} SUCCS {{259 0 0 0-18102 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18102) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-20:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1280 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18101 {}} {258 0 0 0-18085 {}}} SUCCS {{259 0 0 0-18103 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18103) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1281 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18102 {}} {128 0 0 0-18105 {}}} SUCCS {{258 0 0 0-18105 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18104) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1282 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18105 {}}} SUCCS {{259 0 0 0-18105 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18105) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-20:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1283 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18104 {}} {258 0 0 0-18103 {}}} SUCCS {{128 0 0 0-18103 {}} {128 0 0 0-18104 {}} {259 0 0 0-18106 {}}} CYCLES {}}
set a(0-18106) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1284 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18105 {}}} SUCCS {{259 0 0 0-18107 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18107) {AREA_SCORE {} NAME COMP_LOOP-20:mult.x TYPE {C-CORE PORT} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1285 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18106 {}} {128 0 0 0-18111 {}}} SUCCS {{258 0 0 0-18111 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18108) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y TYPE {C-CORE PORT} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1286 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18111 {}}} SUCCS {{258 0 0 0-18111 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18109) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y_ TYPE {C-CORE PORT} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1287 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18111 {}}} SUCCS {{258 0 0 0-18111 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18110) {AREA_SCORE {} NAME COMP_LOOP-20:mult.p TYPE {C-CORE PORT} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1288 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18111 {}}} SUCCS {{259 0 0 0-18111 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18111) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-20:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1289 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18110 {}} {258 0 0 0-18109 {}} {258 0 0 0-18108 {}} {258 0 0 0-18107 {}}} SUCCS {{128 0 0 0-18107 {}} {128 0 0 0-18108 {}} {128 0 0 0-18109 {}} {128 0 0 0-18110 {}} {259 0 0 0-18112 {}}} CYCLES {}}
set a(0-18112) {AREA_SCORE {} NAME COMP_LOOP-20:mult.return TYPE {C-CORE PORT} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1290 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18111 {}}} SUCCS {{259 0 3.750 0-18113 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18113) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#39 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1291 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18113 {}} {259 0 3.750 0-18112 {}} {258 0 0 0-18100 {}} {256 0 0 0-18094 {}} {258 0 3.750 0-18093 {}} {256 0 0 0-18085 {}}} SUCCS {{774 0 3.750 0-18085 {}} {774 0 3.750 0-18094 {}} {774 0 0 0-18100 {}} {774 0 0 0-18113 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18114) {AREA_SCORE {} NAME VEC_LOOP:j:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1292 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18119 {}}} SUCCS {{259 0 0 0-18115 {}} {130 0 0 0-18118 {}} {256 0 0 0-18119 {}}} CYCLES {}}
set a(0-18115) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1293 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18114 {}}} SUCCS {{259 0 0 0-18116 {}} {130 0 0 0-18118 {}}} CYCLES {}}
set a(0-18116) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-20:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1294 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18115 {}}} SUCCS {{259 0 0 0-18117 {}} {130 0 0 0-18118 {}} {258 0 0 0-18119 {}}} CYCLES {}}
set a(0-18117) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1295 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18116 {}}} SUCCS {{259 0 0 0-18118 {}}} CYCLES {}}
set a(0-18118) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16857 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1296 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18117 {}} {130 0 0 0-18116 {}} {130 0 0 0-18115 {}} {130 0 0 0-18114 {}} {130 0 0 0-18113 {}} {130 0 0 0-18112 {}} {130 0 0 0-18110 {}} {130 0 0 0-18109 {}} {130 0 0 0-18108 {}} {130 0 0 0-18107 {}} {130 0 0 0-18106 {}} {130 0 0 0-18104 {}} {130 0 0 0-18103 {}} {130 0 0 0-18102 {}} {130 0 0 0-18101 {}} {130 0 0 0-18100 {}} {130 0 0 0-18099 {}} {130 0 0 0-18097 {}} {130 0 0 0-18096 {}} {130 0 0 0-18095 {}} {130 0 0 0-18094 {}} {130 0 0 0-18093 {}} {130 0 0 0-18092 {}} {130 0 0 0-18091 {}} {130 0 0 0-18090 {}} {130 0 0 0-18089 {}} {130 0 0 0-18088 {}} {130 0 0 0-18087 {}} {130 0 0 0-18086 {}} {130 0 0 0-18085 {}} {130 0 0 0-18084 {}} {130 0 0 0-18083 {}} {130 0 0 0-18082 {}} {130 0 0 0-18081 {}} {130 0 0 0-18080 {}} {130 0 0 0-18079 {}}} SUCCS {{129 0 0 0-18119 {}}} CYCLES {}}
set a(0-18119) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#20.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16857 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18119 {}} {129 0 0 0-18118 {}} {258 0 0 0-18116 {}} {256 0 0 0-18114 {}} {256 0 0 0-18091 {}} {256 0 0 0-18079 {}}} SUCCS {{774 0 0 0-18079 {}} {774 0 0 0-18091 {}} {774 0 0 0-18114 {}} {772 0 0 0-18119 {}}} CYCLES {}}
set a(0-16857) {CHI {0-18079 0-18080 0-18081 0-18082 0-18083 0-18084 0-18085 0-18086 0-18087 0-18088 0-18089 0-18090 0-18091 0-18092 0-18093 0-18094 0-18095 0-18096 0-18097 0-18098 0-18099 0-18100 0-18101 0-18102 0-18103 0-18104 0-18105 0-18106 0-18107 0-18108 0-18109 0-18110 0-18111 0-18112 0-18113 0-18114 0-18115 0-18116 0-18117 0-18118 0-18119} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-20:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1297 LOC {22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-18078 {}} {258 0 0 0-18077 {}} {258 0 0 0-18076 {}} {130 0 0 0-18075 {}} {130 0 0 0-18074 {}} {130 0 0 0-18073 {}} {130 0 0 0-18072 {}} {64 0 0 0-18071 {}} {64 0 0 0-16856 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18078 {}} {131 0 0 0-18120 {}} {130 0 0 0-18121 {}} {130 0 0 0-18122 {}} {130 0 0 0-18123 {}} {130 0 0 0-18124 {}} {130 0 0 0-18125 {}} {130 0 0 0-18126 {}} {130 0 0 0-18127 {}} {130 0 0 0-18128 {}} {130 0 0 0-18129 {}} {64 0 0 0-16858 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18120) {AREA_SCORE {} NAME COMP_LOOP-21:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1298 LOC {22 1.0 23 0.8687499999999999 23 0.8687499999999999 23 0.8687499999999999} PREDS {{131 0 0 0-16857 {}}} SUCCS {{259 0 0 0-18121 {}} {130 0 0 0-18129 {}}} CYCLES {}}
set a(0-18121) {AREA_SCORE {} NAME COMP_LOOP-21:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1299 LOC {22 1.0 23 0.8687499999999999 23 0.8687499999999999 23 0.8687499999999999} PREDS {{259 0 0 0-18120 {}} {130 0 0 0-16857 {}}} SUCCS {{259 0 0 0-18122 {}} {130 0 0 0-18129 {}}} CYCLES {}}
set a(0-18122) {AREA_SCORE {} NAME COMP_LOOP-21:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1300 LOC {22 1.0 23 0.8687499999999999 23 0.8687499999999999 23 0.8687499999999999} PREDS {{259 0 0 0-18121 {}} {130 0 0 0-16857 {}}} SUCCS {{258 0 0 0-18126 {}} {130 0 0 0-18129 {}}} CYCLES {}}
set a(0-18123) {AREA_SCORE {} NAME COMP_LOOP:k:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1301 LOC {22 1.0 23 0.0 23 0.0 23 0.0 23 0.8687499999999999} PREDS {{130 0 0 0-16857 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18124 {}} {130 0 0 0-18129 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18124) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#80 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1302 LOC {22 1.0 23 0.0 23 0.0 23 0.8687499999999999} PREDS {{259 0 0 0-18123 {}} {130 0 0 0-16857 {}}} SUCCS {{259 0 0 0-18125 {}} {130 0 0 0-18129 {}}} CYCLES {}}
set a(0-18125) {AREA_SCORE {} NAME COMP_LOOP:conc#60 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1303 LOC {22 1.0 23 0.8687499999999999 23 0.8687499999999999 23 0.8687499999999999} PREDS {{259 0 0 0-18124 {}} {130 0 0 0-16857 {}}} SUCCS {{259 0 0 0-18126 {}} {130 0 0 0-18129 {}}} CYCLES {}}
set a(0-18126) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-21:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1304 LOC {23 0.0 23 0.8687499999999999 23 0.8687499999999999 23 0.9999998749999999 23 0.9999998749999999} PREDS {{259 0 0 0-18125 {}} {258 0 0 0-18122 {}} {130 0 0 0-16857 {}}} SUCCS {{259 0 0 0-18127 {}} {130 0 0 0-18129 {}}} CYCLES {}}
set a(0-18127) {AREA_SCORE {} NAME COMP_LOOP-21:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1305 LOC {23 0.13125 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-18126 {}} {130 0 0 0-16857 {}}} SUCCS {{259 0 0 0-18128 {}} {130 0 0 0-18129 {}}} CYCLES {}}
set a(0-18128) {AREA_SCORE {} NAME COMP_LOOP-21:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1306 LOC {23 0.13125 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-18127 {}} {130 0 0 0-16857 {}}} SUCCS {{259 0 0 0-18129 {}}} CYCLES {}}
set a(0-18129) {AREA_SCORE {} NAME COMP_LOOP-21:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1307 LOC {23 0.13125 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-18128 {}} {130 0 0 0-18127 {}} {130 0 0 0-18126 {}} {130 0 0 0-18125 {}} {130 0 0 0-18124 {}} {130 0 0 0-18123 {}} {130 0 0 0-18122 {}} {130 0 0 0-18121 {}} {130 0 0 0-18120 {}} {130 0 0 0-16857 {}}} SUCCS {{128 0 0 0-18138 {}} {64 0 0 0-16858 {}}} CYCLES {}}
set a(0-18130) {AREA_SCORE {} NAME COMP_LOOP:k:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1308 LOC {0 1.0 20 0.0 20 0.0 20 0.0 22 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18131 {}} {130 0 0 0-16858 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18131) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#81 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1309 LOC {0 1.0 20 0.0 20 0.0 22 0.0046844} PREDS {{259 0 0 0-18130 {}}} SUCCS {{259 0 0 0-18132 {}} {130 0 0 0-16858 {}}} CYCLES {}}
set a(0-18132) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#20 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1310 LOC {0 1.0 20 0.5359343999999999 20 0.5359343999999999 22 0.0046844} PREDS {{259 0 0 0-18131 {}}} SUCCS {{259 0 0 0-18133 {}} {130 0 0 0-16858 {}}} CYCLES {}}
set a(0-18133) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-21:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1311 LOC {1 0.18687499999999999 20 0.5359343999999999 20 0.5359343999999999 20 0.9999998774999999 22 0.46874987749999997} PREDS {{259 0 0 0-18132 {}} {258 0 0 0-17135 {}}} SUCCS {{259 0 0 0-18134 {}} {258 0 0 0-18136 {}} {130 0 0 0-16858 {}}} CYCLES {}}
set a(0-18134) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#72 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1312 LOC {1 0.6509406 22 0.46875 22 0.46875 22 0.46875} PREDS {{259 0 0 0-18133 {}}} SUCCS {{259 0 3.750 0-18135 {}} {130 0 0 0-16858 {}}} CYCLES {}}
set a(0-18135) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1313 LOC {2 1.0 22 0.95 22 1.0 23 0.2999998749999999 23 0.2999998749999999} PREDS {{259 0 3.750 0-18134 {}}} SUCCS {{258 0 0 0-16858 {}}} CYCLES {}}
set a(0-18136) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#10 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1314 LOC {1 0.6509406 22 0.46875 22 0.46875 22 0.46875} PREDS {{258 0 0 0-18133 {}}} SUCCS {{259 0 3.750 0-18137 {}} {130 0 0 0-16858 {}}} CYCLES {}}
set a(0-18137) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1315 LOC {2 1.0 22 0.95 22 1.0 23 0.2999998749999999 23 0.2999998749999999} PREDS {{259 0 3.750 0-18136 {}}} SUCCS {{258 0 0 0-16858 {}}} CYCLES {}}
set a(0-18138) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1316 LOC {23 0.0 23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{128 0 0 0-18129 {}} {772 0 0 0-16858 {}}} SUCCS {{259 0 0 0-16858 {}}} CYCLES {}}
set a(0-18139) {AREA_SCORE {} NAME VEC_LOOP:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1317 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{774 0 0 0-18185 {}}} SUCCS {{259 0 0 0-18140 {}} {130 0 0 0-18184 {}} {256 0 0 0-18185 {}}} CYCLES {}}
set a(0-18140) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#21)(9-2) TYPE READSLICE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1318 LOC {0 1.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{259 0 0 0-18139 {}}} SUCCS {{258 0 0 0-18144 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18141) {AREA_SCORE {} NAME COMP_LOOP:k:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1319 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {} SUCCS {{259 0 0 0-18142 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18142) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#82 TYPE READSLICE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1320 LOC {0 1.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{259 0 0 0-18141 {}}} SUCCS {{259 0 0 0-18143 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18143) {AREA_SCORE {} NAME VEC_LOOP:conc#40 TYPE CONCATENATE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1321 LOC {0 1.0 1 0.34312499999999996 1 0.34312499999999996 1 0.34312499999999996} PREDS {{259 0 0 0-18142 {}}} SUCCS {{259 0 0 0-18144 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18144) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.01 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1322 LOC {1 0.0 1 0.34312499999999996 1 0.34312499999999996 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18143 {}} {258 0 0 0-18140 {}}} SUCCS {{258 0 0 0-18147 {}} {258 0 0 0-18165 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18145) {AREA_SCORE {} NAME VEC_LOOP:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1323 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-18185 {}}} SUCCS {{259 0 0 0-18146 {}} {130 0 0 0-18184 {}} {256 0 0 0-18185 {}}} CYCLES {}}
set a(0-18146) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#21)(1-0)#1 TYPE READSLICE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1324 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-18145 {}}} SUCCS {{259 0 0 0-18147 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18147) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1325 LOC {1 0.125625 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-18146 {}} {258 0 0 0-18144 {}}} SUCCS {{259 0 3.750 0-18148 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18148) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#40 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1326 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18147 {}} {774 0 3.750 0-18179 {}} {774 0 3.750 0-18166 {}}} SUCCS {{258 0 0 0-18158 {}} {256 0 0 0-18166 {}} {258 0 0 0-18168 {}} {256 0 0 0-18179 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18149) {AREA_SCORE {} NAME COMP_LOOP:k:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1327 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18150 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18150) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#83 TYPE READSLICE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1328 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18149 {}}} SUCCS {{259 0 0 0-18151 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18151) {AREA_SCORE {} NAME VEC_LOOP:conc#41 TYPE CONCATENATE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1329 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18150 {}}} SUCCS {{258 0 0 0-18153 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18152) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1330 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18153 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18153) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#46 TYPE ACCU DELAY {1.03 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1331 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18152 {}} {258 0 0 0-18151 {}}} SUCCS {{258 0 0 0-18156 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18154) {AREA_SCORE {} NAME VEC_LOOP:j:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1332 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18185 {}}} SUCCS {{259 0 0 0-18155 {}} {130 0 0 0-18184 {}} {256 0 0 0-18185 {}}} CYCLES {}}
set a(0-18155) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1333 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18154 {}}} SUCCS {{259 0 0 0-18156 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18156) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-21:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1334 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18155 {}} {258 0 0 0-18153 {}}} SUCCS {{259 0 3.750 0-18157 {}} {258 0 3.750 0-18179 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18157) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#41 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1335 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18156 {}} {774 0 3.750 0-18179 {}} {774 0 3.750 0-18166 {}}} SUCCS {{259 0 0 0-18158 {}} {256 0 0 0-18166 {}} {258 0 0 0-18167 {}} {256 0 0 0-18179 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18158) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-21:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1336 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18157 {}} {258 0 0 0-18148 {}}} SUCCS {{259 0 0 0-18159 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18159) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.base TYPE {C-CORE PORT} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1337 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18158 {}} {128 0 0 0-18161 {}}} SUCCS {{258 0 0 0-18161 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18160) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.m TYPE {C-CORE PORT} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1338 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18161 {}}} SUCCS {{259 0 0 0-18161 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18161) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-21:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1339 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18160 {}} {258 0 0 0-18159 {}}} SUCCS {{128 0 0 0-18159 {}} {128 0 0 0-18160 {}} {259 0 0 0-18162 {}}} CYCLES {}}
set a(0-18162) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.return TYPE {C-CORE PORT} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1340 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18161 {}}} SUCCS {{258 0 3.750 0-18166 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18163) {AREA_SCORE {} NAME VEC_LOOP:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1341 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-18185 {}}} SUCCS {{259 0 0 0-18164 {}} {130 0 0 0-18184 {}} {256 0 0 0-18185 {}}} CYCLES {}}
set a(0-18164) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#21)(1-0) TYPE READSLICE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1342 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18163 {}}} SUCCS {{259 0 0 0-18165 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18165) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1343 LOC {1 0.125625 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18164 {}} {258 0 0 0-18144 {}}} SUCCS {{259 0 3.750 0-18166 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18166) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#40 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1344 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18166 {}} {259 0 3.750 0-18165 {}} {258 0 3.750 0-18162 {}} {256 0 0 0-18157 {}} {256 0 0 0-18148 {}} {774 0 0 0-18179 {}}} SUCCS {{774 0 3.750 0-18148 {}} {774 0 3.750 0-18157 {}} {774 0 0 0-18166 {}} {258 0 0 0-18179 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18167) {AREA_SCORE {} NAME COMP_LOOP-21:factor2:not TYPE NOT PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1345 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18157 {}}} SUCCS {{259 0 0 0-18168 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18168) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-21:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1346 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18167 {}} {258 0 0 0-18148 {}}} SUCCS {{259 0 0 0-18169 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18169) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1347 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18168 {}} {128 0 0 0-18171 {}}} SUCCS {{258 0 0 0-18171 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18170) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1348 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18171 {}}} SUCCS {{259 0 0 0-18171 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18171) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-21:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1349 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18170 {}} {258 0 0 0-18169 {}}} SUCCS {{128 0 0 0-18169 {}} {128 0 0 0-18170 {}} {259 0 0 0-18172 {}}} CYCLES {}}
set a(0-18172) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1350 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18171 {}}} SUCCS {{259 0 0 0-18173 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18173) {AREA_SCORE {} NAME COMP_LOOP-21:mult.x TYPE {C-CORE PORT} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1351 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18172 {}} {128 0 0 0-18177 {}}} SUCCS {{258 0 0 0-18177 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18174) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y TYPE {C-CORE PORT} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1352 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18177 {}}} SUCCS {{258 0 0 0-18177 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18175) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y_ TYPE {C-CORE PORT} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1353 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18177 {}}} SUCCS {{258 0 0 0-18177 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18176) {AREA_SCORE {} NAME COMP_LOOP-21:mult.p TYPE {C-CORE PORT} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1354 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18177 {}}} SUCCS {{259 0 0 0-18177 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18177) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-21:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1355 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18176 {}} {258 0 0 0-18175 {}} {258 0 0 0-18174 {}} {258 0 0 0-18173 {}}} SUCCS {{128 0 0 0-18173 {}} {128 0 0 0-18174 {}} {128 0 0 0-18175 {}} {128 0 0 0-18176 {}} {259 0 0 0-18178 {}}} CYCLES {}}
set a(0-18178) {AREA_SCORE {} NAME COMP_LOOP-21:mult.return TYPE {C-CORE PORT} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1356 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18177 {}}} SUCCS {{259 0 3.750 0-18179 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18179) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#41 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1357 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18179 {}} {259 0 3.750 0-18178 {}} {258 0 0 0-18166 {}} {256 0 0 0-18157 {}} {258 0 3.750 0-18156 {}} {256 0 0 0-18148 {}}} SUCCS {{774 0 3.750 0-18148 {}} {774 0 3.750 0-18157 {}} {774 0 0 0-18166 {}} {774 0 0 0-18179 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18180) {AREA_SCORE {} NAME VEC_LOOP:j:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1358 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18185 {}}} SUCCS {{259 0 0 0-18181 {}} {130 0 0 0-18184 {}} {256 0 0 0-18185 {}}} CYCLES {}}
set a(0-18181) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1359 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18180 {}}} SUCCS {{259 0 0 0-18182 {}} {130 0 0 0-18184 {}}} CYCLES {}}
set a(0-18182) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-21:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1360 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18181 {}}} SUCCS {{259 0 0 0-18183 {}} {130 0 0 0-18184 {}} {258 0 0 0-18185 {}}} CYCLES {}}
set a(0-18183) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1361 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18182 {}}} SUCCS {{259 0 0 0-18184 {}}} CYCLES {}}
set a(0-18184) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16858 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1362 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18183 {}} {130 0 0 0-18182 {}} {130 0 0 0-18181 {}} {130 0 0 0-18180 {}} {130 0 0 0-18179 {}} {130 0 0 0-18178 {}} {130 0 0 0-18176 {}} {130 0 0 0-18175 {}} {130 0 0 0-18174 {}} {130 0 0 0-18173 {}} {130 0 0 0-18172 {}} {130 0 0 0-18170 {}} {130 0 0 0-18169 {}} {130 0 0 0-18168 {}} {130 0 0 0-18167 {}} {130 0 0 0-18166 {}} {130 0 0 0-18165 {}} {130 0 0 0-18164 {}} {130 0 0 0-18163 {}} {130 0 0 0-18162 {}} {130 0 0 0-18160 {}} {130 0 0 0-18159 {}} {130 0 0 0-18158 {}} {130 0 0 0-18157 {}} {130 0 0 0-18156 {}} {130 0 0 0-18155 {}} {130 0 0 0-18154 {}} {130 0 0 0-18153 {}} {130 0 0 0-18152 {}} {130 0 0 0-18151 {}} {130 0 0 0-18150 {}} {130 0 0 0-18149 {}} {130 0 0 0-18148 {}} {130 0 0 0-18147 {}} {130 0 0 0-18146 {}} {130 0 0 0-18145 {}} {130 0 0 0-18144 {}} {130 0 0 0-18143 {}} {130 0 0 0-18142 {}} {130 0 0 0-18141 {}} {130 0 0 0-18140 {}} {130 0 0 0-18139 {}}} SUCCS {{129 0 0 0-18185 {}}} CYCLES {}}
set a(0-18185) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#21.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16858 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18185 {}} {129 0 0 0-18184 {}} {258 0 0 0-18182 {}} {256 0 0 0-18180 {}} {256 0 0 0-18163 {}} {256 0 0 0-18154 {}} {256 0 0 0-18145 {}} {256 0 0 0-18139 {}}} SUCCS {{774 0 0 0-18139 {}} {774 0 0 0-18145 {}} {774 0 0 0-18154 {}} {774 0 0 0-18163 {}} {774 0 0 0-18180 {}} {772 0 0 0-18185 {}}} CYCLES {}}
set a(0-16858) {CHI {0-18139 0-18140 0-18141 0-18142 0-18143 0-18144 0-18145 0-18146 0-18147 0-18148 0-18149 0-18150 0-18151 0-18152 0-18153 0-18154 0-18155 0-18156 0-18157 0-18158 0-18159 0-18160 0-18161 0-18162 0-18163 0-18164 0-18165 0-18166 0-18167 0-18168 0-18169 0-18170 0-18171 0-18172 0-18173 0-18174 0-18175 0-18176 0-18177 0-18178 0-18179 0-18180 0-18181 0-18182 0-18183 0-18184 0-18185} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-21:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1363 LOC {23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-18138 {}} {258 0 0 0-18137 {}} {130 0 0 0-18136 {}} {258 0 0 0-18135 {}} {130 0 0 0-18134 {}} {130 0 0 0-18133 {}} {130 0 0 0-18132 {}} {130 0 0 0-18131 {}} {130 0 0 0-18130 {}} {64 0 0 0-18129 {}} {64 0 0 0-16857 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18138 {}} {131 0 0 0-18186 {}} {130 0 0 0-18187 {}} {130 0 0 0-18188 {}} {130 0 0 0-18189 {}} {130 0 0 0-18190 {}} {130 0 0 0-18191 {}} {130 0 0 0-18192 {}} {130 0 0 0-18193 {}} {130 0 0 0-18194 {}} {130 0 0 0-18195 {}} {64 0 0 0-16859 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18186) {AREA_SCORE {} NAME COMP_LOOP-22:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1364 LOC {23 1.0 24 0.8687499999999999 24 0.8687499999999999 24 0.8687499999999999} PREDS {{131 0 0 0-16858 {}}} SUCCS {{259 0 0 0-18187 {}} {130 0 0 0-18195 {}}} CYCLES {}}
set a(0-18187) {AREA_SCORE {} NAME COMP_LOOP-22:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1365 LOC {23 1.0 24 0.8687499999999999 24 0.8687499999999999 24 0.8687499999999999} PREDS {{259 0 0 0-18186 {}} {130 0 0 0-16858 {}}} SUCCS {{259 0 0 0-18188 {}} {130 0 0 0-18195 {}}} CYCLES {}}
set a(0-18188) {AREA_SCORE {} NAME COMP_LOOP-22:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1366 LOC {23 1.0 24 0.8687499999999999 24 0.8687499999999999 24 0.8687499999999999} PREDS {{259 0 0 0-18187 {}} {130 0 0 0-16858 {}}} SUCCS {{258 0 0 0-18192 {}} {130 0 0 0-18195 {}}} CYCLES {}}
set a(0-18189) {AREA_SCORE {} NAME COMP_LOOP:k:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1367 LOC {23 1.0 24 0.0 24 0.0 24 0.0 24 0.8687499999999999} PREDS {{130 0 0 0-16858 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18190 {}} {130 0 0 0-18195 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18190) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#84 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1368 LOC {23 1.0 24 0.0 24 0.0 24 0.8687499999999999} PREDS {{259 0 0 0-18189 {}} {130 0 0 0-16858 {}}} SUCCS {{259 0 0 0-18191 {}} {130 0 0 0-18195 {}}} CYCLES {}}
set a(0-18191) {AREA_SCORE {} NAME COMP_LOOP:conc#63 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1369 LOC {23 1.0 24 0.8687499999999999 24 0.8687499999999999 24 0.8687499999999999} PREDS {{259 0 0 0-18190 {}} {130 0 0 0-16858 {}}} SUCCS {{259 0 0 0-18192 {}} {130 0 0 0-18195 {}}} CYCLES {}}
set a(0-18192) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-22:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1370 LOC {24 0.0 24 0.8687499999999999 24 0.8687499999999999 24 0.9999998749999999 24 0.9999998749999999} PREDS {{259 0 0 0-18191 {}} {258 0 0 0-18188 {}} {130 0 0 0-16858 {}}} SUCCS {{259 0 0 0-18193 {}} {130 0 0 0-18195 {}}} CYCLES {}}
set a(0-18193) {AREA_SCORE {} NAME COMP_LOOP-22:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1371 LOC {24 0.13125 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-18192 {}} {130 0 0 0-16858 {}}} SUCCS {{259 0 0 0-18194 {}} {130 0 0 0-18195 {}}} CYCLES {}}
set a(0-18194) {AREA_SCORE {} NAME COMP_LOOP-22:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1372 LOC {24 0.13125 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-18193 {}} {130 0 0 0-16858 {}}} SUCCS {{259 0 0 0-18195 {}}} CYCLES {}}
set a(0-18195) {AREA_SCORE {} NAME COMP_LOOP-22:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1373 LOC {24 0.13125 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-18194 {}} {130 0 0 0-18193 {}} {130 0 0 0-18192 {}} {130 0 0 0-18191 {}} {130 0 0 0-18190 {}} {130 0 0 0-18189 {}} {130 0 0 0-18188 {}} {130 0 0 0-18187 {}} {130 0 0 0-18186 {}} {130 0 0 0-16858 {}}} SUCCS {{128 0 0 0-18202 {}} {64 0 0 0-16859 {}}} CYCLES {}}
set a(0-18196) {AREA_SCORE {} NAME COMP_LOOP:k:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1374 LOC {0 1.0 21 0.0 21 0.0 21 0.0 23 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18197 {}} {130 0 0 0-16859 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18197) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#85 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1375 LOC {0 1.0 21 0.0 21 0.0 23 0.0046844} PREDS {{259 0 0 0-18196 {}}} SUCCS {{259 0 0 0-18198 {}} {130 0 0 0-16859 {}}} CYCLES {}}
set a(0-18198) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#21 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1376 LOC {0 1.0 21 0.5359343999999999 21 0.5359343999999999 23 0.0046844} PREDS {{259 0 0 0-18197 {}}} SUCCS {{259 0 0 0-18199 {}} {130 0 0 0-16859 {}}} CYCLES {}}
set a(0-18199) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-22:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1377 LOC {1 0.18687499999999999 21 0.5359343999999999 21 0.5359343999999999 21 0.9999998774999999 23 0.46874987749999997} PREDS {{259 0 0 0-18198 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-18200 {}} {258 0 3.750 0-18201 {}} {130 0 0 0-16859 {}}} CYCLES {}}
set a(0-18200) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1378 LOC {2 1.0 23 0.95 23 1.0 24 0.2999998749999999 24 0.2999998749999999} PREDS {{259 0 3.750 0-18199 {}}} SUCCS {{258 0 0 0-16859 {}}} CYCLES {}}
set a(0-18201) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1379 LOC {2 1.0 23 0.95 23 1.0 24 0.2999998749999999 24 0.2999998749999999} PREDS {{258 0 3.750 0-18199 {}}} SUCCS {{258 0 0 0-16859 {}}} CYCLES {}}
set a(0-18202) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1380 LOC {24 0.0 24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{128 0 0 0-18195 {}} {772 0 0 0-16859 {}}} SUCCS {{259 0 0 0-16859 {}}} CYCLES {}}
set a(0-18203) {AREA_SCORE {} NAME VEC_LOOP:j:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1381 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18243 {}}} SUCCS {{259 0 0 0-18204 {}} {130 0 0 0-18242 {}} {256 0 0 0-18243 {}}} CYCLES {}}
set a(0-18204) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1382 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18203 {}}} SUCCS {{258 0 0 0-18208 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18205) {AREA_SCORE {} NAME COMP_LOOP:k:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1383 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-18206 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18206) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#86 TYPE READSLICE PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1384 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18205 {}}} SUCCS {{259 0 0 0-18207 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18207) {AREA_SCORE {} NAME VEC_LOOP:conc#42 TYPE CONCATENATE PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1385 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-18206 {}}} SUCCS {{259 0 0 0-18208 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18208) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1386 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18207 {}} {258 0 0 0-18204 {}}} SUCCS {{259 0 3.750 0-18209 {}} {258 0 3.750 0-18224 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18209) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#42 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1387 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18208 {}} {774 0 3.750 0-18237 {}} {774 0 3.750 0-18224 {}}} SUCCS {{258 0 0 0-18219 {}} {256 0 0 0-18224 {}} {258 0 0 0-18226 {}} {256 0 0 0-18237 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18210) {AREA_SCORE {} NAME COMP_LOOP:k:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1388 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18211 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18211) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#87 TYPE READSLICE PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1389 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18210 {}}} SUCCS {{259 0 0 0-18212 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18212) {AREA_SCORE {} NAME VEC_LOOP:conc#43 TYPE CONCATENATE PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1390 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18211 {}}} SUCCS {{258 0 0 0-18214 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18213) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1391 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18214 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18214) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#47 TYPE ACCU DELAY {1.03 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1392 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18213 {}} {258 0 0 0-18212 {}}} SUCCS {{258 0 0 0-18217 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18215) {AREA_SCORE {} NAME VEC_LOOP:j:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1393 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18243 {}}} SUCCS {{259 0 0 0-18216 {}} {130 0 0 0-18242 {}} {256 0 0 0-18243 {}}} CYCLES {}}
set a(0-18216) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1394 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18215 {}}} SUCCS {{259 0 0 0-18217 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18217) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1395 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18216 {}} {258 0 0 0-18214 {}}} SUCCS {{259 0 3.750 0-18218 {}} {258 0 3.750 0-18237 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18218) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#43 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1396 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18217 {}} {774 0 3.750 0-18237 {}} {774 0 3.750 0-18224 {}}} SUCCS {{259 0 0 0-18219 {}} {256 0 0 0-18224 {}} {258 0 0 0-18225 {}} {256 0 0 0-18237 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18219) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-22:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1397 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18218 {}} {258 0 0 0-18209 {}}} SUCCS {{259 0 0 0-18220 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18220) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.base TYPE {C-CORE PORT} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1398 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18219 {}} {128 0 0 0-18222 {}}} SUCCS {{258 0 0 0-18222 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18221) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.m TYPE {C-CORE PORT} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1399 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18222 {}}} SUCCS {{259 0 0 0-18222 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18222) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-22:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1400 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18221 {}} {258 0 0 0-18220 {}}} SUCCS {{128 0 0 0-18220 {}} {128 0 0 0-18221 {}} {259 0 0 0-18223 {}}} CYCLES {}}
set a(0-18223) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.return TYPE {C-CORE PORT} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1401 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18222 {}}} SUCCS {{259 0 3.750 0-18224 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18224) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#42 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1402 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18224 {}} {259 0 3.750 0-18223 {}} {256 0 0 0-18218 {}} {256 0 0 0-18209 {}} {258 0 3.750 0-18208 {}} {774 0 0 0-18237 {}}} SUCCS {{774 0 3.750 0-18209 {}} {774 0 3.750 0-18218 {}} {774 0 0 0-18224 {}} {258 0 0 0-18237 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18225) {AREA_SCORE {} NAME COMP_LOOP-22:factor2:not TYPE NOT PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1403 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18218 {}}} SUCCS {{259 0 0 0-18226 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18226) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-22:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1404 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18225 {}} {258 0 0 0-18209 {}}} SUCCS {{259 0 0 0-18227 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18227) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1405 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18226 {}} {128 0 0 0-18229 {}}} SUCCS {{258 0 0 0-18229 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18228) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1406 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18229 {}}} SUCCS {{259 0 0 0-18229 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18229) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-22:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1407 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18228 {}} {258 0 0 0-18227 {}}} SUCCS {{128 0 0 0-18227 {}} {128 0 0 0-18228 {}} {259 0 0 0-18230 {}}} CYCLES {}}
set a(0-18230) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1408 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18229 {}}} SUCCS {{259 0 0 0-18231 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18231) {AREA_SCORE {} NAME COMP_LOOP-22:mult.x TYPE {C-CORE PORT} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1409 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18230 {}} {128 0 0 0-18235 {}}} SUCCS {{258 0 0 0-18235 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18232) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y TYPE {C-CORE PORT} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1410 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18235 {}}} SUCCS {{258 0 0 0-18235 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18233) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y_ TYPE {C-CORE PORT} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1411 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18235 {}}} SUCCS {{258 0 0 0-18235 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18234) {AREA_SCORE {} NAME COMP_LOOP-22:mult.p TYPE {C-CORE PORT} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1412 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18235 {}}} SUCCS {{259 0 0 0-18235 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18235) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-22:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1413 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18234 {}} {258 0 0 0-18233 {}} {258 0 0 0-18232 {}} {258 0 0 0-18231 {}}} SUCCS {{128 0 0 0-18231 {}} {128 0 0 0-18232 {}} {128 0 0 0-18233 {}} {128 0 0 0-18234 {}} {259 0 0 0-18236 {}}} CYCLES {}}
set a(0-18236) {AREA_SCORE {} NAME COMP_LOOP-22:mult.return TYPE {C-CORE PORT} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1414 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18235 {}}} SUCCS {{259 0 3.750 0-18237 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18237) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#43 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1415 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18237 {}} {259 0 3.750 0-18236 {}} {258 0 0 0-18224 {}} {256 0 0 0-18218 {}} {258 0 3.750 0-18217 {}} {256 0 0 0-18209 {}}} SUCCS {{774 0 3.750 0-18209 {}} {774 0 3.750 0-18218 {}} {774 0 0 0-18224 {}} {774 0 0 0-18237 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18238) {AREA_SCORE {} NAME VEC_LOOP:j:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1416 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18243 {}}} SUCCS {{259 0 0 0-18239 {}} {130 0 0 0-18242 {}} {256 0 0 0-18243 {}}} CYCLES {}}
set a(0-18239) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1417 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18238 {}}} SUCCS {{259 0 0 0-18240 {}} {130 0 0 0-18242 {}}} CYCLES {}}
set a(0-18240) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-22:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1418 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18239 {}}} SUCCS {{259 0 0 0-18241 {}} {130 0 0 0-18242 {}} {258 0 0 0-18243 {}}} CYCLES {}}
set a(0-18241) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1419 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18240 {}}} SUCCS {{259 0 0 0-18242 {}}} CYCLES {}}
set a(0-18242) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16859 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1420 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18241 {}} {130 0 0 0-18240 {}} {130 0 0 0-18239 {}} {130 0 0 0-18238 {}} {130 0 0 0-18237 {}} {130 0 0 0-18236 {}} {130 0 0 0-18234 {}} {130 0 0 0-18233 {}} {130 0 0 0-18232 {}} {130 0 0 0-18231 {}} {130 0 0 0-18230 {}} {130 0 0 0-18228 {}} {130 0 0 0-18227 {}} {130 0 0 0-18226 {}} {130 0 0 0-18225 {}} {130 0 0 0-18224 {}} {130 0 0 0-18223 {}} {130 0 0 0-18221 {}} {130 0 0 0-18220 {}} {130 0 0 0-18219 {}} {130 0 0 0-18218 {}} {130 0 0 0-18217 {}} {130 0 0 0-18216 {}} {130 0 0 0-18215 {}} {130 0 0 0-18214 {}} {130 0 0 0-18213 {}} {130 0 0 0-18212 {}} {130 0 0 0-18211 {}} {130 0 0 0-18210 {}} {130 0 0 0-18209 {}} {130 0 0 0-18208 {}} {130 0 0 0-18207 {}} {130 0 0 0-18206 {}} {130 0 0 0-18205 {}} {130 0 0 0-18204 {}} {130 0 0 0-18203 {}}} SUCCS {{129 0 0 0-18243 {}}} CYCLES {}}
set a(0-18243) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#22.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16859 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18243 {}} {129 0 0 0-18242 {}} {258 0 0 0-18240 {}} {256 0 0 0-18238 {}} {256 0 0 0-18215 {}} {256 0 0 0-18203 {}}} SUCCS {{774 0 0 0-18203 {}} {774 0 0 0-18215 {}} {774 0 0 0-18238 {}} {772 0 0 0-18243 {}}} CYCLES {}}
set a(0-16859) {CHI {0-18203 0-18204 0-18205 0-18206 0-18207 0-18208 0-18209 0-18210 0-18211 0-18212 0-18213 0-18214 0-18215 0-18216 0-18217 0-18218 0-18219 0-18220 0-18221 0-18222 0-18223 0-18224 0-18225 0-18226 0-18227 0-18228 0-18229 0-18230 0-18231 0-18232 0-18233 0-18234 0-18235 0-18236 0-18237 0-18238 0-18239 0-18240 0-18241 0-18242 0-18243} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-22:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1421 LOC {24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-18202 {}} {258 0 0 0-18201 {}} {258 0 0 0-18200 {}} {130 0 0 0-18199 {}} {130 0 0 0-18198 {}} {130 0 0 0-18197 {}} {130 0 0 0-18196 {}} {64 0 0 0-18195 {}} {64 0 0 0-16858 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18202 {}} {131 0 0 0-18244 {}} {130 0 0 0-18245 {}} {130 0 0 0-18246 {}} {130 0 0 0-18247 {}} {130 0 0 0-18248 {}} {130 0 0 0-18249 {}} {130 0 0 0-18250 {}} {130 0 0 0-18251 {}} {130 0 0 0-18252 {}} {130 0 0 0-18253 {}} {64 0 0 0-16860 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18244) {AREA_SCORE {} NAME COMP_LOOP-23:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1422 LOC {24 1.0 25 0.8687499999999999 25 0.8687499999999999 25 0.8687499999999999} PREDS {{131 0 0 0-16859 {}}} SUCCS {{259 0 0 0-18245 {}} {130 0 0 0-18253 {}}} CYCLES {}}
set a(0-18245) {AREA_SCORE {} NAME COMP_LOOP-23:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1423 LOC {24 1.0 25 0.8687499999999999 25 0.8687499999999999 25 0.8687499999999999} PREDS {{259 0 0 0-18244 {}} {130 0 0 0-16859 {}}} SUCCS {{259 0 0 0-18246 {}} {130 0 0 0-18253 {}}} CYCLES {}}
set a(0-18246) {AREA_SCORE {} NAME COMP_LOOP-23:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1424 LOC {24 1.0 25 0.8687499999999999 25 0.8687499999999999 25 0.8687499999999999} PREDS {{259 0 0 0-18245 {}} {130 0 0 0-16859 {}}} SUCCS {{258 0 0 0-18250 {}} {130 0 0 0-18253 {}}} CYCLES {}}
set a(0-18247) {AREA_SCORE {} NAME COMP_LOOP:k:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1425 LOC {24 1.0 25 0.0 25 0.0 25 0.0 25 0.8687499999999999} PREDS {{130 0 0 0-16859 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18248 {}} {130 0 0 0-18253 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18248) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#89 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1426 LOC {24 1.0 25 0.0 25 0.0 25 0.8687499999999999} PREDS {{259 0 0 0-18247 {}} {130 0 0 0-16859 {}}} SUCCS {{259 0 0 0-18249 {}} {130 0 0 0-18253 {}}} CYCLES {}}
set a(0-18249) {AREA_SCORE {} NAME COMP_LOOP:conc#66 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1427 LOC {24 1.0 25 0.8687499999999999 25 0.8687499999999999 25 0.8687499999999999} PREDS {{259 0 0 0-18248 {}} {130 0 0 0-16859 {}}} SUCCS {{259 0 0 0-18250 {}} {130 0 0 0-18253 {}}} CYCLES {}}
set a(0-18250) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-23:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1428 LOC {25 0.0 25 0.8687499999999999 25 0.8687499999999999 25 0.9999998749999999 25 0.9999998749999999} PREDS {{259 0 0 0-18249 {}} {258 0 0 0-18246 {}} {130 0 0 0-16859 {}}} SUCCS {{259 0 0 0-18251 {}} {130 0 0 0-18253 {}}} CYCLES {}}
set a(0-18251) {AREA_SCORE {} NAME COMP_LOOP-23:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1429 LOC {25 0.13125 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-18250 {}} {130 0 0 0-16859 {}}} SUCCS {{259 0 0 0-18252 {}} {130 0 0 0-18253 {}}} CYCLES {}}
set a(0-18252) {AREA_SCORE {} NAME COMP_LOOP-23:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1430 LOC {25 0.13125 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-18251 {}} {130 0 0 0-16859 {}}} SUCCS {{259 0 0 0-18253 {}}} CYCLES {}}
set a(0-18253) {AREA_SCORE {} NAME COMP_LOOP-23:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1431 LOC {25 0.13125 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-18252 {}} {130 0 0 0-18251 {}} {130 0 0 0-18250 {}} {130 0 0 0-18249 {}} {130 0 0 0-18248 {}} {130 0 0 0-18247 {}} {130 0 0 0-18246 {}} {130 0 0 0-18245 {}} {130 0 0 0-18244 {}} {130 0 0 0-16859 {}}} SUCCS {{128 0 0 0-18262 {}} {64 0 0 0-16860 {}}} CYCLES {}}
set a(0-18254) {AREA_SCORE {} NAME COMP_LOOP:k:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1432 LOC {0 1.0 22 0.0 22 0.0 22 0.0 24 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18255 {}} {130 0 0 0-16860 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18255) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#44 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1433 LOC {0 1.0 22 0.0 22 0.0 24 0.0046844} PREDS {{259 0 0 0-18254 {}}} SUCCS {{259 0 0 0-18256 {}} {130 0 0 0-16860 {}}} CYCLES {}}
set a(0-18256) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#22 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1434 LOC {0 1.0 22 0.5359343999999999 22 0.5359343999999999 24 0.0046844} PREDS {{259 0 0 0-18255 {}}} SUCCS {{259 0 0 0-18257 {}} {130 0 0 0-16860 {}}} CYCLES {}}
set a(0-18257) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-23:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1435 LOC {1 0.18687499999999999 22 0.5359343999999999 22 0.5359343999999999 22 0.9999998774999999 24 0.46874987749999997} PREDS {{259 0 0 0-18256 {}} {258 0 0 0-17010 {}}} SUCCS {{259 0 0 0-18258 {}} {258 0 0 0-18260 {}} {130 0 0 0-16860 {}}} CYCLES {}}
set a(0-18258) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#73 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1436 LOC {1 0.6509406 24 0.46875 24 0.46875 24 0.46875} PREDS {{259 0 0 0-18257 {}}} SUCCS {{259 0 3.750 0-18259 {}} {130 0 0 0-16860 {}}} CYCLES {}}
set a(0-18259) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1437 LOC {2 1.0 24 0.95 24 1.0 25 0.2999998749999999 25 0.2999998749999999} PREDS {{259 0 3.750 0-18258 {}}} SUCCS {{258 0 0 0-16860 {}}} CYCLES {}}
set a(0-18260) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#11 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1438 LOC {1 0.6509406 24 0.46875 24 0.46875 24 0.46875} PREDS {{258 0 0 0-18257 {}}} SUCCS {{259 0 3.750 0-18261 {}} {130 0 0 0-16860 {}}} CYCLES {}}
set a(0-18261) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1439 LOC {2 1.0 24 0.95 24 1.0 25 0.2999998749999999 25 0.2999998749999999} PREDS {{259 0 3.750 0-18260 {}}} SUCCS {{258 0 0 0-16860 {}}} CYCLES {}}
set a(0-18262) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1440 LOC {25 0.0 25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{128 0 0 0-18253 {}} {772 0 0 0-16860 {}}} SUCCS {{259 0 0 0-16860 {}}} CYCLES {}}
set a(0-18263) {AREA_SCORE {} NAME VEC_LOOP:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1441 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {{774 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18264 {}} {130 0 0 0-18308 {}} {256 0 0 0-18309 {}}} CYCLES {}}
set a(0-18264) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#23)(9-1) TYPE READSLICE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1442 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-18263 {}}} SUCCS {{258 0 0 0-18268 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18265) {AREA_SCORE {} NAME COMP_LOOP:k:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1443 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {} SUCCS {{259 0 0 0-18266 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18266) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#90 TYPE READSLICE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1444 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-18265 {}}} SUCCS {{259 0 0 0-18267 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18267) {AREA_SCORE {} NAME VEC_LOOP:conc#44 TYPE CONCATENATE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1445 LOC {0 1.0 1 0.34125 1 0.34125 1 0.34125} PREDS {{259 0 0 0-18266 {}}} SUCCS {{259 0 0 0-18268 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18268) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.02 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1446 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18267 {}} {258 0 0 0-18264 {}}} SUCCS {{258 0 0 0-18271 {}} {258 0 0 0-18289 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18269) {AREA_SCORE {} NAME VEC_LOOP:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1447 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18270 {}} {130 0 0 0-18308 {}} {256 0 0 0-18309 {}}} CYCLES {}}
set a(0-18270) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#23)(0)#1 TYPE READSLICE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1448 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-18269 {}}} SUCCS {{259 0 0 0-18271 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18271) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1449 LOC {1 0.1275 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-18270 {}} {258 0 0 0-18268 {}}} SUCCS {{259 0 3.750 0-18272 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18272) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#44 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1450 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18271 {}} {774 0 3.750 0-18303 {}} {774 0 3.750 0-18290 {}}} SUCCS {{258 0 0 0-18282 {}} {256 0 0 0-18290 {}} {258 0 0 0-18292 {}} {256 0 0 0-18303 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18273) {AREA_SCORE {} NAME COMP_LOOP:k:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1451 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18274 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18274) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#91 TYPE READSLICE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1452 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18273 {}}} SUCCS {{259 0 0 0-18275 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18275) {AREA_SCORE {} NAME VEC_LOOP:conc#45 TYPE CONCATENATE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1453 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18274 {}}} SUCCS {{258 0 0 0-18277 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18276) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1454 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18277 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18277) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#48 TYPE ACCU DELAY {1.03 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1455 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18276 {}} {258 0 0 0-18275 {}}} SUCCS {{258 0 0 0-18280 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18278) {AREA_SCORE {} NAME VEC_LOOP:j:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1456 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18279 {}} {130 0 0 0-18308 {}} {256 0 0 0-18309 {}}} CYCLES {}}
set a(0-18279) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1457 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18278 {}}} SUCCS {{259 0 0 0-18280 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18280) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-23:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1458 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18279 {}} {258 0 0 0-18277 {}}} SUCCS {{259 0 3.750 0-18281 {}} {258 0 3.750 0-18303 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18281) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#45 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1459 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18280 {}} {774 0 3.750 0-18303 {}} {774 0 3.750 0-18290 {}}} SUCCS {{259 0 0 0-18282 {}} {256 0 0 0-18290 {}} {258 0 0 0-18291 {}} {256 0 0 0-18303 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18282) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-23:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1460 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18281 {}} {258 0 0 0-18272 {}}} SUCCS {{259 0 0 0-18283 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18283) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.base TYPE {C-CORE PORT} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1461 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18282 {}} {128 0 0 0-18285 {}}} SUCCS {{258 0 0 0-18285 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18284) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.m TYPE {C-CORE PORT} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1462 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18285 {}}} SUCCS {{259 0 0 0-18285 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18285) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-23:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1463 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18284 {}} {258 0 0 0-18283 {}}} SUCCS {{128 0 0 0-18283 {}} {128 0 0 0-18284 {}} {259 0 0 0-18286 {}}} CYCLES {}}
set a(0-18286) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.return TYPE {C-CORE PORT} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1464 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18285 {}}} SUCCS {{258 0 3.750 0-18290 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18287) {AREA_SCORE {} NAME VEC_LOOP:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1465 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18288 {}} {130 0 0 0-18308 {}} {256 0 0 0-18309 {}}} CYCLES {}}
set a(0-18288) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#23)(0) TYPE READSLICE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1466 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18287 {}}} SUCCS {{259 0 0 0-18289 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18289) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1467 LOC {1 0.1275 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18288 {}} {258 0 0 0-18268 {}}} SUCCS {{259 0 3.750 0-18290 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18290) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#44 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1468 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18290 {}} {259 0 3.750 0-18289 {}} {258 0 3.750 0-18286 {}} {256 0 0 0-18281 {}} {256 0 0 0-18272 {}} {774 0 0 0-18303 {}}} SUCCS {{774 0 3.750 0-18272 {}} {774 0 3.750 0-18281 {}} {774 0 0 0-18290 {}} {258 0 0 0-18303 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18291) {AREA_SCORE {} NAME COMP_LOOP-23:factor2:not TYPE NOT PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1469 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18281 {}}} SUCCS {{259 0 0 0-18292 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18292) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-23:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1470 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18291 {}} {258 0 0 0-18272 {}}} SUCCS {{259 0 0 0-18293 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18293) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1471 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18292 {}} {128 0 0 0-18295 {}}} SUCCS {{258 0 0 0-18295 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18294) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1472 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18295 {}}} SUCCS {{259 0 0 0-18295 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18295) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-23:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1473 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18294 {}} {258 0 0 0-18293 {}}} SUCCS {{128 0 0 0-18293 {}} {128 0 0 0-18294 {}} {259 0 0 0-18296 {}}} CYCLES {}}
set a(0-18296) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1474 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18295 {}}} SUCCS {{259 0 0 0-18297 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18297) {AREA_SCORE {} NAME COMP_LOOP-23:mult.x TYPE {C-CORE PORT} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1475 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18296 {}} {128 0 0 0-18301 {}}} SUCCS {{258 0 0 0-18301 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18298) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y TYPE {C-CORE PORT} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1476 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18301 {}}} SUCCS {{258 0 0 0-18301 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18299) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y_ TYPE {C-CORE PORT} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1477 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18301 {}}} SUCCS {{258 0 0 0-18301 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18300) {AREA_SCORE {} NAME COMP_LOOP-23:mult.p TYPE {C-CORE PORT} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1478 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18301 {}}} SUCCS {{259 0 0 0-18301 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18301) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-23:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1479 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18300 {}} {258 0 0 0-18299 {}} {258 0 0 0-18298 {}} {258 0 0 0-18297 {}}} SUCCS {{128 0 0 0-18297 {}} {128 0 0 0-18298 {}} {128 0 0 0-18299 {}} {128 0 0 0-18300 {}} {259 0 0 0-18302 {}}} CYCLES {}}
set a(0-18302) {AREA_SCORE {} NAME COMP_LOOP-23:mult.return TYPE {C-CORE PORT} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1480 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18301 {}}} SUCCS {{259 0 3.750 0-18303 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18303) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#45 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1481 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18303 {}} {259 0 3.750 0-18302 {}} {258 0 0 0-18290 {}} {256 0 0 0-18281 {}} {258 0 3.750 0-18280 {}} {256 0 0 0-18272 {}}} SUCCS {{774 0 3.750 0-18272 {}} {774 0 3.750 0-18281 {}} {774 0 0 0-18290 {}} {774 0 0 0-18303 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18304) {AREA_SCORE {} NAME VEC_LOOP:j:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1482 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18309 {}}} SUCCS {{259 0 0 0-18305 {}} {130 0 0 0-18308 {}} {256 0 0 0-18309 {}}} CYCLES {}}
set a(0-18305) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1483 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18304 {}}} SUCCS {{259 0 0 0-18306 {}} {130 0 0 0-18308 {}}} CYCLES {}}
set a(0-18306) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-23:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1484 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18305 {}}} SUCCS {{259 0 0 0-18307 {}} {130 0 0 0-18308 {}} {258 0 0 0-18309 {}}} CYCLES {}}
set a(0-18307) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1485 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18306 {}}} SUCCS {{259 0 0 0-18308 {}}} CYCLES {}}
set a(0-18308) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16860 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1486 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18307 {}} {130 0 0 0-18306 {}} {130 0 0 0-18305 {}} {130 0 0 0-18304 {}} {130 0 0 0-18303 {}} {130 0 0 0-18302 {}} {130 0 0 0-18300 {}} {130 0 0 0-18299 {}} {130 0 0 0-18298 {}} {130 0 0 0-18297 {}} {130 0 0 0-18296 {}} {130 0 0 0-18294 {}} {130 0 0 0-18293 {}} {130 0 0 0-18292 {}} {130 0 0 0-18291 {}} {130 0 0 0-18290 {}} {130 0 0 0-18289 {}} {130 0 0 0-18288 {}} {130 0 0 0-18287 {}} {130 0 0 0-18286 {}} {130 0 0 0-18284 {}} {130 0 0 0-18283 {}} {130 0 0 0-18282 {}} {130 0 0 0-18281 {}} {130 0 0 0-18280 {}} {130 0 0 0-18279 {}} {130 0 0 0-18278 {}} {130 0 0 0-18277 {}} {130 0 0 0-18276 {}} {130 0 0 0-18275 {}} {130 0 0 0-18274 {}} {130 0 0 0-18273 {}} {130 0 0 0-18272 {}} {130 0 0 0-18271 {}} {130 0 0 0-18270 {}} {130 0 0 0-18269 {}} {130 0 0 0-18268 {}} {130 0 0 0-18267 {}} {130 0 0 0-18266 {}} {130 0 0 0-18265 {}} {130 0 0 0-18264 {}} {130 0 0 0-18263 {}}} SUCCS {{129 0 0 0-18309 {}}} CYCLES {}}
set a(0-18309) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#23.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16860 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18309 {}} {129 0 0 0-18308 {}} {258 0 0 0-18306 {}} {256 0 0 0-18304 {}} {256 0 0 0-18287 {}} {256 0 0 0-18278 {}} {256 0 0 0-18269 {}} {256 0 0 0-18263 {}}} SUCCS {{774 0 0 0-18263 {}} {774 0 0 0-18269 {}} {774 0 0 0-18278 {}} {774 0 0 0-18287 {}} {774 0 0 0-18304 {}} {772 0 0 0-18309 {}}} CYCLES {}}
set a(0-16860) {CHI {0-18263 0-18264 0-18265 0-18266 0-18267 0-18268 0-18269 0-18270 0-18271 0-18272 0-18273 0-18274 0-18275 0-18276 0-18277 0-18278 0-18279 0-18280 0-18281 0-18282 0-18283 0-18284 0-18285 0-18286 0-18287 0-18288 0-18289 0-18290 0-18291 0-18292 0-18293 0-18294 0-18295 0-18296 0-18297 0-18298 0-18299 0-18300 0-18301 0-18302 0-18303 0-18304 0-18305 0-18306 0-18307 0-18308 0-18309} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-23:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1487 LOC {25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-18262 {}} {258 0 0 0-18261 {}} {130 0 0 0-18260 {}} {258 0 0 0-18259 {}} {130 0 0 0-18258 {}} {130 0 0 0-18257 {}} {130 0 0 0-18256 {}} {130 0 0 0-18255 {}} {130 0 0 0-18254 {}} {64 0 0 0-18253 {}} {64 0 0 0-16859 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18262 {}} {131 0 0 0-18310 {}} {130 0 0 0-18311 {}} {130 0 0 0-18312 {}} {130 0 0 0-18313 {}} {130 0 0 0-18314 {}} {130 0 0 0-18315 {}} {130 0 0 0-18316 {}} {130 0 0 0-18317 {}} {130 0 0 0-18318 {}} {130 0 0 0-18319 {}} {64 0 0 0-16861 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18310) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-4)#1 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1488 LOC {25 1.0 26 0.874375 26 0.874375 26 0.874375} PREDS {{131 0 0 0-16860 {}}} SUCCS {{259 0 0 0-18311 {}} {130 0 0 0-18319 {}}} CYCLES {}}
set a(0-18311) {AREA_SCORE {} NAME COMP_LOOP-24:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1489 LOC {25 1.0 26 0.874375 26 0.874375 26 0.874375} PREDS {{259 0 0 0-18310 {}} {130 0 0 0-16860 {}}} SUCCS {{259 0 0 0-18312 {}} {130 0 0 0-18319 {}}} CYCLES {}}
set a(0-18312) {AREA_SCORE {} NAME COMP_LOOP-24:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1490 LOC {25 1.0 26 0.874375 26 0.874375 26 0.874375} PREDS {{259 0 0 0-18311 {}} {130 0 0 0-16860 {}}} SUCCS {{258 0 0 0-18316 {}} {130 0 0 0-18319 {}}} CYCLES {}}
set a(0-18313) {AREA_SCORE {} NAME COMP_LOOP:k:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1491 LOC {25 1.0 26 0.0 26 0.0 26 0.0 26 0.874375} PREDS {{130 0 0 0-16860 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18314 {}} {130 0 0 0-18319 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18314) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#92 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1492 LOC {25 1.0 26 0.0 26 0.0 26 0.874375} PREDS {{259 0 0 0-18313 {}} {130 0 0 0-16860 {}}} SUCCS {{259 0 0 0-18315 {}} {130 0 0 0-18319 {}}} CYCLES {}}
set a(0-18315) {AREA_SCORE {} NAME COMP_LOOP:conc#69 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1493 LOC {25 1.0 26 0.874375 26 0.874375 26 0.874375} PREDS {{259 0 0 0-18314 {}} {130 0 0 0-16860 {}}} SUCCS {{259 0 0 0-18316 {}} {130 0 0 0-18319 {}}} CYCLES {}}
set a(0-18316) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME COMP_LOOP:acc#6 TYPE ACCU DELAY {1.01 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1494 LOC {26 0.0 26 0.874375 26 0.874375 26 0.9999998750000001 26 0.9999998750000001} PREDS {{259 0 0 0-18315 {}} {258 0 0 0-18312 {}} {130 0 0 0-16860 {}}} SUCCS {{259 0 0 0-18317 {}} {130 0 0 0-18319 {}}} CYCLES {}}
set a(0-18317) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#6)(7) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1495 LOC {26 0.125625 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-18316 {}} {130 0 0 0-16860 {}}} SUCCS {{259 0 0 0-18318 {}} {130 0 0 0-18319 {}}} CYCLES {}}
set a(0-18318) {AREA_SCORE {} NAME COMP_LOOP-24:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1496 LOC {26 0.125625 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-18317 {}} {130 0 0 0-16860 {}}} SUCCS {{259 0 0 0-18319 {}}} CYCLES {}}
set a(0-18319) {AREA_SCORE {} NAME COMP_LOOP-24:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1497 LOC {26 0.125625 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-18318 {}} {130 0 0 0-18317 {}} {130 0 0 0-18316 {}} {130 0 0 0-18315 {}} {130 0 0 0-18314 {}} {130 0 0 0-18313 {}} {130 0 0 0-18312 {}} {130 0 0 0-18311 {}} {130 0 0 0-18310 {}} {130 0 0 0-16860 {}}} SUCCS {{128 0 0 0-18326 {}} {64 0 0 0-16861 {}}} CYCLES {}}
set a(0-18320) {AREA_SCORE {} NAME COMP_LOOP:k:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1498 LOC {0 1.0 23 0.0 23 0.0 23 0.0 25 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18321 {}} {130 0 0 0-16861 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18321) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#93 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1499 LOC {0 1.0 23 0.0 23 0.0 25 0.0046844} PREDS {{259 0 0 0-18320 {}}} SUCCS {{259 0 0 0-18322 {}} {130 0 0 0-16861 {}}} CYCLES {}}
set a(0-18322) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#23 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1500 LOC {0 1.0 23 0.5359343999999999 23 0.5359343999999999 25 0.0046844} PREDS {{259 0 0 0-18321 {}}} SUCCS {{259 0 0 0-18323 {}} {130 0 0 0-16861 {}}} CYCLES {}}
set a(0-18323) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-24:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1501 LOC {1 0.18687499999999999 23 0.5359343999999999 23 0.5359343999999999 23 0.9999998774999999 25 0.46874987749999997} PREDS {{259 0 0 0-18322 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-18324 {}} {258 0 3.750 0-18325 {}} {130 0 0 0-16861 {}}} CYCLES {}}
set a(0-18324) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1502 LOC {2 1.0 25 0.95 25 1.0 26 0.2999998749999999 26 0.2999998749999999} PREDS {{259 0 3.750 0-18323 {}}} SUCCS {{258 0 0 0-16861 {}}} CYCLES {}}
set a(0-18325) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1503 LOC {2 1.0 25 0.95 25 1.0 26 0.2999998749999999 26 0.2999998749999999} PREDS {{258 0 3.750 0-18323 {}}} SUCCS {{258 0 0 0-16861 {}}} CYCLES {}}
set a(0-18326) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1504 LOC {26 0.0 26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{128 0 0 0-18319 {}} {772 0 0 0-16861 {}}} SUCCS {{259 0 0 0-16861 {}}} CYCLES {}}
set a(0-18327) {AREA_SCORE {} NAME VEC_LOOP:j:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1505 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18367 {}}} SUCCS {{259 0 0 0-18328 {}} {130 0 0 0-18366 {}} {256 0 0 0-18367 {}}} CYCLES {}}
set a(0-18328) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1506 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18327 {}}} SUCCS {{258 0 0 0-18332 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18329) {AREA_SCORE {} NAME COMP_LOOP:k:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1507 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-18330 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18330) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#94 TYPE READSLICE PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1508 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18329 {}}} SUCCS {{259 0 0 0-18331 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18331) {AREA_SCORE {} NAME VEC_LOOP:conc#46 TYPE CONCATENATE PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1509 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-18330 {}}} SUCCS {{259 0 0 0-18332 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18332) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1510 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18331 {}} {258 0 0 0-18328 {}}} SUCCS {{259 0 3.750 0-18333 {}} {258 0 3.750 0-18348 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18333) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#46 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1511 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18332 {}} {774 0 3.750 0-18361 {}} {774 0 3.750 0-18348 {}}} SUCCS {{258 0 0 0-18343 {}} {256 0 0 0-18348 {}} {258 0 0 0-18350 {}} {256 0 0 0-18361 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18334) {AREA_SCORE {} NAME COMP_LOOP:k:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1512 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18335 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18335) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#95 TYPE READSLICE PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1513 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18334 {}}} SUCCS {{259 0 0 0-18336 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18336) {AREA_SCORE {} NAME VEC_LOOP:conc#47 TYPE CONCATENATE PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1514 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18335 {}}} SUCCS {{258 0 0 0-18338 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18337) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1515 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18338 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18338) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#49 TYPE ACCU DELAY {1.03 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1516 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18337 {}} {258 0 0 0-18336 {}}} SUCCS {{258 0 0 0-18341 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18339) {AREA_SCORE {} NAME VEC_LOOP:j:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1517 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18367 {}}} SUCCS {{259 0 0 0-18340 {}} {130 0 0 0-18366 {}} {256 0 0 0-18367 {}}} CYCLES {}}
set a(0-18340) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1518 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18339 {}}} SUCCS {{259 0 0 0-18341 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18341) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1519 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18340 {}} {258 0 0 0-18338 {}}} SUCCS {{259 0 3.750 0-18342 {}} {258 0 3.750 0-18361 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18342) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#47 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1520 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18341 {}} {774 0 3.750 0-18361 {}} {774 0 3.750 0-18348 {}}} SUCCS {{259 0 0 0-18343 {}} {256 0 0 0-18348 {}} {258 0 0 0-18349 {}} {256 0 0 0-18361 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18343) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-24:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1521 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18342 {}} {258 0 0 0-18333 {}}} SUCCS {{259 0 0 0-18344 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18344) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.base TYPE {C-CORE PORT} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1522 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18343 {}} {128 0 0 0-18346 {}}} SUCCS {{258 0 0 0-18346 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18345) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.m TYPE {C-CORE PORT} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1523 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18346 {}}} SUCCS {{259 0 0 0-18346 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18346) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-24:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1524 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18345 {}} {258 0 0 0-18344 {}}} SUCCS {{128 0 0 0-18344 {}} {128 0 0 0-18345 {}} {259 0 0 0-18347 {}}} CYCLES {}}
set a(0-18347) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.return TYPE {C-CORE PORT} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1525 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18346 {}}} SUCCS {{259 0 3.750 0-18348 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18348) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#46 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1526 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18348 {}} {259 0 3.750 0-18347 {}} {256 0 0 0-18342 {}} {256 0 0 0-18333 {}} {258 0 3.750 0-18332 {}} {774 0 0 0-18361 {}}} SUCCS {{774 0 3.750 0-18333 {}} {774 0 3.750 0-18342 {}} {774 0 0 0-18348 {}} {258 0 0 0-18361 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18349) {AREA_SCORE {} NAME COMP_LOOP-24:factor2:not TYPE NOT PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1527 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18342 {}}} SUCCS {{259 0 0 0-18350 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18350) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-24:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1528 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18349 {}} {258 0 0 0-18333 {}}} SUCCS {{259 0 0 0-18351 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18351) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1529 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18350 {}} {128 0 0 0-18353 {}}} SUCCS {{258 0 0 0-18353 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18352) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1530 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18353 {}}} SUCCS {{259 0 0 0-18353 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18353) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-24:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1531 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18352 {}} {258 0 0 0-18351 {}}} SUCCS {{128 0 0 0-18351 {}} {128 0 0 0-18352 {}} {259 0 0 0-18354 {}}} CYCLES {}}
set a(0-18354) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1532 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18353 {}}} SUCCS {{259 0 0 0-18355 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18355) {AREA_SCORE {} NAME COMP_LOOP-24:mult.x TYPE {C-CORE PORT} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1533 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18354 {}} {128 0 0 0-18359 {}}} SUCCS {{258 0 0 0-18359 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18356) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y TYPE {C-CORE PORT} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1534 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18359 {}}} SUCCS {{258 0 0 0-18359 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18357) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y_ TYPE {C-CORE PORT} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1535 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18359 {}}} SUCCS {{258 0 0 0-18359 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18358) {AREA_SCORE {} NAME COMP_LOOP-24:mult.p TYPE {C-CORE PORT} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1536 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18359 {}}} SUCCS {{259 0 0 0-18359 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18359) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-24:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1537 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18358 {}} {258 0 0 0-18357 {}} {258 0 0 0-18356 {}} {258 0 0 0-18355 {}}} SUCCS {{128 0 0 0-18355 {}} {128 0 0 0-18356 {}} {128 0 0 0-18357 {}} {128 0 0 0-18358 {}} {259 0 0 0-18360 {}}} CYCLES {}}
set a(0-18360) {AREA_SCORE {} NAME COMP_LOOP-24:mult.return TYPE {C-CORE PORT} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1538 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18359 {}}} SUCCS {{259 0 3.750 0-18361 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18361) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#47 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1539 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18361 {}} {259 0 3.750 0-18360 {}} {258 0 0 0-18348 {}} {256 0 0 0-18342 {}} {258 0 3.750 0-18341 {}} {256 0 0 0-18333 {}}} SUCCS {{774 0 3.750 0-18333 {}} {774 0 3.750 0-18342 {}} {774 0 0 0-18348 {}} {774 0 0 0-18361 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18362) {AREA_SCORE {} NAME VEC_LOOP:j:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1540 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18367 {}}} SUCCS {{259 0 0 0-18363 {}} {130 0 0 0-18366 {}} {256 0 0 0-18367 {}}} CYCLES {}}
set a(0-18363) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1541 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18362 {}}} SUCCS {{259 0 0 0-18364 {}} {130 0 0 0-18366 {}}} CYCLES {}}
set a(0-18364) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-24:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1542 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18363 {}}} SUCCS {{259 0 0 0-18365 {}} {130 0 0 0-18366 {}} {258 0 0 0-18367 {}}} CYCLES {}}
set a(0-18365) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1543 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18364 {}}} SUCCS {{259 0 0 0-18366 {}}} CYCLES {}}
set a(0-18366) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16861 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1544 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18365 {}} {130 0 0 0-18364 {}} {130 0 0 0-18363 {}} {130 0 0 0-18362 {}} {130 0 0 0-18361 {}} {130 0 0 0-18360 {}} {130 0 0 0-18358 {}} {130 0 0 0-18357 {}} {130 0 0 0-18356 {}} {130 0 0 0-18355 {}} {130 0 0 0-18354 {}} {130 0 0 0-18352 {}} {130 0 0 0-18351 {}} {130 0 0 0-18350 {}} {130 0 0 0-18349 {}} {130 0 0 0-18348 {}} {130 0 0 0-18347 {}} {130 0 0 0-18345 {}} {130 0 0 0-18344 {}} {130 0 0 0-18343 {}} {130 0 0 0-18342 {}} {130 0 0 0-18341 {}} {130 0 0 0-18340 {}} {130 0 0 0-18339 {}} {130 0 0 0-18338 {}} {130 0 0 0-18337 {}} {130 0 0 0-18336 {}} {130 0 0 0-18335 {}} {130 0 0 0-18334 {}} {130 0 0 0-18333 {}} {130 0 0 0-18332 {}} {130 0 0 0-18331 {}} {130 0 0 0-18330 {}} {130 0 0 0-18329 {}} {130 0 0 0-18328 {}} {130 0 0 0-18327 {}}} SUCCS {{129 0 0 0-18367 {}}} CYCLES {}}
set a(0-18367) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#24.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16861 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18367 {}} {129 0 0 0-18366 {}} {258 0 0 0-18364 {}} {256 0 0 0-18362 {}} {256 0 0 0-18339 {}} {256 0 0 0-18327 {}}} SUCCS {{774 0 0 0-18327 {}} {774 0 0 0-18339 {}} {774 0 0 0-18362 {}} {772 0 0 0-18367 {}}} CYCLES {}}
set a(0-16861) {CHI {0-18327 0-18328 0-18329 0-18330 0-18331 0-18332 0-18333 0-18334 0-18335 0-18336 0-18337 0-18338 0-18339 0-18340 0-18341 0-18342 0-18343 0-18344 0-18345 0-18346 0-18347 0-18348 0-18349 0-18350 0-18351 0-18352 0-18353 0-18354 0-18355 0-18356 0-18357 0-18358 0-18359 0-18360 0-18361 0-18362 0-18363 0-18364 0-18365 0-18366 0-18367} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-24:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1545 LOC {26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-18326 {}} {258 0 0 0-18325 {}} {258 0 0 0-18324 {}} {130 0 0 0-18323 {}} {130 0 0 0-18322 {}} {130 0 0 0-18321 {}} {130 0 0 0-18320 {}} {64 0 0 0-18319 {}} {64 0 0 0-16860 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18326 {}} {131 0 0 0-18368 {}} {130 0 0 0-18369 {}} {130 0 0 0-18370 {}} {130 0 0 0-18371 {}} {130 0 0 0-18372 {}} {130 0 0 0-18373 {}} {130 0 0 0-18374 {}} {130 0 0 0-18375 {}} {130 0 0 0-18376 {}} {130 0 0 0-18377 {}} {64 0 0 0-16862 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18368) {AREA_SCORE {} NAME COMP_LOOP-25:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1546 LOC {26 1.0 27 0.8687499999999999 27 0.8687499999999999 27 0.8687499999999999} PREDS {{131 0 0 0-16861 {}}} SUCCS {{259 0 0 0-18369 {}} {130 0 0 0-18377 {}}} CYCLES {}}
set a(0-18369) {AREA_SCORE {} NAME COMP_LOOP-25:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1547 LOC {26 1.0 27 0.8687499999999999 27 0.8687499999999999 27 0.8687499999999999} PREDS {{259 0 0 0-18368 {}} {130 0 0 0-16861 {}}} SUCCS {{259 0 0 0-18370 {}} {130 0 0 0-18377 {}}} CYCLES {}}
set a(0-18370) {AREA_SCORE {} NAME COMP_LOOP-25:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1548 LOC {26 1.0 27 0.8687499999999999 27 0.8687499999999999 27 0.8687499999999999} PREDS {{259 0 0 0-18369 {}} {130 0 0 0-16861 {}}} SUCCS {{258 0 0 0-18374 {}} {130 0 0 0-18377 {}}} CYCLES {}}
set a(0-18371) {AREA_SCORE {} NAME COMP_LOOP:k:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1549 LOC {26 1.0 27 0.0 27 0.0 27 0.0 27 0.8687499999999999} PREDS {{130 0 0 0-16861 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18372 {}} {130 0 0 0-18377 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18372) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#96 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1550 LOC {26 1.0 27 0.0 27 0.0 27 0.8687499999999999} PREDS {{259 0 0 0-18371 {}} {130 0 0 0-16861 {}}} SUCCS {{259 0 0 0-18373 {}} {130 0 0 0-18377 {}}} CYCLES {}}
set a(0-18373) {AREA_SCORE {} NAME COMP_LOOP:conc#72 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1551 LOC {26 1.0 27 0.8687499999999999 27 0.8687499999999999 27 0.8687499999999999} PREDS {{259 0 0 0-18372 {}} {130 0 0 0-16861 {}}} SUCCS {{259 0 0 0-18374 {}} {130 0 0 0-18377 {}}} CYCLES {}}
set a(0-18374) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-25:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1552 LOC {27 0.0 27 0.8687499999999999 27 0.8687499999999999 27 0.9999998749999999 27 0.9999998749999999} PREDS {{259 0 0 0-18373 {}} {258 0 0 0-18370 {}} {130 0 0 0-16861 {}}} SUCCS {{259 0 0 0-18375 {}} {130 0 0 0-18377 {}}} CYCLES {}}
set a(0-18375) {AREA_SCORE {} NAME COMP_LOOP-25:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1553 LOC {27 0.13125 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-18374 {}} {130 0 0 0-16861 {}}} SUCCS {{259 0 0 0-18376 {}} {130 0 0 0-18377 {}}} CYCLES {}}
set a(0-18376) {AREA_SCORE {} NAME COMP_LOOP-25:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1554 LOC {27 0.13125 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-18375 {}} {130 0 0 0-16861 {}}} SUCCS {{259 0 0 0-18377 {}}} CYCLES {}}
set a(0-18377) {AREA_SCORE {} NAME COMP_LOOP-25:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1555 LOC {27 0.13125 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-18376 {}} {130 0 0 0-18375 {}} {130 0 0 0-18374 {}} {130 0 0 0-18373 {}} {130 0 0 0-18372 {}} {130 0 0 0-18371 {}} {130 0 0 0-18370 {}} {130 0 0 0-18369 {}} {130 0 0 0-18368 {}} {130 0 0 0-16861 {}}} SUCCS {{128 0 0 0-18386 {}} {64 0 0 0-16862 {}}} CYCLES {}}
set a(0-18378) {AREA_SCORE {} NAME COMP_LOOP:k:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1556 LOC {0 1.0 24 0.0 24 0.0 24 0.0 26 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18379 {}} {130 0 0 0-16862 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18379) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#97 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1557 LOC {0 1.0 24 0.0 24 0.0 26 0.0046844} PREDS {{259 0 0 0-18378 {}}} SUCCS {{259 0 0 0-18380 {}} {130 0 0 0-16862 {}}} CYCLES {}}
set a(0-18380) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#24 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1558 LOC {0 1.0 24 0.5359343999999999 24 0.5359343999999999 26 0.0046844} PREDS {{259 0 0 0-18379 {}}} SUCCS {{259 0 0 0-18381 {}} {130 0 0 0-16862 {}}} CYCLES {}}
set a(0-18381) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-25:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1559 LOC {1 0.18687499999999999 24 0.5359343999999999 24 0.5359343999999999 24 0.9999998774999999 26 0.46874987749999997} PREDS {{259 0 0 0-18380 {}} {258 0 0 0-17384 {}}} SUCCS {{259 0 0 0-18382 {}} {258 0 0 0-18384 {}} {130 0 0 0-16862 {}}} CYCLES {}}
set a(0-18382) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#74 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1560 LOC {1 0.6509406 26 0.46875 26 0.46875 26 0.46875} PREDS {{259 0 0 0-18381 {}}} SUCCS {{259 0 3.750 0-18383 {}} {130 0 0 0-16862 {}}} CYCLES {}}
set a(0-18383) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1561 LOC {2 1.0 26 0.95 26 1.0 27 0.2999998749999999 27 0.2999998749999999} PREDS {{259 0 3.750 0-18382 {}}} SUCCS {{258 0 0 0-16862 {}}} CYCLES {}}
set a(0-18384) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#12 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1562 LOC {1 0.6509406 26 0.46875 26 0.46875 26 0.46875} PREDS {{258 0 0 0-18381 {}}} SUCCS {{259 0 3.750 0-18385 {}} {130 0 0 0-16862 {}}} CYCLES {}}
set a(0-18385) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1563 LOC {2 1.0 26 0.95 26 1.0 27 0.2999998749999999 27 0.2999998749999999} PREDS {{259 0 3.750 0-18384 {}}} SUCCS {{258 0 0 0-16862 {}}} CYCLES {}}
set a(0-18386) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1564 LOC {27 0.0 27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{128 0 0 0-18377 {}} {772 0 0 0-16862 {}}} SUCCS {{259 0 0 0-16862 {}}} CYCLES {}}
set a(0-18387) {AREA_SCORE {} NAME VEC_LOOP:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1565 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.345} PREDS {{774 0 0 0-18433 {}}} SUCCS {{259 0 0 0-18388 {}} {130 0 0 0-18432 {}} {256 0 0 0-18433 {}}} CYCLES {}}
set a(0-18388) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#25)(9-3) TYPE READSLICE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1566 LOC {0 1.0 1 0.0 1 0.0 1 0.345} PREDS {{259 0 0 0-18387 {}}} SUCCS {{258 0 0 0-18392 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18389) {AREA_SCORE {} NAME COMP_LOOP:k:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1567 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.345} PREDS {} SUCCS {{259 0 0 0-18390 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18390) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#98 TYPE READSLICE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1568 LOC {0 1.0 1 0.0 1 0.0 1 0.345} PREDS {{259 0 0 0-18389 {}}} SUCCS {{259 0 0 0-18391 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18391) {AREA_SCORE {} NAME VEC_LOOP:conc#48 TYPE CONCATENATE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1569 LOC {0 1.0 1 0.345 1 0.345 1 0.345} PREDS {{259 0 0 0-18390 {}}} SUCCS {{259 0 0 0-18392 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18392) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME VEC_LOOP:acc#22 TYPE ACCU DELAY {0.99 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1570 LOC {1 0.0 1 0.345 1 0.345 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18391 {}} {258 0 0 0-18388 {}}} SUCCS {{258 0 0 0-18395 {}} {258 0 0 0-18413 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18393) {AREA_SCORE {} NAME VEC_LOOP:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1571 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-18433 {}}} SUCCS {{259 0 0 0-18394 {}} {130 0 0 0-18432 {}} {256 0 0 0-18433 {}}} CYCLES {}}
set a(0-18394) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#25)(2-0)#1 TYPE READSLICE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1572 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-18393 {}}} SUCCS {{259 0 0 0-18395 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18395) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1573 LOC {1 0.12375 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-18394 {}} {258 0 0 0-18392 {}}} SUCCS {{259 0 3.750 0-18396 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18396) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#48 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1574 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18395 {}} {774 0 3.750 0-18427 {}} {774 0 3.750 0-18414 {}}} SUCCS {{258 0 0 0-18406 {}} {256 0 0 0-18414 {}} {258 0 0 0-18416 {}} {256 0 0 0-18427 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18397) {AREA_SCORE {} NAME COMP_LOOP:k:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1575 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18398 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18398) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#99 TYPE READSLICE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1576 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18397 {}}} SUCCS {{259 0 0 0-18399 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18399) {AREA_SCORE {} NAME VEC_LOOP:conc#49 TYPE CONCATENATE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1577 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18398 {}}} SUCCS {{258 0 0 0-18401 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18400) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1578 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18401 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18401) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#50 TYPE ACCU DELAY {1.03 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1579 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18400 {}} {258 0 0 0-18399 {}}} SUCCS {{258 0 0 0-18404 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18402) {AREA_SCORE {} NAME VEC_LOOP:j:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1580 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18433 {}}} SUCCS {{259 0 0 0-18403 {}} {130 0 0 0-18432 {}} {256 0 0 0-18433 {}}} CYCLES {}}
set a(0-18403) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1581 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18402 {}}} SUCCS {{259 0 0 0-18404 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18404) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-25:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1582 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18403 {}} {258 0 0 0-18401 {}}} SUCCS {{259 0 3.750 0-18405 {}} {258 0 3.750 0-18427 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18405) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#49 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1583 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18404 {}} {774 0 3.750 0-18427 {}} {774 0 3.750 0-18414 {}}} SUCCS {{259 0 0 0-18406 {}} {256 0 0 0-18414 {}} {258 0 0 0-18415 {}} {256 0 0 0-18427 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18406) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-25:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1584 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18405 {}} {258 0 0 0-18396 {}}} SUCCS {{259 0 0 0-18407 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18407) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.base TYPE {C-CORE PORT} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1585 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18406 {}} {128 0 0 0-18409 {}}} SUCCS {{258 0 0 0-18409 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18408) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.m TYPE {C-CORE PORT} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1586 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18409 {}}} SUCCS {{259 0 0 0-18409 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18409) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-25:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1587 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18408 {}} {258 0 0 0-18407 {}}} SUCCS {{128 0 0 0-18407 {}} {128 0 0 0-18408 {}} {259 0 0 0-18410 {}}} CYCLES {}}
set a(0-18410) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.return TYPE {C-CORE PORT} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1588 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18409 {}}} SUCCS {{258 0 3.750 0-18414 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18411) {AREA_SCORE {} NAME VEC_LOOP:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1589 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-18433 {}}} SUCCS {{259 0 0 0-18412 {}} {130 0 0 0-18432 {}} {256 0 0 0-18433 {}}} CYCLES {}}
set a(0-18412) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#25)(2-0) TYPE READSLICE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1590 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18411 {}}} SUCCS {{259 0 0 0-18413 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18413) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1591 LOC {1 0.12375 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18412 {}} {258 0 0 0-18392 {}}} SUCCS {{259 0 3.750 0-18414 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18414) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#48 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1592 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18414 {}} {259 0 3.750 0-18413 {}} {258 0 3.750 0-18410 {}} {256 0 0 0-18405 {}} {256 0 0 0-18396 {}} {774 0 0 0-18427 {}}} SUCCS {{774 0 3.750 0-18396 {}} {774 0 3.750 0-18405 {}} {774 0 0 0-18414 {}} {258 0 0 0-18427 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18415) {AREA_SCORE {} NAME COMP_LOOP-25:factor2:not TYPE NOT PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1593 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18405 {}}} SUCCS {{259 0 0 0-18416 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18416) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-25:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1594 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18415 {}} {258 0 0 0-18396 {}}} SUCCS {{259 0 0 0-18417 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18417) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1595 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18416 {}} {128 0 0 0-18419 {}}} SUCCS {{258 0 0 0-18419 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18418) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1596 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18419 {}}} SUCCS {{259 0 0 0-18419 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18419) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-25:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1597 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18418 {}} {258 0 0 0-18417 {}}} SUCCS {{128 0 0 0-18417 {}} {128 0 0 0-18418 {}} {259 0 0 0-18420 {}}} CYCLES {}}
set a(0-18420) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1598 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18419 {}}} SUCCS {{259 0 0 0-18421 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18421) {AREA_SCORE {} NAME COMP_LOOP-25:mult.x TYPE {C-CORE PORT} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1599 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18420 {}} {128 0 0 0-18425 {}}} SUCCS {{258 0 0 0-18425 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18422) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y TYPE {C-CORE PORT} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1600 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18425 {}}} SUCCS {{258 0 0 0-18425 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18423) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y_ TYPE {C-CORE PORT} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1601 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18425 {}}} SUCCS {{258 0 0 0-18425 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18424) {AREA_SCORE {} NAME COMP_LOOP-25:mult.p TYPE {C-CORE PORT} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1602 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18425 {}}} SUCCS {{259 0 0 0-18425 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18425) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-25:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1603 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18424 {}} {258 0 0 0-18423 {}} {258 0 0 0-18422 {}} {258 0 0 0-18421 {}}} SUCCS {{128 0 0 0-18421 {}} {128 0 0 0-18422 {}} {128 0 0 0-18423 {}} {128 0 0 0-18424 {}} {259 0 0 0-18426 {}}} CYCLES {}}
set a(0-18426) {AREA_SCORE {} NAME COMP_LOOP-25:mult.return TYPE {C-CORE PORT} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1604 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18425 {}}} SUCCS {{259 0 3.750 0-18427 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18427) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#49 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1605 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18427 {}} {259 0 3.750 0-18426 {}} {258 0 0 0-18414 {}} {256 0 0 0-18405 {}} {258 0 3.750 0-18404 {}} {256 0 0 0-18396 {}}} SUCCS {{774 0 3.750 0-18396 {}} {774 0 3.750 0-18405 {}} {774 0 0 0-18414 {}} {774 0 0 0-18427 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18428) {AREA_SCORE {} NAME VEC_LOOP:j:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1606 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18433 {}}} SUCCS {{259 0 0 0-18429 {}} {130 0 0 0-18432 {}} {256 0 0 0-18433 {}}} CYCLES {}}
set a(0-18429) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1607 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18428 {}}} SUCCS {{259 0 0 0-18430 {}} {130 0 0 0-18432 {}}} CYCLES {}}
set a(0-18430) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-25:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1608 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18429 {}}} SUCCS {{259 0 0 0-18431 {}} {130 0 0 0-18432 {}} {258 0 0 0-18433 {}}} CYCLES {}}
set a(0-18431) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1609 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18430 {}}} SUCCS {{259 0 0 0-18432 {}}} CYCLES {}}
set a(0-18432) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16862 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1610 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18431 {}} {130 0 0 0-18430 {}} {130 0 0 0-18429 {}} {130 0 0 0-18428 {}} {130 0 0 0-18427 {}} {130 0 0 0-18426 {}} {130 0 0 0-18424 {}} {130 0 0 0-18423 {}} {130 0 0 0-18422 {}} {130 0 0 0-18421 {}} {130 0 0 0-18420 {}} {130 0 0 0-18418 {}} {130 0 0 0-18417 {}} {130 0 0 0-18416 {}} {130 0 0 0-18415 {}} {130 0 0 0-18414 {}} {130 0 0 0-18413 {}} {130 0 0 0-18412 {}} {130 0 0 0-18411 {}} {130 0 0 0-18410 {}} {130 0 0 0-18408 {}} {130 0 0 0-18407 {}} {130 0 0 0-18406 {}} {130 0 0 0-18405 {}} {130 0 0 0-18404 {}} {130 0 0 0-18403 {}} {130 0 0 0-18402 {}} {130 0 0 0-18401 {}} {130 0 0 0-18400 {}} {130 0 0 0-18399 {}} {130 0 0 0-18398 {}} {130 0 0 0-18397 {}} {130 0 0 0-18396 {}} {130 0 0 0-18395 {}} {130 0 0 0-18394 {}} {130 0 0 0-18393 {}} {130 0 0 0-18392 {}} {130 0 0 0-18391 {}} {130 0 0 0-18390 {}} {130 0 0 0-18389 {}} {130 0 0 0-18388 {}} {130 0 0 0-18387 {}}} SUCCS {{129 0 0 0-18433 {}}} CYCLES {}}
set a(0-18433) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#25.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16862 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18433 {}} {129 0 0 0-18432 {}} {258 0 0 0-18430 {}} {256 0 0 0-18428 {}} {256 0 0 0-18411 {}} {256 0 0 0-18402 {}} {256 0 0 0-18393 {}} {256 0 0 0-18387 {}}} SUCCS {{774 0 0 0-18387 {}} {774 0 0 0-18393 {}} {774 0 0 0-18402 {}} {774 0 0 0-18411 {}} {774 0 0 0-18428 {}} {772 0 0 0-18433 {}}} CYCLES {}}
set a(0-16862) {CHI {0-18387 0-18388 0-18389 0-18390 0-18391 0-18392 0-18393 0-18394 0-18395 0-18396 0-18397 0-18398 0-18399 0-18400 0-18401 0-18402 0-18403 0-18404 0-18405 0-18406 0-18407 0-18408 0-18409 0-18410 0-18411 0-18412 0-18413 0-18414 0-18415 0-18416 0-18417 0-18418 0-18419 0-18420 0-18421 0-18422 0-18423 0-18424 0-18425 0-18426 0-18427 0-18428 0-18429 0-18430 0-18431 0-18432 0-18433} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-25:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1611 LOC {27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-18386 {}} {258 0 0 0-18385 {}} {130 0 0 0-18384 {}} {258 0 0 0-18383 {}} {130 0 0 0-18382 {}} {130 0 0 0-18381 {}} {130 0 0 0-18380 {}} {130 0 0 0-18379 {}} {130 0 0 0-18378 {}} {64 0 0 0-18377 {}} {64 0 0 0-16861 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18386 {}} {131 0 0 0-18434 {}} {130 0 0 0-18435 {}} {130 0 0 0-18436 {}} {130 0 0 0-18437 {}} {130 0 0 0-18438 {}} {130 0 0 0-18439 {}} {130 0 0 0-18440 {}} {130 0 0 0-18441 {}} {130 0 0 0-18442 {}} {130 0 0 0-18443 {}} {64 0 0 0-16863 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18434) {AREA_SCORE {} NAME COMP_LOOP-26:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1612 LOC {27 1.0 28 0.8687499999999999 28 0.8687499999999999 28 0.8687499999999999} PREDS {{131 0 0 0-16862 {}}} SUCCS {{259 0 0 0-18435 {}} {130 0 0 0-18443 {}}} CYCLES {}}
set a(0-18435) {AREA_SCORE {} NAME COMP_LOOP-26:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1613 LOC {27 1.0 28 0.8687499999999999 28 0.8687499999999999 28 0.8687499999999999} PREDS {{259 0 0 0-18434 {}} {130 0 0 0-16862 {}}} SUCCS {{259 0 0 0-18436 {}} {130 0 0 0-18443 {}}} CYCLES {}}
set a(0-18436) {AREA_SCORE {} NAME COMP_LOOP-26:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1614 LOC {27 1.0 28 0.8687499999999999 28 0.8687499999999999 28 0.8687499999999999} PREDS {{259 0 0 0-18435 {}} {130 0 0 0-16862 {}}} SUCCS {{258 0 0 0-18440 {}} {130 0 0 0-18443 {}}} CYCLES {}}
set a(0-18437) {AREA_SCORE {} NAME COMP_LOOP:k:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1615 LOC {27 1.0 28 0.0 28 0.0 28 0.0 28 0.8687499999999999} PREDS {{130 0 0 0-16862 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18438 {}} {130 0 0 0-18443 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18438) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#100 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1616 LOC {27 1.0 28 0.0 28 0.0 28 0.8687499999999999} PREDS {{259 0 0 0-18437 {}} {130 0 0 0-16862 {}}} SUCCS {{259 0 0 0-18439 {}} {130 0 0 0-18443 {}}} CYCLES {}}
set a(0-18439) {AREA_SCORE {} NAME COMP_LOOP:conc#75 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1617 LOC {27 1.0 28 0.8687499999999999 28 0.8687499999999999 28 0.8687499999999999} PREDS {{259 0 0 0-18438 {}} {130 0 0 0-16862 {}}} SUCCS {{259 0 0 0-18440 {}} {130 0 0 0-18443 {}}} CYCLES {}}
set a(0-18440) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-26:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1618 LOC {28 0.0 28 0.8687499999999999 28 0.8687499999999999 28 0.9999998749999999 28 0.9999998749999999} PREDS {{259 0 0 0-18439 {}} {258 0 0 0-18436 {}} {130 0 0 0-16862 {}}} SUCCS {{259 0 0 0-18441 {}} {130 0 0 0-18443 {}}} CYCLES {}}
set a(0-18441) {AREA_SCORE {} NAME COMP_LOOP-26:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1619 LOC {28 0.13125 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-18440 {}} {130 0 0 0-16862 {}}} SUCCS {{259 0 0 0-18442 {}} {130 0 0 0-18443 {}}} CYCLES {}}
set a(0-18442) {AREA_SCORE {} NAME COMP_LOOP-26:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1620 LOC {28 0.13125 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-18441 {}} {130 0 0 0-16862 {}}} SUCCS {{259 0 0 0-18443 {}}} CYCLES {}}
set a(0-18443) {AREA_SCORE {} NAME COMP_LOOP-26:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1621 LOC {28 0.13125 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-18442 {}} {130 0 0 0-18441 {}} {130 0 0 0-18440 {}} {130 0 0 0-18439 {}} {130 0 0 0-18438 {}} {130 0 0 0-18437 {}} {130 0 0 0-18436 {}} {130 0 0 0-18435 {}} {130 0 0 0-18434 {}} {130 0 0 0-16862 {}}} SUCCS {{128 0 0 0-18450 {}} {64 0 0 0-16863 {}}} CYCLES {}}
set a(0-18444) {AREA_SCORE {} NAME COMP_LOOP:k:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1622 LOC {0 1.0 25 0.0 25 0.0 25 0.0 27 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18445 {}} {130 0 0 0-16863 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18445) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#101 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1623 LOC {0 1.0 25 0.0 25 0.0 27 0.0046844} PREDS {{259 0 0 0-18444 {}}} SUCCS {{259 0 0 0-18446 {}} {130 0 0 0-16863 {}}} CYCLES {}}
set a(0-18446) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#25 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1624 LOC {0 1.0 25 0.5359343999999999 25 0.5359343999999999 27 0.0046844} PREDS {{259 0 0 0-18445 {}}} SUCCS {{259 0 0 0-18447 {}} {130 0 0 0-16863 {}}} CYCLES {}}
set a(0-18447) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-26:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1625 LOC {1 0.18687499999999999 25 0.5359343999999999 25 0.5359343999999999 25 0.9999998774999999 27 0.46874987749999997} PREDS {{259 0 0 0-18446 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-18448 {}} {258 0 3.750 0-18449 {}} {130 0 0 0-16863 {}}} CYCLES {}}
set a(0-18448) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1626 LOC {2 1.0 27 0.95 27 1.0 28 0.2999998749999999 28 0.2999998749999999} PREDS {{259 0 3.750 0-18447 {}}} SUCCS {{258 0 0 0-16863 {}}} CYCLES {}}
set a(0-18449) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1627 LOC {2 1.0 27 0.95 27 1.0 28 0.2999998749999999 28 0.2999998749999999} PREDS {{258 0 3.750 0-18447 {}}} SUCCS {{258 0 0 0-16863 {}}} CYCLES {}}
set a(0-18450) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1628 LOC {28 0.0 28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{128 0 0 0-18443 {}} {772 0 0 0-16863 {}}} SUCCS {{259 0 0 0-16863 {}}} CYCLES {}}
set a(0-18451) {AREA_SCORE {} NAME VEC_LOOP:j:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1629 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18491 {}}} SUCCS {{259 0 0 0-18452 {}} {130 0 0 0-18490 {}} {256 0 0 0-18491 {}}} CYCLES {}}
set a(0-18452) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1630 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18451 {}}} SUCCS {{258 0 0 0-18456 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18453) {AREA_SCORE {} NAME COMP_LOOP:k:asn#101 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1631 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-18454 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18454) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#102 TYPE READSLICE PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1632 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18453 {}}} SUCCS {{259 0 0 0-18455 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18455) {AREA_SCORE {} NAME VEC_LOOP:conc#50 TYPE CONCATENATE PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1633 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-18454 {}}} SUCCS {{259 0 0 0-18456 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18456) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1634 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18455 {}} {258 0 0 0-18452 {}}} SUCCS {{259 0 3.750 0-18457 {}} {258 0 3.750 0-18472 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18457) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#50 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1635 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18456 {}} {774 0 3.750 0-18485 {}} {774 0 3.750 0-18472 {}}} SUCCS {{258 0 0 0-18467 {}} {256 0 0 0-18472 {}} {258 0 0 0-18474 {}} {256 0 0 0-18485 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18458) {AREA_SCORE {} NAME COMP_LOOP:k:asn#102 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1636 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18459 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18459) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#103 TYPE READSLICE PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1637 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18458 {}}} SUCCS {{259 0 0 0-18460 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18460) {AREA_SCORE {} NAME VEC_LOOP:conc#51 TYPE CONCATENATE PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1638 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18459 {}}} SUCCS {{258 0 0 0-18462 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18461) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1639 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18462 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18462) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#51 TYPE ACCU DELAY {1.03 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1640 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18461 {}} {258 0 0 0-18460 {}}} SUCCS {{258 0 0 0-18465 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18463) {AREA_SCORE {} NAME VEC_LOOP:j:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1641 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18491 {}}} SUCCS {{259 0 0 0-18464 {}} {130 0 0 0-18490 {}} {256 0 0 0-18491 {}}} CYCLES {}}
set a(0-18464) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1642 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18463 {}}} SUCCS {{259 0 0 0-18465 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18465) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1643 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18464 {}} {258 0 0 0-18462 {}}} SUCCS {{259 0 3.750 0-18466 {}} {258 0 3.750 0-18485 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18466) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#51 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1644 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18465 {}} {774 0 3.750 0-18485 {}} {774 0 3.750 0-18472 {}}} SUCCS {{259 0 0 0-18467 {}} {256 0 0 0-18472 {}} {258 0 0 0-18473 {}} {256 0 0 0-18485 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18467) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-26:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1645 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18466 {}} {258 0 0 0-18457 {}}} SUCCS {{259 0 0 0-18468 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18468) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.base TYPE {C-CORE PORT} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1646 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18467 {}} {128 0 0 0-18470 {}}} SUCCS {{258 0 0 0-18470 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18469) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.m TYPE {C-CORE PORT} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1647 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18470 {}}} SUCCS {{259 0 0 0-18470 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18470) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-26:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1648 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18469 {}} {258 0 0 0-18468 {}}} SUCCS {{128 0 0 0-18468 {}} {128 0 0 0-18469 {}} {259 0 0 0-18471 {}}} CYCLES {}}
set a(0-18471) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.return TYPE {C-CORE PORT} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1649 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18470 {}}} SUCCS {{259 0 3.750 0-18472 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18472) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#50 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1650 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18472 {}} {259 0 3.750 0-18471 {}} {256 0 0 0-18466 {}} {256 0 0 0-18457 {}} {258 0 3.750 0-18456 {}} {774 0 0 0-18485 {}}} SUCCS {{774 0 3.750 0-18457 {}} {774 0 3.750 0-18466 {}} {774 0 0 0-18472 {}} {258 0 0 0-18485 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18473) {AREA_SCORE {} NAME COMP_LOOP-26:factor2:not TYPE NOT PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1651 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18466 {}}} SUCCS {{259 0 0 0-18474 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18474) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-26:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1652 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18473 {}} {258 0 0 0-18457 {}}} SUCCS {{259 0 0 0-18475 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18475) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1653 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18474 {}} {128 0 0 0-18477 {}}} SUCCS {{258 0 0 0-18477 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18476) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1654 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18477 {}}} SUCCS {{259 0 0 0-18477 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18477) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-26:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1655 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18476 {}} {258 0 0 0-18475 {}}} SUCCS {{128 0 0 0-18475 {}} {128 0 0 0-18476 {}} {259 0 0 0-18478 {}}} CYCLES {}}
set a(0-18478) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1656 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18477 {}}} SUCCS {{259 0 0 0-18479 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18479) {AREA_SCORE {} NAME COMP_LOOP-26:mult.x TYPE {C-CORE PORT} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1657 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18478 {}} {128 0 0 0-18483 {}}} SUCCS {{258 0 0 0-18483 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18480) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y TYPE {C-CORE PORT} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1658 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18483 {}}} SUCCS {{258 0 0 0-18483 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18481) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y_ TYPE {C-CORE PORT} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1659 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18483 {}}} SUCCS {{258 0 0 0-18483 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18482) {AREA_SCORE {} NAME COMP_LOOP-26:mult.p TYPE {C-CORE PORT} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1660 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18483 {}}} SUCCS {{259 0 0 0-18483 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18483) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-26:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1661 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18482 {}} {258 0 0 0-18481 {}} {258 0 0 0-18480 {}} {258 0 0 0-18479 {}}} SUCCS {{128 0 0 0-18479 {}} {128 0 0 0-18480 {}} {128 0 0 0-18481 {}} {128 0 0 0-18482 {}} {259 0 0 0-18484 {}}} CYCLES {}}
set a(0-18484) {AREA_SCORE {} NAME COMP_LOOP-26:mult.return TYPE {C-CORE PORT} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1662 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18483 {}}} SUCCS {{259 0 3.750 0-18485 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18485) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#51 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1663 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18485 {}} {259 0 3.750 0-18484 {}} {258 0 0 0-18472 {}} {256 0 0 0-18466 {}} {258 0 3.750 0-18465 {}} {256 0 0 0-18457 {}}} SUCCS {{774 0 3.750 0-18457 {}} {774 0 3.750 0-18466 {}} {774 0 0 0-18472 {}} {774 0 0 0-18485 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18486) {AREA_SCORE {} NAME VEC_LOOP:j:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1664 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18491 {}}} SUCCS {{259 0 0 0-18487 {}} {130 0 0 0-18490 {}} {256 0 0 0-18491 {}}} CYCLES {}}
set a(0-18487) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1665 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18486 {}}} SUCCS {{259 0 0 0-18488 {}} {130 0 0 0-18490 {}}} CYCLES {}}
set a(0-18488) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-26:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1666 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18487 {}}} SUCCS {{259 0 0 0-18489 {}} {130 0 0 0-18490 {}} {258 0 0 0-18491 {}}} CYCLES {}}
set a(0-18489) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1667 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18488 {}}} SUCCS {{259 0 0 0-18490 {}}} CYCLES {}}
set a(0-18490) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16863 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1668 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18489 {}} {130 0 0 0-18488 {}} {130 0 0 0-18487 {}} {130 0 0 0-18486 {}} {130 0 0 0-18485 {}} {130 0 0 0-18484 {}} {130 0 0 0-18482 {}} {130 0 0 0-18481 {}} {130 0 0 0-18480 {}} {130 0 0 0-18479 {}} {130 0 0 0-18478 {}} {130 0 0 0-18476 {}} {130 0 0 0-18475 {}} {130 0 0 0-18474 {}} {130 0 0 0-18473 {}} {130 0 0 0-18472 {}} {130 0 0 0-18471 {}} {130 0 0 0-18469 {}} {130 0 0 0-18468 {}} {130 0 0 0-18467 {}} {130 0 0 0-18466 {}} {130 0 0 0-18465 {}} {130 0 0 0-18464 {}} {130 0 0 0-18463 {}} {130 0 0 0-18462 {}} {130 0 0 0-18461 {}} {130 0 0 0-18460 {}} {130 0 0 0-18459 {}} {130 0 0 0-18458 {}} {130 0 0 0-18457 {}} {130 0 0 0-18456 {}} {130 0 0 0-18455 {}} {130 0 0 0-18454 {}} {130 0 0 0-18453 {}} {130 0 0 0-18452 {}} {130 0 0 0-18451 {}}} SUCCS {{129 0 0 0-18491 {}}} CYCLES {}}
set a(0-18491) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#26.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16863 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18491 {}} {129 0 0 0-18490 {}} {258 0 0 0-18488 {}} {256 0 0 0-18486 {}} {256 0 0 0-18463 {}} {256 0 0 0-18451 {}}} SUCCS {{774 0 0 0-18451 {}} {774 0 0 0-18463 {}} {774 0 0 0-18486 {}} {772 0 0 0-18491 {}}} CYCLES {}}
set a(0-16863) {CHI {0-18451 0-18452 0-18453 0-18454 0-18455 0-18456 0-18457 0-18458 0-18459 0-18460 0-18461 0-18462 0-18463 0-18464 0-18465 0-18466 0-18467 0-18468 0-18469 0-18470 0-18471 0-18472 0-18473 0-18474 0-18475 0-18476 0-18477 0-18478 0-18479 0-18480 0-18481 0-18482 0-18483 0-18484 0-18485 0-18486 0-18487 0-18488 0-18489 0-18490 0-18491} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-26:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1669 LOC {28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-18450 {}} {258 0 0 0-18449 {}} {258 0 0 0-18448 {}} {130 0 0 0-18447 {}} {130 0 0 0-18446 {}} {130 0 0 0-18445 {}} {130 0 0 0-18444 {}} {64 0 0 0-18443 {}} {64 0 0 0-16862 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18450 {}} {131 0 0 0-18492 {}} {130 0 0 0-18493 {}} {130 0 0 0-18494 {}} {130 0 0 0-18495 {}} {130 0 0 0-18496 {}} {130 0 0 0-18497 {}} {130 0 0 0-18498 {}} {130 0 0 0-18499 {}} {130 0 0 0-18500 {}} {130 0 0 0-18501 {}} {64 0 0 0-16864 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18492) {AREA_SCORE {} NAME COMP_LOOP-27:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1670 LOC {28 1.0 29 0.8687499999999999 29 0.8687499999999999 29 0.8687499999999999} PREDS {{131 0 0 0-16863 {}}} SUCCS {{259 0 0 0-18493 {}} {130 0 0 0-18501 {}}} CYCLES {}}
set a(0-18493) {AREA_SCORE {} NAME COMP_LOOP-27:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1671 LOC {28 1.0 29 0.8687499999999999 29 0.8687499999999999 29 0.8687499999999999} PREDS {{259 0 0 0-18492 {}} {130 0 0 0-16863 {}}} SUCCS {{259 0 0 0-18494 {}} {130 0 0 0-18501 {}}} CYCLES {}}
set a(0-18494) {AREA_SCORE {} NAME COMP_LOOP-27:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1672 LOC {28 1.0 29 0.8687499999999999 29 0.8687499999999999 29 0.8687499999999999} PREDS {{259 0 0 0-18493 {}} {130 0 0 0-16863 {}}} SUCCS {{258 0 0 0-18498 {}} {130 0 0 0-18501 {}}} CYCLES {}}
set a(0-18495) {AREA_SCORE {} NAME COMP_LOOP:k:asn#103 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1673 LOC {28 1.0 29 0.0 29 0.0 29 0.0 29 0.8687499999999999} PREDS {{130 0 0 0-16863 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18496 {}} {130 0 0 0-18501 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18496) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#104 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1674 LOC {28 1.0 29 0.0 29 0.0 29 0.8687499999999999} PREDS {{259 0 0 0-18495 {}} {130 0 0 0-16863 {}}} SUCCS {{259 0 0 0-18497 {}} {130 0 0 0-18501 {}}} CYCLES {}}
set a(0-18497) {AREA_SCORE {} NAME COMP_LOOP:conc#78 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1675 LOC {28 1.0 29 0.8687499999999999 29 0.8687499999999999 29 0.8687499999999999} PREDS {{259 0 0 0-18496 {}} {130 0 0 0-16863 {}}} SUCCS {{259 0 0 0-18498 {}} {130 0 0 0-18501 {}}} CYCLES {}}
set a(0-18498) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-27:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1676 LOC {29 0.0 29 0.8687499999999999 29 0.8687499999999999 29 0.9999998749999999 29 0.9999998749999999} PREDS {{259 0 0 0-18497 {}} {258 0 0 0-18494 {}} {130 0 0 0-16863 {}}} SUCCS {{259 0 0 0-18499 {}} {130 0 0 0-18501 {}}} CYCLES {}}
set a(0-18499) {AREA_SCORE {} NAME COMP_LOOP-27:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1677 LOC {29 0.13125 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-18498 {}} {130 0 0 0-16863 {}}} SUCCS {{259 0 0 0-18500 {}} {130 0 0 0-18501 {}}} CYCLES {}}
set a(0-18500) {AREA_SCORE {} NAME COMP_LOOP-27:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1678 LOC {29 0.13125 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-18499 {}} {130 0 0 0-16863 {}}} SUCCS {{259 0 0 0-18501 {}}} CYCLES {}}
set a(0-18501) {AREA_SCORE {} NAME COMP_LOOP-27:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1679 LOC {29 0.13125 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-18500 {}} {130 0 0 0-18499 {}} {130 0 0 0-18498 {}} {130 0 0 0-18497 {}} {130 0 0 0-18496 {}} {130 0 0 0-18495 {}} {130 0 0 0-18494 {}} {130 0 0 0-18493 {}} {130 0 0 0-18492 {}} {130 0 0 0-16863 {}}} SUCCS {{128 0 0 0-18510 {}} {64 0 0 0-16864 {}}} CYCLES {}}
set a(0-18502) {AREA_SCORE {} NAME COMP_LOOP:k:asn#104 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1680 LOC {0 1.0 26 0.0 26 0.0 26 0.0 28 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18503 {}} {130 0 0 0-16864 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18503) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#105 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1681 LOC {0 1.0 26 0.0 26 0.0 28 0.0046844} PREDS {{259 0 0 0-18502 {}}} SUCCS {{259 0 0 0-18504 {}} {130 0 0 0-16864 {}}} CYCLES {}}
set a(0-18504) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#26 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1682 LOC {0 1.0 26 0.5359343999999999 26 0.5359343999999999 28 0.0046844} PREDS {{259 0 0 0-18503 {}}} SUCCS {{259 0 0 0-18505 {}} {130 0 0 0-16864 {}}} CYCLES {}}
set a(0-18505) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-27:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1683 LOC {1 0.18687499999999999 26 0.5359343999999999 26 0.5359343999999999 26 0.9999998774999999 28 0.46874987749999997} PREDS {{259 0 0 0-18504 {}} {258 0 0 0-17010 {}}} SUCCS {{259 0 0 0-18506 {}} {258 0 0 0-18508 {}} {130 0 0 0-16864 {}}} CYCLES {}}
set a(0-18506) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#75 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1684 LOC {1 0.6509406 28 0.46875 28 0.46875 28 0.46875} PREDS {{259 0 0 0-18505 {}}} SUCCS {{259 0 3.750 0-18507 {}} {130 0 0 0-16864 {}}} CYCLES {}}
set a(0-18507) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1685 LOC {2 1.0 28 0.95 28 1.0 29 0.2999998749999999 29 0.2999998749999999} PREDS {{259 0 3.750 0-18506 {}}} SUCCS {{258 0 0 0-16864 {}}} CYCLES {}}
set a(0-18508) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#13 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1686 LOC {1 0.6509406 28 0.46875 28 0.46875 28 0.46875} PREDS {{258 0 0 0-18505 {}}} SUCCS {{259 0 3.750 0-18509 {}} {130 0 0 0-16864 {}}} CYCLES {}}
set a(0-18509) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1687 LOC {2 1.0 28 0.95 28 1.0 29 0.2999998749999999 29 0.2999998749999999} PREDS {{259 0 3.750 0-18508 {}}} SUCCS {{258 0 0 0-16864 {}}} CYCLES {}}
set a(0-18510) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1688 LOC {29 0.0 29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{128 0 0 0-18501 {}} {772 0 0 0-16864 {}}} SUCCS {{259 0 0 0-16864 {}}} CYCLES {}}
set a(0-18511) {AREA_SCORE {} NAME VEC_LOOP:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1689 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {{774 0 0 0-18557 {}}} SUCCS {{259 0 0 0-18512 {}} {130 0 0 0-18556 {}} {256 0 0 0-18557 {}}} CYCLES {}}
set a(0-18512) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#27)(9-1) TYPE READSLICE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1690 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-18511 {}}} SUCCS {{258 0 0 0-18516 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18513) {AREA_SCORE {} NAME COMP_LOOP:k:asn#105 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1691 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {} SUCCS {{259 0 0 0-18514 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18514) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#106 TYPE READSLICE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1692 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-18513 {}}} SUCCS {{259 0 0 0-18515 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18515) {AREA_SCORE {} NAME VEC_LOOP:conc#52 TYPE CONCATENATE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1693 LOC {0 1.0 1 0.34125 1 0.34125 1 0.34125} PREDS {{259 0 0 0-18514 {}}} SUCCS {{259 0 0 0-18516 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18516) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#23 TYPE ACCU DELAY {1.02 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1694 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18515 {}} {258 0 0 0-18512 {}}} SUCCS {{258 0 0 0-18519 {}} {258 0 0 0-18537 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18517) {AREA_SCORE {} NAME VEC_LOOP:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1695 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-18557 {}}} SUCCS {{259 0 0 0-18518 {}} {130 0 0 0-18556 {}} {256 0 0 0-18557 {}}} CYCLES {}}
set a(0-18518) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#27)(0)#1 TYPE READSLICE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1696 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-18517 {}}} SUCCS {{259 0 0 0-18519 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18519) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1697 LOC {1 0.1275 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-18518 {}} {258 0 0 0-18516 {}}} SUCCS {{259 0 3.750 0-18520 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18520) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#52 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1698 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18519 {}} {774 0 3.750 0-18551 {}} {774 0 3.750 0-18538 {}}} SUCCS {{258 0 0 0-18530 {}} {256 0 0 0-18538 {}} {258 0 0 0-18540 {}} {256 0 0 0-18551 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18521) {AREA_SCORE {} NAME COMP_LOOP:k:asn#106 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1699 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18522 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18522) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#107 TYPE READSLICE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1700 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18521 {}}} SUCCS {{259 0 0 0-18523 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18523) {AREA_SCORE {} NAME VEC_LOOP:conc#53 TYPE CONCATENATE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1701 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18522 {}}} SUCCS {{258 0 0 0-18525 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18524) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1702 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18525 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18525) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#52 TYPE ACCU DELAY {1.03 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1703 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18524 {}} {258 0 0 0-18523 {}}} SUCCS {{258 0 0 0-18528 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18526) {AREA_SCORE {} NAME VEC_LOOP:j:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1704 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18557 {}}} SUCCS {{259 0 0 0-18527 {}} {130 0 0 0-18556 {}} {256 0 0 0-18557 {}}} CYCLES {}}
set a(0-18527) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1705 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18526 {}}} SUCCS {{259 0 0 0-18528 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18528) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-27:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1706 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18527 {}} {258 0 0 0-18525 {}}} SUCCS {{259 0 3.750 0-18529 {}} {258 0 3.750 0-18551 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18529) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#53 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1707 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18528 {}} {774 0 3.750 0-18551 {}} {774 0 3.750 0-18538 {}}} SUCCS {{259 0 0 0-18530 {}} {256 0 0 0-18538 {}} {258 0 0 0-18539 {}} {256 0 0 0-18551 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18530) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-27:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1708 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18529 {}} {258 0 0 0-18520 {}}} SUCCS {{259 0 0 0-18531 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18531) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.base TYPE {C-CORE PORT} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1709 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18530 {}} {128 0 0 0-18533 {}}} SUCCS {{258 0 0 0-18533 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18532) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.m TYPE {C-CORE PORT} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1710 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18533 {}}} SUCCS {{259 0 0 0-18533 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18533) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-27:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1711 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18532 {}} {258 0 0 0-18531 {}}} SUCCS {{128 0 0 0-18531 {}} {128 0 0 0-18532 {}} {259 0 0 0-18534 {}}} CYCLES {}}
set a(0-18534) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.return TYPE {C-CORE PORT} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1712 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18533 {}}} SUCCS {{258 0 3.750 0-18538 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18535) {AREA_SCORE {} NAME VEC_LOOP:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1713 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-18557 {}}} SUCCS {{259 0 0 0-18536 {}} {130 0 0 0-18556 {}} {256 0 0 0-18557 {}}} CYCLES {}}
set a(0-18536) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#27)(0) TYPE READSLICE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1714 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18535 {}}} SUCCS {{259 0 0 0-18537 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18537) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1715 LOC {1 0.1275 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18536 {}} {258 0 0 0-18516 {}}} SUCCS {{259 0 3.750 0-18538 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18538) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#52 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1716 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18538 {}} {259 0 3.750 0-18537 {}} {258 0 3.750 0-18534 {}} {256 0 0 0-18529 {}} {256 0 0 0-18520 {}} {774 0 0 0-18551 {}}} SUCCS {{774 0 3.750 0-18520 {}} {774 0 3.750 0-18529 {}} {774 0 0 0-18538 {}} {258 0 0 0-18551 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18539) {AREA_SCORE {} NAME COMP_LOOP-27:factor2:not TYPE NOT PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1717 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18529 {}}} SUCCS {{259 0 0 0-18540 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18540) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-27:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1718 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18539 {}} {258 0 0 0-18520 {}}} SUCCS {{259 0 0 0-18541 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18541) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1719 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18540 {}} {128 0 0 0-18543 {}}} SUCCS {{258 0 0 0-18543 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18542) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1720 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18543 {}}} SUCCS {{259 0 0 0-18543 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18543) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-27:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1721 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18542 {}} {258 0 0 0-18541 {}}} SUCCS {{128 0 0 0-18541 {}} {128 0 0 0-18542 {}} {259 0 0 0-18544 {}}} CYCLES {}}
set a(0-18544) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1722 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18543 {}}} SUCCS {{259 0 0 0-18545 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18545) {AREA_SCORE {} NAME COMP_LOOP-27:mult.x TYPE {C-CORE PORT} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1723 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18544 {}} {128 0 0 0-18549 {}}} SUCCS {{258 0 0 0-18549 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18546) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y TYPE {C-CORE PORT} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1724 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18549 {}}} SUCCS {{258 0 0 0-18549 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18547) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y_ TYPE {C-CORE PORT} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1725 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18549 {}}} SUCCS {{258 0 0 0-18549 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18548) {AREA_SCORE {} NAME COMP_LOOP-27:mult.p TYPE {C-CORE PORT} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1726 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18549 {}}} SUCCS {{259 0 0 0-18549 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18549) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-27:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1727 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18548 {}} {258 0 0 0-18547 {}} {258 0 0 0-18546 {}} {258 0 0 0-18545 {}}} SUCCS {{128 0 0 0-18545 {}} {128 0 0 0-18546 {}} {128 0 0 0-18547 {}} {128 0 0 0-18548 {}} {259 0 0 0-18550 {}}} CYCLES {}}
set a(0-18550) {AREA_SCORE {} NAME COMP_LOOP-27:mult.return TYPE {C-CORE PORT} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1728 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18549 {}}} SUCCS {{259 0 3.750 0-18551 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18551) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#53 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1729 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18551 {}} {259 0 3.750 0-18550 {}} {258 0 0 0-18538 {}} {256 0 0 0-18529 {}} {258 0 3.750 0-18528 {}} {256 0 0 0-18520 {}}} SUCCS {{774 0 3.750 0-18520 {}} {774 0 3.750 0-18529 {}} {774 0 0 0-18538 {}} {774 0 0 0-18551 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18552) {AREA_SCORE {} NAME VEC_LOOP:j:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1730 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18557 {}}} SUCCS {{259 0 0 0-18553 {}} {130 0 0 0-18556 {}} {256 0 0 0-18557 {}}} CYCLES {}}
set a(0-18553) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1731 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18552 {}}} SUCCS {{259 0 0 0-18554 {}} {130 0 0 0-18556 {}}} CYCLES {}}
set a(0-18554) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-27:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1732 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18553 {}}} SUCCS {{259 0 0 0-18555 {}} {130 0 0 0-18556 {}} {258 0 0 0-18557 {}}} CYCLES {}}
set a(0-18555) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1733 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18554 {}}} SUCCS {{259 0 0 0-18556 {}}} CYCLES {}}
set a(0-18556) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16864 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1734 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18555 {}} {130 0 0 0-18554 {}} {130 0 0 0-18553 {}} {130 0 0 0-18552 {}} {130 0 0 0-18551 {}} {130 0 0 0-18550 {}} {130 0 0 0-18548 {}} {130 0 0 0-18547 {}} {130 0 0 0-18546 {}} {130 0 0 0-18545 {}} {130 0 0 0-18544 {}} {130 0 0 0-18542 {}} {130 0 0 0-18541 {}} {130 0 0 0-18540 {}} {130 0 0 0-18539 {}} {130 0 0 0-18538 {}} {130 0 0 0-18537 {}} {130 0 0 0-18536 {}} {130 0 0 0-18535 {}} {130 0 0 0-18534 {}} {130 0 0 0-18532 {}} {130 0 0 0-18531 {}} {130 0 0 0-18530 {}} {130 0 0 0-18529 {}} {130 0 0 0-18528 {}} {130 0 0 0-18527 {}} {130 0 0 0-18526 {}} {130 0 0 0-18525 {}} {130 0 0 0-18524 {}} {130 0 0 0-18523 {}} {130 0 0 0-18522 {}} {130 0 0 0-18521 {}} {130 0 0 0-18520 {}} {130 0 0 0-18519 {}} {130 0 0 0-18518 {}} {130 0 0 0-18517 {}} {130 0 0 0-18516 {}} {130 0 0 0-18515 {}} {130 0 0 0-18514 {}} {130 0 0 0-18513 {}} {130 0 0 0-18512 {}} {130 0 0 0-18511 {}}} SUCCS {{129 0 0 0-18557 {}}} CYCLES {}}
set a(0-18557) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#27.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16864 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18557 {}} {129 0 0 0-18556 {}} {258 0 0 0-18554 {}} {256 0 0 0-18552 {}} {256 0 0 0-18535 {}} {256 0 0 0-18526 {}} {256 0 0 0-18517 {}} {256 0 0 0-18511 {}}} SUCCS {{774 0 0 0-18511 {}} {774 0 0 0-18517 {}} {774 0 0 0-18526 {}} {774 0 0 0-18535 {}} {774 0 0 0-18552 {}} {772 0 0 0-18557 {}}} CYCLES {}}
set a(0-16864) {CHI {0-18511 0-18512 0-18513 0-18514 0-18515 0-18516 0-18517 0-18518 0-18519 0-18520 0-18521 0-18522 0-18523 0-18524 0-18525 0-18526 0-18527 0-18528 0-18529 0-18530 0-18531 0-18532 0-18533 0-18534 0-18535 0-18536 0-18537 0-18538 0-18539 0-18540 0-18541 0-18542 0-18543 0-18544 0-18545 0-18546 0-18547 0-18548 0-18549 0-18550 0-18551 0-18552 0-18553 0-18554 0-18555 0-18556 0-18557} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-27:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1735 LOC {29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-18510 {}} {258 0 0 0-18509 {}} {130 0 0 0-18508 {}} {258 0 0 0-18507 {}} {130 0 0 0-18506 {}} {130 0 0 0-18505 {}} {130 0 0 0-18504 {}} {130 0 0 0-18503 {}} {130 0 0 0-18502 {}} {64 0 0 0-18501 {}} {64 0 0 0-16863 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18510 {}} {131 0 0 0-18558 {}} {130 0 0 0-18559 {}} {130 0 0 0-18560 {}} {130 0 0 0-18561 {}} {130 0 0 0-18562 {}} {130 0 0 0-18563 {}} {130 0 0 0-18564 {}} {130 0 0 0-18565 {}} {130 0 0 0-18566 {}} {130 0 0 0-18567 {}} {64 0 0 0-16865 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18558) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3)#3 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1736 LOC {29 1.0 30 0.8724999999999999 30 0.8724999999999999 30 0.8724999999999999} PREDS {{131 0 0 0-16864 {}}} SUCCS {{259 0 0 0-18559 {}} {130 0 0 0-18567 {}}} CYCLES {}}
set a(0-18559) {AREA_SCORE {} NAME COMP_LOOP-28:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1737 LOC {29 1.0 30 0.8724999999999999 30 0.8724999999999999 30 0.8724999999999999} PREDS {{259 0 0 0-18558 {}} {130 0 0 0-16864 {}}} SUCCS {{259 0 0 0-18560 {}} {130 0 0 0-18567 {}}} CYCLES {}}
set a(0-18560) {AREA_SCORE {} NAME COMP_LOOP-28:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1738 LOC {29 1.0 30 0.8724999999999999 30 0.8724999999999999 30 0.8724999999999999} PREDS {{259 0 0 0-18559 {}} {130 0 0 0-16864 {}}} SUCCS {{258 0 0 0-18564 {}} {130 0 0 0-18567 {}}} CYCLES {}}
set a(0-18561) {AREA_SCORE {} NAME COMP_LOOP:k:asn#107 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1739 LOC {29 1.0 30 0.0 30 0.0 30 0.0 30 0.8724999999999999} PREDS {{130 0 0 0-16864 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18562 {}} {130 0 0 0-18567 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18562) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#108 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1740 LOC {29 1.0 30 0.0 30 0.0 30 0.8724999999999999} PREDS {{259 0 0 0-18561 {}} {130 0 0 0-16864 {}}} SUCCS {{259 0 0 0-18563 {}} {130 0 0 0-18567 {}}} CYCLES {}}
set a(0-18563) {AREA_SCORE {} NAME COMP_LOOP:conc#81 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1741 LOC {29 1.0 30 0.8724999999999999 30 0.8724999999999999 30 0.8724999999999999} PREDS {{259 0 0 0-18562 {}} {130 0 0 0-16864 {}}} SUCCS {{259 0 0 0-18564 {}} {130 0 0 0-18567 {}}} CYCLES {}}
set a(0-18564) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {1.02 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1742 LOC {30 0.0 30 0.8724999999999999 30 0.8724999999999999 30 0.999999875 30 0.999999875} PREDS {{259 0 0 0-18563 {}} {258 0 0 0-18560 {}} {130 0 0 0-16864 {}}} SUCCS {{259 0 0 0-18565 {}} {130 0 0 0-18567 {}}} CYCLES {}}
set a(0-18565) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#7)(8) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1743 LOC {30 0.1275 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-18564 {}} {130 0 0 0-16864 {}}} SUCCS {{259 0 0 0-18566 {}} {130 0 0 0-18567 {}}} CYCLES {}}
set a(0-18566) {AREA_SCORE {} NAME COMP_LOOP-28:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1744 LOC {30 0.1275 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-18565 {}} {130 0 0 0-16864 {}}} SUCCS {{259 0 0 0-18567 {}}} CYCLES {}}
set a(0-18567) {AREA_SCORE {} NAME COMP_LOOP-28:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1745 LOC {30 0.1275 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-18566 {}} {130 0 0 0-18565 {}} {130 0 0 0-18564 {}} {130 0 0 0-18563 {}} {130 0 0 0-18562 {}} {130 0 0 0-18561 {}} {130 0 0 0-18560 {}} {130 0 0 0-18559 {}} {130 0 0 0-18558 {}} {130 0 0 0-16864 {}}} SUCCS {{128 0 0 0-18574 {}} {64 0 0 0-16865 {}}} CYCLES {}}
set a(0-18568) {AREA_SCORE {} NAME COMP_LOOP:k:asn#108 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1746 LOC {0 1.0 27 0.0 27 0.0 27 0.0 29 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18569 {}} {130 0 0 0-16865 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18569) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#109 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1747 LOC {0 1.0 27 0.0 27 0.0 29 0.0046844} PREDS {{259 0 0 0-18568 {}}} SUCCS {{259 0 0 0-18570 {}} {130 0 0 0-16865 {}}} CYCLES {}}
set a(0-18570) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#27 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1748 LOC {0 1.0 27 0.5359343999999999 27 0.5359343999999999 29 0.0046844} PREDS {{259 0 0 0-18569 {}}} SUCCS {{259 0 0 0-18571 {}} {130 0 0 0-16865 {}}} CYCLES {}}
set a(0-18571) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-28:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1749 LOC {1 0.18687499999999999 27 0.5359343999999999 27 0.5359343999999999 27 0.9999998774999999 29 0.46874987749999997} PREDS {{259 0 0 0-18570 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-18572 {}} {258 0 3.750 0-18573 {}} {130 0 0 0-16865 {}}} CYCLES {}}
set a(0-18572) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1750 LOC {2 1.0 29 0.95 29 1.0 30 0.2999998749999999 30 0.2999998749999999} PREDS {{259 0 3.750 0-18571 {}}} SUCCS {{258 0 0 0-16865 {}}} CYCLES {}}
set a(0-18573) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1751 LOC {2 1.0 29 0.95 29 1.0 30 0.2999998749999999 30 0.2999998749999999} PREDS {{258 0 3.750 0-18571 {}}} SUCCS {{258 0 0 0-16865 {}}} CYCLES {}}
set a(0-18574) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1752 LOC {30 0.0 30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{128 0 0 0-18567 {}} {772 0 0 0-16865 {}}} SUCCS {{259 0 0 0-16865 {}}} CYCLES {}}
set a(0-18575) {AREA_SCORE {} NAME VEC_LOOP:j:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1753 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18615 {}}} SUCCS {{259 0 0 0-18576 {}} {130 0 0 0-18614 {}} {256 0 0 0-18615 {}}} CYCLES {}}
set a(0-18576) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1754 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18575 {}}} SUCCS {{258 0 0 0-18580 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18577) {AREA_SCORE {} NAME COMP_LOOP:k:asn#109 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1755 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-18578 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18578) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#110 TYPE READSLICE PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1756 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18577 {}}} SUCCS {{259 0 0 0-18579 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18579) {AREA_SCORE {} NAME VEC_LOOP:conc#54 TYPE CONCATENATE PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1757 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-18578 {}}} SUCCS {{259 0 0 0-18580 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18580) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1758 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18579 {}} {258 0 0 0-18576 {}}} SUCCS {{259 0 3.750 0-18581 {}} {258 0 3.750 0-18596 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18581) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#54 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1759 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18580 {}} {774 0 3.750 0-18609 {}} {774 0 3.750 0-18596 {}}} SUCCS {{258 0 0 0-18591 {}} {256 0 0 0-18596 {}} {258 0 0 0-18598 {}} {256 0 0 0-18609 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18582) {AREA_SCORE {} NAME COMP_LOOP:k:asn#110 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1760 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18583 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18583) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#111 TYPE READSLICE PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1761 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18582 {}}} SUCCS {{259 0 0 0-18584 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18584) {AREA_SCORE {} NAME VEC_LOOP:conc#55 TYPE CONCATENATE PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1762 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18583 {}}} SUCCS {{258 0 0 0-18586 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18585) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1763 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18586 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18586) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#53 TYPE ACCU DELAY {1.03 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1764 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18585 {}} {258 0 0 0-18584 {}}} SUCCS {{258 0 0 0-18589 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18587) {AREA_SCORE {} NAME VEC_LOOP:j:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1765 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18615 {}}} SUCCS {{259 0 0 0-18588 {}} {130 0 0 0-18614 {}} {256 0 0 0-18615 {}}} CYCLES {}}
set a(0-18588) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1766 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18587 {}}} SUCCS {{259 0 0 0-18589 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18589) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1767 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18588 {}} {258 0 0 0-18586 {}}} SUCCS {{259 0 3.750 0-18590 {}} {258 0 3.750 0-18609 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18590) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#55 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1768 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18589 {}} {774 0 3.750 0-18609 {}} {774 0 3.750 0-18596 {}}} SUCCS {{259 0 0 0-18591 {}} {256 0 0 0-18596 {}} {258 0 0 0-18597 {}} {256 0 0 0-18609 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18591) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-28:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1769 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18590 {}} {258 0 0 0-18581 {}}} SUCCS {{259 0 0 0-18592 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18592) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.base TYPE {C-CORE PORT} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1770 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18591 {}} {128 0 0 0-18594 {}}} SUCCS {{258 0 0 0-18594 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18593) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.m TYPE {C-CORE PORT} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1771 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18594 {}}} SUCCS {{259 0 0 0-18594 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18594) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-28:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1772 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18593 {}} {258 0 0 0-18592 {}}} SUCCS {{128 0 0 0-18592 {}} {128 0 0 0-18593 {}} {259 0 0 0-18595 {}}} CYCLES {}}
set a(0-18595) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.return TYPE {C-CORE PORT} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1773 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18594 {}}} SUCCS {{259 0 3.750 0-18596 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18596) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#54 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1774 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18596 {}} {259 0 3.750 0-18595 {}} {256 0 0 0-18590 {}} {256 0 0 0-18581 {}} {258 0 3.750 0-18580 {}} {774 0 0 0-18609 {}}} SUCCS {{774 0 3.750 0-18581 {}} {774 0 3.750 0-18590 {}} {774 0 0 0-18596 {}} {258 0 0 0-18609 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18597) {AREA_SCORE {} NAME COMP_LOOP-28:factor2:not TYPE NOT PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1775 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18590 {}}} SUCCS {{259 0 0 0-18598 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18598) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-28:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1776 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18597 {}} {258 0 0 0-18581 {}}} SUCCS {{259 0 0 0-18599 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18599) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1777 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18598 {}} {128 0 0 0-18601 {}}} SUCCS {{258 0 0 0-18601 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18600) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1778 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18601 {}}} SUCCS {{259 0 0 0-18601 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18601) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-28:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1779 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18600 {}} {258 0 0 0-18599 {}}} SUCCS {{128 0 0 0-18599 {}} {128 0 0 0-18600 {}} {259 0 0 0-18602 {}}} CYCLES {}}
set a(0-18602) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1780 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18601 {}}} SUCCS {{259 0 0 0-18603 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18603) {AREA_SCORE {} NAME COMP_LOOP-28:mult.x TYPE {C-CORE PORT} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1781 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18602 {}} {128 0 0 0-18607 {}}} SUCCS {{258 0 0 0-18607 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18604) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y TYPE {C-CORE PORT} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1782 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18607 {}}} SUCCS {{258 0 0 0-18607 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18605) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y_ TYPE {C-CORE PORT} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1783 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18607 {}}} SUCCS {{258 0 0 0-18607 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18606) {AREA_SCORE {} NAME COMP_LOOP-28:mult.p TYPE {C-CORE PORT} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1784 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18607 {}}} SUCCS {{259 0 0 0-18607 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18607) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-28:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1785 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18606 {}} {258 0 0 0-18605 {}} {258 0 0 0-18604 {}} {258 0 0 0-18603 {}}} SUCCS {{128 0 0 0-18603 {}} {128 0 0 0-18604 {}} {128 0 0 0-18605 {}} {128 0 0 0-18606 {}} {259 0 0 0-18608 {}}} CYCLES {}}
set a(0-18608) {AREA_SCORE {} NAME COMP_LOOP-28:mult.return TYPE {C-CORE PORT} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1786 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18607 {}}} SUCCS {{259 0 3.750 0-18609 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18609) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#55 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1787 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18609 {}} {259 0 3.750 0-18608 {}} {258 0 0 0-18596 {}} {256 0 0 0-18590 {}} {258 0 3.750 0-18589 {}} {256 0 0 0-18581 {}}} SUCCS {{774 0 3.750 0-18581 {}} {774 0 3.750 0-18590 {}} {774 0 0 0-18596 {}} {774 0 0 0-18609 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18610) {AREA_SCORE {} NAME VEC_LOOP:j:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1788 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18615 {}}} SUCCS {{259 0 0 0-18611 {}} {130 0 0 0-18614 {}} {256 0 0 0-18615 {}}} CYCLES {}}
set a(0-18611) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1789 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18610 {}}} SUCCS {{259 0 0 0-18612 {}} {130 0 0 0-18614 {}}} CYCLES {}}
set a(0-18612) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-28:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1790 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18611 {}}} SUCCS {{259 0 0 0-18613 {}} {130 0 0 0-18614 {}} {258 0 0 0-18615 {}}} CYCLES {}}
set a(0-18613) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1791 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18612 {}}} SUCCS {{259 0 0 0-18614 {}}} CYCLES {}}
set a(0-18614) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16865 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1792 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18613 {}} {130 0 0 0-18612 {}} {130 0 0 0-18611 {}} {130 0 0 0-18610 {}} {130 0 0 0-18609 {}} {130 0 0 0-18608 {}} {130 0 0 0-18606 {}} {130 0 0 0-18605 {}} {130 0 0 0-18604 {}} {130 0 0 0-18603 {}} {130 0 0 0-18602 {}} {130 0 0 0-18600 {}} {130 0 0 0-18599 {}} {130 0 0 0-18598 {}} {130 0 0 0-18597 {}} {130 0 0 0-18596 {}} {130 0 0 0-18595 {}} {130 0 0 0-18593 {}} {130 0 0 0-18592 {}} {130 0 0 0-18591 {}} {130 0 0 0-18590 {}} {130 0 0 0-18589 {}} {130 0 0 0-18588 {}} {130 0 0 0-18587 {}} {130 0 0 0-18586 {}} {130 0 0 0-18585 {}} {130 0 0 0-18584 {}} {130 0 0 0-18583 {}} {130 0 0 0-18582 {}} {130 0 0 0-18581 {}} {130 0 0 0-18580 {}} {130 0 0 0-18579 {}} {130 0 0 0-18578 {}} {130 0 0 0-18577 {}} {130 0 0 0-18576 {}} {130 0 0 0-18575 {}}} SUCCS {{129 0 0 0-18615 {}}} CYCLES {}}
set a(0-18615) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#28.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16865 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18615 {}} {129 0 0 0-18614 {}} {258 0 0 0-18612 {}} {256 0 0 0-18610 {}} {256 0 0 0-18587 {}} {256 0 0 0-18575 {}}} SUCCS {{774 0 0 0-18575 {}} {774 0 0 0-18587 {}} {774 0 0 0-18610 {}} {772 0 0 0-18615 {}}} CYCLES {}}
set a(0-16865) {CHI {0-18575 0-18576 0-18577 0-18578 0-18579 0-18580 0-18581 0-18582 0-18583 0-18584 0-18585 0-18586 0-18587 0-18588 0-18589 0-18590 0-18591 0-18592 0-18593 0-18594 0-18595 0-18596 0-18597 0-18598 0-18599 0-18600 0-18601 0-18602 0-18603 0-18604 0-18605 0-18606 0-18607 0-18608 0-18609 0-18610 0-18611 0-18612 0-18613 0-18614 0-18615} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-28:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1793 LOC {30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-18574 {}} {258 0 0 0-18573 {}} {258 0 0 0-18572 {}} {130 0 0 0-18571 {}} {130 0 0 0-18570 {}} {130 0 0 0-18569 {}} {130 0 0 0-18568 {}} {64 0 0 0-18567 {}} {64 0 0 0-16864 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18574 {}} {131 0 0 0-18616 {}} {130 0 0 0-18617 {}} {130 0 0 0-18618 {}} {130 0 0 0-18619 {}} {130 0 0 0-18620 {}} {130 0 0 0-18621 {}} {130 0 0 0-18622 {}} {130 0 0 0-18623 {}} {130 0 0 0-18624 {}} {130 0 0 0-18625 {}} {64 0 0 0-16866 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18616) {AREA_SCORE {} NAME COMP_LOOP-29:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1794 LOC {30 1.0 31 0.8687499999999999 31 0.8687499999999999 31 0.8687499999999999} PREDS {{131 0 0 0-16865 {}}} SUCCS {{259 0 0 0-18617 {}} {130 0 0 0-18625 {}}} CYCLES {}}
set a(0-18617) {AREA_SCORE {} NAME COMP_LOOP-29:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1795 LOC {30 1.0 31 0.8687499999999999 31 0.8687499999999999 31 0.8687499999999999} PREDS {{259 0 0 0-18616 {}} {130 0 0 0-16865 {}}} SUCCS {{259 0 0 0-18618 {}} {130 0 0 0-18625 {}}} CYCLES {}}
set a(0-18618) {AREA_SCORE {} NAME COMP_LOOP-29:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1796 LOC {30 1.0 31 0.8687499999999999 31 0.8687499999999999 31 0.8687499999999999} PREDS {{259 0 0 0-18617 {}} {130 0 0 0-16865 {}}} SUCCS {{258 0 0 0-18622 {}} {130 0 0 0-18625 {}}} CYCLES {}}
set a(0-18619) {AREA_SCORE {} NAME COMP_LOOP:k:asn#111 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1797 LOC {30 1.0 31 0.0 31 0.0 31 0.0 31 0.8687499999999999} PREDS {{130 0 0 0-16865 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18620 {}} {130 0 0 0-18625 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18620) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#112 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1798 LOC {30 1.0 31 0.0 31 0.0 31 0.8687499999999999} PREDS {{259 0 0 0-18619 {}} {130 0 0 0-16865 {}}} SUCCS {{259 0 0 0-18621 {}} {130 0 0 0-18625 {}}} CYCLES {}}
set a(0-18621) {AREA_SCORE {} NAME COMP_LOOP:conc#84 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1799 LOC {30 1.0 31 0.8687499999999999 31 0.8687499999999999 31 0.8687499999999999} PREDS {{259 0 0 0-18620 {}} {130 0 0 0-16865 {}}} SUCCS {{259 0 0 0-18622 {}} {130 0 0 0-18625 {}}} CYCLES {}}
set a(0-18622) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-29:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1800 LOC {31 0.0 31 0.8687499999999999 31 0.8687499999999999 31 0.9999998749999999 31 0.9999998749999999} PREDS {{259 0 0 0-18621 {}} {258 0 0 0-18618 {}} {130 0 0 0-16865 {}}} SUCCS {{259 0 0 0-18623 {}} {130 0 0 0-18625 {}}} CYCLES {}}
set a(0-18623) {AREA_SCORE {} NAME COMP_LOOP-29:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1801 LOC {31 0.13125 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-18622 {}} {130 0 0 0-16865 {}}} SUCCS {{259 0 0 0-18624 {}} {130 0 0 0-18625 {}}} CYCLES {}}
set a(0-18624) {AREA_SCORE {} NAME COMP_LOOP-29:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1802 LOC {31 0.13125 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-18623 {}} {130 0 0 0-16865 {}}} SUCCS {{259 0 0 0-18625 {}}} CYCLES {}}
set a(0-18625) {AREA_SCORE {} NAME COMP_LOOP-29:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1803 LOC {31 0.13125 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-18624 {}} {130 0 0 0-18623 {}} {130 0 0 0-18622 {}} {130 0 0 0-18621 {}} {130 0 0 0-18620 {}} {130 0 0 0-18619 {}} {130 0 0 0-18618 {}} {130 0 0 0-18617 {}} {130 0 0 0-18616 {}} {130 0 0 0-16865 {}}} SUCCS {{128 0 0 0-18634 {}} {64 0 0 0-16866 {}}} CYCLES {}}
set a(0-18626) {AREA_SCORE {} NAME COMP_LOOP:k:asn#112 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1804 LOC {0 1.0 28 0.0 28 0.0 28 0.0 30 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18627 {}} {130 0 0 0-16866 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18627) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#113 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1805 LOC {0 1.0 28 0.0 28 0.0 30 0.0046844} PREDS {{259 0 0 0-18626 {}}} SUCCS {{259 0 0 0-18628 {}} {130 0 0 0-16866 {}}} CYCLES {}}
set a(0-18628) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#28 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1806 LOC {0 1.0 28 0.5359343999999999 28 0.5359343999999999 30 0.0046844} PREDS {{259 0 0 0-18627 {}}} SUCCS {{259 0 0 0-18629 {}} {130 0 0 0-16866 {}}} CYCLES {}}
set a(0-18629) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-29:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1807 LOC {1 0.18687499999999999 28 0.5359343999999999 28 0.5359343999999999 28 0.9999998774999999 30 0.46874987749999997} PREDS {{259 0 0 0-18628 {}} {258 0 0 0-17135 {}}} SUCCS {{259 0 0 0-18630 {}} {258 0 0 0-18632 {}} {130 0 0 0-16866 {}}} CYCLES {}}
set a(0-18630) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#76 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1808 LOC {1 0.6509406 30 0.46875 30 0.46875 30 0.46875} PREDS {{259 0 0 0-18629 {}}} SUCCS {{259 0 3.750 0-18631 {}} {130 0 0 0-16866 {}}} CYCLES {}}
set a(0-18631) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1809 LOC {2 1.0 30 0.95 30 1.0 31 0.2999998749999999 31 0.2999998749999999} PREDS {{259 0 3.750 0-18630 {}}} SUCCS {{258 0 0 0-16866 {}}} CYCLES {}}
set a(0-18632) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#14 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1810 LOC {1 0.6509406 30 0.46875 30 0.46875 30 0.46875} PREDS {{258 0 0 0-18629 {}}} SUCCS {{259 0 3.750 0-18633 {}} {130 0 0 0-16866 {}}} CYCLES {}}
set a(0-18633) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1811 LOC {2 1.0 30 0.95 30 1.0 31 0.2999998749999999 31 0.2999998749999999} PREDS {{259 0 3.750 0-18632 {}}} SUCCS {{258 0 0 0-16866 {}}} CYCLES {}}
set a(0-18634) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1812 LOC {31 0.0 31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{128 0 0 0-18625 {}} {772 0 0 0-16866 {}}} SUCCS {{259 0 0 0-16866 {}}} CYCLES {}}
set a(0-18635) {AREA_SCORE {} NAME VEC_LOOP:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1813 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{774 0 0 0-18681 {}}} SUCCS {{259 0 0 0-18636 {}} {130 0 0 0-18680 {}} {256 0 0 0-18681 {}}} CYCLES {}}
set a(0-18636) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#29)(9-2) TYPE READSLICE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1814 LOC {0 1.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{259 0 0 0-18635 {}}} SUCCS {{258 0 0 0-18640 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18637) {AREA_SCORE {} NAME COMP_LOOP:k:asn#113 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1815 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {} SUCCS {{259 0 0 0-18638 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18638) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#114 TYPE READSLICE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1816 LOC {0 1.0 1 0.0 1 0.0 1 0.34312499999999996} PREDS {{259 0 0 0-18637 {}}} SUCCS {{259 0 0 0-18639 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18639) {AREA_SCORE {} NAME VEC_LOOP:conc#56 TYPE CONCATENATE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1817 LOC {0 1.0 1 0.34312499999999996 1 0.34312499999999996 1 0.34312499999999996} PREDS {{259 0 0 0-18638 {}}} SUCCS {{259 0 0 0-18640 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18640) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME VEC_LOOP:acc#24 TYPE ACCU DELAY {1.01 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1818 LOC {1 0.0 1 0.34312499999999996 1 0.34312499999999996 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18639 {}} {258 0 0 0-18636 {}}} SUCCS {{258 0 0 0-18643 {}} {258 0 0 0-18661 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18641) {AREA_SCORE {} NAME VEC_LOOP:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1819 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-18681 {}}} SUCCS {{259 0 0 0-18642 {}} {130 0 0 0-18680 {}} {256 0 0 0-18681 {}}} CYCLES {}}
set a(0-18642) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#29)(1-0)#1 TYPE READSLICE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1820 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-18641 {}}} SUCCS {{259 0 0 0-18643 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18643) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1821 LOC {1 0.125625 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-18642 {}} {258 0 0 0-18640 {}}} SUCCS {{259 0 3.750 0-18644 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18644) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#56 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1822 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18643 {}} {774 0 3.750 0-18675 {}} {774 0 3.750 0-18662 {}}} SUCCS {{258 0 0 0-18654 {}} {256 0 0 0-18662 {}} {258 0 0 0-18664 {}} {256 0 0 0-18675 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18645) {AREA_SCORE {} NAME COMP_LOOP:k:asn#114 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1823 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18646 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18646) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#115 TYPE READSLICE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1824 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18645 {}}} SUCCS {{259 0 0 0-18647 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18647) {AREA_SCORE {} NAME VEC_LOOP:conc#57 TYPE CONCATENATE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1825 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18646 {}}} SUCCS {{258 0 0 0-18649 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18648) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1826 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18649 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18649) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#54 TYPE ACCU DELAY {1.03 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1827 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18648 {}} {258 0 0 0-18647 {}}} SUCCS {{258 0 0 0-18652 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18650) {AREA_SCORE {} NAME VEC_LOOP:j:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1828 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18681 {}}} SUCCS {{259 0 0 0-18651 {}} {130 0 0 0-18680 {}} {256 0 0 0-18681 {}}} CYCLES {}}
set a(0-18651) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1829 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18650 {}}} SUCCS {{259 0 0 0-18652 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18652) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-29:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1830 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18651 {}} {258 0 0 0-18649 {}}} SUCCS {{259 0 3.750 0-18653 {}} {258 0 3.750 0-18675 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18653) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#57 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1831 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18652 {}} {774 0 3.750 0-18675 {}} {774 0 3.750 0-18662 {}}} SUCCS {{259 0 0 0-18654 {}} {256 0 0 0-18662 {}} {258 0 0 0-18663 {}} {256 0 0 0-18675 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18654) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-29:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1832 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18653 {}} {258 0 0 0-18644 {}}} SUCCS {{259 0 0 0-18655 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18655) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.base TYPE {C-CORE PORT} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1833 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18654 {}} {128 0 0 0-18657 {}}} SUCCS {{258 0 0 0-18657 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18656) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.m TYPE {C-CORE PORT} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1834 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18657 {}}} SUCCS {{259 0 0 0-18657 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18657) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-29:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1835 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18656 {}} {258 0 0 0-18655 {}}} SUCCS {{128 0 0 0-18655 {}} {128 0 0 0-18656 {}} {259 0 0 0-18658 {}}} CYCLES {}}
set a(0-18658) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.return TYPE {C-CORE PORT} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1836 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18657 {}}} SUCCS {{258 0 3.750 0-18662 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18659) {AREA_SCORE {} NAME VEC_LOOP:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1837 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-18681 {}}} SUCCS {{259 0 0 0-18660 {}} {130 0 0 0-18680 {}} {256 0 0 0-18681 {}}} CYCLES {}}
set a(0-18660) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#29)(1-0) TYPE READSLICE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1838 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18659 {}}} SUCCS {{259 0 0 0-18661 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18661) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1839 LOC {1 0.125625 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18660 {}} {258 0 0 0-18640 {}}} SUCCS {{259 0 3.750 0-18662 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18662) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#56 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1840 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18662 {}} {259 0 3.750 0-18661 {}} {258 0 3.750 0-18658 {}} {256 0 0 0-18653 {}} {256 0 0 0-18644 {}} {774 0 0 0-18675 {}}} SUCCS {{774 0 3.750 0-18644 {}} {774 0 3.750 0-18653 {}} {774 0 0 0-18662 {}} {258 0 0 0-18675 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18663) {AREA_SCORE {} NAME COMP_LOOP-29:factor2:not TYPE NOT PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1841 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18653 {}}} SUCCS {{259 0 0 0-18664 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18664) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-29:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1842 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18663 {}} {258 0 0 0-18644 {}}} SUCCS {{259 0 0 0-18665 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18665) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1843 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18664 {}} {128 0 0 0-18667 {}}} SUCCS {{258 0 0 0-18667 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18666) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1844 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18667 {}}} SUCCS {{259 0 0 0-18667 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18667) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-29:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1845 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18666 {}} {258 0 0 0-18665 {}}} SUCCS {{128 0 0 0-18665 {}} {128 0 0 0-18666 {}} {259 0 0 0-18668 {}}} CYCLES {}}
set a(0-18668) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1846 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18667 {}}} SUCCS {{259 0 0 0-18669 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18669) {AREA_SCORE {} NAME COMP_LOOP-29:mult.x TYPE {C-CORE PORT} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1847 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18668 {}} {128 0 0 0-18673 {}}} SUCCS {{258 0 0 0-18673 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18670) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y TYPE {C-CORE PORT} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1848 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18673 {}}} SUCCS {{258 0 0 0-18673 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18671) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y_ TYPE {C-CORE PORT} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1849 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18673 {}}} SUCCS {{258 0 0 0-18673 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18672) {AREA_SCORE {} NAME COMP_LOOP-29:mult.p TYPE {C-CORE PORT} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1850 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18673 {}}} SUCCS {{259 0 0 0-18673 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18673) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-29:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1851 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18672 {}} {258 0 0 0-18671 {}} {258 0 0 0-18670 {}} {258 0 0 0-18669 {}}} SUCCS {{128 0 0 0-18669 {}} {128 0 0 0-18670 {}} {128 0 0 0-18671 {}} {128 0 0 0-18672 {}} {259 0 0 0-18674 {}}} CYCLES {}}
set a(0-18674) {AREA_SCORE {} NAME COMP_LOOP-29:mult.return TYPE {C-CORE PORT} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1852 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18673 {}}} SUCCS {{259 0 3.750 0-18675 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18675) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#57 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1853 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18675 {}} {259 0 3.750 0-18674 {}} {258 0 0 0-18662 {}} {256 0 0 0-18653 {}} {258 0 3.750 0-18652 {}} {256 0 0 0-18644 {}}} SUCCS {{774 0 3.750 0-18644 {}} {774 0 3.750 0-18653 {}} {774 0 0 0-18662 {}} {774 0 0 0-18675 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18676) {AREA_SCORE {} NAME VEC_LOOP:j:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1854 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18681 {}}} SUCCS {{259 0 0 0-18677 {}} {130 0 0 0-18680 {}} {256 0 0 0-18681 {}}} CYCLES {}}
set a(0-18677) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1855 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18676 {}}} SUCCS {{259 0 0 0-18678 {}} {130 0 0 0-18680 {}}} CYCLES {}}
set a(0-18678) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-29:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1856 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18677 {}}} SUCCS {{259 0 0 0-18679 {}} {130 0 0 0-18680 {}} {258 0 0 0-18681 {}}} CYCLES {}}
set a(0-18679) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1857 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18678 {}}} SUCCS {{259 0 0 0-18680 {}}} CYCLES {}}
set a(0-18680) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16866 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1858 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18679 {}} {130 0 0 0-18678 {}} {130 0 0 0-18677 {}} {130 0 0 0-18676 {}} {130 0 0 0-18675 {}} {130 0 0 0-18674 {}} {130 0 0 0-18672 {}} {130 0 0 0-18671 {}} {130 0 0 0-18670 {}} {130 0 0 0-18669 {}} {130 0 0 0-18668 {}} {130 0 0 0-18666 {}} {130 0 0 0-18665 {}} {130 0 0 0-18664 {}} {130 0 0 0-18663 {}} {130 0 0 0-18662 {}} {130 0 0 0-18661 {}} {130 0 0 0-18660 {}} {130 0 0 0-18659 {}} {130 0 0 0-18658 {}} {130 0 0 0-18656 {}} {130 0 0 0-18655 {}} {130 0 0 0-18654 {}} {130 0 0 0-18653 {}} {130 0 0 0-18652 {}} {130 0 0 0-18651 {}} {130 0 0 0-18650 {}} {130 0 0 0-18649 {}} {130 0 0 0-18648 {}} {130 0 0 0-18647 {}} {130 0 0 0-18646 {}} {130 0 0 0-18645 {}} {130 0 0 0-18644 {}} {130 0 0 0-18643 {}} {130 0 0 0-18642 {}} {130 0 0 0-18641 {}} {130 0 0 0-18640 {}} {130 0 0 0-18639 {}} {130 0 0 0-18638 {}} {130 0 0 0-18637 {}} {130 0 0 0-18636 {}} {130 0 0 0-18635 {}}} SUCCS {{129 0 0 0-18681 {}}} CYCLES {}}
set a(0-18681) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#29.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16866 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18681 {}} {129 0 0 0-18680 {}} {258 0 0 0-18678 {}} {256 0 0 0-18676 {}} {256 0 0 0-18659 {}} {256 0 0 0-18650 {}} {256 0 0 0-18641 {}} {256 0 0 0-18635 {}}} SUCCS {{774 0 0 0-18635 {}} {774 0 0 0-18641 {}} {774 0 0 0-18650 {}} {774 0 0 0-18659 {}} {774 0 0 0-18676 {}} {772 0 0 0-18681 {}}} CYCLES {}}
set a(0-16866) {CHI {0-18635 0-18636 0-18637 0-18638 0-18639 0-18640 0-18641 0-18642 0-18643 0-18644 0-18645 0-18646 0-18647 0-18648 0-18649 0-18650 0-18651 0-18652 0-18653 0-18654 0-18655 0-18656 0-18657 0-18658 0-18659 0-18660 0-18661 0-18662 0-18663 0-18664 0-18665 0-18666 0-18667 0-18668 0-18669 0-18670 0-18671 0-18672 0-18673 0-18674 0-18675 0-18676 0-18677 0-18678 0-18679 0-18680 0-18681} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-29:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1859 LOC {31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-18634 {}} {258 0 0 0-18633 {}} {130 0 0 0-18632 {}} {258 0 0 0-18631 {}} {130 0 0 0-18630 {}} {130 0 0 0-18629 {}} {130 0 0 0-18628 {}} {130 0 0 0-18627 {}} {130 0 0 0-18626 {}} {64 0 0 0-18625 {}} {64 0 0 0-16865 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18634 {}} {131 0 0 0-18682 {}} {130 0 0 0-18683 {}} {130 0 0 0-18684 {}} {130 0 0 0-18685 {}} {130 0 0 0-18686 {}} {130 0 0 0-18687 {}} {130 0 0 0-18688 {}} {130 0 0 0-18689 {}} {130 0 0 0-18690 {}} {130 0 0 0-18691 {}} {64 0 0 0-16867 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18682) {AREA_SCORE {} NAME COMP_LOOP-30:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1860 LOC {31 1.0 32 0.8687499999999999 32 0.8687499999999999 32 0.8687499999999999} PREDS {{131 0 0 0-16866 {}}} SUCCS {{259 0 0 0-18683 {}} {130 0 0 0-18691 {}}} CYCLES {}}
set a(0-18683) {AREA_SCORE {} NAME COMP_LOOP-30:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1861 LOC {31 1.0 32 0.8687499999999999 32 0.8687499999999999 32 0.8687499999999999} PREDS {{259 0 0 0-18682 {}} {130 0 0 0-16866 {}}} SUCCS {{259 0 0 0-18684 {}} {130 0 0 0-18691 {}}} CYCLES {}}
set a(0-18684) {AREA_SCORE {} NAME COMP_LOOP-30:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1862 LOC {31 1.0 32 0.8687499999999999 32 0.8687499999999999 32 0.8687499999999999} PREDS {{259 0 0 0-18683 {}} {130 0 0 0-16866 {}}} SUCCS {{258 0 0 0-18688 {}} {130 0 0 0-18691 {}}} CYCLES {}}
set a(0-18685) {AREA_SCORE {} NAME COMP_LOOP:k:asn#115 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1863 LOC {31 1.0 32 0.0 32 0.0 32 0.0 32 0.8687499999999999} PREDS {{130 0 0 0-16866 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18686 {}} {130 0 0 0-18691 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18686) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#116 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1864 LOC {31 1.0 32 0.0 32 0.0 32 0.8687499999999999} PREDS {{259 0 0 0-18685 {}} {130 0 0 0-16866 {}}} SUCCS {{259 0 0 0-18687 {}} {130 0 0 0-18691 {}}} CYCLES {}}
set a(0-18687) {AREA_SCORE {} NAME COMP_LOOP:conc#87 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1865 LOC {31 1.0 32 0.8687499999999999 32 0.8687499999999999 32 0.8687499999999999} PREDS {{259 0 0 0-18686 {}} {130 0 0 0-16866 {}}} SUCCS {{259 0 0 0-18688 {}} {130 0 0 0-18691 {}}} CYCLES {}}
set a(0-18688) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-30:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1866 LOC {32 0.0 32 0.8687499999999999 32 0.8687499999999999 32 0.9999998749999999 32 0.9999998749999999} PREDS {{259 0 0 0-18687 {}} {258 0 0 0-18684 {}} {130 0 0 0-16866 {}}} SUCCS {{259 0 0 0-18689 {}} {130 0 0 0-18691 {}}} CYCLES {}}
set a(0-18689) {AREA_SCORE {} NAME COMP_LOOP-30:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1867 LOC {32 0.13125 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-18688 {}} {130 0 0 0-16866 {}}} SUCCS {{259 0 0 0-18690 {}} {130 0 0 0-18691 {}}} CYCLES {}}
set a(0-18690) {AREA_SCORE {} NAME COMP_LOOP-30:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1868 LOC {32 0.13125 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-18689 {}} {130 0 0 0-16866 {}}} SUCCS {{259 0 0 0-18691 {}}} CYCLES {}}
set a(0-18691) {AREA_SCORE {} NAME COMP_LOOP-30:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1869 LOC {32 0.13125 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-18690 {}} {130 0 0 0-18689 {}} {130 0 0 0-18688 {}} {130 0 0 0-18687 {}} {130 0 0 0-18686 {}} {130 0 0 0-18685 {}} {130 0 0 0-18684 {}} {130 0 0 0-18683 {}} {130 0 0 0-18682 {}} {130 0 0 0-16866 {}}} SUCCS {{128 0 0 0-18698 {}} {64 0 0 0-16867 {}}} CYCLES {}}
set a(0-18692) {AREA_SCORE {} NAME COMP_LOOP:k:asn#116 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1870 LOC {0 1.0 29 0.0 29 0.0 29 0.0 31 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18693 {}} {130 0 0 0-16867 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18693) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#117 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1871 LOC {0 1.0 29 0.0 29 0.0 31 0.0046844} PREDS {{259 0 0 0-18692 {}}} SUCCS {{259 0 0 0-18694 {}} {130 0 0 0-16867 {}}} CYCLES {}}
set a(0-18694) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#29 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1872 LOC {0 1.0 29 0.5359343999999999 29 0.5359343999999999 31 0.0046844} PREDS {{259 0 0 0-18693 {}}} SUCCS {{259 0 0 0-18695 {}} {130 0 0 0-16867 {}}} CYCLES {}}
set a(0-18695) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-30:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1873 LOC {1 0.18687499999999999 29 0.5359343999999999 29 0.5359343999999999 29 0.9999998774999999 31 0.46874987749999997} PREDS {{259 0 0 0-18694 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-18696 {}} {258 0 3.750 0-18697 {}} {130 0 0 0-16867 {}}} CYCLES {}}
set a(0-18696) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1874 LOC {2 1.0 31 0.95 31 1.0 32 0.2999998749999999 32 0.2999998749999999} PREDS {{259 0 3.750 0-18695 {}}} SUCCS {{258 0 0 0-16867 {}}} CYCLES {}}
set a(0-18697) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1875 LOC {2 1.0 31 0.95 31 1.0 32 0.2999998749999999 32 0.2999998749999999} PREDS {{258 0 3.750 0-18695 {}}} SUCCS {{258 0 0 0-16867 {}}} CYCLES {}}
set a(0-18698) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1876 LOC {32 0.0 32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{128 0 0 0-18691 {}} {772 0 0 0-16867 {}}} SUCCS {{259 0 0 0-16867 {}}} CYCLES {}}
set a(0-18699) {AREA_SCORE {} NAME VEC_LOOP:j:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1877 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18739 {}}} SUCCS {{259 0 0 0-18700 {}} {130 0 0 0-18738 {}} {256 0 0 0-18739 {}}} CYCLES {}}
set a(0-18700) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1878 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18699 {}}} SUCCS {{258 0 0 0-18704 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18701) {AREA_SCORE {} NAME COMP_LOOP:k:asn#117 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1879 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-18702 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18702) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#118 TYPE READSLICE PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1880 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18701 {}}} SUCCS {{259 0 0 0-18703 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18703) {AREA_SCORE {} NAME VEC_LOOP:conc#58 TYPE CONCATENATE PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1881 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-18702 {}}} SUCCS {{259 0 0 0-18704 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18704) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1882 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18703 {}} {258 0 0 0-18700 {}}} SUCCS {{259 0 3.750 0-18705 {}} {258 0 3.750 0-18720 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18705) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#58 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1883 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18704 {}} {774 0 3.750 0-18733 {}} {774 0 3.750 0-18720 {}}} SUCCS {{258 0 0 0-18715 {}} {256 0 0 0-18720 {}} {258 0 0 0-18722 {}} {256 0 0 0-18733 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18706) {AREA_SCORE {} NAME COMP_LOOP:k:asn#118 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1884 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18707 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18707) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#119 TYPE READSLICE PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1885 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18706 {}}} SUCCS {{259 0 0 0-18708 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18708) {AREA_SCORE {} NAME VEC_LOOP:conc#59 TYPE CONCATENATE PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1886 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18707 {}}} SUCCS {{258 0 0 0-18710 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18709) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1887 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18710 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18710) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#55 TYPE ACCU DELAY {1.03 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1888 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18709 {}} {258 0 0 0-18708 {}}} SUCCS {{258 0 0 0-18713 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18711) {AREA_SCORE {} NAME VEC_LOOP:j:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1889 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18739 {}}} SUCCS {{259 0 0 0-18712 {}} {130 0 0 0-18738 {}} {256 0 0 0-18739 {}}} CYCLES {}}
set a(0-18712) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1890 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18711 {}}} SUCCS {{259 0 0 0-18713 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18713) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1891 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18712 {}} {258 0 0 0-18710 {}}} SUCCS {{259 0 3.750 0-18714 {}} {258 0 3.750 0-18733 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18714) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#59 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1892 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18713 {}} {774 0 3.750 0-18733 {}} {774 0 3.750 0-18720 {}}} SUCCS {{259 0 0 0-18715 {}} {256 0 0 0-18720 {}} {258 0 0 0-18721 {}} {256 0 0 0-18733 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18715) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-30:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1893 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18714 {}} {258 0 0 0-18705 {}}} SUCCS {{259 0 0 0-18716 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18716) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.base TYPE {C-CORE PORT} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1894 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18715 {}} {128 0 0 0-18718 {}}} SUCCS {{258 0 0 0-18718 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18717) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.m TYPE {C-CORE PORT} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1895 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18718 {}}} SUCCS {{259 0 0 0-18718 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18718) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-30:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1896 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18717 {}} {258 0 0 0-18716 {}}} SUCCS {{128 0 0 0-18716 {}} {128 0 0 0-18717 {}} {259 0 0 0-18719 {}}} CYCLES {}}
set a(0-18719) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.return TYPE {C-CORE PORT} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1897 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18718 {}}} SUCCS {{259 0 3.750 0-18720 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18720) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#58 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1898 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18720 {}} {259 0 3.750 0-18719 {}} {256 0 0 0-18714 {}} {256 0 0 0-18705 {}} {258 0 3.750 0-18704 {}} {774 0 0 0-18733 {}}} SUCCS {{774 0 3.750 0-18705 {}} {774 0 3.750 0-18714 {}} {774 0 0 0-18720 {}} {258 0 0 0-18733 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18721) {AREA_SCORE {} NAME COMP_LOOP-30:factor2:not TYPE NOT PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1899 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18714 {}}} SUCCS {{259 0 0 0-18722 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18722) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-30:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1900 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18721 {}} {258 0 0 0-18705 {}}} SUCCS {{259 0 0 0-18723 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18723) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1901 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18722 {}} {128 0 0 0-18725 {}}} SUCCS {{258 0 0 0-18725 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18724) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1902 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18725 {}}} SUCCS {{259 0 0 0-18725 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18725) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-30:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1903 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18724 {}} {258 0 0 0-18723 {}}} SUCCS {{128 0 0 0-18723 {}} {128 0 0 0-18724 {}} {259 0 0 0-18726 {}}} CYCLES {}}
set a(0-18726) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1904 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18725 {}}} SUCCS {{259 0 0 0-18727 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18727) {AREA_SCORE {} NAME COMP_LOOP-30:mult.x TYPE {C-CORE PORT} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1905 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18726 {}} {128 0 0 0-18731 {}}} SUCCS {{258 0 0 0-18731 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18728) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y TYPE {C-CORE PORT} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1906 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18731 {}}} SUCCS {{258 0 0 0-18731 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18729) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y_ TYPE {C-CORE PORT} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1907 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18731 {}}} SUCCS {{258 0 0 0-18731 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18730) {AREA_SCORE {} NAME COMP_LOOP-30:mult.p TYPE {C-CORE PORT} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1908 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18731 {}}} SUCCS {{259 0 0 0-18731 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18731) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-30:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1909 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18730 {}} {258 0 0 0-18729 {}} {258 0 0 0-18728 {}} {258 0 0 0-18727 {}}} SUCCS {{128 0 0 0-18727 {}} {128 0 0 0-18728 {}} {128 0 0 0-18729 {}} {128 0 0 0-18730 {}} {259 0 0 0-18732 {}}} CYCLES {}}
set a(0-18732) {AREA_SCORE {} NAME COMP_LOOP-30:mult.return TYPE {C-CORE PORT} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1910 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18731 {}}} SUCCS {{259 0 3.750 0-18733 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18733) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#59 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1911 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18733 {}} {259 0 3.750 0-18732 {}} {258 0 0 0-18720 {}} {256 0 0 0-18714 {}} {258 0 3.750 0-18713 {}} {256 0 0 0-18705 {}}} SUCCS {{774 0 3.750 0-18705 {}} {774 0 3.750 0-18714 {}} {774 0 0 0-18720 {}} {774 0 0 0-18733 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18734) {AREA_SCORE {} NAME VEC_LOOP:j:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1912 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18739 {}}} SUCCS {{259 0 0 0-18735 {}} {130 0 0 0-18738 {}} {256 0 0 0-18739 {}}} CYCLES {}}
set a(0-18735) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1913 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18734 {}}} SUCCS {{259 0 0 0-18736 {}} {130 0 0 0-18738 {}}} CYCLES {}}
set a(0-18736) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-30:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1914 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18735 {}}} SUCCS {{259 0 0 0-18737 {}} {130 0 0 0-18738 {}} {258 0 0 0-18739 {}}} CYCLES {}}
set a(0-18737) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1915 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18736 {}}} SUCCS {{259 0 0 0-18738 {}}} CYCLES {}}
set a(0-18738) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16867 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1916 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18737 {}} {130 0 0 0-18736 {}} {130 0 0 0-18735 {}} {130 0 0 0-18734 {}} {130 0 0 0-18733 {}} {130 0 0 0-18732 {}} {130 0 0 0-18730 {}} {130 0 0 0-18729 {}} {130 0 0 0-18728 {}} {130 0 0 0-18727 {}} {130 0 0 0-18726 {}} {130 0 0 0-18724 {}} {130 0 0 0-18723 {}} {130 0 0 0-18722 {}} {130 0 0 0-18721 {}} {130 0 0 0-18720 {}} {130 0 0 0-18719 {}} {130 0 0 0-18717 {}} {130 0 0 0-18716 {}} {130 0 0 0-18715 {}} {130 0 0 0-18714 {}} {130 0 0 0-18713 {}} {130 0 0 0-18712 {}} {130 0 0 0-18711 {}} {130 0 0 0-18710 {}} {130 0 0 0-18709 {}} {130 0 0 0-18708 {}} {130 0 0 0-18707 {}} {130 0 0 0-18706 {}} {130 0 0 0-18705 {}} {130 0 0 0-18704 {}} {130 0 0 0-18703 {}} {130 0 0 0-18702 {}} {130 0 0 0-18701 {}} {130 0 0 0-18700 {}} {130 0 0 0-18699 {}}} SUCCS {{129 0 0 0-18739 {}}} CYCLES {}}
set a(0-18739) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#30.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16867 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18739 {}} {129 0 0 0-18738 {}} {258 0 0 0-18736 {}} {256 0 0 0-18734 {}} {256 0 0 0-18711 {}} {256 0 0 0-18699 {}}} SUCCS {{774 0 0 0-18699 {}} {774 0 0 0-18711 {}} {774 0 0 0-18734 {}} {772 0 0 0-18739 {}}} CYCLES {}}
set a(0-16867) {CHI {0-18699 0-18700 0-18701 0-18702 0-18703 0-18704 0-18705 0-18706 0-18707 0-18708 0-18709 0-18710 0-18711 0-18712 0-18713 0-18714 0-18715 0-18716 0-18717 0-18718 0-18719 0-18720 0-18721 0-18722 0-18723 0-18724 0-18725 0-18726 0-18727 0-18728 0-18729 0-18730 0-18731 0-18732 0-18733 0-18734 0-18735 0-18736 0-18737 0-18738 0-18739} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-30:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1917 LOC {32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-18698 {}} {258 0 0 0-18697 {}} {258 0 0 0-18696 {}} {130 0 0 0-18695 {}} {130 0 0 0-18694 {}} {130 0 0 0-18693 {}} {130 0 0 0-18692 {}} {64 0 0 0-18691 {}} {64 0 0 0-16866 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18698 {}} {131 0 0 0-18740 {}} {130 0 0 0-18741 {}} {130 0 0 0-18742 {}} {130 0 0 0-18743 {}} {130 0 0 0-18744 {}} {130 0 0 0-18745 {}} {130 0 0 0-18746 {}} {130 0 0 0-18747 {}} {130 0 0 0-18748 {}} {130 0 0 0-18749 {}} {64 0 0 0-16868 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18740) {AREA_SCORE {} NAME COMP_LOOP-31:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1918 LOC {32 1.0 33 0.8687499999999999 33 0.8687499999999999 33 0.8687499999999999} PREDS {{131 0 0 0-16867 {}}} SUCCS {{259 0 0 0-18741 {}} {130 0 0 0-18749 {}}} CYCLES {}}
set a(0-18741) {AREA_SCORE {} NAME COMP_LOOP-31:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1919 LOC {32 1.0 33 0.8687499999999999 33 0.8687499999999999 33 0.8687499999999999} PREDS {{259 0 0 0-18740 {}} {130 0 0 0-16867 {}}} SUCCS {{259 0 0 0-18742 {}} {130 0 0 0-18749 {}}} CYCLES {}}
set a(0-18742) {AREA_SCORE {} NAME COMP_LOOP-31:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1920 LOC {32 1.0 33 0.8687499999999999 33 0.8687499999999999 33 0.8687499999999999} PREDS {{259 0 0 0-18741 {}} {130 0 0 0-16867 {}}} SUCCS {{258 0 0 0-18746 {}} {130 0 0 0-18749 {}}} CYCLES {}}
set a(0-18743) {AREA_SCORE {} NAME COMP_LOOP:k:asn#119 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1921 LOC {32 1.0 33 0.0 33 0.0 33 0.0 33 0.8687499999999999} PREDS {{130 0 0 0-16867 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18744 {}} {130 0 0 0-18749 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18744) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#120 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1922 LOC {32 1.0 33 0.0 33 0.0 33 0.8687499999999999} PREDS {{259 0 0 0-18743 {}} {130 0 0 0-16867 {}}} SUCCS {{259 0 0 0-18745 {}} {130 0 0 0-18749 {}}} CYCLES {}}
set a(0-18745) {AREA_SCORE {} NAME COMP_LOOP:conc#90 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1923 LOC {32 1.0 33 0.8687499999999999 33 0.8687499999999999 33 0.8687499999999999} PREDS {{259 0 0 0-18744 {}} {130 0 0 0-16867 {}}} SUCCS {{259 0 0 0-18746 {}} {130 0 0 0-18749 {}}} CYCLES {}}
set a(0-18746) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-31:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1924 LOC {33 0.0 33 0.8687499999999999 33 0.8687499999999999 33 0.9999998749999999 33 0.9999998749999999} PREDS {{259 0 0 0-18745 {}} {258 0 0 0-18742 {}} {130 0 0 0-16867 {}}} SUCCS {{259 0 0 0-18747 {}} {130 0 0 0-18749 {}}} CYCLES {}}
set a(0-18747) {AREA_SCORE {} NAME COMP_LOOP-31:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1925 LOC {33 0.13125 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-18746 {}} {130 0 0 0-16867 {}}} SUCCS {{259 0 0 0-18748 {}} {130 0 0 0-18749 {}}} CYCLES {}}
set a(0-18748) {AREA_SCORE {} NAME COMP_LOOP-31:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1926 LOC {33 0.13125 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-18747 {}} {130 0 0 0-16867 {}}} SUCCS {{259 0 0 0-18749 {}}} CYCLES {}}
set a(0-18749) {AREA_SCORE {} NAME COMP_LOOP-31:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1927 LOC {33 0.13125 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-18748 {}} {130 0 0 0-18747 {}} {130 0 0 0-18746 {}} {130 0 0 0-18745 {}} {130 0 0 0-18744 {}} {130 0 0 0-18743 {}} {130 0 0 0-18742 {}} {130 0 0 0-18741 {}} {130 0 0 0-18740 {}} {130 0 0 0-16867 {}}} SUCCS {{128 0 0 0-18758 {}} {64 0 0 0-16868 {}}} CYCLES {}}
set a(0-18750) {AREA_SCORE {} NAME COMP_LOOP:k:asn#120 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1928 LOC {0 1.0 30 0.0 30 0.0 30 0.0 32 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18751 {}} {130 0 0 0-16868 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18751) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#121 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1929 LOC {0 1.0 30 0.0 30 0.0 32 0.0046844} PREDS {{259 0 0 0-18750 {}}} SUCCS {{259 0 0 0-18752 {}} {130 0 0 0-16868 {}}} CYCLES {}}
set a(0-18752) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#30 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1930 LOC {0 1.0 30 0.5359343999999999 30 0.5359343999999999 32 0.0046844} PREDS {{259 0 0 0-18751 {}}} SUCCS {{259 0 0 0-18753 {}} {130 0 0 0-16868 {}}} CYCLES {}}
set a(0-18753) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-31:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1931 LOC {1 0.18687499999999999 30 0.5359343999999999 30 0.5359343999999999 30 0.9999998774999999 32 0.46874987749999997} PREDS {{259 0 0 0-18752 {}} {258 0 0 0-17010 {}}} SUCCS {{259 0 0 0-18754 {}} {258 0 0 0-18756 {}} {130 0 0 0-16868 {}}} CYCLES {}}
set a(0-18754) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#77 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1932 LOC {1 0.6509406 32 0.46875 32 0.46875 32 0.46875} PREDS {{259 0 0 0-18753 {}}} SUCCS {{259 0 3.750 0-18755 {}} {130 0 0 0-16868 {}}} CYCLES {}}
set a(0-18755) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1933 LOC {2 1.0 32 0.95 32 1.0 33 0.2999998749999999 33 0.2999998749999999} PREDS {{259 0 3.750 0-18754 {}}} SUCCS {{258 0 0 0-16868 {}}} CYCLES {}}
set a(0-18756) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#15 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1934 LOC {1 0.6509406 32 0.46875 32 0.46875 32 0.46875} PREDS {{258 0 0 0-18753 {}}} SUCCS {{259 0 3.750 0-18757 {}} {130 0 0 0-16868 {}}} CYCLES {}}
set a(0-18757) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1935 LOC {2 1.0 32 0.95 32 1.0 33 0.2999998749999999 33 0.2999998749999999} PREDS {{259 0 3.750 0-18756 {}}} SUCCS {{258 0 0 0-16868 {}}} CYCLES {}}
set a(0-18758) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1936 LOC {33 0.0 33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{128 0 0 0-18749 {}} {772 0 0 0-16868 {}}} SUCCS {{259 0 0 0-16868 {}}} CYCLES {}}
set a(0-18759) {AREA_SCORE {} NAME VEC_LOOP:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1937 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {{774 0 0 0-18805 {}}} SUCCS {{259 0 0 0-18760 {}} {130 0 0 0-18804 {}} {256 0 0 0-18805 {}}} CYCLES {}}
set a(0-18760) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#31)(9-1) TYPE READSLICE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1938 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-18759 {}}} SUCCS {{258 0 0 0-18764 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18761) {AREA_SCORE {} NAME COMP_LOOP:k:asn#121 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1939 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.34125} PREDS {} SUCCS {{259 0 0 0-18762 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18762) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#122 TYPE READSLICE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1940 LOC {0 1.0 1 0.0 1 0.0 1 0.34125} PREDS {{259 0 0 0-18761 {}}} SUCCS {{259 0 0 0-18763 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18763) {AREA_SCORE {} NAME VEC_LOOP:conc#60 TYPE CONCATENATE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1941 LOC {0 1.0 1 0.34125 1 0.34125 1 0.34125} PREDS {{259 0 0 0-18762 {}}} SUCCS {{259 0 0 0-18764 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18764) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#25 TYPE ACCU DELAY {1.02 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1942 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18763 {}} {258 0 0 0-18760 {}}} SUCCS {{258 0 0 0-18767 {}} {258 0 0 0-18785 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18765) {AREA_SCORE {} NAME VEC_LOOP:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1943 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.46875} PREDS {{774 0 0 0-18805 {}}} SUCCS {{259 0 0 0-18766 {}} {130 0 0 0-18804 {}} {256 0 0 0-18805 {}}} CYCLES {}}
set a(0-18766) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#31)(0)#1 TYPE READSLICE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1944 LOC {0 1.0 1 0.0 1 0.0 1 0.46875} PREDS {{259 0 0 0-18765 {}}} SUCCS {{259 0 0 0-18767 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18767) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1945 LOC {1 0.1275 1 0.46875 1 0.46875 1 0.46875} PREDS {{259 0 0 0-18766 {}} {258 0 0 0-18764 {}}} SUCCS {{259 0 3.750 0-18768 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18768) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#60 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1946 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18767 {}} {774 0 3.750 0-18799 {}} {774 0 3.750 0-18786 {}}} SUCCS {{258 0 0 0-18778 {}} {256 0 0 0-18786 {}} {258 0 0 0-18788 {}} {256 0 0 0-18799 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18769) {AREA_SCORE {} NAME COMP_LOOP:k:asn#122 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1947 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18770 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18770) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#123 TYPE READSLICE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1948 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18769 {}}} SUCCS {{259 0 0 0-18771 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18771) {AREA_SCORE {} NAME VEC_LOOP:conc#61 TYPE CONCATENATE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1949 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18770 {}}} SUCCS {{258 0 0 0-18773 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18772) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1950 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18773 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18773) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#56 TYPE ACCU DELAY {1.03 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1951 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18772 {}} {258 0 0 0-18771 {}}} SUCCS {{258 0 0 0-18776 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18774) {AREA_SCORE {} NAME VEC_LOOP:j:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1952 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18805 {}}} SUCCS {{259 0 0 0-18775 {}} {130 0 0 0-18804 {}} {256 0 0 0-18805 {}}} CYCLES {}}
set a(0-18775) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1953 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18774 {}}} SUCCS {{259 0 0 0-18776 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18776) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-31:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1954 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18775 {}} {258 0 0 0-18773 {}}} SUCCS {{259 0 3.750 0-18777 {}} {258 0 3.750 0-18799 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18777) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#61 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1955 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18776 {}} {774 0 3.750 0-18799 {}} {774 0 3.750 0-18786 {}}} SUCCS {{259 0 0 0-18778 {}} {256 0 0 0-18786 {}} {258 0 0 0-18787 {}} {256 0 0 0-18799 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18778) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-31:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1956 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18777 {}} {258 0 0 0-18768 {}}} SUCCS {{259 0 0 0-18779 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18779) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.base TYPE {C-CORE PORT} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1957 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18778 {}} {128 0 0 0-18781 {}}} SUCCS {{258 0 0 0-18781 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18780) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.m TYPE {C-CORE PORT} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1958 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18781 {}}} SUCCS {{259 0 0 0-18781 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18781) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-31:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1959 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18780 {}} {258 0 0 0-18779 {}}} SUCCS {{128 0 0 0-18779 {}} {128 0 0 0-18780 {}} {259 0 0 0-18782 {}}} CYCLES {}}
set a(0-18782) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.return TYPE {C-CORE PORT} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1960 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18781 {}}} SUCCS {{258 0 3.750 0-18786 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18783) {AREA_SCORE {} NAME VEC_LOOP:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1961 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-18805 {}}} SUCCS {{259 0 0 0-18784 {}} {130 0 0 0-18804 {}} {256 0 0 0-18805 {}}} CYCLES {}}
set a(0-18784) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(10:0)#31)(0) TYPE READSLICE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1962 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-18783 {}}} SUCCS {{259 0 0 0-18785 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18785) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1963 LOC {1 0.1275 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18784 {}} {258 0 0 0-18764 {}}} SUCCS {{259 0 3.750 0-18786 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18786) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#60 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1964 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18786 {}} {259 0 3.750 0-18785 {}} {258 0 3.750 0-18782 {}} {256 0 0 0-18777 {}} {256 0 0 0-18768 {}} {774 0 0 0-18799 {}}} SUCCS {{774 0 3.750 0-18768 {}} {774 0 3.750 0-18777 {}} {774 0 0 0-18786 {}} {258 0 0 0-18799 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18787) {AREA_SCORE {} NAME COMP_LOOP-31:factor2:not TYPE NOT PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1965 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18777 {}}} SUCCS {{259 0 0 0-18788 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18788) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-31:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1966 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18787 {}} {258 0 0 0-18768 {}}} SUCCS {{259 0 0 0-18789 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18789) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1967 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18788 {}} {128 0 0 0-18791 {}}} SUCCS {{258 0 0 0-18791 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18790) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1968 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18791 {}}} SUCCS {{259 0 0 0-18791 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18791) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-31:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1969 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18790 {}} {258 0 0 0-18789 {}}} SUCCS {{128 0 0 0-18789 {}} {128 0 0 0-18790 {}} {259 0 0 0-18792 {}}} CYCLES {}}
set a(0-18792) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1970 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18791 {}}} SUCCS {{259 0 0 0-18793 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18793) {AREA_SCORE {} NAME COMP_LOOP-31:mult.x TYPE {C-CORE PORT} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1971 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18792 {}} {128 0 0 0-18797 {}}} SUCCS {{258 0 0 0-18797 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18794) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y TYPE {C-CORE PORT} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1972 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18797 {}}} SUCCS {{258 0 0 0-18797 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18795) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y_ TYPE {C-CORE PORT} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1973 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18797 {}}} SUCCS {{258 0 0 0-18797 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18796) {AREA_SCORE {} NAME COMP_LOOP-31:mult.p TYPE {C-CORE PORT} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1974 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18797 {}}} SUCCS {{259 0 0 0-18797 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18797) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-31:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1975 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18796 {}} {258 0 0 0-18795 {}} {258 0 0 0-18794 {}} {258 0 0 0-18793 {}}} SUCCS {{128 0 0 0-18793 {}} {128 0 0 0-18794 {}} {128 0 0 0-18795 {}} {128 0 0 0-18796 {}} {259 0 0 0-18798 {}}} CYCLES {}}
set a(0-18798) {AREA_SCORE {} NAME COMP_LOOP-31:mult.return TYPE {C-CORE PORT} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1976 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18797 {}}} SUCCS {{259 0 3.750 0-18799 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18799) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#61 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1977 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18799 {}} {259 0 3.750 0-18798 {}} {258 0 0 0-18786 {}} {256 0 0 0-18777 {}} {258 0 3.750 0-18776 {}} {256 0 0 0-18768 {}}} SUCCS {{774 0 3.750 0-18768 {}} {774 0 3.750 0-18777 {}} {774 0 0 0-18786 {}} {774 0 0 0-18799 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18800) {AREA_SCORE {} NAME VEC_LOOP:j:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1978 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18805 {}}} SUCCS {{259 0 0 0-18801 {}} {130 0 0 0-18804 {}} {256 0 0 0-18805 {}}} CYCLES {}}
set a(0-18801) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1979 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18800 {}}} SUCCS {{259 0 0 0-18802 {}} {130 0 0 0-18804 {}}} CYCLES {}}
set a(0-18802) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-31:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1980 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18801 {}}} SUCCS {{259 0 0 0-18803 {}} {130 0 0 0-18804 {}} {258 0 0 0-18805 {}}} CYCLES {}}
set a(0-18803) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1981 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18802 {}}} SUCCS {{259 0 0 0-18804 {}}} CYCLES {}}
set a(0-18804) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16868 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1982 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18803 {}} {130 0 0 0-18802 {}} {130 0 0 0-18801 {}} {130 0 0 0-18800 {}} {130 0 0 0-18799 {}} {130 0 0 0-18798 {}} {130 0 0 0-18796 {}} {130 0 0 0-18795 {}} {130 0 0 0-18794 {}} {130 0 0 0-18793 {}} {130 0 0 0-18792 {}} {130 0 0 0-18790 {}} {130 0 0 0-18789 {}} {130 0 0 0-18788 {}} {130 0 0 0-18787 {}} {130 0 0 0-18786 {}} {130 0 0 0-18785 {}} {130 0 0 0-18784 {}} {130 0 0 0-18783 {}} {130 0 0 0-18782 {}} {130 0 0 0-18780 {}} {130 0 0 0-18779 {}} {130 0 0 0-18778 {}} {130 0 0 0-18777 {}} {130 0 0 0-18776 {}} {130 0 0 0-18775 {}} {130 0 0 0-18774 {}} {130 0 0 0-18773 {}} {130 0 0 0-18772 {}} {130 0 0 0-18771 {}} {130 0 0 0-18770 {}} {130 0 0 0-18769 {}} {130 0 0 0-18768 {}} {130 0 0 0-18767 {}} {130 0 0 0-18766 {}} {130 0 0 0-18765 {}} {130 0 0 0-18764 {}} {130 0 0 0-18763 {}} {130 0 0 0-18762 {}} {130 0 0 0-18761 {}} {130 0 0 0-18760 {}} {130 0 0 0-18759 {}}} SUCCS {{129 0 0 0-18805 {}}} CYCLES {}}
set a(0-18805) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0)#31.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16868 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18805 {}} {129 0 0 0-18804 {}} {258 0 0 0-18802 {}} {256 0 0 0-18800 {}} {256 0 0 0-18783 {}} {256 0 0 0-18774 {}} {256 0 0 0-18765 {}} {256 0 0 0-18759 {}}} SUCCS {{774 0 0 0-18759 {}} {774 0 0 0-18765 {}} {774 0 0 0-18774 {}} {774 0 0 0-18783 {}} {774 0 0 0-18800 {}} {772 0 0 0-18805 {}}} CYCLES {}}
set a(0-16868) {CHI {0-18759 0-18760 0-18761 0-18762 0-18763 0-18764 0-18765 0-18766 0-18767 0-18768 0-18769 0-18770 0-18771 0-18772 0-18773 0-18774 0-18775 0-18776 0-18777 0-18778 0-18779 0-18780 0-18781 0-18782 0-18783 0-18784 0-18785 0-18786 0-18787 0-18788 0-18789 0-18790 0-18791 0-18792 0-18793 0-18794 0-18795 0-18796 0-18797 0-18798 0-18799 0-18800 0-18801 0-18802 0-18803 0-18804 0-18805} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-31:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1983 LOC {33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-18758 {}} {258 0 0 0-18757 {}} {130 0 0 0-18756 {}} {258 0 0 0-18755 {}} {130 0 0 0-18754 {}} {130 0 0 0-18753 {}} {130 0 0 0-18752 {}} {130 0 0 0-18751 {}} {130 0 0 0-18750 {}} {64 0 0 0-18749 {}} {64 0 0 0-16867 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18758 {}} {131 0 0 0-18806 {}} {130 0 0 0-18807 {}} {130 0 0 0-18808 {}} {130 0 0 0-18809 {}} {130 0 0 0-18810 {}} {130 0 0 0-18811 {}} {130 0 0 0-18812 {}} {130 0 0 0-18813 {}} {130 0 0 0-18814 {}} {64 0 0 0-16869 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18806) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-6) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1984 LOC {33 1.0 34 0.87812505 34 0.87812505 34 0.87812505} PREDS {{131 0 0 0-16868 {}}} SUCCS {{259 0 0 0-18807 {}} {130 0 0 0-18814 {}}} CYCLES {}}
set a(0-18807) {AREA_SCORE {} NAME COMP_LOOP-32:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1985 LOC {33 1.0 34 0.87812505 34 0.87812505 34 0.87812505} PREDS {{259 0 0 0-18806 {}} {130 0 0 0-16868 {}}} SUCCS {{259 0 0 0-18808 {}} {130 0 0 0-18814 {}}} CYCLES {}}
set a(0-18808) {AREA_SCORE {} NAME COMP_LOOP-32:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1986 LOC {33 1.0 34 0.87812505 34 0.87812505 34 0.87812505} PREDS {{259 0 0 0-18807 {}} {130 0 0 0-16868 {}}} SUCCS {{258 0 0 0-18811 {}} {130 0 0 0-18814 {}}} CYCLES {}}
set a(0-18809) {AREA_SCORE {} NAME COMP_LOOP:k:asn#123 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1987 LOC {33 1.0 34 0.0 34 0.0 34 0.0 34 0.87812505} PREDS {{130 0 0 0-16868 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18810 {}} {130 0 0 0-18814 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18810) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#124 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1988 LOC {33 1.0 34 0.0 34 0.0 34 0.87812505} PREDS {{259 0 0 0-18809 {}} {130 0 0 0-16868 {}}} SUCCS {{259 0 0 0-18811 {}} {130 0 0 0-18814 {}}} CYCLES {}}
set a(0-18811) {AREA_SCORE 6.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(6,0,6,0,6) QUANTITY 1 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {0.97 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1989 LOC {34 0.0 34 0.87812505 34 0.87812505 34 0.9999999249999999 34 0.9999999249999999} PREDS {{259 0 0 0-18810 {}} {258 0 0 0-18808 {}} {130 0 0 0-16868 {}}} SUCCS {{259 0 0 0-18812 {}} {130 0 0 0-18814 {}}} CYCLES {}}
set a(0-18812) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#8)(5) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1990 LOC {34 0.12187495 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-18811 {}} {130 0 0 0-16868 {}}} SUCCS {{259 0 0 0-18813 {}} {130 0 0 0-18814 {}}} CYCLES {}}
set a(0-18813) {AREA_SCORE {} NAME COMP_LOOP-32:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1991 LOC {34 0.12187495 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-18812 {}} {130 0 0 0-16868 {}}} SUCCS {{259 0 0 0-18814 {}}} CYCLES {}}
set a(0-18814) {AREA_SCORE {} NAME COMP_LOOP-32:break(COMP_LOOP) TYPE TERMINATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1992 LOC {34 0.12187495 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-18813 {}} {130 0 0 0-18812 {}} {130 0 0 0-18811 {}} {130 0 0 0-18810 {}} {130 0 0 0-18809 {}} {130 0 0 0-18808 {}} {130 0 0 0-18807 {}} {130 0 0 0-18806 {}} {130 0 0 0-16868 {}}} SUCCS {{128 0 0 0-18821 {}} {64 0 0 0-16869 {}}} CYCLES {}}
set a(0-18815) {AREA_SCORE {} NAME COMP_LOOP:k:asn#124 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1993 LOC {0 1.0 31 0.0 31 0.0 31 0.0 33 0.0046844} PREDS {{774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18816 {}} {130 0 0 0-16869 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18816) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#125 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1994 LOC {0 1.0 31 0.0 31 0.0 33 0.0046844} PREDS {{259 0 0 0-18815 {}}} SUCCS {{259 0 0 0-18817 {}} {130 0 0 0-16869 {}}} CYCLES {}}
set a(0-18817) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#31 TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1995 LOC {0 1.0 31 0.5359343999999999 31 0.5359343999999999 33 0.0046844} PREDS {{259 0 0 0-18816 {}}} SUCCS {{259 0 0 0-18818 {}} {130 0 0 0-16869 {}}} CYCLES {}}
set a(0-18818) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-32:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1996 LOC {1 0.18687499999999999 31 0.5359343999999999 31 0.5359343999999999 31 0.9999998774999999 33 0.46874987749999997} PREDS {{259 0 0 0-18817 {}} {258 0 0 0-16951 {}}} SUCCS {{259 0 3.750 0-18819 {}} {258 0 3.750 0-18820 {}} {130 0 0 0-16869 {}}} CYCLES {}}
set a(0-18819) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1997 LOC {2 1.0 33 0.95 33 1.0 34 0.2999998749999999 34 0.2999998749999999} PREDS {{259 0 3.750 0-18818 {}}} SUCCS {{258 0 0 0-16869 {}}} CYCLES {}}
set a(0-18820) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1998 LOC {2 1.0 33 0.95 33 1.0 34 0.2999998749999999 34 0.2999998749999999} PREDS {{258 0 3.750 0-18818 {}}} SUCCS {{258 0 0 0-16869 {}}} CYCLES {}}
set a(0-18821) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-1999 LOC {34 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-18814 {}} {772 0 0 0-16869 {}}} SUCCS {{259 0 0 0-16869 {}}} CYCLES {}}
set a(0-18822) {AREA_SCORE {} NAME VEC_LOOP:j:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2000 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18862 {}}} SUCCS {{259 0 0 0-18823 {}} {130 0 0 0-18861 {}} {256 0 0 0-18862 {}}} CYCLES {}}
set a(0-18823) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2001 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18822 {}}} SUCCS {{258 0 0 0-18827 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18824) {AREA_SCORE {} NAME COMP_LOOP:k:asn#125 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2002 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {} SUCCS {{259 0 0 0-18825 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18825) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#126 TYPE READSLICE PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2003 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18824 {}}} SUCCS {{259 0 0 0-18826 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18826) {AREA_SCORE {} NAME VEC_LOOP:conc#62 TYPE CONCATENATE PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2004 LOC {0 1.0 1 0.339375 1 0.339375 1 0.339375} PREDS {{259 0 0 0-18825 {}}} SUCCS {{259 0 0 0-18827 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18827) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2005 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18826 {}} {258 0 0 0-18823 {}}} SUCCS {{259 0 3.750 0-18828 {}} {258 0 3.750 0-18843 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18828) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#62 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2006 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18827 {}} {774 0 3.750 0-18856 {}} {774 0 3.750 0-18843 {}}} SUCCS {{258 0 0 0-18838 {}} {256 0 0 0-18843 {}} {258 0 0 0-18845 {}} {256 0 0 0-18856 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18829) {AREA_SCORE {} NAME COMP_LOOP:k:asn#126 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2007 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-18830 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18830) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#127 TYPE READSLICE PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2008 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-18829 {}}} SUCCS {{259 0 0 0-18831 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18831) {AREA_SCORE {} NAME VEC_LOOP:conc#63 TYPE CONCATENATE PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2009 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-18830 {}}} SUCCS {{258 0 0 0-18833 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18832) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2010 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-18833 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18833) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#57 TYPE ACCU DELAY {1.03 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2011 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-18832 {}} {258 0 0 0-18831 {}}} SUCCS {{258 0 0 0-18836 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18834) {AREA_SCORE {} NAME VEC_LOOP:j:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2012 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-18862 {}}} SUCCS {{259 0 0 0-18835 {}} {130 0 0 0-18861 {}} {256 0 0 0-18862 {}}} CYCLES {}}
set a(0-18835) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2013 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-18834 {}}} SUCCS {{259 0 0 0-18836 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18836) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2014 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-18835 {}} {258 0 0 0-18833 {}}} SUCCS {{259 0 3.750 0-18837 {}} {258 0 3.750 0-18856 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18837) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#63 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2015 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-18836 {}} {774 0 3.750 0-18856 {}} {774 0 3.750 0-18843 {}}} SUCCS {{259 0 0 0-18838 {}} {256 0 0 0-18843 {}} {258 0 0 0-18844 {}} {256 0 0 0-18856 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18838) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-32:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2016 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-18837 {}} {258 0 0 0-18828 {}}} SUCCS {{259 0 0 0-18839 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18839) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.base TYPE {C-CORE PORT} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2017 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-18838 {}} {128 0 0 0-18841 {}}} SUCCS {{258 0 0 0-18841 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18840) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.m TYPE {C-CORE PORT} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2018 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-18841 {}}} SUCCS {{259 0 0 0-18841 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18841) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-32:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2019 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-18840 {}} {258 0 0 0-18839 {}}} SUCCS {{128 0 0 0-18839 {}} {128 0 0 0-18840 {}} {259 0 0 0-18842 {}}} CYCLES {}}
set a(0-18842) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.return TYPE {C-CORE PORT} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2020 LOC {3 0.04 3 0.46875 3 0.46875 5 0.46875} PREDS {{259 0 0 0-18841 {}}} SUCCS {{259 0 3.750 0-18843 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18843) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#62 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2021 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-18843 {}} {259 0 3.750 0-18842 {}} {256 0 0 0-18837 {}} {256 0 0 0-18828 {}} {258 0 3.750 0-18827 {}} {774 0 0 0-18856 {}}} SUCCS {{774 0 3.750 0-18828 {}} {774 0 3.750 0-18837 {}} {774 0 0 0-18843 {}} {258 0 0 0-18856 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18844) {AREA_SCORE {} NAME COMP_LOOP-32:factor2:not TYPE NOT PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2022 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-18837 {}}} SUCCS {{259 0 0 0-18845 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18845) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-32:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2023 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-18844 {}} {258 0 0 0-18828 {}}} SUCCS {{259 0 0 0-18846 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18846) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.base TYPE {C-CORE PORT} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2024 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-18845 {}} {128 0 0 0-18848 {}}} SUCCS {{258 0 0 0-18848 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18847) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.m TYPE {C-CORE PORT} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2025 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-18848 {}}} SUCCS {{259 0 0 0-18848 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18848) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-32:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2026 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-18847 {}} {258 0 0 0-18846 {}}} SUCCS {{128 0 0 0-18846 {}} {128 0 0 0-18847 {}} {259 0 0 0-18849 {}}} CYCLES {}}
set a(0-18849) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.return TYPE {C-CORE PORT} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2027 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18848 {}}} SUCCS {{259 0 0 0-18850 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18850) {AREA_SCORE {} NAME COMP_LOOP-32:mult.x TYPE {C-CORE PORT} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2028 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-18849 {}} {128 0 0 0-18854 {}}} SUCCS {{258 0 0 0-18854 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18851) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y TYPE {C-CORE PORT} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2029 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18854 {}}} SUCCS {{258 0 0 0-18854 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18852) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y_ TYPE {C-CORE PORT} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2030 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18854 {}}} SUCCS {{258 0 0 0-18854 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18853) {AREA_SCORE {} NAME COMP_LOOP-32:mult.p TYPE {C-CORE PORT} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2031 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-18854 {}}} SUCCS {{259 0 0 0-18854 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18854) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() QUANTITY 1 MULTICYCLE mult_537fa58b3c62ba07ee98ed4139c27adf70e3() MINCLKPRD 8.38 NAME COMP_LOOP-32:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2032 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-18853 {}} {258 0 0 0-18852 {}} {258 0 0 0-18851 {}} {258 0 0 0-18850 {}}} SUCCS {{128 0 0 0-18850 {}} {128 0 0 0-18851 {}} {128 0 0 0-18852 {}} {128 0 0 0-18853 {}} {259 0 0 0-18855 {}}} CYCLES {}}
set a(0-18855) {AREA_SCORE {} NAME COMP_LOOP-32:mult.return TYPE {C-CORE PORT} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2033 LOC {6 0.04 6 0.46875 6 0.46875 6 0.46875} PREDS {{259 0 0 0-18854 {}}} SUCCS {{259 0 3.750 0-18856 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18856) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#63 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2034 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-18856 {}} {259 0 3.750 0-18855 {}} {258 0 0 0-18843 {}} {256 0 0 0-18837 {}} {258 0 3.750 0-18836 {}} {256 0 0 0-18828 {}}} SUCCS {{774 0 3.750 0-18828 {}} {774 0 3.750 0-18837 {}} {774 0 0 0-18843 {}} {774 0 0 0-18856 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18857) {AREA_SCORE {} NAME VEC_LOOP:j:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2035 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{774 0 0 0-18862 {}}} SUCCS {{259 0 0 0-18858 {}} {130 0 0 0-18861 {}} {256 0 0 0-18862 {}}} CYCLES {}}
set a(0-18858) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2036 LOC {0 1.0 1 0.0 1 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-18857 {}}} SUCCS {{259 0 0 0-18859 {}} {130 0 0 0-18861 {}}} CYCLES {}}
set a(0-18859) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-32:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2037 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-18858 {}}} SUCCS {{259 0 0 0-18860 {}} {130 0 0 0-18861 {}} {258 0 0 0-18862 {}}} CYCLES {}}
set a(0-18860) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2038 LOC {1 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18859 {}}} SUCCS {{259 0 0 0-18861 {}}} CYCLES {}}
set a(0-18861) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-16869 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2039 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-18860 {}} {130 0 0 0-18859 {}} {130 0 0 0-18858 {}} {130 0 0 0-18857 {}} {130 0 0 0-18856 {}} {130 0 0 0-18855 {}} {130 0 0 0-18853 {}} {130 0 0 0-18852 {}} {130 0 0 0-18851 {}} {130 0 0 0-18850 {}} {130 0 0 0-18849 {}} {130 0 0 0-18847 {}} {130 0 0 0-18846 {}} {130 0 0 0-18845 {}} {130 0 0 0-18844 {}} {130 0 0 0-18843 {}} {130 0 0 0-18842 {}} {130 0 0 0-18840 {}} {130 0 0 0-18839 {}} {130 0 0 0-18838 {}} {130 0 0 0-18837 {}} {130 0 0 0-18836 {}} {130 0 0 0-18835 {}} {130 0 0 0-18834 {}} {130 0 0 0-18833 {}} {130 0 0 0-18832 {}} {130 0 0 0-18831 {}} {130 0 0 0-18830 {}} {130 0 0 0-18829 {}} {130 0 0 0-18828 {}} {130 0 0 0-18827 {}} {130 0 0 0-18826 {}} {130 0 0 0-18825 {}} {130 0 0 0-18824 {}} {130 0 0 0-18823 {}} {130 0 0 0-18822 {}}} SUCCS {{129 0 0 0-18862 {}}} CYCLES {}}
set a(0-18862) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16869 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-18862 {}} {129 0 0 0-18861 {}} {258 0 0 0-18859 {}} {256 0 0 0-18857 {}} {256 0 0 0-18834 {}} {256 0 0 0-18822 {}}} SUCCS {{774 0 0 0-18822 {}} {774 0 0 0-18834 {}} {774 0 0 0-18857 {}} {772 0 0 0-18862 {}}} CYCLES {}}
set a(0-16869) {CHI {0-18822 0-18823 0-18824 0-18825 0-18826 0-18827 0-18828 0-18829 0-18830 0-18831 0-18832 0-18833 0-18834 0-18835 0-18836 0-18837 0-18838 0-18839 0-18840 0-18841 0-18842 0-18843 0-18844 0-18845 0-18846 0-18847 0-18848 0-18849 0-18850 0-18851 0-18852 0-18853 0-18854 0-18855 0-18856 0-18857 0-18858 0-18859 0-18860 0-18861 0-18862} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2310 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 2310 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2310 NAME COMP_LOOP-32:VEC_LOOP TYPE LOOP DELAY {23110.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2040 LOC {34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-18821 {}} {258 0 0 0-18820 {}} {258 0 0 0-18819 {}} {130 0 0 0-18818 {}} {130 0 0 0-18817 {}} {130 0 0 0-18816 {}} {130 0 0 0-18815 {}} {64 0 0 0-18814 {}} {64 0 0 0-16868 {}} {774 0 0 0-18866 {}}} SUCCS {{772 0 0 0-18821 {}} {131 0 0 0-18863 {}} {130 0 0 0-18864 {}} {130 0 0 0-18865 {}} {130 0 0 0-18866 {}} {130 0 0 0-18867 {}} {130 0 0 0-18868 {}} {130 0 0 0-18869 {}} {130 0 0 0-18870 {}} {130 0 0 0-18871 {}} {130 0 0 0-18872 {}} {130 0 0 0-18873 {}} {130 0 0 0-18874 {}}} CYCLES {}}
set a(0-18863) {AREA_SCORE {} NAME COMP_LOOP:k:asn#127 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2041 LOC {34 1.0 34 1.0 34 1.0 34 1.0 35 0.7487499999999999} PREDS {{131 0 0 0-16869 {}} {774 0 0 0-18866 {}}} SUCCS {{259 0 0 0-18864 {}} {256 0 0 0-18866 {}}} CYCLES {}}
set a(0-18864) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#88 TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2042 LOC {34 1.0 34 1.0 34 1.0 35 0.7487499999999999} PREDS {{259 0 0 0-18863 {}} {130 0 0 0-16869 {}}} SUCCS {{259 0 0 0-18865 {}}} CYCLES {}}
set a(0-18865) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME COMP_LOOP:acc#9 TYPE ACCU DELAY {0.96 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2043 LOC {35 0.0 35 0.7487499999999999 35 0.7487499999999999 35 0.8687498749999999 35 0.8687498749999999} PREDS {{259 0 0 0-18864 {}} {130 0 0 0-16869 {}}} SUCCS {{259 0 0 0-18866 {}} {258 0 0 0-18867 {}}} CYCLES {}}
set a(0-18866) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2044 LOC {35 0.12 35 0.8687499999999999 35 0.8687499999999999 35 0.8687499999999999 35 1.0} PREDS {{772 0 0 0-18866 {}} {259 0 0 0-18865 {}} {256 0 0 0-18863 {}} {130 0 0 0-16869 {}} {256 0 0 0-18815 {}} {256 0 0 0-18809 {}} {256 0 0 0-16868 {}} {256 0 0 0-18750 {}} {256 0 0 0-18743 {}} {256 0 0 0-16867 {}} {256 0 0 0-18692 {}} {256 0 0 0-18685 {}} {256 0 0 0-16866 {}} {256 0 0 0-18626 {}} {256 0 0 0-18619 {}} {256 0 0 0-16865 {}} {256 0 0 0-18568 {}} {256 0 0 0-18561 {}} {256 0 0 0-16864 {}} {256 0 0 0-18502 {}} {256 0 0 0-18495 {}} {256 0 0 0-16863 {}} {256 0 0 0-18444 {}} {256 0 0 0-18437 {}} {256 0 0 0-16862 {}} {256 0 0 0-18378 {}} {256 0 0 0-18371 {}} {256 0 0 0-16861 {}} {256 0 0 0-18320 {}} {256 0 0 0-18313 {}} {256 0 0 0-16860 {}} {256 0 0 0-18254 {}} {256 0 0 0-18247 {}} {256 0 0 0-16859 {}} {256 0 0 0-18196 {}} {256 0 0 0-18189 {}} {256 0 0 0-16858 {}} {256 0 0 0-18130 {}} {256 0 0 0-18123 {}} {256 0 0 0-16857 {}} {256 0 0 0-18072 {}} {256 0 0 0-18065 {}} {256 0 0 0-16856 {}} {256 0 0 0-18006 {}} {256 0 0 0-17999 {}} {256 0 0 0-16855 {}} {256 0 0 0-17948 {}} {256 0 0 0-17941 {}} {256 0 0 0-16854 {}} {256 0 0 0-17882 {}} {256 0 0 0-17874 {}} {256 0 0 0-16853 {}} {256 0 0 0-17823 {}} {256 0 0 0-17816 {}} {256 0 0 0-16852 {}} {256 0 0 0-17757 {}} {256 0 0 0-17750 {}} {256 0 0 0-16851 {}} {256 0 0 0-17699 {}} {256 0 0 0-17692 {}} {256 0 0 0-16850 {}} {256 0 0 0-17633 {}} {256 0 0 0-17626 {}} {256 0 0 0-16849 {}} {256 0 0 0-17575 {}} {256 0 0 0-17568 {}} {256 0 0 0-16848 {}} {256 0 0 0-17509 {}} {256 0 0 0-17502 {}} {256 0 0 0-16847 {}} {256 0 0 0-17451 {}} {256 0 0 0-17444 {}} {256 0 0 0-16846 {}} {256 0 0 0-17385 {}} {256 0 0 0-17377 {}} {256 0 0 0-16845 {}} {256 0 0 0-17326 {}} {256 0 0 0-17319 {}} {256 0 0 0-16844 {}} {256 0 0 0-17260 {}} {256 0 0 0-17253 {}} {256 0 0 0-16843 {}} {256 0 0 0-17202 {}} {256 0 0 0-17195 {}} {256 0 0 0-16842 {}} {256 0 0 0-17136 {}} {256 0 0 0-17128 {}} {256 0 0 0-16841 {}} {256 0 0 0-17077 {}} {256 0 0 0-17070 {}} {256 0 0 0-16840 {}} {256 0 0 0-17011 {}} {256 0 0 0-17003 {}} {256 0 0 0-16839 {}} {256 0 0 0-16952 {}} {256 0 0 0-16944 {}} {256 0 0 0-16838 {}} {256 0 0 0-16887 {}}} SUCCS {{774 0 0 0-16887 {}} {774 0 0 0-16838 {}} {774 0 0 0-16944 {}} {774 0 0 0-16952 {}} {774 0 0 0-16839 {}} {774 0 0 0-17003 {}} {774 0 0 0-17011 {}} {774 0 0 0-16840 {}} {774 0 0 0-17070 {}} {774 0 0 0-17077 {}} {774 0 0 0-16841 {}} {774 0 0 0-17128 {}} {774 0 0 0-17136 {}} {774 0 0 0-16842 {}} {774 0 0 0-17195 {}} {774 0 0 0-17202 {}} {774 0 0 0-16843 {}} {774 0 0 0-17253 {}} {774 0 0 0-17260 {}} {774 0 0 0-16844 {}} {774 0 0 0-17319 {}} {774 0 0 0-17326 {}} {774 0 0 0-16845 {}} {774 0 0 0-17377 {}} {774 0 0 0-17385 {}} {774 0 0 0-16846 {}} {774 0 0 0-17444 {}} {774 0 0 0-17451 {}} {774 0 0 0-16847 {}} {774 0 0 0-17502 {}} {774 0 0 0-17509 {}} {774 0 0 0-16848 {}} {774 0 0 0-17568 {}} {774 0 0 0-17575 {}} {774 0 0 0-16849 {}} {774 0 0 0-17626 {}} {774 0 0 0-17633 {}} {774 0 0 0-16850 {}} {774 0 0 0-17692 {}} {774 0 0 0-17699 {}} {774 0 0 0-16851 {}} {774 0 0 0-17750 {}} {774 0 0 0-17757 {}} {774 0 0 0-16852 {}} {774 0 0 0-17816 {}} {774 0 0 0-17823 {}} {774 0 0 0-16853 {}} {774 0 0 0-17874 {}} {774 0 0 0-17882 {}} {774 0 0 0-16854 {}} {774 0 0 0-17941 {}} {774 0 0 0-17948 {}} {774 0 0 0-16855 {}} {774 0 0 0-17999 {}} {774 0 0 0-18006 {}} {774 0 0 0-16856 {}} {774 0 0 0-18065 {}} {774 0 0 0-18072 {}} {774 0 0 0-16857 {}} {774 0 0 0-18123 {}} {774 0 0 0-18130 {}} {774 0 0 0-16858 {}} {774 0 0 0-18189 {}} {774 0 0 0-18196 {}} {774 0 0 0-16859 {}} {774 0 0 0-18247 {}} {774 0 0 0-18254 {}} {774 0 0 0-16860 {}} {774 0 0 0-18313 {}} {774 0 0 0-18320 {}} {774 0 0 0-16861 {}} {774 0 0 0-18371 {}} {774 0 0 0-18378 {}} {774 0 0 0-16862 {}} {774 0 0 0-18437 {}} {774 0 0 0-18444 {}} {774 0 0 0-16863 {}} {774 0 0 0-18495 {}} {774 0 0 0-18502 {}} {774 0 0 0-16864 {}} {774 0 0 0-18561 {}} {774 0 0 0-18568 {}} {774 0 0 0-16865 {}} {774 0 0 0-18619 {}} {774 0 0 0-18626 {}} {774 0 0 0-16866 {}} {774 0 0 0-18685 {}} {774 0 0 0-18692 {}} {774 0 0 0-16867 {}} {774 0 0 0-18743 {}} {774 0 0 0-18750 {}} {774 0 0 0-16868 {}} {774 0 0 0-18809 {}} {774 0 0 0-18815 {}} {774 0 0 0-16869 {}} {774 0 0 0-18863 {}} {772 0 0 0-18866 {}}} CYCLES {}}
set a(0-18867) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2045 LOC {35 0.12 35 0.8687499999999999 35 0.8687499999999999 35 0.8687499999999999} PREDS {{258 0 0 0-18865 {}} {130 0 0 0-16869 {}}} SUCCS {{258 0 0 0-18871 {}}} CYCLES {}}
set a(0-18868) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2046 LOC {34 1.0 35 0.8687499999999999 35 0.8687499999999999 35 0.8687499999999999} PREDS {{130 0 0 0-16869 {}}} SUCCS {{259 0 0 0-18869 {}}} CYCLES {}}
set a(0-18869) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2047 LOC {34 1.0 35 0.8687499999999999 35 0.8687499999999999 35 0.8687499999999999} PREDS {{259 0 0 0-18868 {}} {130 0 0 0-16869 {}}} SUCCS {{259 0 0 0-18870 {}}} CYCLES {}}
set a(0-18870) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2048 LOC {34 1.0 35 0.8687499999999999 35 0.8687499999999999 35 0.8687499999999999} PREDS {{259 0 0 0-18869 {}} {130 0 0 0-16869 {}}} SUCCS {{259 0 0 0-18871 {}}} CYCLES {}}
set a(0-18871) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2049 LOC {35 0.12 35 0.8687499999999999 35 0.8687499999999999 35 0.9999998749999999 35 0.9999998749999999} PREDS {{259 0 0 0-18870 {}} {258 0 0 0-18867 {}} {130 0 0 0-16869 {}}} SUCCS {{259 0 0 0-18872 {}}} CYCLES {}}
set a(0-18872) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2050 LOC {35 0.25125 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-18871 {}} {130 0 0 0-16869 {}}} SUCCS {{259 0 0 0-18873 {}}} CYCLES {}}
set a(0-18873) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2051 LOC {35 0.25125 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-18872 {}} {130 0 0 0-16869 {}}} SUCCS {{259 0 0 0-18874 {}}} CYCLES {}}
set a(0-18874) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16837 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2052 LOC {35 0.25125 35 1.0 35 1.0 35 1.0 35 1.0} PREDS {{772 0 0 0-18874 {}} {259 0 0 0-18873 {}} {130 0 0 0-16869 {}} {256 0 0 0-16881 {}}} SUCCS {{774 0 0 0-16881 {}} {772 0 0 0-18874 {}}} CYCLES {}}
set a(0-16837) {CHI {0-16881 0-16882 0-16883 0-16884 0-16885 0-16886 0-16887 0-16888 0-16889 0-16890 0-16891 0-16892 0-16893 0-16894 0-16838 0-16941 0-16942 0-16943 0-16944 0-16945 0-16946 0-16947 0-16948 0-16949 0-16950 0-16951 0-16952 0-16953 0-16954 0-16955 0-16956 0-16957 0-16958 0-16839 0-17000 0-17001 0-17002 0-17003 0-17004 0-17005 0-17006 0-17007 0-17008 0-17009 0-17010 0-17011 0-17012 0-17013 0-17014 0-17015 0-17016 0-17017 0-17018 0-17019 0-16840 0-17067 0-17068 0-17069 0-17070 0-17071 0-17072 0-17073 0-17074 0-17075 0-17076 0-17077 0-17078 0-17079 0-17080 0-17081 0-17082 0-17083 0-16841 0-17125 0-17126 0-17127 0-17128 0-17129 0-17130 0-17131 0-17132 0-17133 0-17134 0-17135 0-17136 0-17137 0-17138 0-17139 0-17140 0-17141 0-17142 0-17143 0-17144 0-16842 0-17192 0-17193 0-17194 0-17195 0-17196 0-17197 0-17198 0-17199 0-17200 0-17201 0-17202 0-17203 0-17204 0-17205 0-17206 0-17207 0-17208 0-16843 0-17250 0-17251 0-17252 0-17253 0-17254 0-17255 0-17256 0-17257 0-17258 0-17259 0-17260 0-17261 0-17262 0-17263 0-17264 0-17265 0-17266 0-17267 0-17268 0-16844 0-17316 0-17317 0-17318 0-17319 0-17320 0-17321 0-17322 0-17323 0-17324 0-17325 0-17326 0-17327 0-17328 0-17329 0-17330 0-17331 0-17332 0-16845 0-17374 0-17375 0-17376 0-17377 0-17378 0-17379 0-17380 0-17381 0-17382 0-17383 0-17384 0-17385 0-17386 0-17387 0-17388 0-17389 0-17390 0-17391 0-17392 0-17393 0-16846 0-17441 0-17442 0-17443 0-17444 0-17445 0-17446 0-17447 0-17448 0-17449 0-17450 0-17451 0-17452 0-17453 0-17454 0-17455 0-17456 0-17457 0-16847 0-17499 0-17500 0-17501 0-17502 0-17503 0-17504 0-17505 0-17506 0-17507 0-17508 0-17509 0-17510 0-17511 0-17512 0-17513 0-17514 0-17515 0-17516 0-17517 0-16848 0-17565 0-17566 0-17567 0-17568 0-17569 0-17570 0-17571 0-17572 0-17573 0-17574 0-17575 0-17576 0-17577 0-17578 0-17579 0-17580 0-17581 0-16849 0-17623 0-17624 0-17625 0-17626 0-17627 0-17628 0-17629 0-17630 0-17631 0-17632 0-17633 0-17634 0-17635 0-17636 0-17637 0-17638 0-17639 0-17640 0-17641 0-16850 0-17689 0-17690 0-17691 0-17692 0-17693 0-17694 0-17695 0-17696 0-17697 0-17698 0-17699 0-17700 0-17701 0-17702 0-17703 0-17704 0-17705 0-16851 0-17747 0-17748 0-17749 0-17750 0-17751 0-17752 0-17753 0-17754 0-17755 0-17756 0-17757 0-17758 0-17759 0-17760 0-17761 0-17762 0-17763 0-17764 0-17765 0-16852 0-17813 0-17814 0-17815 0-17816 0-17817 0-17818 0-17819 0-17820 0-17821 0-17822 0-17823 0-17824 0-17825 0-17826 0-17827 0-17828 0-17829 0-16853 0-17871 0-17872 0-17873 0-17874 0-17875 0-17876 0-17877 0-17878 0-17879 0-17880 0-17881 0-17882 0-17883 0-17884 0-17885 0-17886 0-17887 0-17888 0-17889 0-17890 0-16854 0-17938 0-17939 0-17940 0-17941 0-17942 0-17943 0-17944 0-17945 0-17946 0-17947 0-17948 0-17949 0-17950 0-17951 0-17952 0-17953 0-17954 0-16855 0-17996 0-17997 0-17998 0-17999 0-18000 0-18001 0-18002 0-18003 0-18004 0-18005 0-18006 0-18007 0-18008 0-18009 0-18010 0-18011 0-18012 0-18013 0-18014 0-16856 0-18062 0-18063 0-18064 0-18065 0-18066 0-18067 0-18068 0-18069 0-18070 0-18071 0-18072 0-18073 0-18074 0-18075 0-18076 0-18077 0-18078 0-16857 0-18120 0-18121 0-18122 0-18123 0-18124 0-18125 0-18126 0-18127 0-18128 0-18129 0-18130 0-18131 0-18132 0-18133 0-18134 0-18135 0-18136 0-18137 0-18138 0-16858 0-18186 0-18187 0-18188 0-18189 0-18190 0-18191 0-18192 0-18193 0-18194 0-18195 0-18196 0-18197 0-18198 0-18199 0-18200 0-18201 0-18202 0-16859 0-18244 0-18245 0-18246 0-18247 0-18248 0-18249 0-18250 0-18251 0-18252 0-18253 0-18254 0-18255 0-18256 0-18257 0-18258 0-18259 0-18260 0-18261 0-18262 0-16860 0-18310 0-18311 0-18312 0-18313 0-18314 0-18315 0-18316 0-18317 0-18318 0-18319 0-18320 0-18321 0-18322 0-18323 0-18324 0-18325 0-18326 0-16861 0-18368 0-18369 0-18370 0-18371 0-18372 0-18373 0-18374 0-18375 0-18376 0-18377 0-18378 0-18379 0-18380 0-18381 0-18382 0-18383 0-18384 0-18385 0-18386 0-16862 0-18434 0-18435 0-18436 0-18437 0-18438 0-18439 0-18440 0-18441 0-18442 0-18443 0-18444 0-18445 0-18446 0-18447 0-18448 0-18449 0-18450 0-16863 0-18492 0-18493 0-18494 0-18495 0-18496 0-18497 0-18498 0-18499 0-18500 0-18501 0-18502 0-18503 0-18504 0-18505 0-18506 0-18507 0-18508 0-18509 0-18510 0-16864 0-18558 0-18559 0-18560 0-18561 0-18562 0-18563 0-18564 0-18565 0-18566 0-18567 0-18568 0-18569 0-18570 0-18571 0-18572 0-18573 0-18574 0-16865 0-18616 0-18617 0-18618 0-18619 0-18620 0-18621 0-18622 0-18623 0-18624 0-18625 0-18626 0-18627 0-18628 0-18629 0-18630 0-18631 0-18632 0-18633 0-18634 0-16866 0-18682 0-18683 0-18684 0-18685 0-18686 0-18687 0-18688 0-18689 0-18690 0-18691 0-18692 0-18693 0-18694 0-18695 0-18696 0-18697 0-18698 0-16867 0-18740 0-18741 0-18742 0-18743 0-18744 0-18745 0-18746 0-18747 0-18748 0-18749 0-18750 0-18751 0-18752 0-18753 0-18754 0-18755 0-18756 0-18757 0-18758 0-16868 0-18806 0-18807 0-18808 0-18809 0-18810 0-18811 0-18812 0-18813 0-18814 0-18815 0-18816 0-18817 0-18818 0-18819 0-18820 0-18821 0-16869 0-18863 0-18864 0-18865 0-18866 0-18867 0-18868 0-18869 0-18870 0-18871 0-18872 0-18873 0-18874} ITERATIONS 33 RESET_LATENCY {0 ?} CSTEPS 35 UNROLL 32 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85470 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1155 TOTAL_CYCLES_IN 11550 TOTAL_CYCLES_UNDER 73920 TOTAL_CYCLES 85470 NAME COMP_LOOP TYPE LOOP DELAY {854710.00 ns} PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2053 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-16880 {}} {258 0 0 0-16879 {}} {258 0 0 0-16878 {}} {130 0 0 0-16877 {}} {774 0 0 0-18883 {}}} SUCCS {{772 0 0 0-16879 {}} {772 0 0 0-16880 {}} {131 0 0 0-18875 {}} {130 0 0 0-18876 {}} {130 0 0 0-18877 {}} {130 0 0 0-18878 {}} {130 0 0 0-18879 {}} {130 0 0 0-18880 {}} {130 0 0 0-18881 {}} {130 0 0 0-18882 {}} {256 0 0 0-18883 {}}} CYCLES {}}
set a(0-18875) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2054 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-16837 {}} {774 0 0 0-18883 {}}} SUCCS {{259 0 0 0-18876 {}} {130 0 0 0-18882 {}} {256 0 0 0-18883 {}}} CYCLES {}}
set a(0-18876) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2055 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-18875 {}} {130 0 0 0-16837 {}}} SUCCS {{259 0 0 0-18877 {}} {130 0 0 0-18882 {}} {258 0 0 0-18883 {}}} CYCLES {}}
set a(0-18877) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2056 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-18876 {}} {130 0 0 0-16837 {}}} SUCCS {{259 0 0 0-18878 {}} {130 0 0 0-18882 {}}} CYCLES {}}
set a(0-18878) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2057 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-18877 {}} {130 0 0 0-16837 {}}} SUCCS {{259 0 0 0-18879 {}} {130 0 0 0-18882 {}}} CYCLES {}}
set a(0-18879) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2058 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-18878 {}} {130 0 0 0-16837 {}}} SUCCS {{259 0 0 0-18880 {}} {130 0 0 0-18882 {}}} CYCLES {}}
set a(0-18880) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2059 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-18879 {}} {130 0 0 0-16837 {}}} SUCCS {{259 0 0 0-18881 {}} {130 0 0 0-18882 {}}} CYCLES {}}
set a(0-18881) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2060 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-18880 {}} {130 0 0 0-16837 {}}} SUCCS {{259 0 0 0-18882 {}}} CYCLES {}}
set a(0-18882) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-16836 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2061 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-18881 {}} {130 0 0 0-18880 {}} {130 0 0 0-18879 {}} {130 0 0 0-18878 {}} {130 0 0 0-18877 {}} {130 0 0 0-18876 {}} {130 0 0 0-18875 {}} {130 0 0 0-16837 {}}} SUCCS {{129 0 0 0-18883 {}}} CYCLES {}}
set a(0-18883) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16836 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-18883 {}} {129 0 0 0-18882 {}} {258 0 0 0-18876 {}} {256 0 0 0-18875 {}} {256 0 0 0-16837 {}} {256 0 0 0-16877 {}}} SUCCS {{774 0 0 0-16877 {}} {774 0 0 0-16837 {}} {774 0 0 0-18875 {}} {772 0 0 0-18883 {}}} CYCLES {}}
set a(0-16836) {CHI {0-16877 0-16878 0-16879 0-16880 0-16837 0-18875 0-18876 0-18877 0-18878 0-18879 0-18880 0-18881 0-18882 0-18883} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85490 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 85470 TOTAL_CYCLES 85490 NAME STAGE_LOOP TYPE LOOP DELAY {854910.00 ns} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2062 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-16876 {}} {130 0 0 0-16875 {}} {130 0 0 0-16874 {}} {130 0 0 0-16872 {}} {130 0 0 0-16871 {}} {258 0 0 0-16870 {}}} SUCCS {{772 0 0 0-16876 {}} {131 0 0 0-18884 {}} {130 0 0 0-18885 {}} {130 0 0 0-18886 {}} {130 0 0 0-18887 {}} {130 0 0 0-18888 {}} {130 0 0 0-18889 {}} {130 0 0 0-18890 {}} {130 0 0 0-18891 {}} {130 0 0 0-18892 {}} {130 0 0 0-18893 {}} {130 0 0 0-18894 {}} {130 0 0 0-18895 {}} {130 0 0 0-18896 {}} {130 0 0 0-18897 {}} {130 0 0 0-18898 {}} {130 0 0 0-18899 {}} {130 0 0 0-18900 {}} {130 0 0 0-18901 {}}} CYCLES {}}
set a(0-18884) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2063 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-16836 {}} {130 0 0 0-16875 {}}} SUCCS {} CYCLES {}}
set a(0-18885) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2064 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-16836 {}} {130 0 0 0-16875 {}}} SUCCS {{66 0 0 0-18888 {}} {66 0 0 0-18891 {}} {66 0 0 0-18894 {}} {66 0 0 0-18897 {}} {66 0 0 0-18900 {}}} CYCLES {}}
set a(0-18886) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2065 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-16836 {}} {146 0 0 0-16875 {}}} SUCCS {} CYCLES {}}
set a(0-18887) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2066 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-16836 {}} {128 0 0 0-18888 {}}} SUCCS {{259 0 0 0-18888 {}}} CYCLES {}}
set a(0-18888) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2067 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-18888 {}} {259 0 0 0-18887 {}} {66 0 0 0-18885 {}} {130 0 0 0-16836 {}} {66 0 0 0-16873 {}}} SUCCS {{128 0 0 0-18887 {}} {772 0 0 0-18888 {}} {259 0 0 0-18889 {}}} CYCLES {}}
set a(0-18889) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2068 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-18888 {}} {130 0 0 0-16836 {}}} SUCCS {} CYCLES {}}
set a(0-18890) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2069 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-16836 {}} {128 0 0 0-18891 {}}} SUCCS {{259 0 0 0-18891 {}}} CYCLES {}}
set a(0-18891) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2070 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-18891 {}} {259 0 0 0-18890 {}} {66 0 0 0-18885 {}} {130 0 0 0-16836 {}} {66 0 0 0-16873 {}}} SUCCS {{128 0 0 0-18890 {}} {772 0 0 0-18891 {}} {259 0 0 0-18892 {}}} CYCLES {}}
set a(0-18892) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2071 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-18891 {}} {130 0 0 0-16836 {}}} SUCCS {} CYCLES {}}
set a(0-18893) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2072 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-16836 {}} {128 0 0 0-18894 {}}} SUCCS {{259 0 0 0-18894 {}}} CYCLES {}}
set a(0-18894) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2073 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-18894 {}} {259 0 0 0-18893 {}} {66 0 0 0-18885 {}} {130 0 0 0-16836 {}} {66 0 0 0-16873 {}} {256 0 0 0-16871 {}}} SUCCS {{774 0 0 0-16871 {}} {128 0 0 0-18893 {}} {772 0 0 0-18894 {}} {259 0 0 0-18895 {}}} CYCLES {}}
set a(0-18895) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2074 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-18894 {}} {130 0 0 0-16836 {}}} SUCCS {} CYCLES {}}
set a(0-18896) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2075 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-16836 {}} {128 0 0 0-18897 {}}} SUCCS {{259 0 0 0-18897 {}}} CYCLES {}}
set a(0-18897) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2076 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-18897 {}} {259 0 0 0-18896 {}} {66 0 0 0-18885 {}} {130 0 0 0-16836 {}} {66 0 0 0-16873 {}} {256 0 0 0-16870 {}}} SUCCS {{774 0 0 0-16870 {}} {128 0 0 0-18896 {}} {772 0 0 0-18897 {}} {259 0 0 0-18898 {}}} CYCLES {}}
set a(0-18898) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2077 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-18897 {}} {130 0 0 0-16836 {}}} SUCCS {} CYCLES {}}
set a(0-18899) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2078 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-16836 {}} {128 0 0 0-18900 {}}} SUCCS {{259 0 0 0-18900 {}}} CYCLES {}}
set a(0-18900) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2079 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-18900 {}} {259 0 0 0-18899 {}} {66 0 0 0-18885 {}} {130 0 0 0-16836 {}} {66 0 0 0-16873 {}}} SUCCS {{128 0 0 0-18899 {}} {772 0 0 0-18900 {}} {259 0 0 0-18901 {}}} CYCLES {}}
set a(0-18901) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-16835 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2080 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-18900 {}} {130 0 0 0-16836 {}}} SUCCS {} CYCLES {}}
set a(0-16835) {CHI {0-16870 0-16871 0-16872 0-16873 0-16874 0-16875 0-16876 0-16836 0-18884 0-18885 0-18886 0-18887 0-18888 0-18889 0-18890 0-18891 0-18892 0-18893 0-18894 0-18895 0-18896 0-18897 0-18898 0-18899 0-18900 0-18901} ITERATIONS Infinite LATENCY {85487 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85493 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 85490 TOTAL_CYCLES 85493 NAME main TYPE LOOP DELAY {854940.00 ns} PAR 0-16834 XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2081 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-16834) {CHI 0-16835 ITERATIONS Infinite LATENCY {85487 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {85493 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 85493 TOTAL_CYCLES 85493 NAME core:rlp TYPE LOOP DELAY {854940.00 ns} PAR {} XREFS 60d410d4-ece6-408b-9f02-130aac846c47-2082 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-16834-TOTALCYCLES) {85493}
set a(0-16834-QMOD) {ccs_in(14,32) 0-16870 ccs_in(15,32) 0-16871 ccs_sync_in_wait(12) 0-16873 mgc_shift_l(1,0,4,11) {0-16878 0-17384} mgc_add(4,0,4,0,4) 0-16885 mgc_shift_l(1,0,4,5) 0-16886 mgc_mul(6,0,6,0,6) 0-16889 BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1) {0-16891 0-16956 0-17016 0-17081 0-17141 0-17206 0-17265 0-17330 0-17390 0-17455 0-17514 0-17579 0-17638 0-17703 0-17762 0-17827 0-17887 0-17952 0-18011 0-18076 0-18135 0-18200 0-18259 0-18324 0-18383 0-18448 0-18507 0-18572 0-18631 0-18696 0-18755 0-18819} BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1) {0-16893 0-16957 0-17018 0-17082 0-17143 0-17207 0-17267 0-17331 0-17392 0-17456 0-17516 0-17580 0-17640 0-17704 0-17764 0-17828 0-17889 0-17953 0-18013 0-18077 0-18137 0-18201 0-18261 0-18325 0-18385 0-18449 0-18509 0-18573 0-18633 0-18697 0-18757 0-18820} mgc_add(5,0,5,0,5) 0-16899 BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) {0-16903 0-16912 0-16921 0-16934 0-16965 0-16974 0-16980 0-16993 0-17029 0-17038 0-17047 0-17060 0-17090 0-17099 0-17105 0-17118 0-17154 0-17163 0-17172 0-17185 0-17215 0-17224 0-17230 0-17243 0-17278 0-17287 0-17296 0-17309 0-17339 0-17348 0-17354 0-17367 0-17403 0-17412 0-17421 0-17434 0-17464 0-17473 0-17479 0-17492 0-17527 0-17536 0-17545 0-17558 0-17588 0-17597 0-17603 0-17616 0-17651 0-17660 0-17669 0-17682 0-17712 0-17721 0-17727 0-17740 0-17775 0-17784 0-17793 0-17806 0-17836 0-17845 0-17851 0-17864 0-17900 0-17909 0-17918 0-17931 0-17961 0-17970 0-17976 0-17989 0-18024 0-18033 0-18042 0-18055 0-18085 0-18094 0-18100 0-18113 0-18148 0-18157 0-18166 0-18179 0-18209 0-18218 0-18224 0-18237 0-18272 0-18281 0-18290 0-18303 0-18333 0-18342 0-18348 0-18361 0-18396 0-18405 0-18414 0-18427 0-18457 0-18466 0-18472 0-18485 0-18520 0-18529 0-18538 0-18551 0-18581 0-18590 0-18596 0-18609 0-18644 0-18653 0-18662 0-18675 0-18705 0-18714 0-18720 0-18733 0-18768 0-18777 0-18786 0-18799 0-18828 0-18837 0-18843 0-18856} mgc_add(10,0,10,0,10) {0-16908 0-16911 0-16964 0-16970 0-16973 0-17034 0-17037 0-17089 0-17095 0-17098 0-17159 0-17162 0-17214 0-17220 0-17223 0-17283 0-17286 0-17338 0-17344 0-17347 0-17408 0-17411 0-17463 0-17469 0-17472 0-17532 0-17535 0-17587 0-17593 0-17596 0-17656 0-17659 0-17711 0-17717 0-17720 0-17780 0-17783 0-17835 0-17841 0-17844 0-17905 0-17908 0-17960 0-17966 0-17969 0-18029 0-18032 0-18084 0-18090 0-18093 0-18153 0-18156 0-18208 0-18214 0-18217 0-18277 0-18280 0-18332 0-18338 0-18341 0-18401 0-18404 0-18456 0-18462 0-18465 0-18525 0-18528 0-18580 0-18586 0-18589 0-18649 0-18652 0-18704 0-18710 0-18713 0-18773 0-18776 0-18827 0-18833 0-18836} mgc_add(32,0,32,0,32) {0-16913 0-16923 0-16975 0-16982 0-17039 0-17049 0-17100 0-17107 0-17164 0-17174 0-17225 0-17232 0-17288 0-17298 0-17349 0-17356 0-17413 0-17423 0-17474 0-17481 0-17537 0-17547 0-17598 0-17605 0-17661 0-17671 0-17722 0-17729 0-17785 0-17795 0-17846 0-17853 0-17910 0-17920 0-17971 0-17978 0-18034 0-18044 0-18095 0-18102 0-18158 0-18168 0-18219 0-18226 0-18282 0-18292 0-18343 0-18350 0-18406 0-18416 0-18467 0-18474 0-18530 0-18540 0-18591 0-18598 0-18654 0-18664 0-18715 0-18722 0-18778 0-18788 0-18838 0-18845} modulo_add_0a37945888dd1e74de5ead9499a92e0360eb() {0-16916 0-16978 0-17042 0-17103 0-17167 0-17228 0-17291 0-17352 0-17416 0-17477 0-17540 0-17601 0-17664 0-17725 0-17788 0-17849 0-17913 0-17974 0-18037 0-18098 0-18161 0-18222 0-18285 0-18346 0-18409 0-18470 0-18533 0-18594 0-18657 0-18718 0-18781 0-18841} modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374() {0-16926 0-16985 0-17052 0-17110 0-17177 0-17235 0-17301 0-17359 0-17426 0-17484 0-17550 0-17608 0-17674 0-17732 0-17798 0-17856 0-17923 0-17981 0-18047 0-18105 0-18171 0-18229 0-18295 0-18353 0-18419 0-18477 0-18543 0-18601 0-18667 0-18725 0-18791 0-18848} mult_537fa58b3c62ba07ee98ed4139c27adf70e3() {0-16932 0-16991 0-17058 0-17116 0-17183 0-17241 0-17307 0-17365 0-17432 0-17490 0-17556 0-17614 0-17680 0-17738 0-17804 0-17862 0-17929 0-17987 0-18053 0-18111 0-18177 0-18235 0-18301 0-18359 0-18425 0-18483 0-18549 0-18607 0-18673 0-18731 0-18797 0-18854} mgc_add(11,0,10,0,11) {0-16937 0-16947 0-16996 0-17006 0-17063 0-17121 0-17131 0-17188 0-17198 0-17246 0-17256 0-17312 0-17370 0-17380 0-17437 0-17447 0-17495 0-17505 0-17561 0-17619 0-17629 0-17685 0-17695 0-17743 0-17753 0-17809 0-17867 0-17877 0-17934 0-17944 0-17992 0-18002 0-18058 0-18116 0-18126 0-18182 0-18192 0-18240 0-18250 0-18306 0-18364 0-18374 0-18430 0-18440 0-18488 0-18498 0-18554 0-18612 0-18622 0-18678 0-18688 0-18736 0-18746 0-18802 0-18859} mgc_shift_l(1,0,4,10) {0-16951 0-17010 0-17135} mgc_mul(10,0,10,0,10) {0-16955 0-17014 0-17080 0-17139 0-17205 0-17263 0-17329 0-17388 0-17454 0-17512 0-17578 0-17636 0-17702 0-17760 0-17826 0-17885 0-17951 0-18009 0-18075 0-18133 0-18199 0-18257 0-18323 0-18381 0-18447 0-18505 0-18571 0-18629 0-18695 0-18753 0-18818} mgc_add(9,0,9,0,9) {0-17025 0-17073 0-17274 0-17523 0-17571 0-17771 0-18020 0-18068 0-18268 0-18516 0-18564 0-18764} mgc_add(8,0,8,0,8) {0-17150 0-17322 0-17647 0-18144 0-18316 0-18640} mgc_add(7,0,7,0,7) {0-17399 0-17819 0-18392} mgc_shift_l(1,0,4,6) 0-17881 mgc_add(6,0,6,0,6) {0-17896 0-18811} mgc_add(5,0,2,1,6) {0-18865 0-18879} mgc_add(11,0,11,0,11) 0-18871 mgc_add(4,0,1,1,4) 0-18876 ccs_sync_out_wait(18) 0-18885 mgc_io_sync(0) {0-18888 0-18891 0-18894 0-18897 0-18900}}
set a(0-16834-PROC_NAME) {core}
set a(0-16834-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-16834}

