# BOOLEAN_FUNCTION_MINIMIZATION

## AIM:

To implement the given logic function verify its operation in Quartus using Verilog programming.

F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D 

F2=xy’z+x’y’z+w’xy+wx’y+wxy

## EQUIPMENT REQUIREMENT :

Hardware – PCs, Cyclone II , USB flasher

**Software – Quartus prime**

## THEORY :

**Logic Diagram**

## PROCEDURE :

1.	Type the program in Quartus software.

2.	Compile and run the program.

3.	Generate the RTL schematic and save the logic diagram.

4.	Create nodes for inputs and outputs to generate the timing diagram.

5.	For different input combinations generate the timing diagram.



## PROGRAM :
![Screenshot 2024-12-23 101229](https://github.com/user-attachments/assets/917222d2-f8c0-4eb2-beba-5f72c1906cee)



## TRUTH TABLE :
![Screenshot 2024-12-23 101312](https://github.com/user-attachments/assets/4dab41bb-278f-489d-902b-55277d45116e)

## RTL OUTPUT :
![Screenshot 2024-12-23 101333](https://github.com/user-attachments/assets/ec3f845c-6d01-4e71-bf18-6fed6271532c)

## TIMING OUTPUT:
![Screenshot 2024-12-23 101348](https://github.com/user-attachments/assets/3097f1b9-caec-4d92-96d9-f2e6511e4576)

## RESULT:
Thus the given logic diagram functions are implemented and their operations are verified using verilog programming







