Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Oct 11 17:29:02 2025
| Host         : rog running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/sobel_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.631ns (31.245%)  route 3.589ns (68.755%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.848     6.193    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.727    10.162    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[1]
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.631ns (31.245%)  route 3.589ns (68.755%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.848     6.193    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.727    10.162    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[4]
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.631ns (31.245%)  route 3.589ns (68.755%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.848     6.193    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.727    10.162    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[5]
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.631ns (31.245%)  route 3.589ns (68.755%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.848     6.193    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y36          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.727    10.162    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[6]
  -------------------------------------------------------------------
                         required time                         10.162    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.631ns (31.393%)  route 3.564ns (68.607%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.823     6.168    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.632    10.257    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[0]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.631ns (31.393%)  route 3.564ns (68.607%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.823     6.168    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.632    10.257    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[2]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.631ns (31.393%)  route 3.564ns (68.607%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.823     6.168    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.632    10.257    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[3]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.631ns (31.393%)  route 3.564ns (68.607%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/rows_read_reg_654_reg[9]/Q
                         net (fo=5, routed)           1.422     2.814    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/rows_read_reg_654[9]
    SLICE_X15Y32         LUT4 (Prop_lut4_I0_O)        0.299     3.113 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20/O
                         net (fo=1, routed)           0.000     3.113    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm[9]_i_20_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.645 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.645    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_8_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.759 r  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.759    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_3_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.873 f  bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[9]_i_2/CO[3]
                         net (fo=8, routed)           1.320     5.193    bd_0_i/hls_inst/inst/regslice_both_dst_V_data_V_U_n_1
    SLICE_X7Y33          LUT4 (Prop_lut4_I0_O)        0.153     5.346 r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164[7]_i_1/O
                         net (fo=8, routed)           0.823     6.168    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.632    10.257    bd_0_i/hls_inst/inst/WindowBuffer_8_reg_164_reg[7]
  -------------------------------------------------------------------
                         required time                         10.257    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 3.819ns (65.918%)  route 1.975ns (34.082%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/LineBuffer_1_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/DOBDO[1]
                         net (fo=4, routed)           1.467     4.894    bd_0_i/hls_inst/inst/LineBuffer_U/tmp_reg_1076_reg[7][1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I2_O)        0.152     5.046 r  bd_0_i/hls_inst/inst/LineBuffer_U/tmp_2_reg_1081[1]_i_1/O
                         net (fo=3, routed)           0.507     5.554    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_2_reg_1081_reg[7]_0[1]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.326     5.880 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091[3]_i_7/O
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/inst/LineBuffer_U/S[0]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.430 r  bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.430    bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[3]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.544 r  bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.544    bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[7]_i_1_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.767 r  bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.767    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[9]_0[8]
    SLICE_X5Y31          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X5Y31          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[8]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 3.816ns (65.901%)  route 1.975ns (34.099%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.973     0.973    bd_0_i/hls_inst/inst/LineBuffer_1_U/ap_clk
    RAMB18_X0Y10         RAMB18E1                                     r  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y10         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/LineBuffer_1_U/ram_reg/DOBDO[1]
                         net (fo=4, routed)           1.467     4.894    bd_0_i/hls_inst/inst/LineBuffer_U/tmp_reg_1076_reg[7][1]
    SLICE_X7Y29          LUT5 (Prop_lut5_I2_O)        0.152     5.046 r  bd_0_i/hls_inst/inst/LineBuffer_U/tmp_2_reg_1081[1]_i_1/O
                         net (fo=3, routed)           0.507     5.554    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/tmp_2_reg_1081_reg[7]_0[1]
    SLICE_X5Y29          LUT6 (Prop_lut6_I5_O)        0.326     5.880 r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091[3]_i_7/O
                         net (fo=1, routed)           0.000     5.880    bd_0_i/hls_inst/inst/LineBuffer_U/S[0]
    SLICE_X5Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.430 r  bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.430    bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[3]_i_1_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.764 r  bd_0_i/hls_inst/inst/LineBuffer_U/add_ln18_reg_1091_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.764    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[9]_0[5]
    SLICE_X5Y30          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=652, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/ap_clk
    SLICE_X5Y30          FDRE                                         r  bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352/add_ln18_reg_1091_reg[5]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  4.187    




