<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p966" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_966{left:633px;bottom:68px;letter-spacing:0.11px;}
#t2_966{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_966{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_966{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_966{left:359px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_966{left:69px;bottom:949px;letter-spacing:0.13px;}
#t7_966{left:69px;bottom:924px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_966{left:69px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#t9_966{left:69px;bottom:891px;letter-spacing:-0.16px;word-spacing:-0.79px;}
#ta_966{left:69px;bottom:874px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#tb_966{left:69px;bottom:849px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tc_966{left:69px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#td_966{left:69px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#te_966{left:69px;bottom:791px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_966{left:69px;bottom:767px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tg_966{left:69px;bottom:750px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#th_966{left:69px;bottom:727px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_966{left:69px;bottom:710px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tj_966{left:69px;bottom:694px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tk_966{left:149px;bottom:694px;letter-spacing:-0.15px;}
#tl_966{left:204px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_966{left:69px;bottom:669px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tn_966{left:69px;bottom:652px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#to_966{left:69px;bottom:629px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tp_966{left:69px;bottom:613px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tq_966{left:69px;bottom:590px;letter-spacing:-0.17px;word-spacing:-0.94px;}
#tr_966{left:69px;bottom:573px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#ts_966{left:805px;bottom:573px;letter-spacing:-0.15px;}
#tt_966{left:69px;bottom:556px;}
#tu_966{left:77px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_966{left:69px;bottom:516px;letter-spacing:0.13px;}
#tw_966{left:69px;bottom:492px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tx_966{left:90px;bottom:474px;letter-spacing:-0.11px;}
#ty_966{left:295px;bottom:474px;}
#tz_966{left:306px;bottom:474px;letter-spacing:-0.11px;}
#t10_966{left:90px;bottom:455px;letter-spacing:-0.12px;}
#t11_966{left:90px;bottom:437px;letter-spacing:-0.12px;}
#t12_966{left:343px;bottom:437px;}
#t13_966{left:354px;bottom:437px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t14_966{left:69px;bottom:400px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t15_966{left:90px;bottom:382px;letter-spacing:-0.11px;}
#t16_966{left:90px;bottom:364px;letter-spacing:-0.11px;}
#t17_966{left:90px;bottom:345px;letter-spacing:-0.12px;}
#t18_966{left:69px;bottom:309px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t19_966{left:90px;bottom:290px;letter-spacing:-0.11px;}
#t1a_966{left:90px;bottom:272px;letter-spacing:-0.12px;}
#t1b_966{left:90px;bottom:254px;letter-spacing:-0.12px;}
#t1c_966{left:69px;bottom:217px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1d_966{left:90px;bottom:199px;letter-spacing:-0.11px;}
#t1e_966{left:90px;bottom:180px;letter-spacing:-0.12px;}
#t1f_966{left:90px;bottom:162px;letter-spacing:-0.12px;}
#t1g_966{left:83px;bottom:1065px;letter-spacing:-0.15px;}
#t1h_966{left:153px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1i_966{left:281px;bottom:1065px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1j_966{left:433px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1k_966{left:589px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1l_966{left:740px;bottom:1065px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1m_966{left:98px;bottom:1040px;}
#t1n_966{left:177px;bottom:1040px;letter-spacing:-0.15px;}
#t1o_966{left:264px;bottom:1040px;letter-spacing:-0.12px;}
#t1p_966{left:424px;bottom:1040px;letter-spacing:-0.12px;}
#t1q_966{left:610px;bottom:1040px;letter-spacing:-0.11px;}
#t1r_966{left:761px;bottom:1040px;letter-spacing:-0.17px;}
#t1s_966{left:98px;bottom:1016px;}
#t1t_966{left:177px;bottom:1016px;letter-spacing:-0.17px;}
#t1u_966{left:270px;bottom:1016px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1v_966{left:429px;bottom:1016px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1w_966{left:580px;bottom:1016px;letter-spacing:-0.12px;}
#t1x_966{left:761px;bottom:1016px;letter-spacing:-0.17px;}
#t1y_966{left:98px;bottom:991px;}
#t1z_966{left:162px;bottom:991px;letter-spacing:-0.13px;}
#t20_966{left:270px;bottom:991px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_966{left:425px;bottom:991px;letter-spacing:-0.12px;}
#t22_966{left:580px;bottom:991px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t23_966{left:761px;bottom:991px;letter-spacing:-0.16px;}

.s1_966{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_966{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_966{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_966{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_966{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s6_966{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_966{font-size:14px;font-family:Symbol_5kh;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts966" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg966Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg966" style="-webkit-user-select: none;"><object width="935" height="1210" data="966/966.svg" type="image/svg+xml" id="pdf966" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_966" class="t s1_966">PAVGB/PAVGWâ€”Average Packed Integers </span>
<span id="t2_966" class="t s2_966">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_966" class="t s1_966">4-232 </span><span id="t4_966" class="t s1_966">Vol. 2B </span>
<span id="t5_966" class="t s3_966">Instruction Operand Encoding </span>
<span id="t6_966" class="t s3_966">Description </span>
<span id="t7_966" class="t s4_966">Performs a SIMD average of the packed unsigned integers from the source operand (second operand) and the </span>
<span id="t8_966" class="t s4_966">destination operand (first operand), and stores the results in the destination operand. For each corresponding pair </span>
<span id="t9_966" class="t s4_966">of data elements in the first and second operands, the elements are added together, a 1 is added to the temporary </span>
<span id="ta_966" class="t s4_966">sum, and that result is shifted right one bit position. </span>
<span id="tb_966" class="t s4_966">The (V)PAVGB instruction operates on packed unsigned bytes and the (V)PAVGW instruction operates on packed </span>
<span id="tc_966" class="t s4_966">unsigned words. </span>
<span id="td_966" class="t s4_966">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="te_966" class="t s4_966">access additional registers (XMM8-XMM15). </span>
<span id="tf_966" class="t s4_966">Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The </span>
<span id="tg_966" class="t s4_966">destination operand can be an MMX technology register. </span>
<span id="th_966" class="t s4_966">128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM </span>
<span id="ti_966" class="t s4_966">register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the </span>
<span id="tj_966" class="t s4_966">upper bits (</span><span id="tk_966" class="t s5_966">MAXVL-1</span><span id="tl_966" class="t s4_966">:128) of the corresponding register destination are unmodified. </span>
<span id="tm_966" class="t s4_966">EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand is a ZMM </span>
<span id="tn_966" class="t s4_966">register or a 512-bit memory location. The destination operand is a ZMM register. </span>
<span id="to_966" class="t s4_966">VEX.256 and EVEX.256 encoded versions: The first source operand is a YMM register. The second source operand </span>
<span id="tp_966" class="t s4_966">is a YMM register or a 256-bit memory location. The destination operand is a YMM register. </span>
<span id="tq_966" class="t s4_966">VEX.128 and EVEX.128 encoded versions: The first source operand is an XMM register. The second source operand </span>
<span id="tr_966" class="t s4_966">is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (</span><span id="ts_966" class="t s5_966">MAXVL- </span>
<span id="tt_966" class="t s5_966">1</span><span id="tu_966" class="t s4_966">:128) of the corresponding register destination are zeroed. </span>
<span id="tv_966" class="t s3_966">Operation </span>
<span id="tw_966" class="t s6_966">PAVGB (With 64-bit Operands) </span>
<span id="tx_966" class="t s5_966">DEST[7:0] := (SRC[7:0] + DEST[7:0] </span><span id="ty_966" class="t s7_966">+ </span><span id="tz_966" class="t s5_966">1) &gt;&gt; 1; (* Temp sum before shifting is 9 bits *) </span>
<span id="t10_966" class="t s5_966">(* Repeat operation performed for bytes 2 through 6 *) </span>
<span id="t11_966" class="t s5_966">DEST[63:56] := (SRC[63:56] + DEST[63:56] </span><span id="t12_966" class="t s7_966">+ </span><span id="t13_966" class="t s5_966">1) &gt;&gt; 1; </span>
<span id="t14_966" class="t s6_966">PAVGW (With 64-bit Operands) </span>
<span id="t15_966" class="t s5_966">DEST[15:0] := (SRC[15:0] + DEST[15:0] + 1) &gt;&gt; 1; (* Temp sum before shifting is 17 bits *) </span>
<span id="t16_966" class="t s5_966">(* Repeat operation performed for words 2 and 3 *) </span>
<span id="t17_966" class="t s5_966">DEST[63:48] := (SRC[63:48] + DEST[63:48] + 1) &gt;&gt; 1; </span>
<span id="t18_966" class="t s6_966">PAVGB (With 128-bit Operands) </span>
<span id="t19_966" class="t s5_966">DEST[7:0] := (SRC[7:0] + DEST[7:0] + 1) &gt;&gt; 1; (* Temp sum before shifting is 9 bits *) </span>
<span id="t1a_966" class="t s5_966">(* Repeat operation performed for bytes 2 through 14 *) </span>
<span id="t1b_966" class="t s5_966">DEST[127:120] := (SRC[127:120] + DEST[127:120] + 1) &gt;&gt; 1; </span>
<span id="t1c_966" class="t s6_966">PAVGW (With 128-bit Operands) </span>
<span id="t1d_966" class="t s5_966">DEST[15:0] := (SRC[15:0] + DEST[15:0] + 1) &gt;&gt; 1; (* Temp sum before shifting is 17 bits *) </span>
<span id="t1e_966" class="t s5_966">(* Repeat operation performed for words 2 through 6 *) </span>
<span id="t1f_966" class="t s5_966">DEST[127:112] := (SRC[127:112] + DEST[127:112] + 1) &gt;&gt; 1; </span>
<span id="t1g_966" class="t s6_966">Op/En </span><span id="t1h_966" class="t s6_966">Tuple Type </span><span id="t1i_966" class="t s6_966">Operand 1 </span><span id="t1j_966" class="t s6_966">Operand 2 </span><span id="t1k_966" class="t s6_966">Operand 3 </span><span id="t1l_966" class="t s6_966">Operand 4 </span>
<span id="t1m_966" class="t s5_966">A </span><span id="t1n_966" class="t s5_966">N/A </span><span id="t1o_966" class="t s5_966">ModRM:reg (r, w) </span><span id="t1p_966" class="t s5_966">ModRM:r/m (r) </span><span id="t1q_966" class="t s5_966">N/A </span><span id="t1r_966" class="t s5_966">N/A </span>
<span id="t1s_966" class="t s5_966">B </span><span id="t1t_966" class="t s5_966">N/A </span><span id="t1u_966" class="t s5_966">ModRM:reg (w) </span><span id="t1v_966" class="t s5_966">VEX.vvvv (r) </span><span id="t1w_966" class="t s5_966">ModRM:r/m (r) </span><span id="t1x_966" class="t s5_966">N/A </span>
<span id="t1y_966" class="t s5_966">C </span><span id="t1z_966" class="t s5_966">Full Mem </span><span id="t20_966" class="t s5_966">ModRM:reg (w) </span><span id="t21_966" class="t s5_966">EVEX.vvvv (r) </span><span id="t22_966" class="t s5_966">ModRM:r/m (r) </span><span id="t23_966" class="t s5_966">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
