<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4546" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4546{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4546{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4546{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4546{left:189px;bottom:998px;letter-spacing:-0.13px;}
#t5_4546{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t6_4546{left:424px;bottom:981px;letter-spacing:-0.11px;}
#t7_4546{left:689px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_4546{left:689px;bottom:981px;letter-spacing:-0.12px;}
#t9_4546{left:689px;bottom:964px;}
#ta_4546{left:189px;bottom:940px;letter-spacing:-0.13px;}
#tb_4546{left:424px;bottom:940px;letter-spacing:-0.13px;}
#tc_4546{left:424px;bottom:923px;letter-spacing:-0.11px;}
#td_4546{left:424px;bottom:906px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#te_4546{left:424px;bottom:889px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tf_4546{left:689px;bottom:940px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_4546{left:689px;bottom:923px;letter-spacing:-0.12px;}
#th_4546{left:689px;bottom:906px;}
#ti_4546{left:189px;bottom:865px;letter-spacing:-0.12px;}
#tj_4546{left:424px;bottom:865px;letter-spacing:-0.13px;}
#tk_4546{left:424px;bottom:848px;letter-spacing:-0.11px;}
#tl_4546{left:424px;bottom:831px;letter-spacing:-0.11px;}
#tm_4546{left:689px;bottom:865px;letter-spacing:-0.16px;}
#tn_4546{left:189px;bottom:807px;letter-spacing:-0.14px;}
#to_4546{left:424px;bottom:807px;letter-spacing:-0.12px;}
#tp_4546{left:424px;bottom:790px;letter-spacing:-0.12px;}
#tq_4546{left:689px;bottom:807px;letter-spacing:-0.07px;}
#tr_4546{left:689px;bottom:790px;letter-spacing:-0.13px;}
#ts_4546{left:689px;bottom:773px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tt_4546{left:189px;bottom:749px;letter-spacing:-0.14px;}
#tu_4546{left:424px;bottom:749px;letter-spacing:-0.12px;word-spacing:-0.59px;}
#tv_4546{left:424px;bottom:732px;letter-spacing:-0.11px;}
#tw_4546{left:689px;bottom:749px;letter-spacing:-0.11px;}
#tx_4546{left:689px;bottom:732px;letter-spacing:-0.13px;}
#ty_4546{left:189px;bottom:707px;letter-spacing:-0.14px;}
#tz_4546{left:424px;bottom:707px;letter-spacing:-0.12px;}
#t10_4546{left:78px;bottom:683px;letter-spacing:-0.14px;}
#t11_4546{left:140px;bottom:683px;letter-spacing:-0.14px;}
#t12_4546{left:189px;bottom:683px;letter-spacing:-0.14px;}
#t13_4546{left:424px;bottom:683px;letter-spacing:-0.11px;}
#t14_4546{left:189px;bottom:658px;letter-spacing:-0.13px;}
#t15_4546{left:424px;bottom:658px;letter-spacing:-0.12px;}
#t16_4546{left:424px;bottom:637px;letter-spacing:-0.11px;}
#t17_4546{left:424px;bottom:620px;letter-spacing:-0.11px;}
#t18_4546{left:689px;bottom:658px;letter-spacing:-0.12px;}
#t19_4546{left:78px;bottom:596px;letter-spacing:-0.17px;}
#t1a_4546{left:140px;bottom:596px;letter-spacing:-0.13px;}
#t1b_4546{left:189px;bottom:596px;letter-spacing:-0.14px;}
#t1c_4546{left:424px;bottom:596px;letter-spacing:-0.11px;}
#t1d_4546{left:424px;bottom:579px;letter-spacing:-0.11px;}
#t1e_4546{left:189px;bottom:554px;letter-spacing:-0.12px;}
#t1f_4546{left:424px;bottom:554px;letter-spacing:-0.11px;}
#t1g_4546{left:424px;bottom:533px;letter-spacing:-0.11px;}
#t1h_4546{left:424px;bottom:516px;letter-spacing:-0.11px;}
#t1i_4546{left:689px;bottom:554px;letter-spacing:-0.12px;}
#t1j_4546{left:79px;bottom:492px;letter-spacing:-0.16px;}
#t1k_4546{left:140px;bottom:492px;letter-spacing:-0.13px;}
#t1l_4546{left:189px;bottom:492px;letter-spacing:-0.14px;}
#t1m_4546{left:424px;bottom:492px;letter-spacing:-0.11px;}
#t1n_4546{left:189px;bottom:467px;letter-spacing:-0.11px;}
#t1o_4546{left:424px;bottom:467px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t1p_4546{left:424px;bottom:451px;letter-spacing:-0.1px;}
#t1q_4546{left:424px;bottom:434px;letter-spacing:-0.11px;}
#t1r_4546{left:689px;bottom:467px;letter-spacing:-0.12px;}
#t1s_4546{left:189px;bottom:409px;letter-spacing:-0.16px;}
#t1t_4546{left:424px;bottom:409px;letter-spacing:-0.13px;}
#t1u_4546{left:424px;bottom:388px;letter-spacing:-0.11px;}
#t1v_4546{left:424px;bottom:371px;letter-spacing:-0.12px;}
#t1w_4546{left:424px;bottom:354px;letter-spacing:-0.14px;}
#t1x_4546{left:689px;bottom:409px;letter-spacing:-0.12px;}
#t1y_4546{left:189px;bottom:330px;letter-spacing:-0.12px;}
#t1z_4546{left:424px;bottom:330px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t20_4546{left:424px;bottom:313px;letter-spacing:-0.1px;}
#t21_4546{left:424px;bottom:296px;letter-spacing:-0.11px;}
#t22_4546{left:689px;bottom:330px;letter-spacing:-0.12px;}
#t23_4546{left:189px;bottom:272px;letter-spacing:-0.12px;}
#t24_4546{left:424px;bottom:272px;letter-spacing:-0.14px;}
#t25_4546{left:424px;bottom:250px;letter-spacing:-0.11px;}
#t26_4546{left:424px;bottom:234px;letter-spacing:-0.11px;}
#t27_4546{left:424px;bottom:217px;letter-spacing:-0.12px;}
#t28_4546{left:424px;bottom:200px;letter-spacing:-0.11px;}
#t29_4546{left:424px;bottom:183px;letter-spacing:-0.12px;}
#t2a_4546{left:689px;bottom:272px;letter-spacing:-0.12px;}
#t2b_4546{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2c_4546{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2d_4546{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2e_4546{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2f_4546{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2g_4546{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2h_4546{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2i_4546{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2j_4546{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2k_4546{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4546{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4546{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4546{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4546{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4546{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4546" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4546Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4546" style="-webkit-user-select: none;"><object width="935" height="1210" data="4546/4546.svg" type="image/svg+xml" id="pdf4546" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4546" class="t s1_4546">2-24 </span><span id="t2_4546" class="t s1_4546">Vol. 4 </span>
<span id="t3_4546" class="t s2_4546">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4546" class="t s3_4546">11 </span><span id="t5_4546" class="t s3_4546">FREEZE_LBRS_ON_PMI: When set, the LBR </span>
<span id="t6_4546" class="t s3_4546">stack is frozen on a PMI request. </span>
<span id="t7_4546" class="t s3_4546">If CPUID.01H: ECX[15] = 1 </span>
<span id="t8_4546" class="t s3_4546">&amp;&amp; CPUID.0AH: EAX[7:0] &gt; </span>
<span id="t9_4546" class="t s3_4546">1 </span>
<span id="ta_4546" class="t s3_4546">12 </span><span id="tb_4546" class="t s3_4546">FREEZE_PERFMON_ON_PMI: When set, </span>
<span id="tc_4546" class="t s3_4546">each ENABLE bit of the global counter </span>
<span id="td_4546" class="t s3_4546">control MSR are frozen (address 38FH) on a </span>
<span id="te_4546" class="t s3_4546">PMI request. </span>
<span id="tf_4546" class="t s3_4546">If CPUID.01H: ECX[15] = 1 </span>
<span id="tg_4546" class="t s3_4546">&amp;&amp; CPUID.0AH: EAX[7:0] &gt; </span>
<span id="th_4546" class="t s3_4546">1 </span>
<span id="ti_4546" class="t s3_4546">13 </span><span id="tj_4546" class="t s3_4546">ENABLE_UNCORE_PMI: When set, enables </span>
<span id="tk_4546" class="t s3_4546">the logical processor to receive and </span>
<span id="tl_4546" class="t s3_4546">generate PMI on behalf of the uncore. </span>
<span id="tm_4546" class="t s3_4546">06_1AH </span>
<span id="tn_4546" class="t s3_4546">14 </span><span id="to_4546" class="t s3_4546">FREEZE_WHILE_SMM: When set, freezes </span>
<span id="tp_4546" class="t s3_4546">perfmon and trace messages while in SMM. </span>
<span id="tq_4546" class="t s3_4546">If </span>
<span id="tr_4546" class="t s3_4546">IA32_PERF_CAPABILITIES[ </span>
<span id="ts_4546" class="t s3_4546">12] = 1 </span>
<span id="tt_4546" class="t s3_4546">15 </span><span id="tu_4546" class="t s3_4546">RTM_DEBUG: When set, enables DR7 debug </span>
<span id="tv_4546" class="t s3_4546">bit on XBEGIN. </span>
<span id="tw_4546" class="t s3_4546">If (CPUID.(EAX=07H, </span>
<span id="tx_4546" class="t s3_4546">ECX=0):EBX[11] = 1) </span>
<span id="ty_4546" class="t s3_4546">63:16 </span><span id="tz_4546" class="t s3_4546">Reserved </span>
<span id="t10_4546" class="t s3_4546">1DDH </span><span id="t11_4546" class="t s3_4546">477 </span><span id="t12_4546" class="t s3_4546">IA32_LER_FROM_IP </span><span id="t13_4546" class="t s3_4546">Last Event Record Source IP Register (R/W) </span>
<span id="t14_4546" class="t s3_4546">63:0 </span><span id="t15_4546" class="t s3_4546">FROM_IP </span>
<span id="t16_4546" class="t s3_4546">The source IP of the recorded branch or </span>
<span id="t17_4546" class="t s3_4546">event, in canonical form. </span>
<span id="t18_4546" class="t s3_4546">Reset Value: 0 </span>
<span id="t19_4546" class="t s3_4546">1DEH </span><span id="t1a_4546" class="t s3_4546">478 </span><span id="t1b_4546" class="t s3_4546">IA32_LER_TO_IP </span><span id="t1c_4546" class="t s3_4546">Last Event Record Destination IP Register </span>
<span id="t1d_4546" class="t s3_4546">(R/W) </span>
<span id="t1e_4546" class="t s3_4546">63:0 </span><span id="t1f_4546" class="t s3_4546">TO_IP </span>
<span id="t1g_4546" class="t s3_4546">The destination IP of the recorded branch </span>
<span id="t1h_4546" class="t s3_4546">or event, in canonical form. </span>
<span id="t1i_4546" class="t s3_4546">Reset Value: 0 </span>
<span id="t1j_4546" class="t s3_4546">1E0H </span><span id="t1k_4546" class="t s3_4546">480 </span><span id="t1l_4546" class="t s3_4546">IA32_LER_INFO </span><span id="t1m_4546" class="t s3_4546">Last Event Record Info Register (R/W) </span>
<span id="t1n_4546" class="t s3_4546">55:0 </span><span id="t1o_4546" class="t s3_4546">Undefined, may be zero or non-zero. Writes </span>
<span id="t1p_4546" class="t s3_4546">of non- zero values do not fault, but reads </span>
<span id="t1q_4546" class="t s3_4546">may return a different value. </span>
<span id="t1r_4546" class="t s3_4546">Reset Value: 0 </span>
<span id="t1s_4546" class="t s3_4546">59:56 </span><span id="t1t_4546" class="t s3_4546">BR_TYPE </span>
<span id="t1u_4546" class="t s3_4546">The branch type recorded by this LBR. </span>
<span id="t1v_4546" class="t s3_4546">Encodings match those of </span>
<span id="t1w_4546" class="t s3_4546">IA32_LBR_x_INFO. </span>
<span id="t1x_4546" class="t s3_4546">Reset Value: 0 </span>
<span id="t1y_4546" class="t s3_4546">60 </span><span id="t1z_4546" class="t s3_4546">Undefined, may be zero or non-zero. Writes </span>
<span id="t20_4546" class="t s3_4546">of non- zero values do not fault, but reads </span>
<span id="t21_4546" class="t s3_4546">may return a different value. </span>
<span id="t22_4546" class="t s3_4546">Reset Value: 0 </span>
<span id="t23_4546" class="t s3_4546">61 </span><span id="t24_4546" class="t s3_4546">TSX_ABORT </span>
<span id="t25_4546" class="t s3_4546">This LBR record is a TSX abort. On </span>
<span id="t26_4546" class="t s3_4546">processors that do not support Intel® TSX </span>
<span id="t27_4546" class="t s3_4546">(CPUID.07H.EBX.HLE[bit 4]=0 and </span>
<span id="t28_4546" class="t s3_4546">CPUID.07H.EBX.RTM[bit 11]=0), this bit is </span>
<span id="t29_4546" class="t s3_4546">undefined. </span>
<span id="t2a_4546" class="t s3_4546">Reset Value: 0 </span>
<span id="t2b_4546" class="t s4_4546">Table 2-2. </span><span id="t2c_4546" class="t s4_4546">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2d_4546" class="t s5_4546">Register </span>
<span id="t2e_4546" class="t s5_4546">Address </span>
<span id="t2f_4546" class="t s5_4546">Architectural MSR Name / Bit Fields </span>
<span id="t2g_4546" class="t s5_4546">(Former MSR Name) </span><span id="t2h_4546" class="t s5_4546">MSR/Bit Description </span><span id="t2i_4546" class="t s5_4546">Comment </span>
<span id="t2j_4546" class="t s5_4546">Hex </span><span id="t2k_4546" class="t s5_4546">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
