{
  "design": {
    "design_info": {
      "boundary_crc": "0x3D50329D3ED92DEF",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../Zedboard_HangMan_Vivado.gen/sources_1/bd/Block_Diagram",
      "name": "Block_Diagram",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "blinky_0": "",
      "UART_RX_Master_0": "",
      "util_vector_logic_0": "",
      "UART_TX_user_logic_0": ""
    },
    "ports": {
      "GCLK": {
        "direction": "I"
      },
      "LD0": {
        "direction": "O"
      },
      "RX": {
        "direction": "I"
      },
      "TX": {
        "direction": "O"
      },
      "BTND": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "blinky_0": {
        "vlnv": "xilinx.com:module_ref:blinky:1.0",
        "xci_name": "Block_Diagram_blinky_0_0",
        "xci_path": "ip\\Block_Diagram_blinky_0_0\\Block_Diagram_blinky_0_0.xci",
        "inst_hier_path": "blinky_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "blinky",
          "boundary_crc": "0x0"
        },
        "ports": {
          "GCLK": {
            "direction": "I"
          },
          "LD0": {
            "direction": "O"
          }
        }
      },
      "UART_RX_Master_0": {
        "vlnv": "xilinx.com:module_ref:UART_RX_Master:1.0",
        "xci_name": "Block_Diagram_UART_RX_Master_0_0",
        "xci_path": "ip\\Block_Diagram_UART_RX_Master_0_0\\Block_Diagram_UART_RX_Master_0_0.xci",
        "inst_hier_path": "UART_RX_Master_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_RX_Master",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RX": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "RX_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "error": {
            "direction": "O"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "Block_Diagram_util_vector_logic_0_0",
        "xci_path": "ip\\Block_Diagram_util_vector_logic_0_0\\Block_Diagram_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "UART_TX_user_logic_0": {
        "vlnv": "xilinx.com:module_ref:UART_TX_user_logic:1.0",
        "xci_name": "Block_Diagram_UART_TX_user_logic_0_0",
        "xci_path": "ip\\Block_Diagram_UART_TX_user_logic_0_0\\Block_Diagram_UART_TX_user_logic_0_0.xci",
        "inst_hier_path": "UART_TX_user_logic_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_TX_user_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "tx_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "sending": {
            "direction": "O"
          },
          "TX": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "BTND_1": {
        "ports": [
          "BTND",
          "util_vector_logic_0/Op1"
        ]
      },
      "GCLK_1": {
        "ports": [
          "GCLK",
          "blinky_0/GCLK",
          "UART_RX_Master_0/clk",
          "UART_TX_user_logic_0/clk"
        ]
      },
      "Net": {
        "ports": [
          "util_vector_logic_0/Res",
          "UART_RX_Master_0/reset_n",
          "UART_TX_user_logic_0/reset_n"
        ]
      },
      "RX_1": {
        "ports": [
          "RX",
          "UART_RX_Master_0/RX"
        ]
      },
      "UART_RX_Master_0_RX_data": {
        "ports": [
          "UART_RX_Master_0/RX_data",
          "UART_TX_user_logic_0/tx_data"
        ]
      },
      "UART_TX_user_logic_0_TX": {
        "ports": [
          "UART_TX_user_logic_0/TX",
          "TX"
        ]
      },
      "blinky_0_LD0": {
        "ports": [
          "blinky_0/LD0",
          "LD0"
        ]
      }
    }
  }
}