
*** Running vivado
    with args -log dff.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dff.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source dff.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/panos/dev/vlsi/vivado/ip_repo/axi_stream_interface_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/panos/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/panos/dev/vlsi/vivado/exer7/exer7.srcs/utils_1/imports/synth_1/dvlsi2021_lab5_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/panos/dev/vlsi/vivado/exer7/exer7.srcs/utils_1/imports/synth_1/dvlsi2021_lab5_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top dff -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 144517
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/panos/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1962.457 ; gain = 373.770 ; free physical = 4174 ; free virtual = 8957
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.374; parent = 1268.459; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2932.285; parent = 1966.430; children = 965.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dff' [/home/panos/dev/vlsi/vivado/exer7/exer7.srcs/sources_1/new/dff.vhd:17]
WARNING: [Synth 8-614] signal 'EN' is read in the process but is not in the sensitivity list [/home/panos/dev/vlsi/vivado/exer7/exer7.srcs/sources_1/new/dff.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'dff' (0#1) [/home/panos/dev/vlsi/vivado/exer7/exer7.srcs/sources_1/new/dff.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.395 ; gain = 444.707 ; free physical = 4148 ; free virtual = 8932
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.374; parent = 1268.459; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2999.254; parent = 2033.398; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.207 ; gain = 462.520 ; free physical = 4148 ; free virtual = 8932
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.374; parent = 1268.459; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3017.066; parent = 2051.211; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.207 ; gain = 462.520 ; free physical = 4148 ; free virtual = 8932
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.374; parent = 1268.459; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3017.066; parent = 2051.211; children = 965.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2051.207 ; gain = 0.000 ; free physical = 4148 ; free virtual = 8932
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.957 ; gain = 0.000 ; free physical = 4124 ; free virtual = 8908
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.957 ; gain = 0.000 ; free physical = 4124 ; free virtual = 8908
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/panos/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4247 ; free virtual = 9031
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.374; parent = 1268.459; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4247 ; free virtual = 9031
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.374; parent = 1268.459; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4243 ; free virtual = 9027
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.374; parent = 1268.459; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4243 ; free virtual = 9028
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.374; parent = 1268.459; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4243 ; free virtual = 9028
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.374; parent = 1268.459; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4241 ; free virtual = 9026
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.374; parent = 1268.459; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4241 ; free virtual = 9029
Synthesis current peak Physical Memory [PSS] (MB): peak = 1528.374; parent = 1268.459; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4131 ; free virtual = 8919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1582.761; parent = 1323.179; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4131 ; free virtual = 8919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1582.772; parent = 1323.190; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4131 ; free virtual = 8919
Synthesis current peak Physical Memory [PSS] (MB): peak = 1582.886; parent = 1323.304; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4136 ; free virtual = 8925
Synthesis current peak Physical Memory [PSS] (MB): peak = 1583.058; parent = 1323.476; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4136 ; free virtual = 8924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1583.058; parent = 1323.476; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4136 ; free virtual = 8924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1583.073; parent = 1323.491; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4136 ; free virtual = 8924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1583.089; parent = 1323.507; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4136 ; free virtual = 8924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1583.089; parent = 1323.507; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4136 ; free virtual = 8924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1583.120; parent = 1323.538; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDCE |     8|
|3     |IBUF |    11|
|4     |OBUF |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4136 ; free virtual = 8924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1583.136; parent = 1323.554; children = 259.915
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3097.801; parent = 2131.945; children = 965.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2163.957 ; gain = 462.520 ; free physical = 4192 ; free virtual = 8980
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.957 ; gain = 575.270 ; free physical = 4192 ; free virtual = 8980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.957 ; gain = 0.000 ; free physical = 4192 ; free virtual = 8980
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.957 ; gain = 0.000 ; free physical = 4262 ; free virtual = 9050
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7e17e6c6
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2163.957 ; gain = 843.699 ; free physical = 4394 ; free virtual = 9182
INFO: [Common 17-1381] The checkpoint '/home/panos/dev/vlsi/vivado/exer7/exer7.runs/synth_1/dff.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dff_utilization_synth.rpt -pb dff_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  7 19:46:18 2025...
