$date
	Mon Dec 15 11:08:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_tristate $end
$var wire 1 ! y $end
$var reg 1 " en $end
$var reg 1 # x $end
$scope module tri_g $end
$var wire 1 " en $end
$var wire 1 # x $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
z!
$end
#2
0!
1"
#4
z!
0"
1#
#6
1!
1"
#16
