<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>BlueNRG-LP/BlueNRG-LPS SDK drivers APIs: LSM6DSOX_finite_state_machine</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="STcustom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ST-logo-small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BlueNRG-LP/BlueNRG-LPS SDK drivers APIs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">LSM6DSOX_finite_state_machine</div>  </div>
</div><!--header-->
<div class="contents">

<p>This section groups all the functions that manage the state_machine.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gae48e48f2409102f49a2ee70e2733c595"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#gae48e48f2409102f49a2ee70e2733c595">lsm6dsox_long_cnt_flag_data_ready_get</a> (lsm6dsox_ctx_t *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gae48e48f2409102f49a2ee70e2733c595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for FSM long counter timeout interrupt event.[get].  <a href="#gae48e48f2409102f49a2ee70e2733c595">More...</a><br /></td></tr>
<tr class="separator:gae48e48f2409102f49a2ee70e2733c595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b958c6ffe77295ba7db84a15861b67"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#gad7b958c6ffe77295ba7db84a15861b67">lsm6dsox_emb_fsm_en_set</a> (lsm6dsox_ctx_t *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gad7b958c6ffe77295ba7db84a15861b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine global enable.[set].  <a href="#gad7b958c6ffe77295ba7db84a15861b67">More...</a><br /></td></tr>
<tr class="separator:gad7b958c6ffe77295ba7db84a15861b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac985eef88fcc21d8e696017f24380941"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#gac985eef88fcc21d8e696017f24380941">lsm6dsox_emb_fsm_en_get</a> (lsm6dsox_ctx_t *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gac985eef88fcc21d8e696017f24380941"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine global enable.[get].  <a href="#gac985eef88fcc21d8e696017f24380941">More...</a><br /></td></tr>
<tr class="separator:gac985eef88fcc21d8e696017f24380941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbf80c30fdada9ce3d9a60042c19c72"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#ga5fbf80c30fdada9ce3d9a60042c19c72">lsm6dsox_fsm_enable_set</a> (lsm6dsox_ctx_t *ctx, lsm6dsox_emb_fsm_enable_t *val)</td></tr>
<tr class="memdesc:ga5fbf80c30fdada9ce3d9a60042c19c72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine enable.[set].  <a href="#ga5fbf80c30fdada9ce3d9a60042c19c72">More...</a><br /></td></tr>
<tr class="separator:ga5fbf80c30fdada9ce3d9a60042c19c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90d4ac637d8b49112e2d618395f6275"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#gae90d4ac637d8b49112e2d618395f6275">lsm6dsox_fsm_enable_get</a> (lsm6dsox_ctx_t *ctx, lsm6dsox_emb_fsm_enable_t *val)</td></tr>
<tr class="memdesc:gae90d4ac637d8b49112e2d618395f6275"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine enable.[get].  <a href="#gae90d4ac637d8b49112e2d618395f6275">More...</a><br /></td></tr>
<tr class="separator:gae90d4ac637d8b49112e2d618395f6275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87019ac71258efb64497350849f92b6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#gad87019ac71258efb64497350849f92b6">lsm6dsox_long_cnt_set</a> (lsm6dsox_ctx_t *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gad87019ac71258efb64497350849f92b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[set].  <a href="#gad87019ac71258efb64497350849f92b6">More...</a><br /></td></tr>
<tr class="separator:gad87019ac71258efb64497350849f92b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd320452b7c6d61377835a184518283c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#gabd320452b7c6d61377835a184518283c">lsm6dsox_long_cnt_get</a> (lsm6dsox_ctx_t *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gabd320452b7c6d61377835a184518283c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[get].  <a href="#gabd320452b7c6d61377835a184518283c">More...</a><br /></td></tr>
<tr class="separator:gabd320452b7c6d61377835a184518283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf639639ed6ffd1efa3b6af540b7c6a4d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#gaf639639ed6ffd1efa3b6af540b7c6a4d">lsm6dsox_long_clr_set</a> (lsm6dsox_ctx_t *ctx, lsm6dsox_fsm_lc_clr_t val)</td></tr>
<tr class="memdesc:gaf639639ed6ffd1efa3b6af540b7c6a4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear FSM long counter value.[set].  <a href="#gaf639639ed6ffd1efa3b6af540b7c6a4d">More...</a><br /></td></tr>
<tr class="separator:gaf639639ed6ffd1efa3b6af540b7c6a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3493b752bb81a10784b1c0c2317a4a58"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#ga3493b752bb81a10784b1c0c2317a4a58">lsm6dsox_long_clr_get</a> (lsm6dsox_ctx_t *ctx, lsm6dsox_fsm_lc_clr_t *val)</td></tr>
<tr class="memdesc:ga3493b752bb81a10784b1c0c2317a4a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear FSM long counter value.[get].  <a href="#ga3493b752bb81a10784b1c0c2317a4a58">More...</a><br /></td></tr>
<tr class="separator:ga3493b752bb81a10784b1c0c2317a4a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997a26643d59abb55fb2dd6517409e0e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#ga997a26643d59abb55fb2dd6517409e0e">lsm6dsox_fsm_out_get</a> (lsm6dsox_ctx_t *ctx, lsm6dsox_fsm_out_t *val)</td></tr>
<tr class="memdesc:ga997a26643d59abb55fb2dd6517409e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM output registers[get].  <a href="#ga997a26643d59abb55fb2dd6517409e0e">More...</a><br /></td></tr>
<tr class="separator:ga997a26643d59abb55fb2dd6517409e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d0f37abfcbfb890682369cfffaf095"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#ga67d0f37abfcbfb890682369cfffaf095">lsm6dsox_fsm_data_rate_set</a> (lsm6dsox_ctx_t *ctx, lsm6dsox_fsm_odr_t val)</td></tr>
<tr class="memdesc:ga67d0f37abfcbfb890682369cfffaf095"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine ODR configuration.[set].  <a href="#ga67d0f37abfcbfb890682369cfffaf095">More...</a><br /></td></tr>
<tr class="separator:ga67d0f37abfcbfb890682369cfffaf095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f99d16dd1b1f969f606b8ff8b8ac66"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#ga91f99d16dd1b1f969f606b8ff8b8ac66">lsm6dsox_fsm_data_rate_get</a> (lsm6dsox_ctx_t *ctx, lsm6dsox_fsm_odr_t *val)</td></tr>
<tr class="memdesc:ga91f99d16dd1b1f969f606b8ff8b8ac66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine ODR configuration.[get].  <a href="#ga91f99d16dd1b1f969f606b8ff8b8ac66">More...</a><br /></td></tr>
<tr class="separator:ga91f99d16dd1b1f969f606b8ff8b8ac66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9328f86589410988b608905f51b34022"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#ga9328f86589410988b608905f51b34022">lsm6dsox_fsm_init_set</a> (lsm6dsox_ctx_t *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga9328f86589410988b608905f51b34022"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM initialization request.[set].  <a href="#ga9328f86589410988b608905f51b34022">More...</a><br /></td></tr>
<tr class="separator:ga9328f86589410988b608905f51b34022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0351e29e7067152fa2f5388575bfa0a4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#ga0351e29e7067152fa2f5388575bfa0a4">lsm6dsox_fsm_init_get</a> (lsm6dsox_ctx_t *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga0351e29e7067152fa2f5388575bfa0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM initialization request.[get].  <a href="#ga0351e29e7067152fa2f5388575bfa0a4">More...</a><br /></td></tr>
<tr class="separator:ga0351e29e7067152fa2f5388575bfa0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53277fd17a71ca672eb70c02157db09"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#gab53277fd17a71ca672eb70c02157db09">lsm6dsox_long_cnt_int_value_set</a> (lsm6dsox_ctx_t *ctx, uint16_t val)</td></tr>
<tr class="memdesc:gab53277fd17a71ca672eb70c02157db09"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[set].  <a href="#gab53277fd17a71ca672eb70c02157db09">More...</a><br /></td></tr>
<tr class="separator:gab53277fd17a71ca672eb70c02157db09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c8ac7c07746de01b56cf9ea830500f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#ga15c8ac7c07746de01b56cf9ea830500f">lsm6dsox_long_cnt_int_value_get</a> (lsm6dsox_ctx_t *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga15c8ac7c07746de01b56cf9ea830500f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[get].  <a href="#ga15c8ac7c07746de01b56cf9ea830500f">More...</a><br /></td></tr>
<tr class="separator:ga15c8ac7c07746de01b56cf9ea830500f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e3d124fb1e16f93b55ca0d5c80c418"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#gaf6e3d124fb1e16f93b55ca0d5c80c418">lsm6dsox_fsm_number_of_programs_set</a> (lsm6dsox_ctx_t *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaf6e3d124fb1e16f93b55ca0d5c80c418"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM number of programs register.[set].  <a href="#gaf6e3d124fb1e16f93b55ca0d5c80c418">More...</a><br /></td></tr>
<tr class="separator:gaf6e3d124fb1e16f93b55ca0d5c80c418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1f84ec012ed5dc64308882e22cb876"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#ga5a1f84ec012ed5dc64308882e22cb876">lsm6dsox_fsm_number_of_programs_get</a> (lsm6dsox_ctx_t *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga5a1f84ec012ed5dc64308882e22cb876"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM number of programs register.[get].  <a href="#ga5a1f84ec012ed5dc64308882e22cb876">More...</a><br /></td></tr>
<tr class="separator:ga5a1f84ec012ed5dc64308882e22cb876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12720334d2dd6e0815f8b8bc3e46a542"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#ga12720334d2dd6e0815f8b8bc3e46a542">lsm6dsox_fsm_start_address_set</a> (lsm6dsox_ctx_t *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga12720334d2dd6e0815f8b8bc3e46a542"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM start address register (r/w). First available address is 0x033C.[set].  <a href="#ga12720334d2dd6e0815f8b8bc3e46a542">More...</a><br /></td></tr>
<tr class="separator:ga12720334d2dd6e0815f8b8bc3e46a542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcd5f38b4e439edd323b8390067cf6b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o_x__finite__state__machine.html#gaadcd5f38b4e439edd323b8390067cf6b">lsm6dsox_fsm_start_address_get</a> (lsm6dsox_ctx_t *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:gaadcd5f38b4e439edd323b8390067cf6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM start address register (r/w). First available address is 0x033C.[get].  <a href="#gaadcd5f38b4e439edd323b8390067cf6b">More...</a><br /></td></tr>
<tr class="separator:gaadcd5f38b4e439edd323b8390067cf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This section groups all the functions that manage the state_machine. </p>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gac985eef88fcc21d8e696017f24380941"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_emb_fsm_en_get </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finite State Machine global enable.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">uint8_t</td><td>*: return the values of fsm_en in reg EMB_FUNC_EN_B </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08198">8198</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad7b958c6ffe77295ba7db84a15861b67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_emb_fsm_en_set </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finite State Machine global enable.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_en in reg EMB_FUNC_EN_B </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08172">8172</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga91f99d16dd1b1f969f606b8ff8b8ac66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_fsm_data_rate_get </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dsox_fsm_odr_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finite State Machine ODR configuration.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of fsm_odr in reg EMB_FUNC_ODR_CFG_B </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08476">8476</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga67d0f37abfcbfb890682369cfffaf095"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_fsm_data_rate_set </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dsox_fsm_odr_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finite State Machine ODR configuration.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_odr in reg EMB_FUNC_ODR_CFG_B </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08446">8446</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae90d4ac637d8b49112e2d618395f6275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_fsm_enable_get </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dsox_emb_fsm_enable_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finite State Machine enable.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>union of registers from FSM_ENABLE_A to FSM_ENABLE_B </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08285">8285</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fbf80c30fdada9ce3d9a60042c19c72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_fsm_enable_set </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dsox_emb_fsm_enable_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Finite State Machine enable.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>union of registers from FSM_ENABLE_A to FSM_ENABLE_B </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08225">8225</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0351e29e7067152fa2f5388575bfa0a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_fsm_init_get </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM initialization request.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_init in reg FSM_INIT </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08544">8544</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9328f86589410988b608905f51b34022"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_fsm_init_set </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM initialization request.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_init in reg FSM_INIT </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08517">8517</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a1f84ec012ed5dc64308882e22cb876"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_fsm_number_of_programs_get </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM number of programs register.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>buffer that stores data read. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08637">8637</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6e3d124fb1e16f93b55ca0d5c80c418"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_fsm_number_of_programs_set </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM number of programs register.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>value to write </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08621">8621</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga997a26643d59abb55fb2dd6517409e0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_fsm_out_get </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dsox_fsm_out_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM output registers[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>struct of registers from FSM_OUTS1 to FSM_OUTS16 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08424">8424</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaadcd5f38b4e439edd323b8390067cf6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_fsm_start_address_get </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM start address register (r/w). First available address is 0x033C.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>buffer the value of start address. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08678">8678</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga12720334d2dd6e0815f8b8bc3e46a542"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_fsm_start_address_set </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM start address register (r/w). First available address is 0x033C.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>the value of start address </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08654">8654</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3493b752bb81a10784b1c0c2317a4a58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_long_clr_get </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dsox_fsm_lc_clr_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear FSM long counter value.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>Get the values of fsm_lc_clr in reg FSM_LONG_COUNTER_CLEAR </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08383">8383</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf639639ed6ffd1efa3b6af540b7c6a4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_long_clr_set </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">lsm6dsox_fsm_lc_clr_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear FSM long counter value.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of fsm_lc_clr in reg FSM_LONG_COUNTER_CLEAR </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08354">8354</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae48e48f2409102f49a2ee70e2733c595"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_long_cnt_flag_data_ready_get </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt status bit for FSM long counter timeout interrupt event.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>change the values of is_fsm_lc in reg EMB_FUNC_STATUS </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08149">8149</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="gabd320452b7c6d61377835a184518283c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_long_cnt_get </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that stores data read </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08331">8331</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga15c8ac7c07746de01b56cf9ea830500f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_long_cnt_int_value_get </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t *&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[get]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>buffer that stores the value of long counter </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08597">8597</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab53277fd17a71ca672eb70c02157db09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_long_cnt_int_value_set </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">val</td><td>the value of long counter </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08570">8570</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad87019ac71258efb64497350849f92b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t lsm6dsox_long_cnt_set </td>
          <td>(</td>
          <td class="paramtype">lsm6dsox_ctx_t *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>buff</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[set]. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctx</td><td>read / write interface definitions </td></tr>
    <tr><td class="paramname">buff</td><td>buffer that contains data to write </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="lsm6dsox__reg_8c_source.html#l08308">8308</a> of file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Copyright &copy; 2022 by STMicrolectronics. All rights reserved.<br>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
