// Seed: 4157293121
module module_0 ();
  logic [7:0] id_1;
  assign id_1[-1] = id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd89
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire _id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  logic [7:0] id_13, id_14;
  assign id_9 = id_7;
  assign id_13[id_6==-1] = -1'b0;
endmodule
