/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [17:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [17:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [3:0] celloutsig_0_64z;
  wire [2:0] celloutsig_0_6z;
  reg [19:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [9:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [28:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = !(celloutsig_0_31z[0] ? celloutsig_0_3z[5] : celloutsig_0_5z);
  assign celloutsig_0_17z = !(in_data[49] ? celloutsig_0_6z[0] : celloutsig_0_11z);
  assign celloutsig_0_30z = !(celloutsig_0_2z ? celloutsig_0_3z[1] : celloutsig_0_28z[1]);
  assign celloutsig_0_63z = ~(celloutsig_0_36z | celloutsig_0_30z);
  assign celloutsig_0_10z = ~in_data[9];
  assign celloutsig_0_0z = in_data[79] | ~(in_data[33]);
  assign celloutsig_0_12z = celloutsig_0_10z | ~(celloutsig_0_4z);
  assign celloutsig_1_0z = in_data[131:126] + in_data[181:176];
  assign celloutsig_0_14z = { celloutsig_0_7z[18:9], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_8z } + { celloutsig_0_3z[4:2], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[26:25], celloutsig_0_1z, celloutsig_0_3z } == { in_data[44], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_7z[16:5], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_6z } == in_data[83:64];
  assign celloutsig_1_13z = { celloutsig_1_0z[2:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z } >= { in_data[158:120], celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_16z[7:3] >= celloutsig_1_10z[5:1];
  assign celloutsig_1_1z = in_data[130:102] <= { in_data[165:155], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_3z[3:2], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_1z } <= celloutsig_1_14z[8:3];
  assign celloutsig_0_11z = { celloutsig_0_7z[6:1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_10z } <= { in_data[48:18], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z } < { in_data[29], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_64z = in_data[24:21] % { 1'h1, celloutsig_0_16z[13:11] };
  assign celloutsig_0_16z = { celloutsig_0_3z[5:1], celloutsig_0_14z } % { 1'h1, celloutsig_0_15z[2:0], celloutsig_0_9z, celloutsig_0_14z[12:1], in_data[0] };
  assign celloutsig_0_31z = { celloutsig_0_18z[3:2], celloutsig_0_11z } % { 1'h1, celloutsig_0_3z[5:4] };
  assign celloutsig_1_9z = { celloutsig_1_0z[4:3], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z[3:1], celloutsig_1_3z[1], celloutsig_1_5z } * { celloutsig_1_2z[20:3], celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_10z[3:2], celloutsig_1_5z, celloutsig_1_8z } !== { in_data[175:173], celloutsig_1_6z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z } | celloutsig_0_1z;
  assign celloutsig_0_8z = & { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_2z = & celloutsig_0_1z;
  assign celloutsig_1_5z = ^ { celloutsig_1_2z[6:0], celloutsig_1_0z };
  assign celloutsig_1_6z = ^ celloutsig_1_2z[15:9];
  assign celloutsig_1_8z = ^ { celloutsig_1_4z[0], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_9z = ^ { in_data[16:4], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_16z = { celloutsig_1_4z[3:0], celloutsig_1_14z } >> { celloutsig_1_9z[13:1], celloutsig_1_6z };
  assign celloutsig_1_10z = celloutsig_1_0z - celloutsig_1_9z[12:7];
  assign celloutsig_0_15z = celloutsig_0_13z[15:11] - celloutsig_0_13z[7:3];
  assign celloutsig_0_28z = { celloutsig_0_13z[10:9], celloutsig_0_17z, celloutsig_0_5z } - { celloutsig_0_15z[4:2], celloutsig_0_24z };
  assign celloutsig_1_4z = in_data[165:160] ~^ in_data[140:135];
  assign celloutsig_0_1z = in_data[65:63] ~^ { in_data[72], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_4z } ~^ { celloutsig_0_14z[0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_3z = { in_data[52], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[74:68];
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 29'h00000000;
    else if (!clkin_data[32]) celloutsig_1_2z = in_data[154:126];
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 20'h00000;
    else if (celloutsig_1_18z) celloutsig_0_7z = { in_data[78:63], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  always_latch
    if (clkin_data[96]) celloutsig_1_14z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_14z = { celloutsig_1_10z[5:1], celloutsig_1_3z[3:1], celloutsig_1_3z[1], celloutsig_1_12z };
  always_latch
    if (clkin_data[64]) celloutsig_0_13z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_0z };
  assign { celloutsig_1_3z[1], celloutsig_1_3z[3:2] } = { celloutsig_1_1z, celloutsig_1_0z[2:1] } | { celloutsig_1_1z, celloutsig_1_2z[11:10] };
  assign celloutsig_1_3z[0] = celloutsig_1_3z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
