INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:56:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 buffer22/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Destination:            buffer2/dataReg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.350ns period=12.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.700ns  (clk rise@12.700ns - clk rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 1.357ns (15.661%)  route 7.308ns (84.339%))
  Logic Levels:           14  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.183 - 12.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=968, unset)          0.508     0.508    buffer22/clk
    SLICE_X2Y92          FDRE                                         r  buffer22/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer22/outs_reg[0]/Q
                         net (fo=39, routed)          1.048     1.810    buffer22/control/outs_reg[0]_4
    SLICE_X21Y92         LUT4 (Prop_lut4_I3_O)        0.048     1.858 f  buffer22/control/dataReg[0]_i_2__0/O
                         net (fo=7, routed)           0.465     2.323    control_merge0/tehb/control/dataReg_reg[0]_0
    SLICE_X24Y92         LUT5 (Prop_lut5_I0_O)        0.135     2.458 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=11, routed)          0.232     2.690    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_8
    SLICE_X24Y92         LUT5 (Prop_lut5_I4_O)        0.129     2.819 r  control_merge0/fork_valid/generateBlocks[1].regblock/n_ready_INST_0_i_1/O
                         net (fo=45, routed)          0.747     3.566    buffer12/control/p_1_in
    SLICE_X18Y102        LUT6 (Prop_lut6_I0_O)        0.043     3.609 f  buffer12/control/dataReg[31]_i_2/O
                         net (fo=2, routed)           0.545     4.154    buffer4/control/D[24]
    SLICE_X18Y100        LUT3 (Prop_lut3_I0_O)        0.043     4.197 f  buffer4/control/outs[31]_i_3/O
                         net (fo=4, routed)           0.502     4.699    cmpi0/buffer4_outs[31]
    SLICE_X14Y100        LUT6 (Prop_lut6_I4_O)        0.127     4.826 r  cmpi0/i__i_33/O
                         net (fo=1, routed)           0.337     5.163    cmpi0/i__i_33_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.347 f  cmpi0/i__i_21/CO[3]
                         net (fo=24, routed)          0.564     5.912    buffer10/fifo/result[0]
    SLICE_X21Y95         LUT3 (Prop_lut3_I0_O)        0.050     5.962 f  buffer10/fifo/i__i_11/O
                         net (fo=9, routed)           0.169     6.130    control_merge2/tehb/control/Memory_reg[0][0]_2
    SLICE_X21Y94         LUT6 (Prop_lut6_I2_O)        0.129     6.259 r  control_merge2/tehb/control/i___10_i_5/O
                         net (fo=33, routed)          0.681     6.940    control_merge2/tehb/control/fullReg_reg_1
    SLICE_X7Y92          LUT6 (Prop_lut6_I1_O)        0.043     6.983 f  control_merge2/tehb/control/transmitValue_i_2__0/O
                         net (fo=40, routed)          0.541     7.525    control_merge2/tehb/control/p_1_in
    SLICE_X21Y93         LUT6 (Prop_lut6_I3_O)        0.043     7.568 f  control_merge2/tehb/control/i__i_12/O
                         net (fo=3, routed)           0.263     7.830    buffer10/fifo/join_inputs//i__0
    SLICE_X23Y95         LUT6 (Prop_lut6_I4_O)        0.043     7.873 f  buffer10/fifo/i__i_2/O
                         net (fo=3, routed)           0.431     8.304    control_merge0/tehb/control/dataReg_reg[0]_3
    SLICE_X19Y94         LUT6 (Prop_lut6_I1_O)        0.043     8.347 f  control_merge0/tehb/control/join_inputs//i_/O
                         net (fo=7, routed)           0.281     8.628    control_merge0/tehb/control/transmitValue_reg_0
    SLICE_X17Y95         LUT6 (Prop_lut6_I2_O)        0.043     8.671 r  control_merge0/tehb/control/dataReg[31]_i_1__4/O
                         net (fo=32, routed)          0.502     9.173    buffer2/E[0]
    SLICE_X11Y102        FDRE                                         r  buffer2/dataReg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.700    12.700 r  
                                                      0.000    12.700 r  clk (IN)
                         net (fo=968, unset)          0.483    13.183    buffer2/clk
    SLICE_X11Y102        FDRE                                         r  buffer2/dataReg_reg[31]/C
                         clock pessimism              0.000    13.183    
                         clock uncertainty           -0.035    13.147    
    SLICE_X11Y102        FDRE (Setup_fdre_C_CE)      -0.194    12.953    buffer2/dataReg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  3.780    




