Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct 28 03:20:24 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sev_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.769     -352.521                     54                 2180        0.165        0.000                      0                 2180        4.500        0.000                       0                   771  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.769     -352.521                     54                 1434        0.165        0.000                      0                 1434        4.500        0.000                       0                   771  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.939        0.000                      0                  746        0.365        0.000                      0                  746  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           54  Failing Endpoints,  Worst Slack      -10.769ns,  Total Violation     -352.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.769ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.784ns  (logic 11.384ns (54.772%)  route 9.400ns (45.228%))
  Logic Levels:           37  (CARRY4=23 LUT3=5 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X46Y22         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDPE (Prop_fdpe_C_Q)         0.518     5.589 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.704     6.293    item_price__0[3]_repN
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.417 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.445     6.862    item_num[3]_i_63_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  item_num[3]_i_62/O
                         net (fo=1, routed)           0.416     7.401    item_num[3]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.057 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.057    item_num_reg[3]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009     8.180    item_num_reg[3]_i_34_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.451 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.566     9.017    item_num_reg[3]_i_33_n_3
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.846 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.846    item_num_reg[3]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.960 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.969    item_num_reg[3]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.636    10.762    item_num_reg[3]_i_18_n_2
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329    11.091 r  item_num[3]_i_32/O
                         net (fo=1, routed)           0.000    11.091    item_num[3]_i_32_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.624 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.624    item_num_reg[3]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.741 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.741    item_num_reg[3]_i_9_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.898 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.575    12.473    item_num_reg[3]_i_8_n_2
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.332    12.805 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.805    item_num[3]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.355 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.355    item_num_reg[3]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.469 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.469    item_num_reg[3]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.626 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          0.623    14.249    get_item_num2[3]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.329    14.578 r  item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.578    item_num[2]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.128 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.128    item_num_reg[2]_i_7_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.242    item_num_reg[2]_i_4_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.399 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=30, routed)          0.787    16.186    get_item_num2[2]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.515 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.515    item_num[1]_i_14_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.048 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.048    item_num_reg[1]_i_7_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.165    item_num_reg[1]_i_4_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=24, routed)          0.728    18.050    get_item_num2[1]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.382 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.382    item_num[0]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.914 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.914    item_num_reg[0]_i_5_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.028    item_num_reg[0]_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.299 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.448    19.747    get_item_num2[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.373    20.120 r  get_item_num[2]_i_2/O
                         net (fo=5, routed)           0.492    20.612    get_item_num[2]_i_2_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    20.736 r  pay_10[3]_i_13_comp_2/O
                         net (fo=2, routed)           0.464    21.201    pay_10[3]_i_13_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.325 r  pay_10[3]_i_4/O
                         net (fo=1, routed)           0.521    21.845    pay_10[3]_i_4_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    22.441 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.725    23.166    pay_10_reg[3]_i_2_n_4
    SLICE_X45Y31         LUT6 (Prop_lut6_I1_O)        0.306    23.472 r  pay_10[1]_i_1/O
                         net (fo=8, routed)           0.633    24.105    A[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    24.229 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.229    pay_1[3]_i_6_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.809 f  pay_1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.459    25.268    nums00_out[2]
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.302    25.570 r  money_1[3]_i_5/O
                         net (fo=1, routed)           0.162    25.732    key_de/money_1_reg[3]_2
    SLICE_X42Y33         LUT6 (Prop_lut6_I3_O)        0.124    25.856 r  key_de/money_1[3]_i_2/O
                         net (fo=1, routed)           0.000    25.856    key_de_n_30
    SLICE_X42Y33         FDCE                                         r  money_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  money_1_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)        0.081    15.087    money_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -25.856    
  -------------------------------------------------------------------
                         slack                                -10.769    

Slack (VIOLATED) :        -10.603ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.569ns  (logic 11.324ns (55.053%)  route 9.245ns (44.947%))
  Logic Levels:           36  (CARRY4=23 LUT3=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X46Y22         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDPE (Prop_fdpe_C_Q)         0.518     5.589 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.704     6.293    item_price__0[3]_repN
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.417 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.445     6.862    item_num[3]_i_63_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  item_num[3]_i_62/O
                         net (fo=1, routed)           0.416     7.401    item_num[3]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.057 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.057    item_num_reg[3]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009     8.180    item_num_reg[3]_i_34_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.451 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.566     9.017    item_num_reg[3]_i_33_n_3
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.846 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.846    item_num_reg[3]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.960 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.969    item_num_reg[3]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.636    10.762    item_num_reg[3]_i_18_n_2
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329    11.091 r  item_num[3]_i_32/O
                         net (fo=1, routed)           0.000    11.091    item_num[3]_i_32_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.624 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.624    item_num_reg[3]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.741 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.741    item_num_reg[3]_i_9_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.898 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.575    12.473    item_num_reg[3]_i_8_n_2
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.332    12.805 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.805    item_num[3]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.355 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.355    item_num_reg[3]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.469 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.469    item_num_reg[3]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.626 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          0.623    14.249    get_item_num2[3]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.329    14.578 r  item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.578    item_num[2]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.128 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.128    item_num_reg[2]_i_7_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.242    item_num_reg[2]_i_4_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.399 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=30, routed)          0.787    16.186    get_item_num2[2]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.515 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.515    item_num[1]_i_14_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.048 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.048    item_num_reg[1]_i_7_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.165    item_num_reg[1]_i_4_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=24, routed)          0.728    18.050    get_item_num2[1]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.382 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.382    item_num[0]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.914 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.914    item_num_reg[0]_i_5_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.028    item_num_reg[0]_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.299 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.448    19.747    get_item_num2[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.373    20.120 r  get_item_num[2]_i_2/O
                         net (fo=5, routed)           0.492    20.612    get_item_num[2]_i_2_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    20.736 r  pay_10[3]_i_13_comp_2/O
                         net (fo=2, routed)           0.464    21.201    pay_10[3]_i_13_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.325 r  pay_10[3]_i_4/O
                         net (fo=1, routed)           0.521    21.845    pay_10[3]_i_4_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    22.441 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.725    23.166    pay_10_reg[3]_i_2_n_4
    SLICE_X45Y31         LUT6 (Prop_lut6_I1_O)        0.306    23.472 r  pay_10[1]_i_1/O
                         net (fo=8, routed)           0.633    24.105    A[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    24.229 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.229    pay_1[3]_i_6_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    24.869 r  pay_1_reg[3]_i_2/O[3]
                         net (fo=3, routed)           0.466    25.335    key_de/money_1_reg[3]_0[3]
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.306    25.641 r  key_de/nums[3]_P_i_1_comp/O
                         net (fo=1, routed)           0.000    25.641    p_3_out[3]
    SLICE_X47Y33         FDPE                                         r  nums_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X47Y33         FDPE                                         r  nums_reg[3]_P/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X47Y33         FDPE (Setup_fdpe_C_D)        0.031    15.038    nums_reg[3]_P
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -25.641    
  -------------------------------------------------------------------
                         slack                                -10.603    

Slack (VIOLATED) :        -10.530ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.494ns  (logic 11.260ns (54.942%)  route 9.234ns (45.058%))
  Logic Levels:           36  (CARRY4=23 LUT3=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X46Y22         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDPE (Prop_fdpe_C_Q)         0.518     5.589 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.704     6.293    item_price__0[3]_repN
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.417 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.445     6.862    item_num[3]_i_63_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  item_num[3]_i_62/O
                         net (fo=1, routed)           0.416     7.401    item_num[3]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.057 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.057    item_num_reg[3]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009     8.180    item_num_reg[3]_i_34_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.451 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.566     9.017    item_num_reg[3]_i_33_n_3
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.846 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.846    item_num_reg[3]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.960 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.969    item_num_reg[3]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.636    10.762    item_num_reg[3]_i_18_n_2
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329    11.091 r  item_num[3]_i_32/O
                         net (fo=1, routed)           0.000    11.091    item_num[3]_i_32_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.624 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.624    item_num_reg[3]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.741 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.741    item_num_reg[3]_i_9_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.898 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.575    12.473    item_num_reg[3]_i_8_n_2
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.332    12.805 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.805    item_num[3]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.355 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.355    item_num_reg[3]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.469 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.469    item_num_reg[3]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.626 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          0.623    14.249    get_item_num2[3]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.329    14.578 r  item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.578    item_num[2]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.128 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.128    item_num_reg[2]_i_7_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.242    item_num_reg[2]_i_4_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.399 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=30, routed)          0.787    16.186    get_item_num2[2]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.515 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.515    item_num[1]_i_14_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.048 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.048    item_num_reg[1]_i_7_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.165    item_num_reg[1]_i_4_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=24, routed)          0.728    18.050    get_item_num2[1]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.382 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.382    item_num[0]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.914 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.914    item_num_reg[0]_i_5_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.028    item_num_reg[0]_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.299 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.448    19.747    get_item_num2[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.373    20.120 r  get_item_num[2]_i_2/O
                         net (fo=5, routed)           0.492    20.612    get_item_num[2]_i_2_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    20.736 r  pay_10[3]_i_13_comp_2/O
                         net (fo=2, routed)           0.464    21.201    pay_10[3]_i_13_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.325 r  pay_10[3]_i_4/O
                         net (fo=1, routed)           0.521    21.845    pay_10[3]_i_4_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    22.441 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.725    23.166    pay_10_reg[3]_i_2_n_4
    SLICE_X45Y31         LUT6 (Prop_lut6_I1_O)        0.306    23.472 r  pay_10[1]_i_1/O
                         net (fo=8, routed)           0.633    24.105    A[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    24.229 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.229    pay_1[3]_i_6_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.809 r  pay_1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.455    25.264    key_de/money_1_reg[3]_0[2]
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.302    25.566 r  key_de/money_1[2]_i_1/O
                         net (fo=1, routed)           0.000    25.566    key_de_n_31
    SLICE_X45Y33         FDCE                                         r  money_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X45Y33         FDCE                                         r  money_1_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X45Y33         FDCE (Setup_fdce_C_D)        0.029    15.036    money_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -25.566    
  -------------------------------------------------------------------
                         slack                                -10.530    

Slack (VIOLATED) :        -10.418ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.384ns  (logic 11.260ns (55.239%)  route 9.124ns (44.761%))
  Logic Levels:           36  (CARRY4=23 LUT3=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X46Y22         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDPE (Prop_fdpe_C_Q)         0.518     5.589 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.704     6.293    item_price__0[3]_repN
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.417 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.445     6.862    item_num[3]_i_63_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  item_num[3]_i_62/O
                         net (fo=1, routed)           0.416     7.401    item_num[3]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.057 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.057    item_num_reg[3]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009     8.180    item_num_reg[3]_i_34_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.451 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.566     9.017    item_num_reg[3]_i_33_n_3
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.846 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.846    item_num_reg[3]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.960 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.969    item_num_reg[3]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.636    10.762    item_num_reg[3]_i_18_n_2
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329    11.091 r  item_num[3]_i_32/O
                         net (fo=1, routed)           0.000    11.091    item_num[3]_i_32_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.624 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.624    item_num_reg[3]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.741 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.741    item_num_reg[3]_i_9_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.898 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.575    12.473    item_num_reg[3]_i_8_n_2
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.332    12.805 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.805    item_num[3]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.355 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.355    item_num_reg[3]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.469 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.469    item_num_reg[3]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.626 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          0.623    14.249    get_item_num2[3]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.329    14.578 r  item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.578    item_num[2]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.128 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.128    item_num_reg[2]_i_7_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.242    item_num_reg[2]_i_4_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.399 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=30, routed)          0.787    16.186    get_item_num2[2]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.515 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.515    item_num[1]_i_14_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.048 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.048    item_num_reg[1]_i_7_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.165    item_num_reg[1]_i_4_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=24, routed)          0.728    18.050    get_item_num2[1]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.382 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.382    item_num[0]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.914 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.914    item_num_reg[0]_i_5_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.028    item_num_reg[0]_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.299 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.448    19.747    get_item_num2[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.373    20.120 r  get_item_num[2]_i_2/O
                         net (fo=5, routed)           0.492    20.612    get_item_num[2]_i_2_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    20.736 r  pay_10[3]_i_13_comp_2/O
                         net (fo=2, routed)           0.464    21.201    pay_10[3]_i_13_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.325 r  pay_10[3]_i_4/O
                         net (fo=1, routed)           0.521    21.845    pay_10[3]_i_4_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    22.441 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.725    23.166    pay_10_reg[3]_i_2_n_4
    SLICE_X45Y31         LUT6 (Prop_lut6_I1_O)        0.306    23.472 r  pay_10[1]_i_1/O
                         net (fo=8, routed)           0.633    24.105    A[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    24.229 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.229    pay_1[3]_i_6_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.809 r  pay_1_reg[3]_i_2/O[2]
                         net (fo=4, routed)           0.345    25.154    key_de/money_1_reg[3]_0[2]
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.302    25.456 r  key_de/nums[2]_C_i_1/O
                         net (fo=1, routed)           0.000    25.456    p_3_out[2]
    SLICE_X44Y32         FDCE                                         r  nums_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X44Y32         FDCE                                         r  nums_reg[2]_C/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X44Y32         FDCE (Setup_fdce_C_D)        0.032    15.038    nums_reg[2]_C
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -25.456    
  -------------------------------------------------------------------
                         slack                                -10.418    

Slack (VIOLATED) :        -10.409ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.088ns  (logic 10.667ns (53.101%)  route 9.421ns (46.900%))
  Logic Levels:           35  (CARRY4=23 LUT3=5 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X46Y22         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDPE (Prop_fdpe_C_Q)         0.518     5.589 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.704     6.293    item_price__0[3]_repN
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.417 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.445     6.862    item_num[3]_i_63_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  item_num[3]_i_62/O
                         net (fo=1, routed)           0.416     7.401    item_num[3]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.057 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.057    item_num_reg[3]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009     8.180    item_num_reg[3]_i_34_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.451 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.566     9.017    item_num_reg[3]_i_33_n_3
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.846 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.846    item_num_reg[3]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.960 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.969    item_num_reg[3]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.636    10.762    item_num_reg[3]_i_18_n_2
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329    11.091 r  item_num[3]_i_32/O
                         net (fo=1, routed)           0.000    11.091    item_num[3]_i_32_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.624 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.624    item_num_reg[3]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.741 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.741    item_num_reg[3]_i_9_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.898 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.575    12.473    item_num_reg[3]_i_8_n_2
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.332    12.805 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.805    item_num[3]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.355 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.355    item_num_reg[3]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.469 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.469    item_num_reg[3]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.626 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          0.623    14.249    get_item_num2[3]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.329    14.578 r  item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.578    item_num[2]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.128 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.128    item_num_reg[2]_i_7_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.242    item_num_reg[2]_i_4_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.399 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=30, routed)          0.787    16.186    get_item_num2[2]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.515 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.515    item_num[1]_i_14_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.048 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.048    item_num_reg[1]_i_7_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.165    item_num_reg[1]_i_4_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=24, routed)          0.728    18.050    get_item_num2[1]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.382 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.382    item_num[0]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.914 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.914    item_num_reg[0]_i_5_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.028    item_num_reg[0]_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.299 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.448    19.747    get_item_num2[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.373    20.120 r  get_item_num[2]_i_2/O
                         net (fo=5, routed)           0.492    20.612    get_item_num[2]_i_2_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    20.736 r  pay_10[3]_i_13_comp_2/O
                         net (fo=2, routed)           0.464    21.201    pay_10[3]_i_13_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.325 r  pay_10[3]_i_4/O
                         net (fo=1, routed)           0.521    21.845    pay_10[3]_i_4_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    22.382 r  pay_10_reg[3]_i_2/O[2]
                         net (fo=8, routed)           1.016    23.399    pay_10_reg[3]_i_2_n_5
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.302    23.701 r  money[7]_i_2/O
                         net (fo=2, routed)           0.454    24.154    key_de/money_reg[7][2]
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    24.278 r  key_de/money[7]_i_6/O
                         net (fo=1, routed)           0.000    24.278    key_de/money[7]_i_6_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    24.630 r  key_de/money_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.529    25.160    key_de_n_0
    SLICE_X45Y22         FDCE                                         r  money_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X45Y22         FDCE                                         r  money_reg[7]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y22         FDCE (Setup_fdce_C_D)       -0.263    14.751    money_reg[7]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -25.160    
  -------------------------------------------------------------------
                         slack                                -10.409    

Slack (VIOLATED) :        -10.364ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.328ns  (logic 11.032ns (54.270%)  route 9.296ns (45.730%))
  Logic Levels:           37  (CARRY4=23 LUT3=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X46Y22         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDPE (Prop_fdpe_C_Q)         0.518     5.589 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.704     6.293    item_price__0[3]_repN
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.417 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.445     6.862    item_num[3]_i_63_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  item_num[3]_i_62/O
                         net (fo=1, routed)           0.416     7.401    item_num[3]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.057 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.057    item_num_reg[3]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009     8.180    item_num_reg[3]_i_34_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.451 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.566     9.017    item_num_reg[3]_i_33_n_3
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.846 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.846    item_num_reg[3]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.960 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.969    item_num_reg[3]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.636    10.762    item_num_reg[3]_i_18_n_2
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329    11.091 r  item_num[3]_i_32/O
                         net (fo=1, routed)           0.000    11.091    item_num[3]_i_32_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.624 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.624    item_num_reg[3]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.741 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.741    item_num_reg[3]_i_9_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.898 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.575    12.473    item_num_reg[3]_i_8_n_2
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.332    12.805 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.805    item_num[3]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.355 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.355    item_num_reg[3]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.469 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.469    item_num_reg[3]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.626 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          0.623    14.249    get_item_num2[3]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.329    14.578 r  item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.578    item_num[2]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.128 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.128    item_num_reg[2]_i_7_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.242    item_num_reg[2]_i_4_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.399 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=30, routed)          0.787    16.186    get_item_num2[2]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.515 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.515    item_num[1]_i_14_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.048 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.048    item_num_reg[1]_i_7_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.165    item_num_reg[1]_i_4_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=24, routed)          0.728    18.050    get_item_num2[1]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.382 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.382    item_num[0]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.914 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.914    item_num_reg[0]_i_5_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.028    item_num_reg[0]_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.299 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.448    19.747    get_item_num2[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.373    20.120 r  get_item_num[2]_i_2/O
                         net (fo=5, routed)           0.492    20.612    get_item_num[2]_i_2_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    20.736 r  pay_10[3]_i_13_comp_2/O
                         net (fo=2, routed)           0.464    21.201    pay_10[3]_i_13_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.325 r  pay_10[3]_i_4/O
                         net (fo=1, routed)           0.521    21.845    pay_10[3]_i_4_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    22.441 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.725    23.166    pay_10_reg[3]_i_2_n_4
    SLICE_X45Y31         LUT6 (Prop_lut6_I1_O)        0.306    23.472 r  pay_10[1]_i_1/O
                         net (fo=8, routed)           0.633    24.105    A[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    24.229 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.229    pay_1[3]_i_6_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    24.456 r  pay_1_reg[3]_i_2/O[1]
                         net (fo=5, routed)           0.355    24.810    nums00_out[1]
    SLICE_X44Y32         LUT4 (Prop_lut4_I3_O)        0.303    25.113 r  nums[1]_P_i_5/O
                         net (fo=1, routed)           0.162    25.275    key_de/nums_reg[1]_P_1
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.124    25.399 r  key_de/nums[1]_P_i_1/O
                         net (fo=1, routed)           0.000    25.399    p_3_out[1]
    SLICE_X44Y32         FDPE                                         r  nums_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X44Y32         FDPE                                         r  nums_reg[1]_P/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X44Y32         FDPE (Setup_fdpe_C_D)        0.029    15.035    nums_reg[1]_P
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -25.399    
  -------------------------------------------------------------------
                         slack                                -10.364    

Slack (VIOLATED) :        -10.182ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.148ns  (logic 10.908ns (54.139%)  route 9.240ns (45.861%))
  Logic Levels:           36  (CARRY4=23 LUT3=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X46Y22         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDPE (Prop_fdpe_C_Q)         0.518     5.589 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.704     6.293    item_price__0[3]_repN
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.417 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.445     6.862    item_num[3]_i_63_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  item_num[3]_i_62/O
                         net (fo=1, routed)           0.416     7.401    item_num[3]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.057 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.057    item_num_reg[3]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009     8.180    item_num_reg[3]_i_34_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.451 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.566     9.017    item_num_reg[3]_i_33_n_3
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.846 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.846    item_num_reg[3]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.960 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.969    item_num_reg[3]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.636    10.762    item_num_reg[3]_i_18_n_2
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329    11.091 r  item_num[3]_i_32/O
                         net (fo=1, routed)           0.000    11.091    item_num[3]_i_32_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.624 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.624    item_num_reg[3]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.741 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.741    item_num_reg[3]_i_9_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.898 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.575    12.473    item_num_reg[3]_i_8_n_2
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.332    12.805 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.805    item_num[3]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.355 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.355    item_num_reg[3]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.469 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.469    item_num_reg[3]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.626 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          0.623    14.249    get_item_num2[3]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.329    14.578 r  item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.578    item_num[2]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.128 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.128    item_num_reg[2]_i_7_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.242    item_num_reg[2]_i_4_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.399 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=30, routed)          0.787    16.186    get_item_num2[2]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.515 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.515    item_num[1]_i_14_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.048 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.048    item_num_reg[1]_i_7_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.165    item_num_reg[1]_i_4_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=24, routed)          0.728    18.050    get_item_num2[1]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.382 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.382    item_num[0]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.914 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.914    item_num_reg[0]_i_5_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.028    item_num_reg[0]_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.299 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.448    19.747    get_item_num2[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.373    20.120 r  get_item_num[2]_i_2/O
                         net (fo=5, routed)           0.492    20.612    get_item_num[2]_i_2_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    20.736 r  pay_10[3]_i_13_comp_2/O
                         net (fo=2, routed)           0.464    21.201    pay_10[3]_i_13_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.325 r  pay_10[3]_i_4/O
                         net (fo=1, routed)           0.521    21.845    pay_10[3]_i_4_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    22.441 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.725    23.166    pay_10_reg[3]_i_2_n_4
    SLICE_X45Y31         LUT6 (Prop_lut6_I1_O)        0.306    23.472 r  pay_10[1]_i_1/O
                         net (fo=8, routed)           0.633    24.105    A[1]
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    24.229 r  pay_1[3]_i_6/O
                         net (fo=1, routed)           0.000    24.229    pay_1[3]_i_6_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    24.456 r  pay_1_reg[3]_i_2/O[1]
                         net (fo=5, routed)           0.461    24.916    key_de/money_1_reg[3]_0[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I3_O)        0.303    25.219 r  key_de/money_1[1]_i_1/O
                         net (fo=1, routed)           0.000    25.219    key_de_n_32
    SLICE_X40Y32         FDCE                                         r  money_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X40Y32         FDCE                                         r  money_1_reg[1]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X40Y32         FDCE (Setup_fdce_C_D)        0.032    15.037    money_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -25.219    
  -------------------------------------------------------------------
                         slack                                -10.182    

Slack (VIOLATED) :        -10.101ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.062ns  (logic 10.626ns (52.966%)  route 9.436ns (47.035%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X46Y22         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDPE (Prop_fdpe_C_Q)         0.518     5.589 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.704     6.293    item_price__0[3]_repN
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.417 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.445     6.862    item_num[3]_i_63_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  item_num[3]_i_62/O
                         net (fo=1, routed)           0.416     7.401    item_num[3]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.057 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.057    item_num_reg[3]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009     8.180    item_num_reg[3]_i_34_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.451 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.566     9.017    item_num_reg[3]_i_33_n_3
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.846 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.846    item_num_reg[3]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.960 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.969    item_num_reg[3]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.636    10.762    item_num_reg[3]_i_18_n_2
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329    11.091 r  item_num[3]_i_32/O
                         net (fo=1, routed)           0.000    11.091    item_num[3]_i_32_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.624 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.624    item_num_reg[3]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.741 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.741    item_num_reg[3]_i_9_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.898 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.575    12.473    item_num_reg[3]_i_8_n_2
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.332    12.805 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.805    item_num[3]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.355 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.355    item_num_reg[3]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.469 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.469    item_num_reg[3]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.626 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          0.623    14.249    get_item_num2[3]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.329    14.578 r  item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.578    item_num[2]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.128 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.128    item_num_reg[2]_i_7_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.242    item_num_reg[2]_i_4_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.399 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=30, routed)          0.787    16.186    get_item_num2[2]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.515 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.515    item_num[1]_i_14_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.048 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.048    item_num_reg[1]_i_7_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.165    item_num_reg[1]_i_4_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=24, routed)          0.728    18.050    get_item_num2[1]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.382 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.382    item_num[0]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.914 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.914    item_num_reg[0]_i_5_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.028    item_num_reg[0]_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.299 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.448    19.747    get_item_num2[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.373    20.120 r  get_item_num[2]_i_2/O
                         net (fo=5, routed)           0.492    20.612    get_item_num[2]_i_2_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    20.736 r  pay_10[3]_i_13_comp_2/O
                         net (fo=2, routed)           0.464    21.201    pay_10[3]_i_13_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.325 r  pay_10[3]_i_4/O
                         net (fo=1, routed)           0.521    21.845    pay_10[3]_i_4_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    22.441 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.725    23.166    pay_10_reg[3]_i_2_n_4
    SLICE_X45Y31         LUT6 (Prop_lut6_I1_O)        0.306    23.472 f  pay_10[1]_i_1/O
                         net (fo=8, routed)           0.637    24.109    A[1]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.233 f  pay_10[0]_i_1/O
                         net (fo=5, routed)           0.345    24.578    A[0]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.124    24.702 r  money_10[3]_i_4/O
                         net (fo=2, routed)           0.308    25.009    key_de/money_10_reg[3]_1
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124    25.133 r  key_de/money_10[3]_i_1/O
                         net (fo=1, routed)           0.000    25.133    key_de_n_26
    SLICE_X45Y30         FDCE                                         r  money_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X45Y30         FDCE                                         r  money_10_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y30         FDCE (Setup_fdce_C_D)        0.029    15.032    money_10_reg[3]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -25.133    
  -------------------------------------------------------------------
                         slack                                -10.101    

Slack (VIOLATED) :        -10.098ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.062ns  (logic 10.626ns (52.966%)  route 9.436ns (47.035%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X46Y22         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDPE (Prop_fdpe_C_Q)         0.518     5.589 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.704     6.293    item_price__0[3]_repN
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.417 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.445     6.862    item_num[3]_i_63_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  item_num[3]_i_62/O
                         net (fo=1, routed)           0.416     7.401    item_num[3]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.057 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.057    item_num_reg[3]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009     8.180    item_num_reg[3]_i_34_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.451 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.566     9.017    item_num_reg[3]_i_33_n_3
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.846 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.846    item_num_reg[3]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.960 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.969    item_num_reg[3]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.636    10.762    item_num_reg[3]_i_18_n_2
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329    11.091 r  item_num[3]_i_32/O
                         net (fo=1, routed)           0.000    11.091    item_num[3]_i_32_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.624 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.624    item_num_reg[3]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.741 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.741    item_num_reg[3]_i_9_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.898 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.575    12.473    item_num_reg[3]_i_8_n_2
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.332    12.805 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.805    item_num[3]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.355 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.355    item_num_reg[3]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.469 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.469    item_num_reg[3]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.626 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          0.623    14.249    get_item_num2[3]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.329    14.578 r  item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.578    item_num[2]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.128 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.128    item_num_reg[2]_i_7_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.242    item_num_reg[2]_i_4_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.399 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=30, routed)          0.787    16.186    get_item_num2[2]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.515 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.515    item_num[1]_i_14_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.048 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.048    item_num_reg[1]_i_7_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.165    item_num_reg[1]_i_4_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=24, routed)          0.728    18.050    get_item_num2[1]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.382 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.382    item_num[0]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.914 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.914    item_num_reg[0]_i_5_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.028    item_num_reg[0]_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.299 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.448    19.747    get_item_num2[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.373    20.120 r  get_item_num[2]_i_2/O
                         net (fo=5, routed)           0.492    20.612    get_item_num[2]_i_2_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    20.736 r  pay_10[3]_i_13_comp_2/O
                         net (fo=2, routed)           0.464    21.201    pay_10[3]_i_13_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.325 r  pay_10[3]_i_4/O
                         net (fo=1, routed)           0.521    21.845    pay_10[3]_i_4_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    22.441 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.725    23.166    pay_10_reg[3]_i_2_n_4
    SLICE_X45Y31         LUT6 (Prop_lut6_I1_O)        0.306    23.472 f  pay_10[1]_i_1/O
                         net (fo=8, routed)           0.637    24.109    A[1]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.233 f  pay_10[0]_i_1/O
                         net (fo=5, routed)           0.345    24.578    A[0]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.124    24.702 r  money_10[3]_i_4/O
                         net (fo=2, routed)           0.308    25.009    key_de/money_10_reg[3]_1
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.124    25.133 r  key_de/money_10[2]_i_1/O
                         net (fo=1, routed)           0.000    25.133    key_de_n_27
    SLICE_X45Y32         FDCE                                         r  money_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  money_10_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X45Y32         FDCE (Setup_fdce_C_D)        0.029    15.035    money_10_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -25.133    
  -------------------------------------------------------------------
                         slack                                -10.098    

Slack (VIOLATED) :        -10.079ns  (required time - arrival time)
  Source:                 item_price_reg[3]_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.041ns  (logic 10.626ns (53.022%)  route 9.415ns (46.978%))
  Logic Levels:           36  (CARRY4=22 LUT3=5 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.550     5.071    clk_IBUF_BUFG
    SLICE_X46Y22         FDPE                                         r  item_price_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDPE (Prop_fdpe_C_Q)         0.518     5.589 f  item_price_reg[3]_replica/Q
                         net (fo=11, routed)          0.704     6.293    item_price__0[3]_repN
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.417 r  item_num[3]_i_63/O
                         net (fo=13, routed)          0.445     6.862    item_num[3]_i_63_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.986 r  item_num[3]_i_62/O
                         net (fo=1, routed)           0.416     7.401    item_num[3]_i_62_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.057 r  item_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.057    item_num_reg[3]_i_37_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  item_num_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.009     8.180    item_num_reg[3]_i_34_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.451 r  item_num_reg[3]_i_33/CO[0]
                         net (fo=11, routed)          0.566     9.017    item_num_reg[3]_i_33_n_3
    SLICE_X45Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829     9.846 r  item_num_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.846    item_num_reg[3]_i_22_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.960 r  item_num_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.009     9.969    item_num_reg[3]_i_19_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.126 r  item_num_reg[3]_i_18/CO[1]
                         net (fo=11, routed)          0.636    10.762    item_num_reg[3]_i_18_n_2
    SLICE_X46Y25         LUT3 (Prop_lut3_I0_O)        0.329    11.091 r  item_num[3]_i_32/O
                         net (fo=1, routed)           0.000    11.091    item_num[3]_i_32_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.624 r  item_num_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.624    item_num_reg[3]_i_13_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.741 r  item_num_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.741    item_num_reg[3]_i_9_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.898 r  item_num_reg[3]_i_8/CO[1]
                         net (fo=11, routed)          0.575    12.473    item_num_reg[3]_i_8_n_2
    SLICE_X45Y26         LUT3 (Prop_lut3_I0_O)        0.332    12.805 r  item_num[3]_i_29/O
                         net (fo=1, routed)           0.000    12.805    item_num[3]_i_29_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.355 r  item_num_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.355    item_num_reg[3]_i_12_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.469 r  item_num_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.469    item_num_reg[3]_i_7_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.626 r  item_num_reg[3]_i_5/CO[1]
                         net (fo=32, routed)          0.623    14.249    get_item_num2[3]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.329    14.578 r  item_num[2]_i_14/O
                         net (fo=1, routed)           0.000    14.578    item_num[2]_i_14_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.128 r  item_num_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.128    item_num_reg[2]_i_7_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.242 r  item_num_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.242    item_num_reg[2]_i_4_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.399 r  item_num_reg[2]_i_3/CO[1]
                         net (fo=30, routed)          0.787    16.186    get_item_num2[2]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    16.515 r  item_num[1]_i_14/O
                         net (fo=1, routed)           0.000    16.515    item_num[1]_i_14_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.048 r  item_num_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.048    item_num_reg[1]_i_7_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.165 r  item_num_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.165    item_num_reg[1]_i_4_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.322 r  item_num_reg[1]_i_2/CO[1]
                         net (fo=24, routed)          0.728    18.050    get_item_num2[1]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.332    18.382 r  item_num[0]_i_13/O
                         net (fo=1, routed)           0.000    18.382    item_num[0]_i_13_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.914 r  item_num_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.914    item_num_reg[0]_i_5_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.028 r  item_num_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.028    item_num_reg[0]_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.299 f  item_num_reg[0]_i_2/CO[0]
                         net (fo=12, routed)          0.448    19.747    get_item_num2[0]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.373    20.120 r  get_item_num[2]_i_2/O
                         net (fo=5, routed)           0.492    20.612    get_item_num[2]_i_2_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    20.736 r  pay_10[3]_i_13_comp_2/O
                         net (fo=2, routed)           0.464    21.201    pay_10[3]_i_13_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I4_O)        0.124    21.325 r  pay_10[3]_i_4/O
                         net (fo=1, routed)           0.521    21.845    pay_10[3]_i_4_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    22.441 r  pay_10_reg[3]_i_2/O[3]
                         net (fo=7, routed)           0.725    23.166    pay_10_reg[3]_i_2_n_4
    SLICE_X45Y31         LUT6 (Prop_lut6_I1_O)        0.306    23.472 r  pay_10[1]_i_1/O
                         net (fo=8, routed)           0.637    24.109    A[1]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.233 r  pay_10[0]_i_1/O
                         net (fo=5, routed)           0.348    24.581    A[0]
    SLICE_X41Y30         LUT6 (Prop_lut6_I1_O)        0.124    24.705 r  nums[4]_C_i_4/O
                         net (fo=1, routed)           0.283    24.988    c2/nums_reg[4]_C_1
    SLICE_X43Y30         LUT6 (Prop_lut6_I3_O)        0.124    25.112 r  c2/nums[4]_C_i_1/O
                         net (fo=1, routed)           0.000    25.112    p_3_out[4]
    SLICE_X43Y30         FDCE                                         r  nums_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  nums_reg[4]_C/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X43Y30         FDCE (Setup_fdce_C_D)        0.031    15.033    nums_reg[4]_C
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -25.112    
  -------------------------------------------------------------------
                         slack                                -10.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 item_price_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.240%)  route 0.113ns (37.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  item_price_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  item_price_reg[0]/Q
                         net (fo=37, routed)          0.113     1.691    key_de/item_price__0[0]
    SLICE_X46Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.736 r  key_de/item_price[6]_i_1/O
                         net (fo=1, routed)           0.000     1.736    key_de_n_43
    SLICE_X46Y22         FDCE                                         r  item_price_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X46Y22         FDCE                                         r  item_price_reg[6]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X46Y22         FDCE (Hold_fdce_C_D)         0.121     1.571    item_price_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 item_price_10_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X46Y29         FDCE                                         r  item_price_10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  item_price_10_reg[3]/Q
                         net (fo=2, routed)           0.063     1.665    key_de/p_9_in[4]
    SLICE_X47Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.710 r  key_de/nums[7]_P_i_1/O
                         net (fo=1, routed)           0.000     1.710    p_3_out[7]
    SLICE_X47Y29         FDPE                                         r  nums_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X47Y29         FDPE                                         r  nums_reg[7]_P/C
                         clock pessimism             -0.499     1.451    
    SLICE_X47Y29         FDPE (Hold_fdpe_C_D)         0.091     1.542    nums_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.552     1.435    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y28         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.119     1.695    key_de/inst/inst/rx_data[0]
    SLICE_X35Y27         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.818     1.945    key_de/inst/inst/clk
    SLICE_X35Y27         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.497     1.448    
    SLICE_X35Y27         FDCE (Hold_fdce_C_D)         0.070     1.518    key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X51Y28         FDCE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  state_reg[0]/Q
                         net (fo=44, routed)          0.125     1.706    a2/Q[0]
    SLICE_X50Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.751 r  a2/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.751    a2_n_2
    SLICE_X50Y28         FDCE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X50Y28         FDCE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X50Y28         FDCE (Hold_fdce_C_D)         0.121     1.573    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 c1/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.561     1.444    c1/clk_IBUF_BUFG
    SLICE_X29Y11         FDRE                                         r  c1/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  c1/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.128     1.713    c1/shift_reg[2]
    SLICE_X28Y11         FDRE                                         r  c1/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.831     1.958    c1/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c1/shift_reg_reg[3]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X28Y11         FDRE (Hold_fdre_C_D)         0.066     1.523    c1/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[328]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.124%)  route 0.359ns (65.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.550     1.433    key_de/clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  key_de/key_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  key_de/key_reg[8]_rep__2/Q
                         net (fo=64, routed)          0.359     1.933    key_de/key_reg[8]_rep__2_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.978 r  key_de/key_down[328]_i_1/O
                         net (fo=1, routed)           0.000     1.978    key_de/p_0_in[328]
    SLICE_X41Y24         FDCE                                         r  key_de/key_down_reg[328]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.817     1.944    key_de/clk_IBUF_BUFG
    SLICE_X41Y24         FDCE                                         r  key_de/key_down_reg[328]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X41Y24         FDCE (Hold_fdce_C_D)         0.091     1.786    key_de/key_down_reg[328]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[321]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.151%)  route 0.359ns (65.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.550     1.433    key_de/clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  key_de/key_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  key_de/key_reg[8]_rep__2/Q
                         net (fo=64, routed)          0.359     1.933    key_de/key_reg[8]_rep__2_n_0
    SLICE_X39Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.978 r  key_de/key_down[321]_i_1/O
                         net (fo=1, routed)           0.000     1.978    key_de/p_0_in[321]
    SLICE_X39Y24         FDCE                                         r  key_de/key_down_reg[321]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.816     1.943    key_de/clk_IBUF_BUFG
    SLICE_X39Y24         FDCE                                         r  key_de/key_down_reg[321]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X39Y24         FDCE (Hold_fdce_C_D)         0.091     1.785    key_de/key_down_reg[321]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 b1/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.556     1.439    b1/clk_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  b1/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  b1/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.128     1.708    b1/shift_reg[2]
    SLICE_X51Y27         FDRE                                         r  b1/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.824     1.951    b1/clk_IBUF_BUFG
    SLICE_X51Y27         FDRE                                         r  b1/shift_reg_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X51Y27         FDRE (Hold_fdre_C_D)         0.071     1.510    b1/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 key_de/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[82]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.587%)  route 0.305ns (68.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.550     1.433    key_de/op/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  key_de/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  key_de/op/pb_out_reg/Q
                         net (fo=513, routed)         0.305     1.880    key_de/pulse_been_ready
    SLICE_X38Y25         FDCE                                         r  key_de/key_down_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.816     1.943    key_de/clk_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  key_de/key_down_reg[82]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X38Y25         FDCE (Hold_fdce_C_CE)       -0.016     1.678    key_de/key_down_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 key_de/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[86]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.587%)  route 0.305ns (68.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.550     1.433    key_de/op/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  key_de/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  key_de/op/pb_out_reg/Q
                         net (fo=513, routed)         0.305     1.880    key_de/pulse_been_ready
    SLICE_X38Y25         FDCE                                         r  key_de/key_down_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.816     1.943    key_de/clk_IBUF_BUFG
    SLICE_X38Y25         FDCE                                         r  key_de/key_down_reg[86]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X38Y25         FDCE (Hold_fdce_C_CE)       -0.016     1.678    key_de/key_down_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y34   flash_sec_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y34   flash_sec_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y34   flash_sec_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y30   flash_sec_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y35   flash_sec_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y35   flash_sec_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y35   flash_sec_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y35   flash_sec_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y36   flash_sec_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y34   flash_sec_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y34   flash_sec_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y34   flash_sec_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y35   flash_sec_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y35   flash_sec_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y35   flash_sec_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y35   flash_sec_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y36   flash_sec_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y36   flash_sec_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y36   flash_sec_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y30   flash_sec_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y37   flash_sec_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   item_price_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   item_price_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   item_price_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y22   item_price_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X47Y23   item_price_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   item_price_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y27   item_price_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   item_price_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 0.456ns (7.001%)  route 6.057ns (92.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         6.057    11.597    btnC2
    SLICE_X51Y37         FDCE                                         f  flash_sec_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X51Y37         FDCE                                         r  flash_sec_reg[28]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X51Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.537    flash_sec_reg[28]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.456ns (7.153%)  route 5.919ns (92.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         5.919    11.459    btnC2
    SLICE_X51Y36         FDCE                                         f  flash_sec_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X51Y36         FDCE                                         r  flash_sec_reg[24]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X51Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    flash_sec_reg[24]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.456ns (7.153%)  route 5.919ns (92.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         5.919    11.459    btnC2
    SLICE_X51Y36         FDCE                                         f  flash_sec_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X51Y36         FDCE                                         r  flash_sec_reg[25]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X51Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    flash_sec_reg[25]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.456ns (7.153%)  route 5.919ns (92.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         5.919    11.459    btnC2
    SLICE_X51Y36         FDCE                                         f  flash_sec_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X51Y36         FDCE                                         r  flash_sec_reg[26]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X51Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    flash_sec_reg[26]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 0.456ns (7.153%)  route 5.919ns (92.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         5.919    11.459    btnC2
    SLICE_X51Y36         FDCE                                         f  flash_sec_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X51Y36         FDCE                                         r  flash_sec_reg[27]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X51Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    flash_sec_reg[27]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.456ns (7.324%)  route 5.771ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         5.771    11.311    btnC2
    SLICE_X51Y35         FDCE                                         f  flash_sec_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  flash_sec_reg[20]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X51Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    flash_sec_reg[20]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.456ns (7.324%)  route 5.771ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         5.771    11.311    btnC2
    SLICE_X51Y35         FDCE                                         f  flash_sec_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  flash_sec_reg[21]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X51Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    flash_sec_reg[21]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.456ns (7.324%)  route 5.771ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         5.771    11.311    btnC2
    SLICE_X51Y35         FDCE                                         f  flash_sec_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  flash_sec_reg[22]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X51Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    flash_sec_reg[22]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.456ns (7.324%)  route 5.771ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         5.771    11.311    btnC2
    SLICE_X51Y35         FDCE                                         f  flash_sec_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X51Y35         FDCE                                         r  flash_sec_reg[23]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X51Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    flash_sec_reg[23]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -11.311    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.372ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_sec_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.456ns (7.502%)  route 5.622ns (92.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.563     5.084    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         5.622    11.163    btnC2
    SLICE_X51Y34         FDCE                                         f  flash_sec_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X51Y34         FDCE                                         r  flash_sec_reg[16]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X51Y34         FDCE (Recov_fdce_C_CLR)     -0.405    14.535    flash_sec_reg[16]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  3.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.204%)  route 0.146ns (50.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         0.146     1.731    key_de/btnC2
    SLICE_X29Y12         FDCE                                         f  key_de/key_down_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.829     1.956    key_de/clk_IBUF_BUFG
    SLICE_X29Y12         FDCE                                         r  key_de/key_down_reg[16]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X29Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    key_de/key_down_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.204%)  route 0.146ns (50.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         0.146     1.731    key_de/btnC2
    SLICE_X29Y12         FDCE                                         f  key_de/key_down_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.829     1.956    key_de/clk_IBUF_BUFG
    SLICE_X29Y12         FDCE                                         r  key_de/key_down_reg[20]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X29Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    key_de/key_down_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.204%)  route 0.146ns (50.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         0.146     1.731    key_de/btnC2
    SLICE_X29Y12         FDCE                                         f  key_de/key_down_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.829     1.956    key_de/clk_IBUF_BUFG
    SLICE_X29Y12         FDCE                                         r  key_de/key_down_reg[24]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X29Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    key_de/key_down_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.204%)  route 0.146ns (50.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         0.146     1.731    key_de/btnC2
    SLICE_X29Y12         FDCE                                         f  key_de/key_down_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.829     1.956    key_de/clk_IBUF_BUFG
    SLICE_X29Y12         FDCE                                         r  key_de/key_down_reg[26]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X29Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    key_de/key_down_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.468%)  route 0.150ns (51.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         0.150     1.735    key_de/btnC2
    SLICE_X28Y12         FDCE                                         f  key_de/key_down_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.829     1.956    key_de/clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  key_de/key_down_reg[31]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X28Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    key_de/key_down_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.808%)  route 0.213ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         0.213     1.798    key_de/btnC2
    SLICE_X28Y13         FDCE                                         f  key_de/key_down_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.828     1.955    key_de/clk_IBUF_BUFG
    SLICE_X28Y13         FDCE                                         r  key_de/key_down_reg[22]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    key_de/key_down_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.808%)  route 0.213ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         0.213     1.798    key_de/btnC2
    SLICE_X28Y13         FDCE                                         f  key_de/key_down_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.828     1.955    key_de/clk_IBUF_BUFG
    SLICE_X28Y13         FDCE                                         r  key_de/key_down_reg[25]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    key_de/key_down_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.808%)  route 0.213ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         0.213     1.798    key_de/btnC2
    SLICE_X28Y13         FDCE                                         f  key_de/key_down_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.828     1.955    key_de/clk_IBUF_BUFG
    SLICE_X28Y13         FDCE                                         r  key_de/key_down_reg[27]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    key_de/key_down_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.808%)  route 0.213ns (60.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         0.213     1.798    key_de/btnC2
    SLICE_X28Y13         FDCE                                         f  key_de/key_down_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.828     1.955    key_de/clk_IBUF_BUFG
    SLICE_X28Y13         FDCE                                         r  key_de/key_down_reg[30]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    key_de/key_down_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[144]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.977%)  route 0.287ns (67.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.561     1.444    c2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  c2/pb_out_reg/Q
                         net (fo=771, routed)         0.287     1.872    key_de/btnC2
    SLICE_X33Y12         FDCE                                         f  key_de/key_down_reg[144]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=770, routed)         0.828     1.955    key_de/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  key_de/key_down_reg[144]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X33Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    key_de/key_down_reg[144]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.487    





