{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607056429793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607056429802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 20:33:49 2020 " "Processing started: Thu Dec 03 20:33:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607056429802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056429802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056429802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607056430449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607056430449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/register.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "../Lab1/register.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/register.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444635 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "../Lab1/register.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/register.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444635 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_dut_testbench " "Found entity 3: register_dut_testbench" {  } { { "../Lab1/register.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/register.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/mux32x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/mux32x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32x1 " "Found entity 1: mux32x1" {  } { { "../Lab1/mux32x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux32x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444638 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32x1_testbench " "Found entity 2: mux32x1_testbench" {  } { { "../Lab1/mux32x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux32x1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/mux8x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/mux8x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "../Lab1/mux8x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux8x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444640 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8x1_testbench " "Found entity 2: mux8x1_testbench" {  } { { "../Lab1/mux8x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux8x1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/mux2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "../Lab1/mux2x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux2x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444643 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2x1_testbench " "Found entity 2: mux2x1_testbench" {  } { { "../Lab1/mux2x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux2x1.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/decoder5x32.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/decoder5x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5x32 " "Found entity 1: decoder5x32" {  } { { "../Lab1/decoder5x32.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder5x32.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444646 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5x32_testbench " "Found entity 2: decoder5x32_testbench" {  } { { "../Lab1/decoder5x32.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder5x32.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/decoder3x8.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/decoder3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "../Lab1/decoder3x8.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder3x8.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444648 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3x8_testbench " "Found entity 2: decoder_3x8_testbench" {  } { { "../Lab1/decoder3x8.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder3x8.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/decoder2x4.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/decoder2x4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "../Lab1/decoder2x4.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder2x4.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444651 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_2x4_testbench " "Found entity 2: decoder_2x4_testbench" {  } { { "../Lab1/decoder2x4.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder2x4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/decoder1x2.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/decoder1x2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1x2 " "Found entity 1: decoder1x2" {  } { { "../Lab1/decoder1x2.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder1x2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444653 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_1x2_testbench " "Found entity 2: decoder_1x2_testbench" {  } { { "../Lab1/decoder1x2.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder1x2.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/xorop.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/xorop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorOp " "Found entity 1: xorOp" {  } { { "../Lab2/xorOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/xorOp.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444655 ""} { "Info" "ISGN_ENTITY_NAME" "2 xorOp_testbench " "Found entity 2: xorOp_testbench" {  } { { "../Lab2/xorOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/xorOp.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/orop.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/orop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orOp " "Found entity 1: orOp" {  } { { "../Lab2/orOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/orOp.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444658 ""} { "Info" "ISGN_ENTITY_NAME" "2 orOp_testbench " "Found entity 2: orOp_testbench" {  } { { "../Lab2/orOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/orOp.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/norgate64x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/norgate64x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 norGate64x1 " "Found entity 1: norGate64x1" {  } { { "../Lab2/norGate64x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/norGate64x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444660 ""} { "Info" "ISGN_ENTITY_NAME" "2 norGate64x1_testbench " "Found entity 2: norGate64x1_testbench" {  } { { "../Lab2/norGate64x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/norGate64x1.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/fulladder64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/fulladder64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder64bit " "Found entity 1: fullAdder64bit" {  } { { "../Lab2/fullAdder64bit.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder64bit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444662 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder64bit_testbench " "Found entity 2: fullAdder64bit_testbench" {  } { { "../Lab2/fullAdder64bit.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder64bit.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../Lab2/fullAdder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444663 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testbench " "Found entity 2: fullAdder_testbench" {  } { { "../Lab2/fullAdder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/andop.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/andop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andOp " "Found entity 1: andOp" {  } { { "../Lab2/andOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/andOp.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444666 ""} { "Info" "ISGN_ENTITY_NAME" "2 andOp_testbench " "Found entity 2: andOp_testbench" {  } { { "../Lab2/andOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/andOp.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/alustim.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Lab2/alustim.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/alustim.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444668 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "../Lab2/alustim.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/alustim.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instructmem.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444670 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instructmem.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/datamem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444672 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/datamem.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/pc.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444673 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_testbench " "Found entity 2: pc_testbench" {  } { { "pc.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/pc.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.sv 2 2 " "Found 2 design units, including 2 entities, in source file se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 se " "Found entity 1: se" {  } { { "se.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/se.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444676 ""} { "Info" "ISGN_ENTITY_NAME" "2 se_testbench " "Found entity 2: se_testbench" {  } { { "se.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/se.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/datapath.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincrementor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcincrementor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCIncrementor " "Found entity 1: PCIncrementor" {  } { { "PCIncrementor.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/PCIncrementor.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(54) " "Verilog HDL warning at instrDecoder.sv(54): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(65) " "Verilog HDL warning at instrDecoder.sv(65): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(66) " "Verilog HDL warning at instrDecoder.sv(66): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(67) " "Verilog HDL warning at instrDecoder.sv(67): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(68) " "Verilog HDL warning at instrDecoder.sv(68): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(69) " "Verilog HDL warning at instrDecoder.sv(69): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(88) " "Verilog HDL warning at instrDecoder.sv(88): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(89) " "Verilog HDL warning at instrDecoder.sv(89): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(90) " "Verilog HDL warning at instrDecoder.sv(90): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(91) " "Verilog HDL warning at instrDecoder.sv(91): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(92) " "Verilog HDL warning at instrDecoder.sv(92): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(93) " "Verilog HDL warning at instrDecoder.sv(93): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(112) " "Verilog HDL warning at instrDecoder.sv(112): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(113) " "Verilog HDL warning at instrDecoder.sv(113): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(114) " "Verilog HDL warning at instrDecoder.sv(114): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(115) " "Verilog HDL warning at instrDecoder.sv(115): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(116) " "Verilog HDL warning at instrDecoder.sv(116): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(117) " "Verilog HDL warning at instrDecoder.sv(117): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(126) " "Verilog HDL warning at instrDecoder.sv(126): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(131) " "Verilog HDL warning at instrDecoder.sv(131): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(136) " "Verilog HDL warning at instrDecoder.sv(136): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(137) " "Verilog HDL warning at instrDecoder.sv(137): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(138) " "Verilog HDL warning at instrDecoder.sv(138): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(139) " "Verilog HDL warning at instrDecoder.sv(139): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(141) " "Verilog HDL warning at instrDecoder.sv(141): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(152) " "Verilog HDL warning at instrDecoder.sv(152): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(157) " "Verilog HDL warning at instrDecoder.sv(157): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(162) " "Verilog HDL warning at instrDecoder.sv(162): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 162 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(163) " "Verilog HDL warning at instrDecoder.sv(163): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(164) " "Verilog HDL warning at instrDecoder.sv(164): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(166) " "Verilog HDL warning at instrDecoder.sv(166): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(167) " "Verilog HDL warning at instrDecoder.sv(167): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(176) " "Verilog HDL warning at instrDecoder.sv(176): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 176 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(187) " "Verilog HDL warning at instrDecoder.sv(187): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(188) " "Verilog HDL warning at instrDecoder.sv(188): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(189) " "Verilog HDL warning at instrDecoder.sv(189): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(191) " "Verilog HDL warning at instrDecoder.sv(191): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(192) " "Verilog HDL warning at instrDecoder.sv(192): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(201) " "Verilog HDL warning at instrDecoder.sv(201): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(211) " "Verilog HDL warning at instrDecoder.sv(211): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 211 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(212) " "Verilog HDL warning at instrDecoder.sv(212): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 212 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(214) " "Verilog HDL warning at instrDecoder.sv(214): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 214 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(215) " "Verilog HDL warning at instrDecoder.sv(215): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 215 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(216) " "Verilog HDL warning at instrDecoder.sv(216): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 216 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(226) " "Verilog HDL warning at instrDecoder.sv(226): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 226 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444683 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(236) " "Verilog HDL warning at instrDecoder.sv(236): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(237) " "Verilog HDL warning at instrDecoder.sv(237): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(239) " "Verilog HDL warning at instrDecoder.sv(239): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(240) " "Verilog HDL warning at instrDecoder.sv(240): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(241) " "Verilog HDL warning at instrDecoder.sv(241): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(251) " "Verilog HDL warning at instrDecoder.sv(251): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 251 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(261) " "Verilog HDL warning at instrDecoder.sv(261): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(262) " "Verilog HDL warning at instrDecoder.sv(262): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(264) " "Verilog HDL warning at instrDecoder.sv(264): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(265) " "Verilog HDL warning at instrDecoder.sv(265): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 265 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(266) " "Verilog HDL warning at instrDecoder.sv(266): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 266 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(276) " "Verilog HDL warning at instrDecoder.sv(276): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 276 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(286) " "Verilog HDL warning at instrDecoder.sv(286): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 286 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(287) " "Verilog HDL warning at instrDecoder.sv(287): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 287 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(289) " "Verilog HDL warning at instrDecoder.sv(289): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 289 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(290) " "Verilog HDL warning at instrDecoder.sv(290): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(291) " "Verilog HDL warning at instrDecoder.sv(291): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 291 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(301) " "Verilog HDL warning at instrDecoder.sv(301): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 301 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(311) " "Verilog HDL warning at instrDecoder.sv(311): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(313) " "Verilog HDL warning at instrDecoder.sv(313): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 313 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(314) " "Verilog HDL warning at instrDecoder.sv(314): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 314 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(315) " "Verilog HDL warning at instrDecoder.sv(315): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 315 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(326) " "Verilog HDL warning at instrDecoder.sv(326): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 326 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(331) " "Verilog HDL warning at instrDecoder.sv(331): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 331 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(336) " "Verilog HDL warning at instrDecoder.sv(336): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 336 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(338) " "Verilog HDL warning at instrDecoder.sv(338): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 338 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(339) " "Verilog HDL warning at instrDecoder.sv(339): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(340) " "Verilog HDL warning at instrDecoder.sv(340): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 340 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607056444686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrDecoder " "Found entity 1: instrDecoder" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.sv 2 2 " "Found 2 design units, including 2 entities, in source file leftshift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leftShift " "Found entity 1: leftShift" {  } { { "leftShift.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/leftShift.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444688 ""} { "Info" "ISGN_ENTITY_NAME" "2 leftShift_testbench " "Found entity 2: leftShift_testbench" {  } { { "leftShift.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/leftShift.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_real.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff_real.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_real " "Found entity 1: dff_real" {  } { { "dff_real.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/dff_real.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444690 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff_real_testbench " "Found entity 2: dff_real_testbench" {  } { { "dff_real.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/dff_real.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cameroncpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cameroncpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CameronCPU " "Found entity 1: CameronCPU" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444693 ""} { "Info" "ISGN_ENTITY_NAME" "2 CameronCPU_testbench " "Found entity 2: CameronCPU_testbench" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_registers " "Found entity 1: pipeline_registers" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/pipeline_registers.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Lab1/regfile.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/regfile.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444697 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "../Lab1/regfile.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/regfile.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/forwardingUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/mux4x1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444700 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4x1_testbench " "Found entity 2: mux4x1_testbench" {  } { { "mux4x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/mux4x1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "IF_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/IF_stage.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file rf_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF_stage " "Found entity 1: RF_stage" {  } { { "RF_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/RF_stage.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_stage " "Found entity 1: EX_stage" {  } { { "EX_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/EX_stage.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage " "Found entity 1: MEM_stage" {  } { { "MEM_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/MEM_stage.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "WB_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/WB_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607056444708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056444708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux4x1 " "Elaborating entity \"mux4x1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607056444792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:m1 " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:m1\"" {  } { { "mux4x1.sv" "m1" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/mux4x1.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607056444817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607056445603 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/wutzk/Desktop/EE469_Labs/Lab4/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056446016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607056446383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607056446383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607056446749 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607056446749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607056446749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607056446749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607056446841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 20:34:06 2020 " "Processing ended: Thu Dec 03 20:34:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607056446841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607056446841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607056446841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607056446841 ""}
