ALTERA Corporation. 1999. FLEX8000 Programmable Logic Device Family. Datasheet, Ver. 10.01.
Thomas E. Anderson , Susan S. Owicki , James B. Saxe , Charles P. Thacker, High-speed switch scheduling for local-area networks, ACM Transactions on Computer Systems (TOCS), v.11 n.4, p.319-352, Nov. 1993[doi>10.1145/161541.161736]
ATMEL. 2000a. Efficient C Coding for FPSLIC Using IAR. Application note.
ATMEL. 2000b. Getting Started with C for the FPSLIC Family Using the IAR Compiler. Application note.
ATMEL. 2002. AT94K Series FPSLIC. Datasheet.
Chao, J., Park, J.-S., and Su, W.-S. Performance Study of Commercial ATM Switches. Available at citeseer.nj.nec.com/491482.html.
Pankaj Gupta , Nick McKeown, Designing and Implementing a Fast Crossbar Scheduler, IEEE Micro, v.19 n.1, p.20-28, January 1999[doi>10.1109/40.748793]
Richard O. LaMaire , Dimitrios N. Serpanos, Two-dimensional round-robin schedulers for packet switches with multiple input queues, IEEE/ACM Transactions on Networking (TON), v.2 n.5, p.471-482, Oct. 1994[doi>10.1109/90.336324]
Lucent Technologies. 1997. Optimised Reconfigureble Cell Array (ORCA). OR3Cxxx/OR3Txxx Series Field Programmable Gate Arrays. Preliminary product brief.
McKeown, N. 1995. Scheduling Cells in an Input-Queued Switch. Ph.D. Thesis, University of California at Berkeley.
Nick McKeown, The iSLIP scheduling algorithm for input-queued switches, IEEE/ACM Transactions on Networking (TON), v.7 n.2, p.188-201, April 1999[doi>10.1109/90.769767]
Meleis, H. E. and Serpanos, D. N. 1992. Designing communication subsystems for high-speed networks. IEEE Netw. 6, 4 (July), 40--46.
Mesquite. CSIM:A Low Cost Development Toolkit for Simulation and Modeling. Available at http://www.mesquite.com.
Serpanos, D. and Antoniadis, A. 2000a. FIRM: A class of distributed scheduling algorithms for high-speed atm switches with multiple input queues. In Proceedings of INFOCOM'2000, Tel Aviv, Israel. IEEE, 548--555.
Serpanos, D. and Antoniadis, A. 2000b. High-speed cell scheduling for router backplanes. In Proceedings of the IEEE Conference on High-Performance Switching and Routing 2000, Heidelberg, Germany. IEEE.
Serpanos, D. and P.Karakonstantis. 2001. Efficient Memory management for high-speed ATM systems. Des. Automat. Embedd. Syst. 6, 207--235.
XILINX. 2002. XC9500XL High Performance CPLD Automotive IQ Product Family. Datasheet, DS108 (v1.0).
