
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../source/top.v;  hierarchy 	-libdir ../source/clk  	-libdir ../source/dds  	-libdir ../source/effects  	-libdir ../source/fifo 	-libdir ../source/ram  	-libdir ../source/uart	-libdir ../source/detect_preamble	-libdir ../source/detect_bits	-libdir ../source/crc	-libdir ../source/encode	-libdir ../source;	synth_ice40 -noflatten; 	write_blif rfid-reader.blif; 	write_json rfid-reader.json;' --

1. Executing Verilog-2005 frontend: ../source/top.v
Parsing Verilog input from `../source/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
../source/top.v:131: Warning: Identifier `\ctrl_fsm_out_rdy' is implicitly declared.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing Verilog-2005 frontend: ../source/encode/pie_encoder.v
Parsing Verilog input from `../source/encode/pie_encoder.v' to AST representation.
Generating RTLIL representation for module `\pie_encoder'.
Successfully finished Verilog frontend.
Parameter \PW = 2
Parameter \ONE_PERIOD = 10
Parameter \ZERO_PERIOD = 6
Parameter \RTCAL = 16
Parameter \TRCAL = 32
Parameter \DELIMITER = 3

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\pie_encoder'.
Parameter \PW = 2
Parameter \ONE_PERIOD = 10
Parameter \ZERO_PERIOD = 6
Parameter \RTCAL = 16
Parameter \TRCAL = 32
Parameter \DELIMITER = 3
Generating RTLIL representation for module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.

2.3. Executing Verilog-2005 frontend: ../source/crc/crc5.v
Parsing Verilog input from `../source/crc/crc5.v' to AST representation.
Generating RTLIL representation for module `\crc5'.
Successfully finished Verilog frontend.

2.4. Executing Verilog-2005 frontend: ../source/ctrl_fsm.v
Parsing Verilog input from `../source/ctrl_fsm.v' to AST representation.
Generating RTLIL representation for module `\ctrl_fsm'.
Successfully finished Verilog frontend.

2.5. Executing Verilog-2005 frontend: ../source/crc/crc16.v
Parsing Verilog input from `../source/crc/crc16.v' to AST representation.
Generating RTLIL representation for module `\crc16'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: ../source/detect_bits/bits_detector.v
Parsing Verilog input from `../source/detect_bits/bits_detector.v' to AST representation.
Generating RTLIL representation for module `\bits_detector'.
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_detector.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_detector.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_detector.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_detector.v:1)
Successfully finished Verilog frontend.
Parameter \LENGTH = 13
Parameter \BANKS = 9
Parameter \EL_GATES = 1

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\bits_detector'.
Parameter \LENGTH = 13
Parameter \BANKS = 9
Parameter \EL_GATES = 1
Generating RTLIL representation for module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.

2.8. Executing Verilog-2005 frontend: ../source/detect_preamble/preamble_detector.v
Parsing Verilog input from `../source/detect_preamble/preamble_detector.v' to AST representation.
Generating RTLIL representation for module `\preamble_detector'.
Successfully finished Verilog frontend.
Parameter \LENGTH = 80
Parameter \BANKS = 9
Parameter \HI_THRESHOLD = 75
Parameter \LO_THRESHOLD = 70
Parameter \SCALING_BITS = 5

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\preamble_detector'.
Parameter \LENGTH = 80
Parameter \BANKS = 9
Parameter \HI_THRESHOLD = 75
Parameter \LO_THRESHOLD = 70
Parameter \SCALING_BITS = 5
Generating RTLIL representation for module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.

2.10. Executing Verilog-2005 frontend: ../source/clk/sampler.v
Parsing Verilog input from `../source/clk/sampler.v' to AST representation.
Generating RTLIL representation for module `\sampler'.
Successfully finished Verilog frontend.
Parameter \N = 2

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\sampler'.
Parameter \N = 2
Generating RTLIL representation for module `$paramod\sampler\N=2'.

2.12. Executing Verilog-2005 frontend: ../source/clk/pll.v
Parsing Verilog input from `../source/clk/pll.v' to AST representation.
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

2.13. Executing Verilog-2005 frontend: ../source/clk/strb_gen.v
Parsing Verilog input from `../source/clk/strb_gen.v' to AST representation.
Generating RTLIL representation for module `\strb_gen'.
Successfully finished Verilog frontend.
Parameter \N = 10

2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\strb_gen'.
Parameter \N = 10
Generating RTLIL representation for module `$paramod\strb_gen\N=10'.

2.15. Executing Verilog-2005 frontend: ../source/fifo/sync_fifo.v
Parsing Verilog input from `../source/fifo/sync_fifo.v' to AST representation.
Generating RTLIL representation for module `\sync_fifo'.
Successfully finished Verilog frontend.
Parameter \ADDR_WIDTH = 15
Parameter \DATA_WIDTH = 1

2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_fifo'.
Parameter \ADDR_WIDTH = 15
Parameter \DATA_WIDTH = 1
Generating RTLIL representation for module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.

2.17. Executing Verilog-2005 frontend: ../source/detect_preamble/preamble_correlator.v
Parsing Verilog input from `../source/detect_preamble/preamble_correlator.v' to AST representation.
Generating RTLIL representation for module `\preamble_correlator'.
Warning: Literal has a width of 64 bit, but value requires 68 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 64 bit, but value requires 72 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 64 bit, but value requires 76 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 64 bit, but value requires 80 bit. (../source/detect_preamble/preamble_correlator.v:1)
Successfully finished Verilog frontend.
Parameter \LENGTH = 4
Parameter \BANKS = 4
Parameter \SCALING_BITS = 5

2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\preamble_correlator'.
Parameter \LENGTH = 4
Parameter \BANKS = 4
Parameter \SCALING_BITS = 5
Generating RTLIL representation for module `$paramod\preamble_correlator\LENGTH=4\BANKS=4\SCALING_BITS=5'.
Warning: Literal has a width of 4 bit, but value requires 48 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 4 bit, but value requires 52 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 4 bit, but value requires 56 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 4 bit, but value requires 60 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 6 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 6 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 6 bit. (../source/detect_preamble/preamble_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 6 bit. (../source/detect_preamble/preamble_correlator.v:1)

2.19. Executing Verilog-2005 frontend: ../source/detect_bits/bits_correlator.v
Parsing Verilog input from `../source/detect_bits/bits_correlator.v' to AST representation.
Generating RTLIL representation for module `\bits_correlator'.
Successfully finished Verilog frontend.
Parameter \LENGTH = 4
Parameter \BANKS = 4

2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\bits_correlator'.
Parameter \LENGTH = 4
Parameter \BANKS = 4
Generating RTLIL representation for module `$paramod\bits_correlator\LENGTH=4\BANKS=4'.
Warning: Literal has a width of 4 bit, but value requires 8 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 4 bit, but value requires 9 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 4 bit, but value requires 9 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 4 bit, but value requires 10 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_correlator.v:1)
Warning: Literal has a width of 3 bit, but value requires 4 bit. (../source/detect_bits/bits_correlator.v:1)
Parameter \LENGTH = 13
Parameter \BANKS = 9

2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\bits_correlator'.
Parameter \LENGTH = 13
Parameter \BANKS = 9
Generating RTLIL representation for module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Parameter \ADDR_WIDTH = 15
Parameter \DATA_WIDTH = 1
Found cached RTLIL representation for module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Parameter \LENGTH = 80
Parameter \BANKS = 9
Parameter \SCALING_BITS = 5

2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\preamble_correlator'.
Parameter \LENGTH = 80
Parameter \BANKS = 9
Parameter \SCALING_BITS = 5
Generating RTLIL representation for module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Parameter \N = 2

2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\strb_gen'.
Parameter \N = 2
Generating RTLIL representation for module `$paramod\strb_gen\N=2'.

2.24. Executing Verilog-2005 frontend: ../source/ram/sdp_1clk_bram.v
Parsing Verilog input from `../source/ram/sdp_1clk_bram.v' to AST representation.
Generating RTLIL representation for module `\sdp_1clk_bram'.
Successfully finished Verilog frontend.
Parameter \ADDR_WIDTH = 3
Parameter \DATA_WIDTH = 24

2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\sdp_1clk_bram'.
Parameter \ADDR_WIDTH = 3
Parameter \DATA_WIDTH = 24
Generating RTLIL representation for module `$paramod\sdp_1clk_bram\ADDR_WIDTH=3\DATA_WIDTH=24'.
Parameter \ADDR_WIDTH = 15
Parameter \DATA_WIDTH = 1

2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\sdp_1clk_bram'.
Parameter \ADDR_WIDTH = 15
Parameter \DATA_WIDTH = 1
Generating RTLIL representation for module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.

3. Executing SYNTH_ICE40 pass.

3.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

3.2. Executing HIERARCHY pass (managing design hierarchy).

3.2.1. Finding top of design hierarchy..
root of   0 design levels: $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1
root of   0 design levels: $paramod\sdp_1clk_bram\ADDR_WIDTH=3\DATA_WIDTH=24
root of   0 design levels: sdp_1clk_bram       
root of   0 design levels: $paramod\strb_gen\N=2
root of   0 design levels: $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5
root of   0 design levels: $paramod\bits_correlator\LENGTH=13\BANKS=9
root of   0 design levels: $paramod\bits_correlator\LENGTH=4\BANKS=4
root of   0 design levels: bits_correlator     
root of   0 design levels: $paramod\preamble_correlator\LENGTH=4\BANKS=4\SCALING_BITS=5
root of   0 design levels: preamble_correlator 
root of   1 design levels: $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1
root of   1 design levels: sync_fifo           
root of   0 design levels: $paramod\strb_gen\N=10
root of   0 design levels: strb_gen            
root of   1 design levels: pll                 
root of   1 design levels: $paramod\sampler\N=2
root of   1 design levels: sampler             
root of   2 design levels: $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector
root of   2 design levels: preamble_detector   
root of   1 design levels: $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1
root of   1 design levels: bits_detector       
root of   0 design levels: crc16               
root of   0 design levels: ctrl_fsm            
root of   0 design levels: crc5                
root of   0 design levels: $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder
root of   0 design levels: pie_encoder         
root of   3 design levels: top                 
Automatically selected top as design top module.

3.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder
Used module:     \crc5
Used module:     \ctrl_fsm
Used module:     \crc16
Used module:     $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1
Used module:         $paramod\bits_correlator\LENGTH=13\BANKS=9
Used module:     $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector
Used module:         $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1
Used module:             $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1
Used module:         $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5
Used module:     $paramod\sampler\N=2
Used module:         $paramod\strb_gen\N=2
Used module:     \pll

3.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder
Used module:     \crc5
Used module:     \ctrl_fsm
Used module:     \crc16
Used module:     $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1
Used module:         $paramod\bits_correlator\LENGTH=13\BANKS=9
Used module:     $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector
Used module:         $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1
Used module:             $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1
Used module:         $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5
Used module:     $paramod\sampler\N=2
Used module:         $paramod\strb_gen\N=2
Used module:     \pll
Removing unused module `$paramod\sdp_1clk_bram\ADDR_WIDTH=3\DATA_WIDTH=24'.
Removing unused module `\sdp_1clk_bram'.
Removing unused module `$paramod\bits_correlator\LENGTH=4\BANKS=4'.
Removing unused module `\bits_correlator'.
Removing unused module `$paramod\preamble_correlator\LENGTH=4\BANKS=4\SCALING_BITS=5'.
Removing unused module `\preamble_correlator'.
Removing unused module `\sync_fifo'.
Removing unused module `$paramod\strb_gen\N=10'.
Removing unused module `\strb_gen'.
Removing unused module `\sampler'.
Removing unused module `\preamble_detector'.
Removing unused module `\bits_detector'.
Removing unused module `\pie_encoder'.
Removed 13 unused modules.

3.3. Executing PROC pass (convert processes to netlists).

3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:0$17958'.
Removing empty process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:0$11424'.
Removing empty process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:0$283'.
Cleaned up 0 empty switches.

3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$../source/clk/strb_gen.v:12$17959 in module $paramod\strb_gen\N=2.
Marked 720 switch rules as full_case in process $proc$../source/detect_preamble/preamble_correlator.v:45$12875 in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Marked 1 switch rules as full_case in process $proc$../source/detect_preamble/preamble_correlator.v:33$12874 in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Marked 13 switch rules as full_case in process $proc$../source/detect_bits/bits_correlator.v:43$11225 in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Marked 1 switch rules as full_case in process $proc$../source/detect_bits/bits_correlator.v:31$11224 in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Marked 2 switch rules as full_case in process $proc$../source/fifo/sync_fifo.v:38$453 in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Marked 1 switch rules as full_case in process $proc$../source/clk/sampler.v:25$404 in module $paramod\sampler\N=2.
Marked 1 switch rules as full_case in process $proc$../source/detect_preamble/preamble_detector.v:152$396 in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Marked 1 switch rules as full_case in process $proc$../source/detect_preamble/preamble_detector.v:135$391 in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Marked 2 switch rules as full_case in process $proc$../source/detect_preamble/preamble_detector.v:92$368 in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Marked 9 switch rules as full_case in process $proc$../source/detect_preamble/preamble_detector.v:80$358 in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Marked 2 switch rules as full_case in process $proc$../source/detect_bits/bits_detector.v:125$274 in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Marked 2 switch rules as full_case in process $proc$../source/detect_bits/bits_detector.v:106$251 in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Marked 3 switch rules as full_case in process $proc$../source/detect_bits/bits_detector.v:80$241 in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Marked 2 switch rules as full_case in process $proc$../source/crc/crc16.v:21$164 in module crc16.
Marked 2 switch rules as full_case in process $proc$../source/ctrl_fsm.v:144$131 in module ctrl_fsm.
Marked 1 switch rules as full_case in process $proc$../source/ctrl_fsm.v:133$129 in module ctrl_fsm.
Marked 6 switch rules as full_case in process $proc$../source/ctrl_fsm.v:88$119 in module ctrl_fsm.
Marked 2 switch rules as full_case in process $proc$../source/crc/crc5.v:21$69 in module crc5.
Marked 1 switch rules as full_case in process $proc$../source/encode/pie_encoder.v:62$62 in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Marked 3 switch rules as full_case in process $proc$../source/encode/pie_encoder.v:35$39 in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Removed a total of 0 dead cases.

3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 23 redundant assignments.
Promoted 830 assignments to connections.

3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\strb_gen\N=2.$proc$../source/clk/strb_gen.v:10$17962'.
  Set init value: \counter = 1'0
Found init rule in `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:19$17957'.
  Set init value: \shift_register = 80'00000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:16$11423'.
  Set init value: \shift_register = 13'0000000000000
Found init rule in `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:24$469'.
  Set init value: \wr_ptr_reg = 15'000000000000000
Found init rule in `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:23$468'.
  Set init value: \wr_wrap_reg = 1'0
Found init rule in `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:21$467'.
  Set init value: \wr_ptr = 15'000000000000000
Found init rule in `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:20$466'.
  Set init value: \rd_ptr = 15'000000000000000
Found init rule in `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:19$465'.
  Set init value: \wr_wrap = 1'0
Found init rule in `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:18$464'.
  Set init value: \rd_wrap = 1'0
Found init rule in `$paramod\sampler\N=2.$proc$../source/clk/sampler.v:12$406'.
  Set init value: \ff2 = 1'0
Found init rule in `$paramod\sampler\N=2.$proc$../source/clk/sampler.v:11$405'.
  Set init value: \ff1 = 1'0
Found init rule in `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:38$400'.
  Set init value: \max_corr = 7'0000000
Found init rule in `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:32$399'.
  Set init value: \offset = 15'000000000000000
Found init rule in `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:29$398'.
  Set init value: \count = 15'000000000000000
Found init rule in `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:27$397'.
  Set init value: \state = 2'00
Found init rule in `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:31$289'.
  Set init value: \bit_symbol = 2'00
Found init rule in `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:29$288'.
  Set init value: \frequency_bank_reg = 4'0000
Found init rule in `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:27$287'.
  Set init value: \update_bit_period = 1'0
Found init rule in `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:26$286'.
  Set init value: \update_bit_symbol = 1'0
Found init rule in `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:24$285'.
  Set init value: \valid = 1'0
Found init rule in `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:23$284'.
  Set init value: \count = 6'000000
Found init rule in `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:32$290'.
  Set init value: \bit_period = 6'000000
Found init rule in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:69$161'.
  Set init value: \nak_command = 8'11000000
Found init rule in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:68$160'.
  Set init value: \rep_command = 4'0000
Found init rule in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:67$159'.
  Set init value: \ack_command = 18'010000000000000000
Found init rule in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:66$158'.
  Set init value: \qry_command = 22'1000000000000000010000
Found init rule in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:41$157'.
  Set init value: \epc_val = 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:40$156'.
  Set init value: \epc_len = 5'11111
Found init rule in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:38$155'.
  Set init value: \slot_counter = 7'0000001
Found init rule in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:37$154'.
  Set init value: \time_counter = 14'00000000000000
Found init rule in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:36$153'.
  Set init value: \bits_counter = 10'0000000000
Found init rule in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:32$152'.
  Set init value: \state = 3'110
Found init rule in `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:31$66'.
  Set init value: \count = 5'00000
Found init rule in `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:27$65'.
  Set init value: \state = 3'010

3.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:62$62'.

3.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$17978'.
     1/3: $0$memwr$\ram$../source/ram/sdp_1clk_bram.v:26$17977_EN[0:0]$17981
     2/3: $0$memwr$\ram$../source/ram/sdp_1clk_bram.v:26$17977_DATA[0:0]$17980
     3/3: $0$memwr$\ram$../source/ram/sdp_1clk_bram.v:26$17977_ADDR[14:0]$17979
Creating decoders for process `$paramod\strb_gen\N=2.$proc$../source/clk/strb_gen.v:10$17962'.
Creating decoders for process `$paramod\strb_gen\N=2.$proc$../source/clk/strb_gen.v:12$17959'.
     1/2: $0\strobe[0:0]
     2/2: $0\counter[0:0]
Creating decoders for process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:19$17957'.
Creating decoders for process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
     1/720: $720\corr[62:56]
     2/720: $719\corr[62:56]
     3/720: $718\corr[62:56]
     4/720: $717\corr[62:56]
     5/720: $716\corr[62:56]
     6/720: $715\corr[62:56]
     7/720: $714\corr[62:56]
     8/720: $713\corr[62:56]
     9/720: $712\corr[62:56]
    10/720: $711\corr[62:56]
    11/720: $710\corr[62:56]
    12/720: $709\corr[62:56]
    13/720: $708\corr[62:56]
    14/720: $707\corr[62:56]
    15/720: $706\corr[62:56]
    16/720: $705\corr[62:56]
    17/720: $704\corr[62:56]
    18/720: $703\corr[62:56]
    19/720: $702\corr[62:56]
    20/720: $701\corr[62:56]
    21/720: $700\corr[62:56]
    22/720: $699\corr[62:56]
    23/720: $698\corr[62:56]
    24/720: $697\corr[62:56]
    25/720: $696\corr[62:56]
    26/720: $695\corr[62:56]
    27/720: $694\corr[62:56]
    28/720: $693\corr[62:56]
    29/720: $692\corr[62:56]
    30/720: $691\corr[62:56]
    31/720: $690\corr[62:56]
    32/720: $689\corr[62:56]
    33/720: $688\corr[62:56]
    34/720: $687\corr[62:56]
    35/720: $686\corr[62:56]
    36/720: $685\corr[62:56]
    37/720: $684\corr[62:56]
    38/720: $683\corr[62:56]
    39/720: $682\corr[62:56]
    40/720: $681\corr[62:56]
    41/720: $680\corr[62:56]
    42/720: $679\corr[62:56]
    43/720: $678\corr[62:56]
    44/720: $677\corr[62:56]
    45/720: $676\corr[62:56]
    46/720: $675\corr[62:56]
    47/720: $674\corr[62:56]
    48/720: $673\corr[62:56]
    49/720: $672\corr[62:56]
    50/720: $671\corr[62:56]
    51/720: $670\corr[62:56]
    52/720: $669\corr[62:56]
    53/720: $668\corr[62:56]
    54/720: $667\corr[62:56]
    55/720: $666\corr[62:56]
    56/720: $665\corr[62:56]
    57/720: $664\corr[62:56]
    58/720: $663\corr[62:56]
    59/720: $662\corr[62:56]
    60/720: $661\corr[62:56]
    61/720: $660\corr[62:56]
    62/720: $659\corr[62:56]
    63/720: $658\corr[62:56]
    64/720: $657\corr[62:56]
    65/720: $656\corr[62:56]
    66/720: $655\corr[62:56]
    67/720: $654\corr[62:56]
    68/720: $653\corr[62:56]
    69/720: $652\corr[62:56]
    70/720: $651\corr[62:56]
    71/720: $650\corr[62:56]
    72/720: $649\corr[62:56]
    73/720: $648\corr[62:56]
    74/720: $647\corr[62:56]
    75/720: $646\corr[62:56]
    76/720: $645\corr[62:56]
    77/720: $644\corr[62:56]
    78/720: $643\corr[62:56]
    79/720: $642\corr[62:56]
    80/720: $641\corr[62:56]
    81/720: $640\corr[55:49]
    82/720: $639\corr[55:49]
    83/720: $638\corr[55:49]
    84/720: $637\corr[55:49]
    85/720: $636\corr[55:49]
    86/720: $635\corr[55:49]
    87/720: $634\corr[55:49]
    88/720: $633\corr[55:49]
    89/720: $632\corr[55:49]
    90/720: $631\corr[55:49]
    91/720: $630\corr[55:49]
    92/720: $629\corr[55:49]
    93/720: $628\corr[55:49]
    94/720: $627\corr[55:49]
    95/720: $626\corr[55:49]
    96/720: $625\corr[55:49]
    97/720: $624\corr[55:49]
    98/720: $623\corr[55:49]
    99/720: $622\corr[55:49]
   100/720: $621\corr[55:49]
   101/720: $620\corr[55:49]
   102/720: $619\corr[55:49]
   103/720: $618\corr[55:49]
   104/720: $617\corr[55:49]
   105/720: $616\corr[55:49]
   106/720: $615\corr[55:49]
   107/720: $614\corr[55:49]
   108/720: $613\corr[55:49]
   109/720: $612\corr[55:49]
   110/720: $611\corr[55:49]
   111/720: $610\corr[55:49]
   112/720: $609\corr[55:49]
   113/720: $608\corr[55:49]
   114/720: $607\corr[55:49]
   115/720: $606\corr[55:49]
   116/720: $605\corr[55:49]
   117/720: $604\corr[55:49]
   118/720: $603\corr[55:49]
   119/720: $602\corr[55:49]
   120/720: $601\corr[55:49]
   121/720: $600\corr[55:49]
   122/720: $599\corr[55:49]
   123/720: $598\corr[55:49]
   124/720: $597\corr[55:49]
   125/720: $596\corr[55:49]
   126/720: $595\corr[55:49]
   127/720: $594\corr[55:49]
   128/720: $593\corr[55:49]
   129/720: $592\corr[55:49]
   130/720: $591\corr[55:49]
   131/720: $590\corr[55:49]
   132/720: $589\corr[55:49]
   133/720: $588\corr[55:49]
   134/720: $587\corr[55:49]
   135/720: $586\corr[55:49]
   136/720: $585\corr[55:49]
   137/720: $584\corr[55:49]
   138/720: $583\corr[55:49]
   139/720: $582\corr[55:49]
   140/720: $581\corr[55:49]
   141/720: $580\corr[55:49]
   142/720: $579\corr[55:49]
   143/720: $578\corr[55:49]
   144/720: $577\corr[55:49]
   145/720: $576\corr[55:49]
   146/720: $575\corr[55:49]
   147/720: $574\corr[55:49]
   148/720: $573\corr[55:49]
   149/720: $572\corr[55:49]
   150/720: $571\corr[55:49]
   151/720: $570\corr[55:49]
   152/720: $569\corr[55:49]
   153/720: $568\corr[55:49]
   154/720: $567\corr[55:49]
   155/720: $566\corr[55:49]
   156/720: $565\corr[55:49]
   157/720: $564\corr[55:49]
   158/720: $563\corr[55:49]
   159/720: $562\corr[55:49]
   160/720: $561\corr[55:49]
   161/720: $560\corr[48:42]
   162/720: $559\corr[48:42]
   163/720: $558\corr[48:42]
   164/720: $557\corr[48:42]
   165/720: $556\corr[48:42]
   166/720: $555\corr[48:42]
   167/720: $554\corr[48:42]
   168/720: $553\corr[48:42]
   169/720: $552\corr[48:42]
   170/720: $551\corr[48:42]
   171/720: $550\corr[48:42]
   172/720: $549\corr[48:42]
   173/720: $548\corr[48:42]
   174/720: $547\corr[48:42]
   175/720: $546\corr[48:42]
   176/720: $545\corr[48:42]
   177/720: $544\corr[48:42]
   178/720: $543\corr[48:42]
   179/720: $542\corr[48:42]
   180/720: $541\corr[48:42]
   181/720: $540\corr[48:42]
   182/720: $539\corr[48:42]
   183/720: $538\corr[48:42]
   184/720: $537\corr[48:42]
   185/720: $536\corr[48:42]
   186/720: $535\corr[48:42]
   187/720: $534\corr[48:42]
   188/720: $533\corr[48:42]
   189/720: $532\corr[48:42]
   190/720: $531\corr[48:42]
   191/720: $530\corr[48:42]
   192/720: $529\corr[48:42]
   193/720: $528\corr[48:42]
   194/720: $527\corr[48:42]
   195/720: $526\corr[48:42]
   196/720: $525\corr[48:42]
   197/720: $524\corr[48:42]
   198/720: $523\corr[48:42]
   199/720: $522\corr[48:42]
   200/720: $521\corr[48:42]
   201/720: $520\corr[48:42]
   202/720: $519\corr[48:42]
   203/720: $518\corr[48:42]
   204/720: $517\corr[48:42]
   205/720: $516\corr[48:42]
   206/720: $515\corr[48:42]
   207/720: $514\corr[48:42]
   208/720: $513\corr[48:42]
   209/720: $512\corr[48:42]
   210/720: $511\corr[48:42]
   211/720: $510\corr[48:42]
   212/720: $509\corr[48:42]
   213/720: $508\corr[48:42]
   214/720: $507\corr[48:42]
   215/720: $506\corr[48:42]
   216/720: $505\corr[48:42]
   217/720: $504\corr[48:42]
   218/720: $503\corr[48:42]
   219/720: $502\corr[48:42]
   220/720: $501\corr[48:42]
   221/720: $500\corr[48:42]
   222/720: $499\corr[48:42]
   223/720: $498\corr[48:42]
   224/720: $497\corr[48:42]
   225/720: $496\corr[48:42]
   226/720: $495\corr[48:42]
   227/720: $494\corr[48:42]
   228/720: $493\corr[48:42]
   229/720: $492\corr[48:42]
   230/720: $491\corr[48:42]
   231/720: $490\corr[48:42]
   232/720: $489\corr[48:42]
   233/720: $488\corr[48:42]
   234/720: $487\corr[48:42]
   235/720: $486\corr[48:42]
   236/720: $485\corr[48:42]
   237/720: $484\corr[48:42]
   238/720: $483\corr[48:42]
   239/720: $482\corr[48:42]
   240/720: $481\corr[48:42]
   241/720: $480\corr[41:35]
   242/720: $479\corr[41:35]
   243/720: $478\corr[41:35]
   244/720: $477\corr[41:35]
   245/720: $476\corr[41:35]
   246/720: $475\corr[41:35]
   247/720: $474\corr[41:35]
   248/720: $473\corr[41:35]
   249/720: $472\corr[41:35]
   250/720: $471\corr[41:35]
   251/720: $470\corr[41:35]
   252/720: $469\corr[41:35]
   253/720: $468\corr[41:35]
   254/720: $467\corr[41:35]
   255/720: $466\corr[41:35]
   256/720: $465\corr[41:35]
   257/720: $464\corr[41:35]
   258/720: $463\corr[41:35]
   259/720: $462\corr[41:35]
   260/720: $461\corr[41:35]
   261/720: $460\corr[41:35]
   262/720: $459\corr[41:35]
   263/720: $458\corr[41:35]
   264/720: $457\corr[41:35]
   265/720: $456\corr[41:35]
   266/720: $455\corr[41:35]
   267/720: $454\corr[41:35]
   268/720: $453\corr[41:35]
   269/720: $452\corr[41:35]
   270/720: $451\corr[41:35]
   271/720: $450\corr[41:35]
   272/720: $449\corr[41:35]
   273/720: $448\corr[41:35]
   274/720: $447\corr[41:35]
   275/720: $446\corr[41:35]
   276/720: $445\corr[41:35]
   277/720: $444\corr[41:35]
   278/720: $443\corr[41:35]
   279/720: $442\corr[41:35]
   280/720: $441\corr[41:35]
   281/720: $440\corr[41:35]
   282/720: $439\corr[41:35]
   283/720: $438\corr[41:35]
   284/720: $437\corr[41:35]
   285/720: $436\corr[41:35]
   286/720: $435\corr[41:35]
   287/720: $434\corr[41:35]
   288/720: $433\corr[41:35]
   289/720: $432\corr[41:35]
   290/720: $431\corr[41:35]
   291/720: $430\corr[41:35]
   292/720: $429\corr[41:35]
   293/720: $428\corr[41:35]
   294/720: $427\corr[41:35]
   295/720: $426\corr[41:35]
   296/720: $425\corr[41:35]
   297/720: $424\corr[41:35]
   298/720: $423\corr[41:35]
   299/720: $422\corr[41:35]
   300/720: $421\corr[41:35]
   301/720: $420\corr[41:35]
   302/720: $419\corr[41:35]
   303/720: $418\corr[41:35]
   304/720: $417\corr[41:35]
   305/720: $416\corr[41:35]
   306/720: $415\corr[41:35]
   307/720: $414\corr[41:35]
   308/720: $413\corr[41:35]
   309/720: $412\corr[41:35]
   310/720: $411\corr[41:35]
   311/720: $410\corr[41:35]
   312/720: $409\corr[41:35]
   313/720: $408\corr[41:35]
   314/720: $407\corr[41:35]
   315/720: $406\corr[41:35]
   316/720: $405\corr[41:35]
   317/720: $404\corr[41:35]
   318/720: $403\corr[41:35]
   319/720: $402\corr[41:35]
   320/720: $401\corr[41:35]
   321/720: $400\corr[34:28]
   322/720: $399\corr[34:28]
   323/720: $398\corr[34:28]
   324/720: $397\corr[34:28]
   325/720: $396\corr[34:28]
   326/720: $395\corr[34:28]
   327/720: $394\corr[34:28]
   328/720: $393\corr[34:28]
   329/720: $392\corr[34:28]
   330/720: $391\corr[34:28]
   331/720: $390\corr[34:28]
   332/720: $389\corr[34:28]
   333/720: $388\corr[34:28]
   334/720: $387\corr[34:28]
   335/720: $386\corr[34:28]
   336/720: $385\corr[34:28]
   337/720: $384\corr[34:28]
   338/720: $383\corr[34:28]
   339/720: $382\corr[34:28]
   340/720: $381\corr[34:28]
   341/720: $380\corr[34:28]
   342/720: $379\corr[34:28]
   343/720: $378\corr[34:28]
   344/720: $377\corr[34:28]
   345/720: $376\corr[34:28]
   346/720: $375\corr[34:28]
   347/720: $374\corr[34:28]
   348/720: $373\corr[34:28]
   349/720: $372\corr[34:28]
   350/720: $371\corr[34:28]
   351/720: $370\corr[34:28]
   352/720: $369\corr[34:28]
   353/720: $368\corr[34:28]
   354/720: $367\corr[34:28]
   355/720: $366\corr[34:28]
   356/720: $365\corr[34:28]
   357/720: $364\corr[34:28]
   358/720: $363\corr[34:28]
   359/720: $362\corr[34:28]
   360/720: $361\corr[34:28]
   361/720: $360\corr[34:28]
   362/720: $359\corr[34:28]
   363/720: $358\corr[34:28]
   364/720: $357\corr[34:28]
   365/720: $356\corr[34:28]
   366/720: $355\corr[34:28]
   367/720: $354\corr[34:28]
   368/720: $353\corr[34:28]
   369/720: $352\corr[34:28]
   370/720: $351\corr[34:28]
   371/720: $350\corr[34:28]
   372/720: $349\corr[34:28]
   373/720: $348\corr[34:28]
   374/720: $347\corr[34:28]
   375/720: $346\corr[34:28]
   376/720: $345\corr[34:28]
   377/720: $344\corr[34:28]
   378/720: $343\corr[34:28]
   379/720: $342\corr[34:28]
   380/720: $341\corr[34:28]
   381/720: $340\corr[34:28]
   382/720: $339\corr[34:28]
   383/720: $338\corr[34:28]
   384/720: $337\corr[34:28]
   385/720: $336\corr[34:28]
   386/720: $335\corr[34:28]
   387/720: $334\corr[34:28]
   388/720: $333\corr[34:28]
   389/720: $332\corr[34:28]
   390/720: $331\corr[34:28]
   391/720: $330\corr[34:28]
   392/720: $329\corr[34:28]
   393/720: $328\corr[34:28]
   394/720: $327\corr[34:28]
   395/720: $326\corr[34:28]
   396/720: $325\corr[34:28]
   397/720: $324\corr[34:28]
   398/720: $323\corr[34:28]
   399/720: $322\corr[34:28]
   400/720: $321\corr[34:28]
   401/720: $320\corr[27:21]
   402/720: $319\corr[27:21]
   403/720: $318\corr[27:21]
   404/720: $317\corr[27:21]
   405/720: $316\corr[27:21]
   406/720: $315\corr[27:21]
   407/720: $314\corr[27:21]
   408/720: $313\corr[27:21]
   409/720: $312\corr[27:21]
   410/720: $311\corr[27:21]
   411/720: $310\corr[27:21]
   412/720: $309\corr[27:21]
   413/720: $308\corr[27:21]
   414/720: $307\corr[27:21]
   415/720: $306\corr[27:21]
   416/720: $305\corr[27:21]
   417/720: $304\corr[27:21]
   418/720: $303\corr[27:21]
   419/720: $302\corr[27:21]
   420/720: $301\corr[27:21]
   421/720: $300\corr[27:21]
   422/720: $299\corr[27:21]
   423/720: $298\corr[27:21]
   424/720: $297\corr[27:21]
   425/720: $296\corr[27:21]
   426/720: $295\corr[27:21]
   427/720: $294\corr[27:21]
   428/720: $293\corr[27:21]
   429/720: $292\corr[27:21]
   430/720: $291\corr[27:21]
   431/720: $290\corr[27:21]
   432/720: $289\corr[27:21]
   433/720: $288\corr[27:21]
   434/720: $287\corr[27:21]
   435/720: $286\corr[27:21]
   436/720: $285\corr[27:21]
   437/720: $284\corr[27:21]
   438/720: $283\corr[27:21]
   439/720: $282\corr[27:21]
   440/720: $281\corr[27:21]
   441/720: $280\corr[27:21]
   442/720: $279\corr[27:21]
   443/720: $278\corr[27:21]
   444/720: $277\corr[27:21]
   445/720: $276\corr[27:21]
   446/720: $275\corr[27:21]
   447/720: $274\corr[27:21]
   448/720: $273\corr[27:21]
   449/720: $272\corr[27:21]
   450/720: $271\corr[27:21]
   451/720: $270\corr[27:21]
   452/720: $269\corr[27:21]
   453/720: $268\corr[27:21]
   454/720: $267\corr[27:21]
   455/720: $266\corr[27:21]
   456/720: $265\corr[27:21]
   457/720: $264\corr[27:21]
   458/720: $263\corr[27:21]
   459/720: $262\corr[27:21]
   460/720: $261\corr[27:21]
   461/720: $260\corr[27:21]
   462/720: $259\corr[27:21]
   463/720: $258\corr[27:21]
   464/720: $257\corr[27:21]
   465/720: $256\corr[27:21]
   466/720: $255\corr[27:21]
   467/720: $254\corr[27:21]
   468/720: $253\corr[27:21]
   469/720: $252\corr[27:21]
   470/720: $251\corr[27:21]
   471/720: $250\corr[27:21]
   472/720: $249\corr[27:21]
   473/720: $248\corr[27:21]
   474/720: $247\corr[27:21]
   475/720: $246\corr[27:21]
   476/720: $245\corr[27:21]
   477/720: $244\corr[27:21]
   478/720: $243\corr[27:21]
   479/720: $242\corr[27:21]
   480/720: $241\corr[27:21]
   481/720: $240\corr[20:14]
   482/720: $239\corr[20:14]
   483/720: $238\corr[20:14]
   484/720: $237\corr[20:14]
   485/720: $236\corr[20:14]
   486/720: $235\corr[20:14]
   487/720: $234\corr[20:14]
   488/720: $233\corr[20:14]
   489/720: $232\corr[20:14]
   490/720: $231\corr[20:14]
   491/720: $230\corr[20:14]
   492/720: $229\corr[20:14]
   493/720: $228\corr[20:14]
   494/720: $227\corr[20:14]
   495/720: $226\corr[20:14]
   496/720: $225\corr[20:14]
   497/720: $224\corr[20:14]
   498/720: $223\corr[20:14]
   499/720: $222\corr[20:14]
   500/720: $221\corr[20:14]
   501/720: $220\corr[20:14]
   502/720: $219\corr[20:14]
   503/720: $218\corr[20:14]
   504/720: $217\corr[20:14]
   505/720: $216\corr[20:14]
   506/720: $215\corr[20:14]
   507/720: $214\corr[20:14]
   508/720: $213\corr[20:14]
   509/720: $212\corr[20:14]
   510/720: $211\corr[20:14]
   511/720: $210\corr[20:14]
   512/720: $209\corr[20:14]
   513/720: $208\corr[20:14]
   514/720: $207\corr[20:14]
   515/720: $206\corr[20:14]
   516/720: $205\corr[20:14]
   517/720: $204\corr[20:14]
   518/720: $203\corr[20:14]
   519/720: $202\corr[20:14]
   520/720: $201\corr[20:14]
   521/720: $200\corr[20:14]
   522/720: $199\corr[20:14]
   523/720: $198\corr[20:14]
   524/720: $197\corr[20:14]
   525/720: $196\corr[20:14]
   526/720: $195\corr[20:14]
   527/720: $194\corr[20:14]
   528/720: $193\corr[20:14]
   529/720: $192\corr[20:14]
   530/720: $191\corr[20:14]
   531/720: $190\corr[20:14]
   532/720: $189\corr[20:14]
   533/720: $188\corr[20:14]
   534/720: $187\corr[20:14]
   535/720: $186\corr[20:14]
   536/720: $185\corr[20:14]
   537/720: $184\corr[20:14]
   538/720: $183\corr[20:14]
   539/720: $182\corr[20:14]
   540/720: $181\corr[20:14]
   541/720: $180\corr[20:14]
   542/720: $179\corr[20:14]
   543/720: $178\corr[20:14]
   544/720: $177\corr[20:14]
   545/720: $176\corr[20:14]
   546/720: $175\corr[20:14]
   547/720: $174\corr[20:14]
   548/720: $173\corr[20:14]
   549/720: $172\corr[20:14]
   550/720: $171\corr[20:14]
   551/720: $170\corr[20:14]
   552/720: $169\corr[20:14]
   553/720: $168\corr[20:14]
   554/720: $167\corr[20:14]
   555/720: $166\corr[20:14]
   556/720: $165\corr[20:14]
   557/720: $164\corr[20:14]
   558/720: $163\corr[20:14]
   559/720: $162\corr[20:14]
   560/720: $161\corr[20:14]
   561/720: $160\corr[13:7]
   562/720: $159\corr[13:7]
   563/720: $158\corr[13:7]
   564/720: $157\corr[13:7]
   565/720: $156\corr[13:7]
   566/720: $155\corr[13:7]
   567/720: $154\corr[13:7]
   568/720: $153\corr[13:7]
   569/720: $152\corr[13:7]
   570/720: $151\corr[13:7]
   571/720: $150\corr[13:7]
   572/720: $149\corr[13:7]
   573/720: $148\corr[13:7]
   574/720: $147\corr[13:7]
   575/720: $146\corr[13:7]
   576/720: $145\corr[13:7]
   577/720: $144\corr[13:7]
   578/720: $143\corr[13:7]
   579/720: $142\corr[13:7]
   580/720: $141\corr[13:7]
   581/720: $140\corr[13:7]
   582/720: $139\corr[13:7]
   583/720: $138\corr[13:7]
   584/720: $137\corr[13:7]
   585/720: $136\corr[13:7]
   586/720: $135\corr[13:7]
   587/720: $134\corr[13:7]
   588/720: $133\corr[13:7]
   589/720: $132\corr[13:7]
   590/720: $131\corr[13:7]
   591/720: $130\corr[13:7]
   592/720: $129\corr[13:7]
   593/720: $128\corr[13:7]
   594/720: $127\corr[13:7]
   595/720: $126\corr[13:7]
   596/720: $125\corr[13:7]
   597/720: $124\corr[13:7]
   598/720: $123\corr[13:7]
   599/720: $122\corr[13:7]
   600/720: $121\corr[13:7]
   601/720: $120\corr[13:7]
   602/720: $119\corr[13:7]
   603/720: $118\corr[13:7]
   604/720: $117\corr[13:7]
   605/720: $116\corr[13:7]
   606/720: $115\corr[13:7]
   607/720: $114\corr[13:7]
   608/720: $113\corr[13:7]
   609/720: $112\corr[13:7]
   610/720: $111\corr[13:7]
   611/720: $110\corr[13:7]
   612/720: $109\corr[13:7]
   613/720: $108\corr[13:7]
   614/720: $107\corr[13:7]
   615/720: $106\corr[13:7]
   616/720: $105\corr[13:7]
   617/720: $104\corr[13:7]
   618/720: $103\corr[13:7]
   619/720: $102\corr[13:7]
   620/720: $101\corr[13:7]
   621/720: $100\corr[13:7]
   622/720: $99\corr[13:7]
   623/720: $98\corr[13:7]
   624/720: $97\corr[13:7]
   625/720: $96\corr[13:7]
   626/720: $95\corr[13:7]
   627/720: $94\corr[13:7]
   628/720: $93\corr[13:7]
   629/720: $92\corr[13:7]
   630/720: $91\corr[13:7]
   631/720: $90\corr[13:7]
   632/720: $89\corr[13:7]
   633/720: $88\corr[13:7]
   634/720: $87\corr[13:7]
   635/720: $86\corr[13:7]
   636/720: $85\corr[13:7]
   637/720: $84\corr[13:7]
   638/720: $83\corr[13:7]
   639/720: $82\corr[13:7]
   640/720: $81\corr[13:7]
   641/720: $80\corr[6:0]
   642/720: $79\corr[6:0]
   643/720: $78\corr[6:0]
   644/720: $77\corr[6:0]
   645/720: $76\corr[6:0]
   646/720: $75\corr[6:0]
   647/720: $74\corr[6:0]
   648/720: $73\corr[6:0]
   649/720: $72\corr[6:0]
   650/720: $71\corr[6:0]
   651/720: $70\corr[6:0]
   652/720: $69\corr[6:0]
   653/720: $68\corr[6:0]
   654/720: $67\corr[6:0]
   655/720: $66\corr[6:0]
   656/720: $65\corr[6:0]
   657/720: $64\corr[6:0]
   658/720: $63\corr[6:0]
   659/720: $62\corr[6:0]
   660/720: $61\corr[6:0]
   661/720: $60\corr[6:0]
   662/720: $59\corr[6:0]
   663/720: $58\corr[6:0]
   664/720: $57\corr[6:0]
   665/720: $56\corr[6:0]
   666/720: $55\corr[6:0]
   667/720: $54\corr[6:0]
   668/720: $53\corr[6:0]
   669/720: $52\corr[6:0]
   670/720: $51\corr[6:0]
   671/720: $50\corr[6:0]
   672/720: $49\corr[6:0]
   673/720: $48\corr[6:0]
   674/720: $47\corr[6:0]
   675/720: $46\corr[6:0]
   676/720: $45\corr[6:0]
   677/720: $44\corr[6:0]
   678/720: $43\corr[6:0]
   679/720: $42\corr[6:0]
   680/720: $41\corr[6:0]
   681/720: $40\corr[6:0]
   682/720: $39\corr[6:0]
   683/720: $38\corr[6:0]
   684/720: $37\corr[6:0]
   685/720: $36\corr[6:0]
   686/720: $35\corr[6:0]
   687/720: $34\corr[6:0]
   688/720: $33\corr[6:0]
   689/720: $32\corr[6:0]
   690/720: $31\corr[6:0]
   691/720: $30\corr[6:0]
   692/720: $29\corr[6:0]
   693/720: $28\corr[6:0]
   694/720: $27\corr[6:0]
   695/720: $26\corr[6:0]
   696/720: $25\corr[6:0]
   697/720: $24\corr[6:0]
   698/720: $23\corr[6:0]
   699/720: $22\corr[6:0]
   700/720: $21\corr[6:0]
   701/720: $20\corr[6:0]
   702/720: $19\corr[6:0]
   703/720: $18\corr[6:0]
   704/720: $17\corr[6:0]
   705/720: $16\corr[6:0]
   706/720: $15\corr[6:0]
   707/720: $14\corr[6:0]
   708/720: $13\corr[6:0]
   709/720: $12\corr[6:0]
   710/720: $11\corr[6:0]
   711/720: $10\corr[6:0]
   712/720: $9\corr[6:0]
   713/720: $8\corr[6:0]
   714/720: $7\corr[6:0]
   715/720: $6\corr[6:0]
   716/720: $5\corr[6:0]
   717/720: $4\corr[6:0]
   718/720: $3\corr[6:0]
   719/720: $2\corr[6:0]
   720/720: $1\corr[6:0]
Creating decoders for process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:33$12874'.
     1/2: $0\corr_vld[0:0]
     2/2: $0\shift_register[79:0]
Creating decoders for process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:16$11423'.
Creating decoders for process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
     1/78: $13\s4_correlation[3:0]
     2/78: $13\s3_correlation[3:0]
     3/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11223[12:0]$11411
     4/78: $13\s2_correlation[3:0]
     5/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11222[12:0]$11410
     6/78: $13\s1_correlation[3:0]
     7/78: $12\s4_correlation[3:0]
     8/78: $12\s3_correlation[3:0]
     9/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11221[12:0]$11398
    10/78: $12\s2_correlation[3:0]
    11/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11220[12:0]$11397
    12/78: $12\s1_correlation[3:0]
    13/78: $11\s4_correlation[3:0]
    14/78: $11\s3_correlation[3:0]
    15/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11219[12:0]$11385
    16/78: $11\s2_correlation[3:0]
    17/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11218[12:0]$11384
    18/78: $11\s1_correlation[3:0]
    19/78: $10\s4_correlation[3:0]
    20/78: $10\s3_correlation[3:0]
    21/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11217[12:0]$11372
    22/78: $10\s2_correlation[3:0]
    23/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11216[12:0]$11371
    24/78: $10\s1_correlation[3:0]
    25/78: $9\s4_correlation[3:0]
    26/78: $9\s3_correlation[3:0]
    27/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11215[12:0]$11359
    28/78: $9\s2_correlation[3:0]
    29/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11214[12:0]$11358
    30/78: $9\s1_correlation[3:0]
    31/78: $8\s4_correlation[3:0]
    32/78: $8\s3_correlation[3:0]
    33/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11213[12:0]$11346
    34/78: $8\s2_correlation[3:0]
    35/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11212[12:0]$11345
    36/78: $8\s1_correlation[3:0]
    37/78: $7\s4_correlation[3:0]
    38/78: $7\s3_correlation[3:0]
    39/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11211[12:0]$11333
    40/78: $7\s2_correlation[3:0]
    41/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11210[12:0]$11332
    42/78: $7\s1_correlation[3:0]
    43/78: $6\s4_correlation[3:0]
    44/78: $6\s3_correlation[3:0]
    45/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11209[12:0]$11320
    46/78: $6\s2_correlation[3:0]
    47/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11208[12:0]$11319
    48/78: $6\s1_correlation[3:0]
    49/78: $5\s4_correlation[3:0]
    50/78: $5\s3_correlation[3:0]
    51/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11207[12:0]$11307
    52/78: $5\s2_correlation[3:0]
    53/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11206[12:0]$11306
    54/78: $5\s1_correlation[3:0]
    55/78: $4\s4_correlation[3:0]
    56/78: $4\s3_correlation[3:0]
    57/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11205[12:0]$11294
    58/78: $4\s2_correlation[3:0]
    59/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11204[12:0]$11293
    60/78: $4\s1_correlation[3:0]
    61/78: $3\s4_correlation[3:0]
    62/78: $3\s3_correlation[3:0]
    63/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11203[12:0]$11281
    64/78: $3\s2_correlation[3:0]
    65/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11202[12:0]$11280
    66/78: $3\s1_correlation[3:0]
    67/78: $2\s4_correlation[3:0]
    68/78: $2\s3_correlation[3:0]
    69/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11201[12:0]$11268
    70/78: $2\s2_correlation[3:0]
    71/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11200[12:0]$11267
    72/78: $2\s1_correlation[3:0]
    73/78: $1\s4_correlation[3:0]
    74/78: $1\s3_correlation[3:0]
    75/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11199[12:0]$11255
    76/78: $1\s2_correlation[3:0]
    77/78: $1$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11198[12:0]$11254
    78/78: $1\s1_correlation[3:0]
Creating decoders for process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:31$11224'.
     1/2: $0\corr_vld[0:0]
     2/2: $0\shift_register[12:0]
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:26$470'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:24$469'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:23$468'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:21$467'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:20$466'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:19$465'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:18$464'.
Creating decoders for process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$453'.
     1/3: { $0\wr_wrap_reg[0:0] $0\wr_ptr_reg[14:0] }
     2/3: { $0\wr_wrap[0:0] $0\wr_ptr[14:0] }
     3/3: { $0\rd_wrap[0:0] $0\rd_ptr[14:0] }
Creating decoders for process `$paramod\sampler\N=2.$proc$../source/clk/sampler.v:12$406'.
Creating decoders for process `$paramod\sampler\N=2.$proc$../source/clk/sampler.v:11$405'.
Creating decoders for process `$paramod\sampler\N=2.$proc$../source/clk/sampler.v:25$404'.
     1/2: $0\ff2[0:0]
     2/2: $0\ff1[0:0]
Creating decoders for process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:38$400'.
Creating decoders for process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:32$399'.
Creating decoders for process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:29$398'.
Creating decoders for process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:27$397'.
Creating decoders for process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:152$396'.
     1/3: $0\out_vld[0:0]
     2/3: $0\count[14:0]
     3/3: $0\state[1:0]
Creating decoders for process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:135$391'.
     1/2: $1\next_count[14:0]
     2/2: $1\next_state[1:0]
Creating decoders for process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:92$368'.
     1/3: $0\max_corr[6:0]
     2/3: $0\max_bank[3:0]
     3/3: $0\offset[14:0]
Creating decoders for process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:80$358'.
     1/18: $9\cur_corr[6:0]
     2/18: $9\cur_bank[3:0]
     3/18: $8\cur_corr[6:0]
     4/18: $8\cur_bank[3:0]
     5/18: $7\cur_corr[6:0]
     6/18: $7\cur_bank[3:0]
     7/18: $6\cur_corr[6:0]
     8/18: $6\cur_bank[3:0]
     9/18: $5\cur_corr[6:0]
    10/18: $5\cur_bank[3:0]
    11/18: $4\cur_corr[6:0]
    12/18: $4\cur_bank[3:0]
    13/18: $3\cur_corr[6:0]
    14/18: $3\cur_bank[3:0]
    15/18: $2\cur_corr[6:0]
    16/18: $2\cur_bank[3:0]
    17/18: $1\cur_corr[6:0]
    18/18: $1\cur_bank[3:0]
Creating decoders for process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:31$289'.
Creating decoders for process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:29$288'.
Creating decoders for process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:27$287'.
Creating decoders for process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:26$286'.
Creating decoders for process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:24$285'.
Creating decoders for process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:23$284'.
Creating decoders for process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:32$290'.
Creating decoders for process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
     1/10: $0\update_bit_period[0:0]
     2/10: $0\update_bit_symbol[0:0]
     3/10: $0\valid[0:0]
     4/10: $0\erly_corr[15:0]
     5/10: $0\late_corr[15:0]
     6/10: $0\ontime_corr[15:0]
     7/10: $0\bit_period[5:0]
     8/10: $0\bit_symbol[1:0]
     9/10: $0\frequency_bank_reg[3:0]
    10/10: $0\count[5:0]
Creating decoders for process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:106$251'.
     1/2: $2\max_sample[1:0]
     2/2: $1\max_sample[1:0]
Creating decoders for process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:80$241'.
     1/3: $3\max_symbol[1:0]
     2/3: $2\max_symbol[1:0]
     3/3: $1\max_symbol[1:0]
Creating decoders for process `\crc16.$proc$../source/crc/crc16.v:21$164'.
     1/17: $2\crc[15:0] [15]
     2/17: $2\crc[15:0] [0]
     3/17: $2\crc[15:0] [1]
     4/17: $2\crc[15:0] [2]
     5/17: $2\crc[15:0] [3]
     6/17: $2\crc[15:0] [4]
     7/17: $2\crc[15:0] [5]
     8/17: $2\crc[15:0] [6]
     9/17: $2\crc[15:0] [7]
    10/17: $2\crc[15:0] [8]
    11/17: $2\crc[15:0] [9]
    12/17: $2\crc[15:0] [10]
    13/17: $2\crc[15:0] [11]
    14/17: $2\crc[15:0] [12]
    15/17: $2\crc[15:0] [13]
    16/17: $2\crc[15:0] [14]
    17/17: $1\crc[15:0]
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:69$161'.
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:68$160'.
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:67$159'.
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:66$158'.
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:41$157'.
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:40$156'.
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:38$155'.
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:37$154'.
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:36$153'.
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:32$152'.
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
     1/542: $0\ack_command[17:0] [17]
     2/542: $0\epc_val[511:0] [510]
     3/542: $0\epc_val[511:0] [509]
     4/542: $0\epc_val[511:0] [508]
     5/542: $0\epc_val[511:0] [507]
     6/542: $0\epc_val[511:0] [506]
     7/542: $0\epc_val[511:0] [505]
     8/542: $0\epc_val[511:0] [504]
     9/542: $0\epc_val[511:0] [503]
    10/542: $0\epc_val[511:0] [502]
    11/542: $0\epc_val[511:0] [501]
    12/542: $0\epc_val[511:0] [500]
    13/542: $0\epc_val[511:0] [499]
    14/542: $0\epc_val[511:0] [498]
    15/542: $0\epc_val[511:0] [497]
    16/542: $0\epc_val[511:0] [496]
    17/542: $0\epc_val[511:0] [495]
    18/542: $0\epc_val[511:0] [494]
    19/542: $0\epc_val[511:0] [493]
    20/542: $0\epc_val[511:0] [492]
    21/542: $0\epc_val[511:0] [491]
    22/542: $0\epc_val[511:0] [490]
    23/542: $0\epc_val[511:0] [489]
    24/542: $0\epc_val[511:0] [488]
    25/542: $0\epc_val[511:0] [487]
    26/542: $0\epc_val[511:0] [486]
    27/542: $0\epc_val[511:0] [485]
    28/542: $0\epc_val[511:0] [484]
    29/542: $0\epc_val[511:0] [483]
    30/542: $0\epc_val[511:0] [482]
    31/542: $0\epc_val[511:0] [481]
    32/542: $0\epc_val[511:0] [480]
    33/542: $0\epc_val[511:0] [479]
    34/542: $0\epc_val[511:0] [478]
    35/542: $0\epc_val[511:0] [477]
    36/542: $0\epc_val[511:0] [476]
    37/542: $0\epc_val[511:0] [475]
    38/542: $0\epc_val[511:0] [474]
    39/542: $0\epc_val[511:0] [473]
    40/542: $0\epc_val[511:0] [472]
    41/542: $0\epc_val[511:0] [471]
    42/542: $0\epc_val[511:0] [470]
    43/542: $0\epc_val[511:0] [469]
    44/542: $0\epc_val[511:0] [468]
    45/542: $0\epc_val[511:0] [467]
    46/542: $0\epc_val[511:0] [466]
    47/542: $0\epc_val[511:0] [465]
    48/542: $0\epc_val[511:0] [464]
    49/542: $0\epc_val[511:0] [463]
    50/542: $0\epc_val[511:0] [462]
    51/542: $0\epc_val[511:0] [461]
    52/542: $0\epc_val[511:0] [460]
    53/542: $0\epc_val[511:0] [459]
    54/542: $0\epc_val[511:0] [458]
    55/542: $0\epc_val[511:0] [457]
    56/542: $0\epc_val[511:0] [456]
    57/542: $0\epc_val[511:0] [455]
    58/542: $0\epc_val[511:0] [454]
    59/542: $0\epc_val[511:0] [453]
    60/542: $0\epc_val[511:0] [452]
    61/542: $0\epc_val[511:0] [451]
    62/542: $0\epc_val[511:0] [450]
    63/542: $0\epc_val[511:0] [449]
    64/542: $0\epc_val[511:0] [448]
    65/542: $0\epc_val[511:0] [447]
    66/542: $0\epc_val[511:0] [446]
    67/542: $0\epc_val[511:0] [445]
    68/542: $0\epc_val[511:0] [444]
    69/542: $0\epc_val[511:0] [443]
    70/542: $0\epc_val[511:0] [442]
    71/542: $0\epc_val[511:0] [441]
    72/542: $0\epc_val[511:0] [440]
    73/542: $0\epc_val[511:0] [439]
    74/542: $0\epc_val[511:0] [438]
    75/542: $0\epc_val[511:0] [437]
    76/542: $0\epc_val[511:0] [436]
    77/542: $0\epc_val[511:0] [435]
    78/542: $0\epc_val[511:0] [434]
    79/542: $0\epc_val[511:0] [433]
    80/542: $0\epc_val[511:0] [432]
    81/542: $0\epc_val[511:0] [431]
    82/542: $0\epc_val[511:0] [430]
    83/542: $0\epc_val[511:0] [429]
    84/542: $0\epc_val[511:0] [428]
    85/542: $0\epc_val[511:0] [427]
    86/542: $0\epc_val[511:0] [426]
    87/542: $0\epc_val[511:0] [425]
    88/542: $0\epc_val[511:0] [424]
    89/542: $0\epc_val[511:0] [423]
    90/542: $0\epc_val[511:0] [422]
    91/542: $0\epc_val[511:0] [421]
    92/542: $0\epc_val[511:0] [420]
    93/542: $0\epc_val[511:0] [419]
    94/542: $0\epc_val[511:0] [418]
    95/542: $0\epc_val[511:0] [417]
    96/542: $0\epc_val[511:0] [416]
    97/542: $0\epc_val[511:0] [415]
    98/542: $0\epc_val[511:0] [414]
    99/542: $0\epc_val[511:0] [413]
   100/542: $0\epc_val[511:0] [412]
   101/542: $0\epc_val[511:0] [411]
   102/542: $0\epc_val[511:0] [410]
   103/542: $0\epc_val[511:0] [409]
   104/542: $0\epc_val[511:0] [408]
   105/542: $0\epc_val[511:0] [407]
   106/542: $0\epc_val[511:0] [406]
   107/542: $0\epc_val[511:0] [405]
   108/542: $0\epc_val[511:0] [404]
   109/542: $0\epc_val[511:0] [403]
   110/542: $0\epc_val[511:0] [402]
   111/542: $0\epc_val[511:0] [401]
   112/542: $0\epc_val[511:0] [400]
   113/542: $0\epc_val[511:0] [399]
   114/542: $0\epc_val[511:0] [398]
   115/542: $0\epc_val[511:0] [397]
   116/542: $0\epc_val[511:0] [396]
   117/542: $0\epc_val[511:0] [395]
   118/542: $0\epc_val[511:0] [394]
   119/542: $0\epc_val[511:0] [393]
   120/542: $0\epc_val[511:0] [392]
   121/542: $0\epc_val[511:0] [391]
   122/542: $0\epc_val[511:0] [390]
   123/542: $0\epc_val[511:0] [389]
   124/542: $0\epc_val[511:0] [388]
   125/542: $0\epc_val[511:0] [387]
   126/542: $0\epc_val[511:0] [386]
   127/542: $0\epc_val[511:0] [385]
   128/542: $0\epc_val[511:0] [384]
   129/542: $0\epc_val[511:0] [383]
   130/542: $0\epc_val[511:0] [382]
   131/542: $0\epc_val[511:0] [381]
   132/542: $0\epc_val[511:0] [380]
   133/542: $0\epc_val[511:0] [379]
   134/542: $0\epc_val[511:0] [378]
   135/542: $0\epc_val[511:0] [377]
   136/542: $0\epc_val[511:0] [376]
   137/542: $0\epc_val[511:0] [375]
   138/542: $0\epc_val[511:0] [374]
   139/542: $0\epc_val[511:0] [373]
   140/542: $0\epc_val[511:0] [372]
   141/542: $0\epc_val[511:0] [371]
   142/542: $0\epc_val[511:0] [370]
   143/542: $0\epc_val[511:0] [369]
   144/542: $0\epc_val[511:0] [368]
   145/542: $0\epc_val[511:0] [367]
   146/542: $0\epc_val[511:0] [366]
   147/542: $0\epc_val[511:0] [365]
   148/542: $0\epc_val[511:0] [364]
   149/542: $0\epc_val[511:0] [363]
   150/542: $0\epc_val[511:0] [362]
   151/542: $0\epc_val[511:0] [361]
   152/542: $0\epc_val[511:0] [360]
   153/542: $0\epc_val[511:0] [359]
   154/542: $0\epc_val[511:0] [358]
   155/542: $0\epc_val[511:0] [357]
   156/542: $0\epc_val[511:0] [356]
   157/542: $0\epc_val[511:0] [355]
   158/542: $0\epc_val[511:0] [354]
   159/542: $0\epc_val[511:0] [353]
   160/542: $0\epc_val[511:0] [352]
   161/542: $0\epc_val[511:0] [351]
   162/542: $0\epc_val[511:0] [350]
   163/542: $0\epc_val[511:0] [349]
   164/542: $0\epc_val[511:0] [348]
   165/542: $0\epc_val[511:0] [347]
   166/542: $0\epc_val[511:0] [346]
   167/542: $0\epc_val[511:0] [345]
   168/542: $0\epc_val[511:0] [344]
   169/542: $0\epc_val[511:0] [343]
   170/542: $0\epc_val[511:0] [342]
   171/542: $0\epc_val[511:0] [341]
   172/542: $0\epc_val[511:0] [340]
   173/542: $0\epc_val[511:0] [339]
   174/542: $0\epc_val[511:0] [338]
   175/542: $0\epc_val[511:0] [337]
   176/542: $0\epc_val[511:0] [336]
   177/542: $0\epc_val[511:0] [335]
   178/542: $0\epc_val[511:0] [334]
   179/542: $0\epc_val[511:0] [333]
   180/542: $0\epc_val[511:0] [332]
   181/542: $0\epc_val[511:0] [331]
   182/542: $0\epc_val[511:0] [330]
   183/542: $0\epc_val[511:0] [329]
   184/542: $0\epc_val[511:0] [328]
   185/542: $0\epc_val[511:0] [327]
   186/542: $0\epc_val[511:0] [326]
   187/542: $0\epc_val[511:0] [325]
   188/542: $0\epc_val[511:0] [324]
   189/542: $0\epc_val[511:0] [323]
   190/542: $0\epc_val[511:0] [322]
   191/542: $0\epc_val[511:0] [321]
   192/542: $0\epc_val[511:0] [320]
   193/542: $0\epc_val[511:0] [319]
   194/542: $0\epc_val[511:0] [318]
   195/542: $0\epc_val[511:0] [317]
   196/542: $0\epc_val[511:0] [316]
   197/542: $0\epc_val[511:0] [315]
   198/542: $0\epc_val[511:0] [314]
   199/542: $0\epc_val[511:0] [313]
   200/542: $0\epc_val[511:0] [312]
   201/542: $0\epc_val[511:0] [311]
   202/542: $0\epc_val[511:0] [310]
   203/542: $0\epc_val[511:0] [309]
   204/542: $0\epc_val[511:0] [308]
   205/542: $0\epc_val[511:0] [307]
   206/542: $0\epc_val[511:0] [306]
   207/542: $0\epc_val[511:0] [305]
   208/542: $0\epc_val[511:0] [304]
   209/542: $0\epc_val[511:0] [303]
   210/542: $0\epc_val[511:0] [302]
   211/542: $0\epc_val[511:0] [301]
   212/542: $0\epc_val[511:0] [300]
   213/542: $0\epc_val[511:0] [299]
   214/542: $0\epc_val[511:0] [298]
   215/542: $0\epc_val[511:0] [297]
   216/542: $0\epc_val[511:0] [296]
   217/542: $0\epc_val[511:0] [295]
   218/542: $0\epc_val[511:0] [294]
   219/542: $0\epc_val[511:0] [293]
   220/542: $0\epc_val[511:0] [292]
   221/542: $0\epc_val[511:0] [291]
   222/542: $0\epc_val[511:0] [290]
   223/542: $0\epc_val[511:0] [289]
   224/542: $0\epc_val[511:0] [288]
   225/542: $0\epc_val[511:0] [287]
   226/542: $0\epc_val[511:0] [286]
   227/542: $0\epc_val[511:0] [285]
   228/542: $0\epc_val[511:0] [284]
   229/542: $0\epc_val[511:0] [283]
   230/542: $0\epc_val[511:0] [282]
   231/542: $0\epc_val[511:0] [281]
   232/542: $0\epc_val[511:0] [280]
   233/542: $0\epc_val[511:0] [279]
   234/542: $0\epc_val[511:0] [278]
   235/542: $0\epc_val[511:0] [277]
   236/542: $0\epc_val[511:0] [276]
   237/542: $0\epc_val[511:0] [275]
   238/542: $0\epc_val[511:0] [274]
   239/542: $0\epc_val[511:0] [273]
   240/542: $0\epc_val[511:0] [272]
   241/542: $0\epc_val[511:0] [271]
   242/542: $0\epc_val[511:0] [270]
   243/542: $0\epc_val[511:0] [269]
   244/542: $0\epc_val[511:0] [268]
   245/542: $0\epc_val[511:0] [267]
   246/542: $0\epc_val[511:0] [266]
   247/542: $0\epc_val[511:0] [265]
   248/542: $0\epc_val[511:0] [264]
   249/542: $0\epc_val[511:0] [263]
   250/542: $0\epc_val[511:0] [262]
   251/542: $0\epc_val[511:0] [261]
   252/542: $0\epc_val[511:0] [260]
   253/542: $0\epc_val[511:0] [259]
   254/542: $0\epc_val[511:0] [258]
   255/542: $0\epc_val[511:0] [257]
   256/542: $0\epc_val[511:0] [256]
   257/542: $0\epc_val[511:0] [255]
   258/542: $0\epc_val[511:0] [254]
   259/542: $0\epc_val[511:0] [253]
   260/542: $0\epc_val[511:0] [252]
   261/542: $0\epc_val[511:0] [251]
   262/542: $0\epc_val[511:0] [250]
   263/542: $0\epc_val[511:0] [249]
   264/542: $0\epc_val[511:0] [248]
   265/542: $0\epc_val[511:0] [247]
   266/542: $0\epc_val[511:0] [246]
   267/542: $0\epc_val[511:0] [245]
   268/542: $0\epc_val[511:0] [244]
   269/542: $0\epc_val[511:0] [243]
   270/542: $0\epc_val[511:0] [242]
   271/542: $0\epc_val[511:0] [241]
   272/542: $0\epc_val[511:0] [240]
   273/542: $0\epc_val[511:0] [239]
   274/542: $0\epc_val[511:0] [238]
   275/542: $0\epc_val[511:0] [237]
   276/542: $0\epc_val[511:0] [236]
   277/542: $0\epc_val[511:0] [235]
   278/542: $0\epc_val[511:0] [234]
   279/542: $0\epc_val[511:0] [233]
   280/542: $0\epc_val[511:0] [232]
   281/542: $0\epc_val[511:0] [231]
   282/542: $0\epc_val[511:0] [230]
   283/542: $0\epc_val[511:0] [229]
   284/542: $0\epc_val[511:0] [228]
   285/542: $0\epc_val[511:0] [227]
   286/542: $0\epc_val[511:0] [226]
   287/542: $0\epc_val[511:0] [225]
   288/542: $0\epc_val[511:0] [224]
   289/542: $0\epc_val[511:0] [223]
   290/542: $0\epc_val[511:0] [222]
   291/542: $0\epc_val[511:0] [221]
   292/542: $0\epc_val[511:0] [220]
   293/542: $0\epc_val[511:0] [219]
   294/542: $0\epc_val[511:0] [218]
   295/542: $0\epc_val[511:0] [217]
   296/542: $0\epc_val[511:0] [216]
   297/542: $0\epc_val[511:0] [215]
   298/542: $0\epc_val[511:0] [214]
   299/542: $0\epc_val[511:0] [213]
   300/542: $0\epc_val[511:0] [212]
   301/542: $0\epc_val[511:0] [211]
   302/542: $0\epc_val[511:0] [210]
   303/542: $0\epc_val[511:0] [209]
   304/542: $0\epc_val[511:0] [208]
   305/542: $0\epc_val[511:0] [207]
   306/542: $0\epc_val[511:0] [206]
   307/542: $0\epc_val[511:0] [205]
   308/542: $0\epc_val[511:0] [204]
   309/542: $0\epc_val[511:0] [203]
   310/542: $0\epc_val[511:0] [202]
   311/542: $0\epc_val[511:0] [201]
   312/542: $0\epc_val[511:0] [200]
   313/542: $0\epc_val[511:0] [199]
   314/542: $0\epc_val[511:0] [198]
   315/542: $0\epc_val[511:0] [197]
   316/542: $0\epc_val[511:0] [196]
   317/542: $0\epc_val[511:0] [195]
   318/542: $0\epc_val[511:0] [194]
   319/542: $0\epc_val[511:0] [193]
   320/542: $0\epc_val[511:0] [192]
   321/542: $0\epc_val[511:0] [191]
   322/542: $0\epc_val[511:0] [190]
   323/542: $0\epc_val[511:0] [189]
   324/542: $0\epc_val[511:0] [188]
   325/542: $0\epc_val[511:0] [187]
   326/542: $0\epc_val[511:0] [186]
   327/542: $0\epc_val[511:0] [185]
   328/542: $0\epc_val[511:0] [184]
   329/542: $0\epc_val[511:0] [183]
   330/542: $0\epc_val[511:0] [182]
   331/542: $0\epc_val[511:0] [181]
   332/542: $0\epc_val[511:0] [180]
   333/542: $0\epc_val[511:0] [179]
   334/542: $0\epc_val[511:0] [178]
   335/542: $0\epc_val[511:0] [177]
   336/542: $0\epc_val[511:0] [176]
   337/542: $0\epc_val[511:0] [175]
   338/542: $0\epc_val[511:0] [174]
   339/542: $0\epc_val[511:0] [173]
   340/542: $0\epc_val[511:0] [172]
   341/542: $0\epc_val[511:0] [171]
   342/542: $0\epc_val[511:0] [170]
   343/542: $0\epc_val[511:0] [169]
   344/542: $0\epc_val[511:0] [168]
   345/542: $0\epc_val[511:0] [167]
   346/542: $0\epc_val[511:0] [166]
   347/542: $0\epc_val[511:0] [165]
   348/542: $0\epc_val[511:0] [164]
   349/542: $0\epc_val[511:0] [163]
   350/542: $0\epc_val[511:0] [162]
   351/542: $0\epc_val[511:0] [161]
   352/542: $0\epc_val[511:0] [160]
   353/542: $0\epc_val[511:0] [159]
   354/542: $0\epc_val[511:0] [158]
   355/542: $0\epc_val[511:0] [157]
   356/542: $0\epc_val[511:0] [156]
   357/542: $0\epc_val[511:0] [155]
   358/542: $0\epc_val[511:0] [154]
   359/542: $0\epc_val[511:0] [153]
   360/542: $0\epc_val[511:0] [152]
   361/542: $0\epc_val[511:0] [151]
   362/542: $0\epc_val[511:0] [150]
   363/542: $0\epc_val[511:0] [149]
   364/542: $0\epc_val[511:0] [148]
   365/542: $0\epc_val[511:0] [147]
   366/542: $0\epc_val[511:0] [146]
   367/542: $0\epc_val[511:0] [145]
   368/542: $0\epc_val[511:0] [144]
   369/542: $0\epc_val[511:0] [143]
   370/542: $0\epc_val[511:0] [142]
   371/542: $0\epc_val[511:0] [141]
   372/542: $0\epc_val[511:0] [140]
   373/542: $0\epc_val[511:0] [139]
   374/542: $0\epc_val[511:0] [138]
   375/542: $0\epc_val[511:0] [137]
   376/542: $0\epc_val[511:0] [136]
   377/542: $0\epc_val[511:0] [135]
   378/542: $0\epc_val[511:0] [134]
   379/542: $0\epc_val[511:0] [133]
   380/542: $0\epc_val[511:0] [132]
   381/542: $0\epc_val[511:0] [131]
   382/542: $0\epc_val[511:0] [130]
   383/542: $0\epc_val[511:0] [129]
   384/542: $0\epc_val[511:0] [128]
   385/542: $0\epc_val[511:0] [127]
   386/542: $0\epc_val[511:0] [126]
   387/542: $0\epc_val[511:0] [125]
   388/542: $0\epc_val[511:0] [124]
   389/542: $0\epc_val[511:0] [123]
   390/542: $0\epc_val[511:0] [122]
   391/542: $0\epc_val[511:0] [121]
   392/542: $0\epc_val[511:0] [120]
   393/542: $0\epc_val[511:0] [119]
   394/542: $0\epc_val[511:0] [118]
   395/542: $0\epc_val[511:0] [117]
   396/542: $0\epc_val[511:0] [116]
   397/542: $0\epc_val[511:0] [115]
   398/542: $0\epc_val[511:0] [114]
   399/542: $0\epc_val[511:0] [113]
   400/542: $0\epc_val[511:0] [112]
   401/542: $0\epc_val[511:0] [111]
   402/542: $0\epc_val[511:0] [110]
   403/542: $0\epc_val[511:0] [109]
   404/542: $0\epc_val[511:0] [108]
   405/542: $0\epc_val[511:0] [107]
   406/542: $0\epc_val[511:0] [106]
   407/542: $0\epc_val[511:0] [105]
   408/542: $0\epc_val[511:0] [104]
   409/542: $0\epc_val[511:0] [103]
   410/542: $0\epc_val[511:0] [102]
   411/542: $0\epc_val[511:0] [101]
   412/542: $0\epc_val[511:0] [100]
   413/542: $0\epc_val[511:0] [99]
   414/542: $0\epc_val[511:0] [98]
   415/542: $0\epc_val[511:0] [97]
   416/542: $0\epc_val[511:0] [96]
   417/542: $0\epc_val[511:0] [95]
   418/542: $0\epc_val[511:0] [94]
   419/542: $0\epc_val[511:0] [93]
   420/542: $0\epc_val[511:0] [92]
   421/542: $0\epc_val[511:0] [91]
   422/542: $0\epc_val[511:0] [90]
   423/542: $0\epc_val[511:0] [89]
   424/542: $0\epc_val[511:0] [88]
   425/542: $0\epc_val[511:0] [87]
   426/542: $0\epc_val[511:0] [86]
   427/542: $0\epc_val[511:0] [85]
   428/542: $0\epc_val[511:0] [84]
   429/542: $0\epc_val[511:0] [83]
   430/542: $0\epc_val[511:0] [82]
   431/542: $0\epc_val[511:0] [81]
   432/542: $0\epc_val[511:0] [80]
   433/542: $0\epc_val[511:0] [79]
   434/542: $0\epc_val[511:0] [78]
   435/542: $0\epc_val[511:0] [77]
   436/542: $0\epc_val[511:0] [76]
   437/542: $0\epc_val[511:0] [75]
   438/542: $0\epc_val[511:0] [74]
   439/542: $0\epc_val[511:0] [73]
   440/542: $0\epc_val[511:0] [72]
   441/542: $0\epc_val[511:0] [71]
   442/542: $0\epc_val[511:0] [70]
   443/542: $0\epc_val[511:0] [69]
   444/542: $0\epc_val[511:0] [68]
   445/542: $0\epc_val[511:0] [67]
   446/542: $0\epc_val[511:0] [66]
   447/542: $0\epc_val[511:0] [65]
   448/542: $0\epc_val[511:0] [64]
   449/542: $0\epc_val[511:0] [63]
   450/542: $0\epc_val[511:0] [62]
   451/542: $0\epc_val[511:0] [61]
   452/542: $0\epc_val[511:0] [60]
   453/542: $0\epc_val[511:0] [59]
   454/542: $0\epc_val[511:0] [58]
   455/542: $0\epc_val[511:0] [57]
   456/542: $0\epc_val[511:0] [56]
   457/542: $0\epc_val[511:0] [55]
   458/542: $0\epc_val[511:0] [54]
   459/542: $0\epc_val[511:0] [53]
   460/542: $0\epc_val[511:0] [52]
   461/542: $0\epc_val[511:0] [51]
   462/542: $0\epc_val[511:0] [50]
   463/542: $0\epc_val[511:0] [49]
   464/542: $0\epc_val[511:0] [48]
   465/542: $0\epc_val[511:0] [47]
   466/542: $0\epc_val[511:0] [46]
   467/542: $0\epc_val[511:0] [45]
   468/542: $0\epc_val[511:0] [44]
   469/542: $0\epc_val[511:0] [43]
   470/542: $0\epc_val[511:0] [42]
   471/542: $0\epc_val[511:0] [41]
   472/542: $0\epc_val[511:0] [40]
   473/542: $0\epc_val[511:0] [39]
   474/542: $0\epc_val[511:0] [38]
   475/542: $0\epc_val[511:0] [37]
   476/542: $0\epc_val[511:0] [36]
   477/542: $0\epc_val[511:0] [35]
   478/542: $0\epc_val[511:0] [34]
   479/542: $0\epc_val[511:0] [33]
   480/542: $0\epc_val[511:0] [32]
   481/542: $0\epc_val[511:0] [31]
   482/542: $0\epc_val[511:0] [30]
   483/542: $0\epc_val[511:0] [29]
   484/542: $0\epc_val[511:0] [28]
   485/542: $0\epc_val[511:0] [27]
   486/542: $0\epc_val[511:0] [26]
   487/542: $0\epc_val[511:0] [25]
   488/542: $0\epc_val[511:0] [24]
   489/542: $0\epc_val[511:0] [23]
   490/542: $0\epc_val[511:0] [22]
   491/542: $0\epc_val[511:0] [21]
   492/542: $0\epc_val[511:0] [20]
   493/542: $0\epc_val[511:0] [19]
   494/542: $0\epc_val[511:0] [18]
   495/542: $0\epc_val[511:0] [17]
   496/542: $0\epc_val[511:0] [16]
   497/542: $0\epc_val[511:0] [15]
   498/542: $0\epc_val[511:0] [14]
   499/542: $0\epc_val[511:0] [13]
   500/542: $0\epc_val[511:0] [12]
   501/542: $0\epc_val[511:0] [11]
   502/542: $0\epc_val[511:0] [10]
   503/542: $0\epc_val[511:0] [9]
   504/542: $0\epc_val[511:0] [8]
   505/542: $0\epc_val[511:0] [7]
   506/542: $0\epc_val[511:0] [6]
   507/542: $0\epc_val[511:0] [5]
   508/542: $0\epc_val[511:0] [4]
   509/542: $0\epc_val[511:0] [3]
   510/542: $0\epc_val[511:0] [2]
   511/542: $0\epc_val[511:0] [1]
   512/542: $0\epc_val[511:0] [0]
   513/542: $0\epc_len[4:0] [3]
   514/542: $0\epc_len[4:0] [2]
   515/542: $0\epc_len[4:0] [1]
   516/542: $0\epc_len[4:0] [0]
   517/542: $0\epc_val[511:0] [511]
   518/542: $0\ack_command[17:0] [1]
   519/542: $0\ack_command[17:0] [2]
   520/542: $0\ack_command[17:0] [3]
   521/542: $0\ack_command[17:0] [4]
   522/542: $0\ack_command[17:0] [5]
   523/542: $0\ack_command[17:0] [6]
   524/542: $0\ack_command[17:0] [7]
   525/542: $0\ack_command[17:0] [8]
   526/542: $0\ack_command[17:0] [9]
   527/542: $0\ack_command[17:0] [10]
   528/542: $0\ack_command[17:0] [11]
   529/542: $0\ack_command[17:0] [12]
   530/542: $0\ack_command[17:0] [13]
   531/542: $0\ack_command[17:0] [14]
   532/542: $0\ack_command[17:0] [15]
   533/542: $0\ack_command[17:0] [16]
   534/542: $0\bits_counter[9:0]
   535/542: $0\state[2:0]
   536/542: $0\nak_command[7:0]
   537/542: $0\rep_command[3:0]
   538/542: $0\time_counter[13:0]
   539/542: $0\qry_command[21:0]
   540/542: $0\epc_len[4:0] [4]
   541/542: $0\ack_command[17:0] [0]
   542/542: $0\slot_counter[6:0]
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:133$129'.
     1/1: $1\out_dat[0:0]
Creating decoders for process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:88$119'.
     1/6: $6\next_state[2:0]
     2/6: $5\next_state[2:0]
     3/6: $4\next_state[2:0]
     4/6: $3\next_state[2:0]
     5/6: $2\next_state[2:0]
     6/6: $1\next_state[2:0]
Creating decoders for process `\crc5.$proc$../source/crc/crc5.v:21$69'.
     1/6: $2\crc[4:0] [4]
     2/6: $2\crc[4:0] [0]
     3/6: $2\crc[4:0] [1]
     4/6: $2\crc[4:0] [2]
     5/6: $2\crc[4:0] [3]
     6/6: $1\crc[4:0]
Creating decoders for process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:31$66'.
Creating decoders for process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:27$65'.
Creating decoders for process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:62$62'.
     1/2: $0\count[4:0]
     2/2: $0\state[2:0]
Creating decoders for process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:35$39'.
     1/3: $1\next_state[2:0]
     2/3: $1\change_state[0:0]
     3/3: $1\out_pie[0:0]

3.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.\corr_dat' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.\i' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.\j' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.\corr' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.\product' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11514' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11515' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11516' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11517' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11518' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11519' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11520' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11521' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11522' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11523' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11524' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11525' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11526' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11527' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11528' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11529' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11530' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11531' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11532' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11533' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11534' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11535' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11536' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11537' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11538' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11539' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11540' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11541' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11542' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11543' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11544' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11545' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11546' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11547' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11548' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11549' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11550' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11551' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11552' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11553' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11554' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11555' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11556' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11557' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11558' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11559' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11560' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11561' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11562' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11563' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11564' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11565' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11566' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11567' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11568' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11569' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11570' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11571' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11572' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11573' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11574' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11575' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11576' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11577' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11578' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11579' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11580' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11581' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11582' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11583' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11584' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11585' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11586' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11587' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11588' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11589' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11590' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11591' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11592' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11593' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11674' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11675' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11676' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11677' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11678' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11679' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11680' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11681' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11682' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11683' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11684' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11685' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11686' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11687' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11688' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11689' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11690' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11691' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11692' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11693' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11694' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11695' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11696' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11697' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11698' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11699' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11700' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11701' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11702' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11703' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11704' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11705' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11706' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11707' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11708' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11709' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11710' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11711' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11712' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11713' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11714' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11715' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11716' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11717' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11718' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11719' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11720' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11721' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11722' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11723' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11724' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11725' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11726' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11727' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11728' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11729' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11730' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11731' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11732' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11733' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11734' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11735' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11736' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11737' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11738' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11739' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11740' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11741' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11742' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11743' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11744' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11745' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11746' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11747' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11748' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11749' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11750' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11751' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11752' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11753' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11834' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11835' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11836' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11837' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11838' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11839' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11840' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11841' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11842' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11843' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11844' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11845' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11846' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11847' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11848' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11849' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11850' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11851' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11852' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11853' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11854' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11855' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11856' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11857' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11858' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11859' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11860' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11861' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11862' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11863' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11864' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11865' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11866' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11867' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11868' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11869' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11870' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11871' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11872' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11873' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11874' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11875' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11876' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11877' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11878' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11879' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11880' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11881' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11882' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11883' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11884' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11885' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11886' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11887' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11888' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11889' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11890' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11891' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11892' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11893' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11894' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11895' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11896' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11897' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11898' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11899' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11900' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11901' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11902' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11903' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11904' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11905' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11906' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11907' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11908' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11909' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11910' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11911' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11912' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11913' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11994' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11995' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11996' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11997' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11998' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$11999' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12000' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12001' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12002' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12003' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12004' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12005' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12006' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12007' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12008' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12009' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12010' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12011' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12012' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12013' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12014' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12015' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12016' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12017' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12018' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12019' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12020' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12021' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12022' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12023' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12024' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12025' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12026' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12027' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12028' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12029' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12030' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12031' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12032' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12033' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12034' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12035' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12036' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12037' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12038' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12039' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12040' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12041' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12042' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12043' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12044' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12045' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12046' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12047' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12048' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12049' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12050' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12051' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12052' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12053' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12054' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12055' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12056' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12057' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12058' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12059' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12060' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12061' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12062' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12063' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12064' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12065' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12066' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12067' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12068' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12069' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12070' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12071' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12072' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12073' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12154' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12155' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12156' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12157' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12158' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12159' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12160' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12161' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12162' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12163' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12164' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12165' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12166' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12167' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12168' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12169' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12170' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12171' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12172' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12173' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12174' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12175' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12176' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12177' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12178' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12179' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12180' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12181' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12182' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12183' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12184' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12185' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12186' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12187' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12188' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12189' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12190' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12191' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12192' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12193' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12194' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12195' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12196' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12197' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12198' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12199' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12200' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12201' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12202' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12203' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12204' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12205' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12206' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12207' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12208' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12209' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12210' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12211' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12212' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12213' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12214' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12215' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12216' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12217' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12218' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12219' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12220' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12221' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12222' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12223' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12224' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12225' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12226' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12227' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12228' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12229' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12230' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12231' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12232' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12233' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12314' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12315' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12316' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12317' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12318' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12319' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12320' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12321' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12322' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12323' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12324' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12325' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12326' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12327' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12328' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12329' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12330' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12331' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12332' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12333' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12334' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12335' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12336' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12337' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12338' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12339' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12340' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12341' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12342' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12343' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12344' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12345' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12346' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12347' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12348' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12349' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12350' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12351' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12352' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12353' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12354' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12355' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12356' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12357' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12358' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12359' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12360' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12361' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12362' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12363' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12364' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12365' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12366' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12367' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12368' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12369' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12370' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12371' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12372' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12373' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12374' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12375' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12376' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12377' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12378' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12379' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12380' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12381' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12382' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12383' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12384' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12385' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12386' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12387' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12388' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12389' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12390' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12391' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12392' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12393' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12474' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12475' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12476' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12477' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12478' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12479' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12480' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12481' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12482' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12483' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12484' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12485' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12486' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12487' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12488' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12489' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12490' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12491' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12492' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12493' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12494' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12495' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12496' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12497' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12498' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12499' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12500' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12501' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12502' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12503' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12504' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12505' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12506' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12507' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12508' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12509' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12510' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12511' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12512' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12513' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12514' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12515' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12516' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12517' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12518' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12519' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12520' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12521' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12522' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12523' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12524' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12525' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12526' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12527' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12528' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12529' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12530' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12531' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12532' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12533' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12534' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12535' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12536' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12537' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12538' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12539' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12540' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12541' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12542' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12543' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12544' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12545' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12546' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12547' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12548' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12549' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12550' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12551' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12552' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12553' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12634' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12635' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12636' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12637' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12638' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12639' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12640' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12641' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12642' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12643' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12644' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12645' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12646' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12647' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12648' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12649' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12650' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12651' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12652' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12653' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12654' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12655' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12656' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12657' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12658' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12659' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12660' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12661' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12662' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12663' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12664' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12665' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12666' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12667' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12668' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12669' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12670' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12671' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12672' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12673' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12674' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12675' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12676' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12677' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12678' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12679' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12680' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12681' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12682' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12683' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12684' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12685' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12686' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12687' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12688' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12689' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12690' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12691' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12692' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12693' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12694' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12695' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12696' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12697' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12698' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12699' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12700' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12701' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12702' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12703' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12704' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12705' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12706' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12707' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12708' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12709' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12710' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12711' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12712' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12713' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12794' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12795' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12796' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12797' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12798' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12799' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12800' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12801' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12802' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12803' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12804' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12805' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12806' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12807' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12808' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12809' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12810' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12811' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12812' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12813' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12814' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12815' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12816' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12817' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12818' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12819' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12820' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12821' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12822' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12823' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12824' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12825' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12826' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12827' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12828' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12829' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12830' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12831' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12832' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12833' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12834' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12835' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12836' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12837' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12838' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12839' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12840' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12841' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12842' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12843' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12844' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12845' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12846' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12847' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12848' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12849' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12850' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12851' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12852' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12853' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12854' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12855' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12856' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12857' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12858' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12859' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12860' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12861' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12862' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12863' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12864' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12865' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12866' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12867' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12868' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12869' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12870' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12871' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12872' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mem2bits$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$12873' from process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.\j' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.\s1_correlation' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.\s2_correlation' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.\s3_correlation' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.\s4_correlation' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11198' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11199' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11200' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11201' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11202' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11203' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11204' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11205' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11206' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11207' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11208' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11209' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11210' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11211' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11212' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11213' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11214' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11215' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11216' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11217' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11218' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11219' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11220' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11221' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11222' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.$mem2bits$\correlator_coeffs$../source/detect_bits/bits_correlator.v:52$11223' from process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
No latch inferred for signal `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.\wr_en_reg' from process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:26$470'.
Latch inferred for signal `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.\next_state' from process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:135$391': $auto$proc_dlatch.cc:417:proc_dlatch$158150
Latch inferred for signal `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.\next_count' from process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:135$391': $auto$proc_dlatch.cc:417:proc_dlatch$158173
No latch inferred for signal `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.\cur_bank' from process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:80$358'.
No latch inferred for signal `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.\cur_corr' from process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:80$358'.
No latch inferred for signal `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.\i' from process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:80$358'.
No latch inferred for signal `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.\max_sample' from process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:106$251'.
No latch inferred for signal `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.\max_symbol' from process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:80$241'.
No latch inferred for signal `\ctrl_fsm.\out_dat' from process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:133$129'.
No latch inferred for signal `\ctrl_fsm.\next_state' from process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:88$119'.
Latch inferred for signal `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.\out_pie' from process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:35$39': $auto$proc_dlatch.cc:417:proc_dlatch$158196
Latch inferred for signal `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.\next_state' from process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:35$39': $auto$proc_dlatch.cc:417:proc_dlatch$158237
Latch inferred for signal `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.\change_state' from process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:35$39': $auto$proc_dlatch.cc:417:proc_dlatch$158278

3.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.\rd_data' using process `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$17978'.
  created $dff cell `$procdff$158319' with positive edge clock.
Creating register for signal `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.$memwr$\ram$../source/ram/sdp_1clk_bram.v:26$17977_ADDR' using process `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$17978'.
  created $dff cell `$procdff$158320' with positive edge clock.
Creating register for signal `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.$memwr$\ram$../source/ram/sdp_1clk_bram.v:26$17977_DATA' using process `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$17978'.
  created $dff cell `$procdff$158321' with positive edge clock.
Creating register for signal `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.$memwr$\ram$../source/ram/sdp_1clk_bram.v:26$17977_EN' using process `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$17978'.
  created $dff cell `$procdff$158322' with positive edge clock.
Creating register for signal `$paramod\strb_gen\N=2.\strobe' using process `$paramod\strb_gen\N=2.$proc$../source/clk/strb_gen.v:12$17959'.
  created $dff cell `$procdff$158323' with positive edge clock.
Creating register for signal `$paramod\strb_gen\N=2.\counter' using process `$paramod\strb_gen\N=2.$proc$../source/clk/strb_gen.v:12$17959'.
  created $dff cell `$procdff$158324' with positive edge clock.
Creating register for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.\corr_vld' using process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:33$12874'.
  created $dff cell `$procdff$158325' with positive edge clock.
Creating register for signal `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.\shift_register' using process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:33$12874'.
  created $dff cell `$procdff$158326' with positive edge clock.
Creating register for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.\corr_vld' using process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:31$11224'.
  created $dff cell `$procdff$158327' with positive edge clock.
Creating register for signal `$paramod\bits_correlator\LENGTH=13\BANKS=9.\shift_register' using process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:31$11224'.
  created $dff cell `$procdff$158328' with positive edge clock.
Creating register for signal `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.\rd_wrap' using process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$453'.
  created $dff cell `$procdff$158329' with positive edge clock.
Creating register for signal `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.\wr_wrap' using process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$453'.
  created $dff cell `$procdff$158330' with positive edge clock.
Creating register for signal `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.\rd_ptr' using process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$453'.
  created $dff cell `$procdff$158331' with positive edge clock.
Creating register for signal `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.\wr_ptr' using process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$453'.
  created $dff cell `$procdff$158332' with positive edge clock.
Creating register for signal `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.\wr_wrap_reg' using process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$453'.
  created $dff cell `$procdff$158333' with positive edge clock.
Creating register for signal `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.\wr_ptr_reg' using process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$453'.
  created $dff cell `$procdff$158334' with positive edge clock.
Creating register for signal `$paramod\sampler\N=2.\ff1' using process `$paramod\sampler\N=2.$proc$../source/clk/sampler.v:25$404'.
  created $dff cell `$procdff$158335' with positive edge clock.
Creating register for signal `$paramod\sampler\N=2.\ff2' using process `$paramod\sampler\N=2.$proc$../source/clk/sampler.v:25$404'.
  created $dff cell `$procdff$158336' with positive edge clock.
Creating register for signal `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.\out_vld' using process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:152$396'.
  created $dff cell `$procdff$158337' with positive edge clock.
Creating register for signal `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.\state' using process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:152$396'.
  created $dff cell `$procdff$158338' with positive edge clock.
Creating register for signal `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.\count' using process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:152$396'.
  created $dff cell `$procdff$158339' with positive edge clock.
Creating register for signal `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.\offset' using process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:92$368'.
  created $dff cell `$procdff$158340' with positive edge clock.
Creating register for signal `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.\max_bank' using process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:92$368'.
  created $dff cell `$procdff$158341' with positive edge clock.
Creating register for signal `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.\max_corr' using process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:92$368'.
  created $dff cell `$procdff$158342' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.\count' using process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
  created $dff cell `$procdff$158343' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.\valid' using process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
  created $dff cell `$procdff$158344' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.\update_bit_symbol' using process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
  created $dff cell `$procdff$158345' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.\update_bit_period' using process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
  created $dff cell `$procdff$158346' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.\frequency_bank_reg' using process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
  created $dff cell `$procdff$158347' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.\bit_symbol' using process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
  created $dff cell `$procdff$158348' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.\bit_period' using process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
  created $dff cell `$procdff$158349' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.\ontime_corr' using process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
  created $dff cell `$procdff$158350' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.\late_corr' using process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
  created $dff cell `$procdff$158351' with positive edge clock.
Creating register for signal `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.\erly_corr' using process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
  created $dff cell `$procdff$158352' with positive edge clock.
Creating register for signal `\crc16.\crc' using process `\crc16.$proc$../source/crc/crc16.v:21$164'.
  created $dff cell `$procdff$158353' with positive edge clock.
Creating register for signal `\ctrl_fsm.\state' using process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
  created $dff cell `$procdff$158354' with positive edge clock.
Creating register for signal `\ctrl_fsm.\bits_counter' using process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
  created $dff cell `$procdff$158355' with positive edge clock.
Creating register for signal `\ctrl_fsm.\time_counter' using process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
  created $dff cell `$procdff$158356' with positive edge clock.
Creating register for signal `\ctrl_fsm.\slot_counter' using process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
  created $dff cell `$procdff$158357' with positive edge clock.
Creating register for signal `\ctrl_fsm.\epc_len' using process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
  created $dff cell `$procdff$158358' with positive edge clock.
Creating register for signal `\ctrl_fsm.\epc_val' using process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
  created $dff cell `$procdff$158359' with positive edge clock.
Creating register for signal `\ctrl_fsm.\qry_command' using process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
  created $dff cell `$procdff$158360' with positive edge clock.
Creating register for signal `\ctrl_fsm.\ack_command' using process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
  created $dff cell `$procdff$158361' with positive edge clock.
Creating register for signal `\ctrl_fsm.\rep_command' using process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
  created $dff cell `$procdff$158362' with positive edge clock.
Creating register for signal `\ctrl_fsm.\nak_command' using process `\ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
  created $dff cell `$procdff$158363' with positive edge clock.
Creating register for signal `\crc5.\crc' using process `\crc5.$proc$../source/crc/crc5.v:21$69'.
  created $dff cell `$procdff$158364' with positive edge clock.
Creating register for signal `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.\state' using process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:62$62'.
  created $adff cell `$procdff$158365' with positive edge clock and positive level reset.
Creating register for signal `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.\count' using process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:62$62'.
  created $adff cell `$procdff$158366' with positive edge clock and positive level reset.

3.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$17978'.
Removing empty process `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/ram/sdp_1clk_bram.v:24$17978'.
Removing empty process `$paramod\strb_gen\N=2.$proc$../source/clk/strb_gen.v:10$17962'.
Found and cleaned up 2 empty switches in `$paramod\strb_gen\N=2.$proc$../source/clk/strb_gen.v:12$17959'.
Removing empty process `$paramod\strb_gen\N=2.$proc$../source/clk/strb_gen.v:12$17959'.
Removing empty process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:19$17957'.
Found and cleaned up 720 empty switches in `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
Removing empty process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:45$12875'.
Found and cleaned up 2 empty switches in `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:33$12874'.
Removing empty process `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$proc$../source/detect_preamble/preamble_correlator.v:33$12874'.
Removing empty process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:16$11423'.
Found and cleaned up 13 empty switches in `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
Removing empty process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:43$11225'.
Found and cleaned up 2 empty switches in `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:31$11224'.
Removing empty process `$paramod\bits_correlator\LENGTH=13\BANKS=9.$proc$../source/detect_bits/bits_correlator.v:31$11224'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:26$470'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:24$469'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:23$468'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:21$467'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:20$466'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:19$465'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:18$464'.
Found and cleaned up 2 empty switches in `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$453'.
Removing empty process `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$proc$../source/fifo/sync_fifo.v:38$453'.
Removing empty process `$paramod\sampler\N=2.$proc$../source/clk/sampler.v:12$406'.
Removing empty process `$paramod\sampler\N=2.$proc$../source/clk/sampler.v:11$405'.
Found and cleaned up 1 empty switch in `$paramod\sampler\N=2.$proc$../source/clk/sampler.v:25$404'.
Removing empty process `$paramod\sampler\N=2.$proc$../source/clk/sampler.v:25$404'.
Removing empty process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:38$400'.
Removing empty process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:32$399'.
Removing empty process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:29$398'.
Removing empty process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:27$397'.
Found and cleaned up 1 empty switch in `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:152$396'.
Removing empty process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:152$396'.
Found and cleaned up 1 empty switch in `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:135$391'.
Removing empty process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:135$391'.
Found and cleaned up 3 empty switches in `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:92$368'.
Removing empty process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:92$368'.
Found and cleaned up 9 empty switches in `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:80$358'.
Removing empty process `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$proc$../source/detect_preamble/preamble_detector.v:80$358'.
Removing empty process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:31$289'.
Removing empty process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:29$288'.
Removing empty process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:27$287'.
Removing empty process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:26$286'.
Removing empty process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:24$285'.
Removing empty process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:23$284'.
Removing empty process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:32$290'.
Found and cleaned up 8 empty switches in `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
Removing empty process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:125$274'.
Found and cleaned up 2 empty switches in `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:106$251'.
Removing empty process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:106$251'.
Found and cleaned up 3 empty switches in `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:80$241'.
Removing empty process `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$proc$../source/detect_bits/bits_detector.v:80$241'.
Found and cleaned up 2 empty switches in `\crc16.$proc$../source/crc/crc16.v:21$164'.
Removing empty process `crc16.$proc$../source/crc/crc16.v:21$164'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:69$161'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:68$160'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:67$159'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:66$158'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:41$157'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:40$156'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:38$155'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:37$154'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:36$153'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:32$152'.
Found and cleaned up 12 empty switches in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:144$131'.
Found and cleaned up 1 empty switch in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:133$129'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:133$129'.
Found and cleaned up 6 empty switches in `\ctrl_fsm.$proc$../source/ctrl_fsm.v:88$119'.
Removing empty process `ctrl_fsm.$proc$../source/ctrl_fsm.v:88$119'.
Found and cleaned up 2 empty switches in `\crc5.$proc$../source/crc/crc5.v:21$69'.
Removing empty process `crc5.$proc$../source/crc/crc5.v:21$69'.
Removing empty process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:31$66'.
Removing empty process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:27$65'.
Removing empty process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:62$62'.
Found and cleaned up 3 empty switches in `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:35$39'.
Removing empty process `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$proc$../source/encode/pie_encoder.v:35$39'.
Cleaned up 796 empty switches.

3.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
<suppressed ~1 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~45 debug messages>
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
<suppressed ~4 debug messages>
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module pll.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
<suppressed ~17 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
<suppressed ~20 debug messages>
Optimizing module crc16.
Optimizing module ctrl_fsm.
<suppressed ~18 debug messages>
Optimizing module crc5.
<suppressed ~1 debug messages>
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
<suppressed ~28 debug messages>
Optimizing module top.

3.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module \top..
Removed 3621 unused cells and 8787 unused wires.
<suppressed ~3662 debug messages>

3.6. Executing CHECK pass (checking for obvious problems).
checking module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
checking module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
checking module $paramod\bits_correlator\LENGTH=13\BANKS=9..
checking module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
checking module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
checking module $paramod\sampler\N=2..
checking module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
checking module $paramod\strb_gen\N=2..
checking module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
checking module crc16..
checking module crc5..
checking module ctrl_fsm..
checking module pll..
checking module top..
found and reported 0 problems.

3.7. Executing OPT pass (performing simple optimizations).

3.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
<suppressed ~57 debug messages>
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
<suppressed ~114 debug messages>
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
<suppressed ~111 debug messages>
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
<suppressed ~21 debug messages>
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
<suppressed ~4266 debug messages>
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
<suppressed ~216 debug messages>
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 1597 cells.

3.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=13\BANKS=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$20916.
    dead port 1/2 on $mux $procmux$20925.
    dead port 1/2 on $mux $procmux$20928.
    dead port 1/2 on $mux $procmux$20934.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$20943.
    dead port 1/2 on $mux $procmux$20949.
    dead port 1/2 on $mux $procmux$20955.
    dead port 1/2 on $mux $procmux$20961.
    dead port 1/2 on $mux $procmux$20967.
    dead port 1/2 on $mux $procmux$20973.
    dead port 1/2 on $mux $procmux$20979.
    dead port 1/2 on $mux $procmux$20985.
    dead port 1/2 on $mux $procmux$20991.
    dead port 1/2 on $mux $procmux$20997.
    dead port 1/2 on $mux $procmux$21003.
    dead port 1/2 on $mux $procmux$21009.
    dead port 1/2 on $mux $procmux$21015.
    dead port 1/2 on $mux $procmux$21021.
    dead port 1/2 on $mux $procmux$21027.
    dead port 1/2 on $mux $procmux$21033.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$158097.
    dead port 1/2 on $mux $procmux$158103.
    dead port 1/2 on $mux $procmux$158109.
    dead port 1/2 on $mux $procmux$158115.
    dead port 1/2 on $mux $procmux$158121.
Running muxtree optimizer on module \ctrl_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$158048.
    dead port 2/2 on $mux $procmux$158050.
    dead port 2/2 on $mux $procmux$158057.
    dead port 2/2 on $mux $procmux$158059.
    dead port 2/2 on $mux $procmux$158065.
    dead port 1/2 on $mux $procmux$158073.
    dead port 2/2 on $mux $procmux$158075.
    dead port 2/2 on $mux $procmux$158082.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 33 multiplexer ports.
<suppressed ~870 debug messages>

3.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
    New ctrl vector for $pmux cell $procmux$20780: $eq$../source/detect_preamble/preamble_detector.v:130$385_Y
    New ctrl vector for $pmux cell $procmux$20785: { $eq$../source/detect_preamble/preamble_detector.v:130$385_Y $eq$../source/detect_preamble/preamble_detector.v:102$375_Y }
  Optimizing cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
    New ctrl vector for $pmux cell $procmux$158127: { $procmux$158132_CMP $procmux$158131_CMP $procmux$158130_CMP $procmux$158129_CMP $procmux$158128_CMP }
    New ctrl vector for $pmux cell $procmux$158135: { $procmux$158132_CMP $procmux$158131_CMP $auto$opt_reduce.cc:134:opt_mux$158368 $procmux$158129_CMP $procmux$158128_CMP }
    New ctrl vector for $pmux cell $procmux$158143: { $procmux$158132_CMP $procmux$158131_CMP $procmux$158129_CMP $procmux$158128_CMP }
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
  Optimizing cells in module $paramod\sampler\N=2.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=2.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \ctrl_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 5 changes.

3.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.7.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \epc_val = 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 to constant driver in module ctrl_fsm.
Promoted 1 init specs to constant drivers.

3.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1629 unused wires.
<suppressed ~9 debug messages>

3.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.7.9. Rerunning OPT passes. (Maybe there is more to do..)

3.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=13\BANKS=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrl_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~870 debug messages>

3.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
  Optimizing cells in module $paramod\sampler\N=2.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=2.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \ctrl_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.7.16. Finished OPT passes. (There is nothing left to do.)

3.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 25 bits (of 32) from port B of cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$ge$../source/detect_preamble/preamble_detector.v:47$350 ($ge).
Removed top 25 bits (of 32) from port B of cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$le$../source/detect_preamble/preamble_detector.v:48$351 ($le).
Removed top 6 bits (of 7) from port B of cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$gt$../source/detect_preamble/preamble_detector.v:84$359 ($gt).
Removed top 1 bits (of 2) from port B of cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$eq$../source/detect_preamble/preamble_detector.v:98$370 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$eq$../source/detect_preamble/preamble_detector.v:130$385 ($eq).
Removed top 1 bits (of 2) from mux cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$ternary$../source/detect_preamble/preamble_detector.v:138$392 ($mux).
Removed top 3 bits (of 4) from mux cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$procmux$20859 ($mux).
Removed top 2 bits (of 4) from mux cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$procmux$20853 ($mux).
Removed top 2 bits (of 4) from mux cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$procmux$20847 ($mux).
Removed top 1 bits (of 4) from mux cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$procmux$20841 ($mux).
Removed top 1 bits (of 4) from mux cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$procmux$20835 ($mux).
Removed top 1 bits (of 4) from mux cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$procmux$20829 ($mux).
Removed top 1 bits (of 4) from mux cell $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$procmux$20823 ($mux).
Removed top 3 bits (of 4) from wire $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$2\cur_bank[3:0].
Removed top 2 bits (of 4) from wire $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$3\cur_bank[3:0].
Removed top 2 bits (of 4) from wire $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$4\cur_bank[3:0].
Removed top 1 bits (of 4) from wire $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$5\cur_bank[3:0].
Removed top 1 bits (of 4) from wire $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$6\cur_bank[3:0].
Removed top 1 bits (of 4) from wire $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$7\cur_bank[3:0].
Removed top 1 bits (of 4) from wire $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$8\cur_bank[3:0].
Removed top 1 bits (of 2) from wire $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$ternary$../source/detect_preamble/preamble_detector.v:138$392_Y.
Removed top 2 bits (of 3) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$eq$../source/encode/pie_encoder.v:33$36 ($eq).
Removed top 29 bits (of 32) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$lt$../source/encode/pie_encoder.v:37$40 ($lt).
Removed top 28 bits (of 32) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$lt$../source/encode/pie_encoder.v:38$41 ($lt).
Removed top 28 bits (of 32) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$lt$../source/encode/pie_encoder.v:41$43 ($lt).
Removed top 27 bits (of 32) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$lt$../source/encode/pie_encoder.v:42$44 ($lt).
Removed top 2 bits (of 5) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$eq$../source/encode/pie_encoder.v:45$45 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$eq$../source/encode/pie_encoder.v:46$46 ($eq).
Removed top 3 bits (of 5) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$eq$../source/encode/pie_encoder.v:47$47 ($eq).
Removed top 1 bits (of 5) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$eq$../source/encode/pie_encoder.v:49$49 ($eq).
Removed top 2 bits (of 3) from mux cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$ternary$../source/encode/pie_encoder.v:53$52 ($mux).
Removed top 2 bits (of 3) from mux cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$ternary$../source/encode/pie_encoder.v:54$54 ($mux).
Removed top 2 bits (of 3) from mux cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$ternary$../source/encode/pie_encoder.v:55$55 ($mux).
Removed top 31 bits (of 32) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$add$../source/encode/pie_encoder.v:68$63 ($add).
Removed top 26 bits (of 32) from port Y of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$add$../source/encode/pie_encoder.v:68$63 ($add).
Removed top 27 bits (of 32) from mux cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$ternary$../source/encode/pie_encoder.v:68$64 ($mux).
Removed top 2 bits (of 3) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$procmux$158132_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$procmux$158131_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$procmux$158130_CMP0 ($eq).
Removed top 1 bits (of 6) from port Y of cell $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$add$../source/encode/pie_encoder.v:68$63 ($add).
Removed top 27 bits (of 32) from wire $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$add$../source/encode/pie_encoder.v:68$63_Y.
Removed top 2 bits (of 3) from wire $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$ternary$../source/encode/pie_encoder.v:53$52_Y.
Removed top 2 bits (of 3) from wire $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$ternary$../source/encode/pie_encoder.v:55$55_Y.
Removed top 28 address bits (of 32) from memory init port $paramod\bits_correlator\LENGTH=13\BANKS=9.$meminit$\correlator_coeffs$../source/detect_bits/bits_correlator.v:0$11421 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory init port $paramod\bits_correlator\LENGTH=13\BANKS=9.$meminit$\correlator_lengths$../source/detect_bits/bits_correlator.v:0$11422 (correlator_lengths).
Removed top 3 bits (of 4) from mux cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$procmux$20742 ($mux).
Removed top 3 bits (of 4) from mux cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$procmux$20736 ($mux).
Removed top 3 bits (of 4) from mux cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$procmux$20730 ($mux).
Removed top 3 bits (of 4) from mux cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$procmux$20727 ($mux).
Removed top 31 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11253 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11266 ($lt).
Removed top 3 bits (of 4) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:50$11269 ($add).
Removed top 2 bits (of 4) from port Y of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:50$11269 ($add).
Removed top 3 bits (of 4) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11272 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11272 ($add).
Removed top 2 bits (of 4) from port Y of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11272 ($add).
Removed top 3 bits (of 4) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11275 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11275 ($add).
Removed top 2 bits (of 4) from port Y of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11275 ($add).
Removed top 3 bits (of 4) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11277 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11277 ($add).
Removed top 2 bits (of 4) from port Y of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11277 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11279 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11285 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11288 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11290 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11292 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11298 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11301 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11303 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11305 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11311 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11314 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11316 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11318 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11324 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11327 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11329 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11331 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11337 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11340 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11342 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11344 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11350 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11353 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11355 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11357 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11363 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11366 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11368 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11370 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11376 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11379 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11381 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11383 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11389 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11392 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11394 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11396 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11402 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11405 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11407 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$lt$../source/detect_bits/bits_correlator.v:49$11409 ($lt).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11415 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11418 ($add).
Removed top 3 bits (of 4) from port B of cell $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11420 ($add).
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$1\s1_correlation[3:0].
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$1\s2_correlation[3:0].
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$1\s3_correlation[3:0].
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$1\s4_correlation[3:0].
Removed top 2 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:50$11269_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11259_Y.
Removed top 2 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:51$11272_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11262_Y.
Removed top 2 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:52$11275_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11264_Y.
Removed top 2 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$add$../source/detect_bits/bits_correlator.v:53$11277_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$eq$../source/detect_bits/bits_correlator.v:51$11271_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$eq$../source/detect_bits/bits_correlator.v:51$11284_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$eq$../source/detect_bits/bits_correlator.v:51$11297_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$eq$../source/detect_bits/bits_correlator.v:51$11310_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$eq$../source/detect_bits/bits_correlator.v:51$11323_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$eq$../source/detect_bits/bits_correlator.v:51$11336_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$eq$../source/detect_bits/bits_correlator.v:51$11349_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$eq$../source/detect_bits/bits_correlator.v:51$11362_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$eq$../source/detect_bits/bits_correlator.v:51$11375_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$eq$../source/detect_bits/bits_correlator.v:51$11388_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$eq$../source/detect_bits/bits_correlator.v:51$11401_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$eq$../source/detect_bits/bits_correlator.v:51$11414_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$logic_not$../source/detect_bits/bits_correlator.v:53$11276_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$logic_not$../source/detect_bits/bits_correlator.v:53$11289_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$logic_not$../source/detect_bits/bits_correlator.v:53$11302_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$logic_not$../source/detect_bits/bits_correlator.v:53$11315_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$logic_not$../source/detect_bits/bits_correlator.v:53$11328_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$logic_not$../source/detect_bits/bits_correlator.v:53$11341_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$logic_not$../source/detect_bits/bits_correlator.v:53$11354_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$logic_not$../source/detect_bits/bits_correlator.v:53$11367_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$logic_not$../source/detect_bits/bits_correlator.v:53$11380_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$logic_not$../source/detect_bits/bits_correlator.v:53$11393_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$logic_not$../source/detect_bits/bits_correlator.v:53$11406_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$logic_not$../source/detect_bits/bits_correlator.v:53$11419_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$ne$../source/detect_bits/bits_correlator.v:52$11274_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$ne$../source/detect_bits/bits_correlator.v:52$11287_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$ne$../source/detect_bits/bits_correlator.v:52$11300_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$ne$../source/detect_bits/bits_correlator.v:52$11313_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$ne$../source/detect_bits/bits_correlator.v:52$11326_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$ne$../source/detect_bits/bits_correlator.v:52$11339_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$ne$../source/detect_bits/bits_correlator.v:52$11352_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$ne$../source/detect_bits/bits_correlator.v:52$11365_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$ne$../source/detect_bits/bits_correlator.v:52$11378_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$ne$../source/detect_bits/bits_correlator.v:52$11391_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$ne$../source/detect_bits/bits_correlator.v:52$11404_Y.
Removed top 3 bits (of 4) from wire $paramod\bits_correlator\LENGTH=13\BANKS=9.$ne$../source/detect_bits/bits_correlator.v:52$11417_Y.
Removed top 28 address bits (of 32) from memory init port $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$meminit$\correlator_lengths$../source/detect_bits/bits_detector.v:0$282 (correlator_lengths).
Removed top 31 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$sub$../source/detect_bits/bits_detector.v:59$235 ($sub).
Removed top 27 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$shiftx$../source/detect_bits/bits_detector.v:0$254 ($shiftx).
Removed top 27 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$shiftx$../source/detect_bits/bits_detector.v:0$257 ($shiftx).
Removed top 27 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$shiftx$../source/detect_bits/bits_detector.v:0$264 ($shiftx).
Removed top 31 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$sub$../source/detect_bits/bits_detector.v:149$276 ($sub).
Removed top 25 bits (of 32) from port Y of cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$sub$../source/detect_bits/bits_detector.v:149$276 ($sub).
Removed top 31 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:149$278 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:149$278 ($add).
Removed top 26 bits (of 32) from mux cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$ternary$../source/detect_bits/bits_detector.v:149$279 ($mux).
Removed top 31 bits (of 32) from port B of cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:163$280 ($add).
Removed top 26 bits (of 32) from port Y of cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:163$280 ($add).
Removed top 1 bits (of 2) from mux cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$procmux$20922 ($mux).
Removed top 1 bits (of 2) from port B of cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$procmux$20893_CMP0 ($eq).
Removed top 1 bits (of 7) from port Y of cell $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:149$278 ($add).
Removed top 1 bits (of 2) from wire $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$3\max_symbol[1:0].
Removed top 26 bits (of 32) from wire $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:149$278_Y.
Removed top 26 bits (of 32) from wire $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$add$../source/detect_bits/bits_detector.v:163$280_Y.
Removed top 26 bits (of 32) from wire $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$ternary$../source/detect_bits/bits_detector.v:149$279_Y.
Removed top 28 address bits (of 32) from memory init port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$meminit$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:0$17954 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory init port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$meminit$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:0$17955 (correlator_lengths).
Removed top 28 address bits (of 32) from memory init port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$meminit$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:0$17956 (correlator_scaling).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$13596 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$14080 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$14564 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$15048 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$15532 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$16016 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$16500 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$16984 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$17468 (correlator_coeffs).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$13598 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$14082 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$14566 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$15050 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$15534 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$16018 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$16502 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$16986 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$17470 (correlator_lengths).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$14077 (correlator_scaling).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$14561 (correlator_scaling).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$15045 (correlator_scaling).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$15529 (correlator_scaling).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$16013 (correlator_scaling).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$16497 (correlator_scaling).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$16981 (correlator_scaling).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$17465 (correlator_scaling).
Removed top 28 address bits (of 32) from memory read port $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$17949 (correlator_scaling).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$procmux$18580 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$procmux$20500 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$procmux$20260 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$procmux$20020 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$procmux$19780 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$procmux$19540 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$procmux$19300 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$procmux$19060 ($mux).
Removed top 6 bits (of 7) from mux cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$procmux$18820 ($mux).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13599 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13605 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13607 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13607 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13607 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13611 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13613 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13613 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13617 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13619 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13619 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13623 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13625 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13625 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13629 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13631 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13631 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13635 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13637 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13637 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13641 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13643 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13643 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13647 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13649 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13649 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13653 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13655 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13655 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13659 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13661 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13661 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13665 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13667 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13667 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13671 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13673 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13673 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13677 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13679 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13679 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13683 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13685 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13685 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13689 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13691 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13691 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13695 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13697 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13697 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13701 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13703 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13703 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13707 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13709 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13709 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13713 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13715 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13715 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13719 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13721 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13721 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13725 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13727 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13727 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13731 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13733 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13733 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13737 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13739 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13739 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13743 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13745 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13745 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13749 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13751 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13751 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13755 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13757 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13757 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13761 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13763 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13763 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13767 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13769 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13769 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13773 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13775 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13775 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13779 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13781 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13781 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13785 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13787 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13787 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13791 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13793 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13793 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13797 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13799 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13799 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13803 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13805 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13805 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13809 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13811 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13811 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13815 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13817 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13817 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13821 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13823 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13823 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13827 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13829 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13829 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13833 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13835 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13835 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13839 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13841 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13841 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13845 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13847 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13847 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13851 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13853 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13853 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13857 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13859 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13859 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13863 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13865 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13865 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13869 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13871 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13871 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13875 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13877 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13877 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13881 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13883 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13883 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13887 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13889 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13889 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13893 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13895 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13895 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13899 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13901 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13901 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13905 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13907 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13907 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13911 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13913 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13913 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13917 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13919 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13919 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13923 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13925 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13925 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13929 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13931 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13931 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13935 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13937 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13937 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13941 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13943 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13943 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13947 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13949 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13949 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13953 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13955 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13955 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13959 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13961 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13961 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13965 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13967 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13967 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13971 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13973 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13973 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13977 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13979 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13979 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13983 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13985 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13985 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13989 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13991 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13991 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$13995 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13997 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13997 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14001 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14003 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14003 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14007 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14009 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14009 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14013 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14015 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14015 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14019 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14021 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14021 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14025 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14027 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14027 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14031 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14033 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14033 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14037 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14039 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14039 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14043 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14045 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14045 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14049 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14051 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14051 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14055 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14057 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14057 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14061 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14063 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14063 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14067 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14069 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14069 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14073 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14075 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14075 ($add).
Removed top 6 bits (of 13) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$14078 ($mul).
Removed top 2 bits (of 13) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$14078 ($mul).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14083 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14089 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14091 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14091 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14091 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14095 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14097 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14097 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14101 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14103 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14103 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14107 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14109 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14109 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14113 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14115 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14115 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14119 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14121 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14121 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14125 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14127 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14127 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14131 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14133 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14133 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14137 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14139 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14139 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14143 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14145 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14145 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14149 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14151 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14151 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14155 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14157 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14157 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14161 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14163 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14163 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14167 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14169 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14169 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14173 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14175 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14175 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14179 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14181 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14181 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14185 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14187 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14187 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14191 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14193 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14193 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14197 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14199 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14199 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14203 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14205 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14205 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14209 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14211 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14211 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14215 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14217 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14217 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14221 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14223 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14223 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14227 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14229 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14229 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14233 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14235 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14235 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14239 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14241 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14241 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14245 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14247 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14247 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14251 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14253 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14253 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14257 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14259 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14259 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14263 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14265 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14265 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14269 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14271 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14271 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14275 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14277 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14277 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14281 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14283 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14283 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14287 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14289 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14289 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14293 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14295 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14295 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14299 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14301 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14301 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14305 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14307 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14307 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14311 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14313 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14313 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14317 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14319 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14319 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14323 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14325 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14325 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14329 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14331 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14331 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14335 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14337 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14337 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14341 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14343 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14343 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14347 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14349 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14349 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14353 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14355 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14355 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14359 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14361 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14361 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14365 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14367 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14367 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14371 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14373 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14373 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14377 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14379 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14379 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14383 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14385 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14385 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14389 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14391 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14391 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14395 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14397 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14397 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14401 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14403 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14403 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14407 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14409 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14409 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14413 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14415 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14415 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14419 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14421 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14421 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14425 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14427 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14427 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14431 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14433 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14433 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14437 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14439 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14439 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14443 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14445 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14445 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14449 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14451 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14451 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14455 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14457 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14457 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14461 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14463 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14463 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14467 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14469 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14469 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14473 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14475 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14475 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14479 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14481 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14481 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14485 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14487 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14487 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14491 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14493 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14493 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14497 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14499 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14499 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14503 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14505 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14505 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14509 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14511 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14511 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14515 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14517 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14517 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14521 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14523 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14523 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14527 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14529 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14529 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14533 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14535 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14535 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14539 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14541 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14541 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14545 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14547 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14547 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14551 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14553 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14553 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14557 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14559 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14559 ($add).
Removed top 6 bits (of 13) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$14562 ($mul).
Removed top 2 bits (of 13) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$14562 ($mul).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14567 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14573 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14575 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14575 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14575 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14579 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14581 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14581 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14585 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14587 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14587 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14591 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14593 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14593 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14597 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14599 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14599 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14603 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14605 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14605 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14609 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14611 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14611 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14615 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14617 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14617 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14621 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14623 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14623 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14627 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14629 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14629 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14633 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14635 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14635 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14639 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14641 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14641 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14645 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14647 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14647 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14651 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14653 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14653 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14657 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14659 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14659 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14663 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14665 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14665 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14669 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14671 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14671 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14675 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14677 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14677 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14681 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14683 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14683 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14687 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14689 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14689 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14693 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14695 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14695 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14699 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14701 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14701 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14705 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14707 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14707 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14711 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14713 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14713 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14717 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14719 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14719 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14723 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14725 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14725 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14729 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14731 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14731 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14735 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14737 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14737 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14741 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14743 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14743 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14747 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14749 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14749 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14753 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14755 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14755 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14759 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14761 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14761 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14765 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14767 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14767 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14771 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14773 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14773 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14777 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14779 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14779 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14783 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14785 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14785 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14789 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14791 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14791 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14795 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14797 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14797 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14801 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14803 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14803 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14807 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14809 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14809 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14813 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14815 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14815 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14819 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14821 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14821 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14825 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14827 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14827 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14831 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14833 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14833 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14837 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14839 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14839 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14843 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14845 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14845 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14849 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14851 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14851 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14855 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14857 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14857 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14861 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14863 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14863 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14867 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14869 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14869 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14873 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14875 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14875 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14879 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14881 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14881 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14885 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14887 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14887 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14891 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14893 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14893 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14897 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14899 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14899 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14903 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14905 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14905 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14909 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14911 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14911 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14915 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14917 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14917 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14921 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14923 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14923 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14927 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14929 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14929 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14933 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14935 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14935 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14939 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14941 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14941 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14945 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14947 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14947 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14951 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14953 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14953 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14957 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14959 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14959 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14963 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14965 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14965 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14969 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14971 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14971 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14975 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14977 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14977 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14981 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14983 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14983 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14987 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14989 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14989 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14993 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14995 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14995 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$14999 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15001 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15001 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15005 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15007 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15007 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15011 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15013 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15013 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15017 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15019 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15019 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15023 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15025 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15025 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15029 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15031 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15031 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15035 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15037 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15037 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15041 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15043 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15043 ($add).
Removed top 6 bits (of 13) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$15046 ($mul).
Removed top 2 bits (of 13) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$15046 ($mul).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15051 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15057 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15059 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15059 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15059 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15063 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15065 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15065 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15069 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15071 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15071 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15075 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15077 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15077 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15081 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15083 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15083 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15087 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15089 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15089 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15093 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15095 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15095 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15099 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15101 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15101 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15105 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15107 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15107 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15111 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15113 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15113 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15117 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15119 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15119 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15123 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15125 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15125 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15129 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15131 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15131 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15135 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15137 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15137 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15141 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15143 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15143 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15147 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15149 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15149 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15153 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15155 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15155 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15159 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15161 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15161 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15165 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15167 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15167 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15171 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15173 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15173 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15177 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15179 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15179 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15183 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15185 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15185 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15189 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15191 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15191 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15195 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15197 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15197 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15201 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15203 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15203 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15207 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15209 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15209 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15213 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15215 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15215 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15219 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15221 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15221 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15225 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15227 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15227 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15231 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15233 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15233 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15237 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15239 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15239 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15243 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15245 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15245 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15249 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15251 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15251 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15255 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15257 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15257 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15261 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15263 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15263 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15267 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15269 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15269 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15273 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15275 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15275 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15279 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15281 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15281 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15285 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15287 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15287 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15291 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15293 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15293 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15297 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15299 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15299 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15303 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15305 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15305 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15309 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15311 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15311 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15315 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15317 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15317 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15321 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15323 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15323 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15327 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15329 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15329 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15333 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15335 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15335 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15339 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15341 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15341 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15345 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15347 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15347 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15351 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15353 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15353 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15357 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15359 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15359 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15363 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15365 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15365 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15369 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15371 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15371 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15375 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15377 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15377 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15381 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15383 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15383 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15387 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15389 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15389 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15393 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15395 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15395 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15399 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15401 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15401 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15405 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15407 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15407 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15411 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15413 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15413 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15417 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15419 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15419 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15423 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15425 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15425 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15429 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15431 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15431 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15435 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15437 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15437 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15441 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15443 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15443 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15447 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15449 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15449 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15453 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15455 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15455 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15459 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15461 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15461 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15465 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15467 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15467 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15471 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15473 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15473 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15477 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15479 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15479 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15483 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15485 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15485 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15489 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15491 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15491 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15495 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15497 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15497 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15501 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15503 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15503 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15507 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15509 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15509 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15513 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15515 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15515 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15519 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15521 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15521 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15525 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15527 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15527 ($add).
Removed top 6 bits (of 13) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$15530 ($mul).
Removed top 2 bits (of 13) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$15530 ($mul).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15535 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15541 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15543 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15543 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15543 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15547 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15549 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15549 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15553 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15555 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15555 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15559 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15561 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15561 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15565 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15567 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15567 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15571 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15573 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15573 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15577 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15579 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15579 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15583 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15585 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15585 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15589 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15591 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15591 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15595 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15597 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15597 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15601 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15603 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15603 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15607 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15609 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15609 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15613 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15615 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15615 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15619 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15621 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15621 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15625 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15627 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15627 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15631 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15633 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15633 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15637 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15639 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15639 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15643 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15645 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15645 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15649 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15651 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15651 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15655 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15657 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15657 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15661 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15663 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15663 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15667 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15669 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15669 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15673 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15675 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15675 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15679 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15681 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15681 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15685 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15687 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15687 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15691 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15693 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15693 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15697 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15699 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15699 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15703 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15705 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15705 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15709 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15711 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15711 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15715 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15717 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15717 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15721 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15723 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15723 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15727 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15729 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15729 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15733 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15735 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15735 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15739 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15741 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15741 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15745 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15747 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15747 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15751 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15753 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15753 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15757 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15759 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15759 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15763 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15765 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15765 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15769 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15771 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15771 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15775 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15777 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15777 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15781 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15783 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15783 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15787 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15789 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15789 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15793 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15795 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15795 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15799 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15801 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15801 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15805 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15807 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15807 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15811 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15813 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15813 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15817 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15819 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15819 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15823 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15825 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15825 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15829 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15831 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15831 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15835 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15837 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15837 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15841 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15843 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15843 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15847 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15849 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15849 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15853 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15855 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15855 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15859 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15861 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15861 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15865 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15867 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15867 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15871 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15873 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15873 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15877 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15879 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15879 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15883 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15885 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15885 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15889 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15891 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15891 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15895 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15897 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15897 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15901 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15903 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15903 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15907 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15909 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15909 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15913 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15915 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15915 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15919 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15921 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15921 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15925 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15927 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15927 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15931 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15933 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15933 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15937 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15939 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15939 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15943 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15945 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15945 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15949 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15951 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15951 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15955 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15957 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15957 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15961 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15963 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15963 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15967 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15969 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15969 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15973 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15975 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15975 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15979 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15981 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15981 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15985 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15987 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15987 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15991 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15993 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15993 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$15997 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15999 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15999 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16003 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16005 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16005 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16009 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16011 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16011 ($add).
Removed top 6 bits (of 13) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$16014 ($mul).
Removed top 2 bits (of 13) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$16014 ($mul).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16019 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16025 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16027 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16027 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16027 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16031 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16033 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16033 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16037 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16039 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16039 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16043 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16045 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16045 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16049 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16051 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16051 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16055 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16057 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16057 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16061 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16063 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16063 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16067 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16069 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16069 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16073 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16075 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16075 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16079 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16081 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16081 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16085 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16087 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16087 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16091 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16093 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16093 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16097 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16099 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16099 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16103 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16105 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16105 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16109 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16111 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16111 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16115 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16117 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16117 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16121 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16123 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16123 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16127 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16129 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16129 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16133 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16135 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16135 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16139 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16141 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16141 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16145 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16147 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16147 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16151 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16153 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16153 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16157 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16159 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16159 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16163 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16165 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16165 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16169 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16171 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16171 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16175 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16177 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16177 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16181 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16183 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16183 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16187 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16189 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16189 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16193 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16195 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16195 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16199 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16201 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16201 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16205 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16207 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16207 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16211 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16213 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16213 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16217 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16219 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16219 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16223 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16225 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16225 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16229 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16231 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16231 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16235 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16237 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16237 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16241 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16243 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16243 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16247 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16249 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16249 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16253 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16255 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16255 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16259 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16261 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16261 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16265 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16267 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16267 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16271 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16273 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16273 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16277 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16279 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16279 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16283 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16285 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16285 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16289 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16291 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16291 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16295 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16297 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16297 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16301 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16303 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16303 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16307 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16309 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16309 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16313 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16315 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16315 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16319 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16321 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16321 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16325 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16327 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16327 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16331 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16333 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16333 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16337 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16339 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16339 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16343 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16345 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16345 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16349 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16351 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16351 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16355 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16357 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16357 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16361 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16363 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16363 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16367 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16369 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16369 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16373 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16375 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16375 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16379 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16381 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16381 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16385 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16387 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16387 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16391 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16393 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16393 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16397 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16399 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16399 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16403 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16405 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16405 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16409 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16411 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16411 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16415 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16417 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16417 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16421 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16423 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16423 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16427 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16429 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16429 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16433 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16435 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16435 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16439 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16441 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16441 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16445 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16447 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16447 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16451 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16453 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16453 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16457 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16459 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16459 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16463 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16465 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16465 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16469 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16471 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16471 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16475 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16477 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16477 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16481 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16483 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16483 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16487 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16489 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16489 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16493 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16495 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16495 ($add).
Removed top 6 bits (of 13) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$16498 ($mul).
Removed top 2 bits (of 13) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$16498 ($mul).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16503 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16509 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16511 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16511 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16511 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16515 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16517 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16517 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16521 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16523 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16523 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16527 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16529 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16529 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16533 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16535 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16535 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16539 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16541 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16541 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16545 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16547 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16547 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16551 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16553 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16553 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16557 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16559 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16559 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16563 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16565 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16565 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16569 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16571 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16571 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16575 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16577 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16577 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16581 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16583 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16583 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16587 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16589 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16589 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16593 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16595 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16595 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16599 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16601 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16601 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16605 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16607 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16607 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16611 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16613 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16613 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16617 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16619 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16619 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16623 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16625 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16625 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16629 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16631 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16631 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16635 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16637 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16637 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16641 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16643 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16643 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16647 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16649 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16649 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16653 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16655 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16655 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16659 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16661 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16661 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16665 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16667 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16667 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16671 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16673 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16673 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16677 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16679 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16679 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16683 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16685 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16685 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16689 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16691 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16691 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16695 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16697 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16697 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16701 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16703 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16703 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16707 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16709 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16709 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16713 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16715 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16715 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16719 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16721 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16721 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16725 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16727 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16727 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16731 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16733 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16733 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16737 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16739 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16739 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16743 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16745 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16745 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16749 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16751 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16751 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16755 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16757 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16757 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16761 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16763 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16763 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16767 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16769 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16769 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16773 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16775 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16775 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16779 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16781 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16781 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16785 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16787 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16787 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16791 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16793 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16793 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16797 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16799 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16799 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16803 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16805 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16805 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16809 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16811 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16811 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16815 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16817 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16817 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16821 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16823 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16823 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16827 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16829 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16829 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16833 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16835 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16835 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16839 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16841 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16841 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16845 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16847 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16847 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16851 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16853 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16853 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16857 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16859 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16859 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16863 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16865 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16865 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16869 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16871 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16871 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16875 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16877 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16877 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16881 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16883 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16883 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16887 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16889 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16889 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16893 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16895 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16895 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16899 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16901 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16901 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16905 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16907 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16907 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16911 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16913 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16913 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16917 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16919 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16919 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16923 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16925 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16925 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16929 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16931 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16931 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16935 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16937 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16937 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16941 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16943 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16943 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16947 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16949 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16949 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16953 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16955 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16955 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16959 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16961 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16961 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16965 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16967 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16967 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16971 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16973 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16973 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16977 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16979 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16979 ($add).
Removed top 6 bits (of 13) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$16982 ($mul).
Removed top 2 bits (of 13) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$16982 ($mul).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16987 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16993 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16995 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16995 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16995 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$16999 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17001 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17001 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17005 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17007 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17007 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17011 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17013 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17013 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17017 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17019 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17019 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17023 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17025 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17025 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17029 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17031 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17031 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17035 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17037 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17037 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17041 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17043 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17043 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17047 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17049 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17049 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17053 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17055 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17055 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17059 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17061 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17061 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17065 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17067 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17067 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17071 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17073 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17073 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17077 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17079 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17079 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17083 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17085 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17085 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17089 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17091 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17091 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17095 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17097 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17097 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17101 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17103 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17103 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17107 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17109 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17109 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17113 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17115 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17115 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17119 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17121 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17121 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17125 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17127 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17127 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17131 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17133 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17133 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17137 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17139 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17139 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17143 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17145 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17145 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17149 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17151 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17151 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17155 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17157 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17157 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17161 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17163 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17163 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17167 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17169 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17169 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17173 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17175 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17175 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17179 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17181 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17181 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17185 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17187 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17187 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17191 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17193 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17193 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17197 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17199 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17199 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17203 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17205 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17205 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17209 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17211 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17211 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17215 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17217 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17217 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17221 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17223 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17223 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17227 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17229 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17229 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17233 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17235 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17235 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17239 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17241 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17241 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17245 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17247 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17247 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17251 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17253 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17253 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17257 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17259 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17259 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17263 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17265 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17265 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17269 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17271 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17271 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17275 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17277 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17277 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17281 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17283 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17283 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17287 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17289 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17289 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17293 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17295 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17295 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17299 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17301 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17301 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17305 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17307 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17307 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17311 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17313 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17313 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17317 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17319 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17319 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17323 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17325 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17325 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17329 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17331 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17331 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17335 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17337 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17337 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17341 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17343 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17343 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17347 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17349 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17349 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17353 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17355 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17355 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17359 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17361 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17361 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17365 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17367 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17367 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17371 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17373 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17373 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17377 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17379 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17379 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17383 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17385 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17385 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17389 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17391 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17391 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17395 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17397 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17397 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17401 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17403 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17403 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17407 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17409 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17409 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17413 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17415 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17415 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17419 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17421 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17421 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17425 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17427 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17427 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17431 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17433 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17433 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17437 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17439 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17439 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17443 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17445 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17445 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17449 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17451 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17451 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17455 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17457 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17457 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17461 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17463 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17463 ($add).
Removed top 6 bits (of 13) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$17466 ($mul).
Removed top 2 bits (of 13) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$17466 ($mul).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17471 ($lt).
Removed top 31 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17477 ($lt).
Removed top 6 bits (of 7) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17479 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17479 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17479 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17483 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17485 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17485 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17489 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17491 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17491 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17495 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17497 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17497 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17501 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17503 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17503 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17507 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17509 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17509 ($add).
Removed top 29 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17513 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17515 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17515 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17519 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17521 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17521 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17525 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17527 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17527 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17531 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17533 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17533 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17537 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17539 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17539 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17543 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17545 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17545 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17549 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17551 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17551 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17555 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17557 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17557 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17561 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17563 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17563 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17567 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17569 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17569 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17573 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17575 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17575 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17579 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17581 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17581 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17585 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17587 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17587 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17591 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17593 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17593 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17597 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17599 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17599 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17603 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17605 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17605 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17609 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17611 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17611 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17615 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17617 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17617 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17621 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17623 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17623 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17627 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17629 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17629 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17633 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17635 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17635 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17639 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17641 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17641 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17645 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17647 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17647 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17651 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17653 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17653 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17657 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17659 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17659 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17663 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17665 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17665 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17669 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17671 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17671 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17675 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17677 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17677 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17681 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17683 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17683 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17687 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17689 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17689 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17693 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17695 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17695 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17699 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17701 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17701 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17705 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17707 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17707 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17711 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17713 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17713 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17717 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17719 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17719 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17723 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17725 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17725 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17729 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17731 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17731 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17735 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17737 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17737 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17741 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17743 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17743 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17747 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17749 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17749 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17753 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17755 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17755 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17759 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17761 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17761 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17765 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17767 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17767 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17771 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17773 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17773 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17777 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17779 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17779 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17783 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17785 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17785 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17789 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17791 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17791 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17795 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17797 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17797 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17801 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17803 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17803 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17807 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17809 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17809 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17813 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17815 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17815 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17819 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17821 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17821 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17825 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17827 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17827 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17831 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17833 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17833 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17837 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17839 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17839 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17843 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17845 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17845 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17849 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17851 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17851 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17855 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17857 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17857 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17861 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17863 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17863 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17867 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17869 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17869 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17873 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17875 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17875 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17879 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17881 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17881 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17885 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17887 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17887 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17891 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17893 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17893 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17897 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17899 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17899 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17903 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17905 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17905 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17909 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17911 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17911 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17915 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17917 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17917 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17921 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17923 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17923 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17927 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17929 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17929 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17933 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17935 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17935 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17939 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17941 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17941 ($add).
Removed top 25 bits (of 32) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$lt$../source/detect_preamble/preamble_correlator.v:50$17945 ($lt).
Removed top 31 bits (of 32) from port B of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17947 ($add).
Removed top 25 bits (of 32) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17947 ($add).
Removed top 6 bits (of 13) from port A of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$17950 ($mul).
Removed top 2 bits (of 13) from port Y of cell $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$mul$../source/detect_preamble/preamble_correlator.v:52$17950 ($mul).
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$161\corr[20:14].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$1\corr[6:0].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$241\corr[27:21].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$321\corr[34:28].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$401\corr[41:35].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$481\corr[48:42].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$561\corr[55:49].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$641\corr[62:56].
Removed top 6 bits (of 7) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$81\corr[13:7].
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13607_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13613_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13619_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13625_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13631_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13637_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13643_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13649_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13655_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13661_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13667_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13673_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13679_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13685_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13691_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13697_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13703_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13709_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13715_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13721_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13727_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13733_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13739_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13745_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13751_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13757_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13763_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13769_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13775_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13781_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13787_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13793_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13799_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13805_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13811_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13817_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13823_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13829_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13835_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13841_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13847_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13853_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13859_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13865_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13871_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13877_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13883_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13889_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13895_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13901_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13907_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13913_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13919_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13925_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13931_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13937_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13943_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13949_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13955_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13961_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13967_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13973_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13979_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13985_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13991_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$13997_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14003_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14009_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14015_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14021_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14027_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14033_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14039_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14045_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14051_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14057_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14063_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14069_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14075_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14091_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14097_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14103_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14109_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14115_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14121_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14127_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14133_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14139_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14145_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14151_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14157_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14163_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14169_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14175_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14181_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14187_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14193_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14199_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14205_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14211_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14217_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14223_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14229_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14235_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14241_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14247_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14253_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14259_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14265_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14271_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14277_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14283_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14289_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14295_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14301_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14307_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14313_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14319_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14325_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14331_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14337_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14343_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14349_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14355_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14361_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14367_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14373_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14379_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14385_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14391_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14397_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14403_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14409_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14415_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14421_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14427_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14433_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14439_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14445_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14451_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14457_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14463_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14469_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14475_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14481_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14487_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14493_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14499_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14505_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14511_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14517_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14523_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14529_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14535_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14541_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14547_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14553_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14559_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14575_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14581_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14587_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14593_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14599_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14605_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14611_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14617_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14623_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14629_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14635_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14641_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14647_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14653_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14659_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14665_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14671_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14677_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14683_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14689_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14695_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14701_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14707_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14713_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14719_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14725_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14731_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14737_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14743_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14749_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14755_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14761_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14767_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14773_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14779_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14785_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14791_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14797_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14803_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14809_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14815_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14821_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14827_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14833_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14839_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14845_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14851_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14857_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14863_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14869_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14875_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14881_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14887_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14893_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14899_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14905_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14911_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14917_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14923_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14929_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14935_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14941_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14947_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14953_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14959_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14965_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14971_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14977_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14983_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14989_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$14995_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15001_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15007_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15013_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15019_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15025_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15031_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15037_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15043_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15059_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15065_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15071_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15077_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15083_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15089_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15095_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15101_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15107_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15113_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15119_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15125_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15131_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15137_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15143_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15149_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15155_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15161_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15167_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15173_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15179_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15185_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15191_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15197_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15203_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15209_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15215_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15221_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15227_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15233_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15239_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15245_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15251_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15257_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15263_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15269_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15275_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15281_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15287_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15293_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15299_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15305_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15311_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15317_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15323_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15329_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15335_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15341_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15347_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15353_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15359_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15365_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15371_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15377_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15383_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15389_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15395_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15401_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15407_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15413_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15419_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15425_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15431_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15437_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15443_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15449_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15455_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15461_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15467_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15473_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15479_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15485_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15491_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15497_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15503_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15509_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15515_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15521_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15527_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15543_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15549_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15555_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15561_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15567_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15573_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15579_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15585_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15591_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15597_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15603_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15609_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15615_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15621_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15627_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15633_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15639_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15645_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15651_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15657_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15663_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15669_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15675_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15681_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15687_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15693_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15699_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15705_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15711_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15717_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15723_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15729_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15735_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15741_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15747_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15753_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15759_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15765_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15771_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15777_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15783_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15789_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15795_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15801_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15807_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15813_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15819_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15825_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15831_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15837_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15843_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15849_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15855_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15861_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15867_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15873_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15879_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15885_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15891_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15897_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15903_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15909_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15915_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15921_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15927_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15933_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15939_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15945_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15951_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15957_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15963_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15969_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15975_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15981_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15987_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15993_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$15999_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16005_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16011_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16027_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16033_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16039_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16045_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16051_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16057_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16063_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16069_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16075_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16081_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16087_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16093_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16099_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16105_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16111_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16117_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16123_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16129_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16135_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16141_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16147_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16153_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16159_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16165_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16171_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16177_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16183_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16189_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16195_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16201_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16207_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16213_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16219_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16225_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16231_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16237_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16243_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16249_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16255_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16261_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16267_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16273_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16279_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16285_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16291_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16297_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16303_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16309_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16315_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16321_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16327_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16333_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16339_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16345_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16351_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16357_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16363_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16369_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16375_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16381_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16387_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16393_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16399_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16405_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16411_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16417_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16423_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16429_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16435_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16441_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16447_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16453_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16459_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16465_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16471_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16477_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16483_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16489_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16495_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16511_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16517_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16523_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16529_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16535_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16541_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16547_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16553_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16559_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16565_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16571_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16577_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16583_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16589_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16595_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16601_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16607_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16613_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16619_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16625_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16631_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16637_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16643_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16649_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16655_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16661_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16667_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16673_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16679_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16685_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16691_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16697_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16703_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16709_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16715_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16721_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16727_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16733_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16739_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16745_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16751_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16757_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16763_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16769_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16775_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16781_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16787_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16793_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16799_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16805_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16811_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16817_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16823_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16829_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16835_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16841_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16847_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16853_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16859_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16865_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16871_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16877_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16883_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16889_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16895_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16901_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16907_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16913_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16919_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16925_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16931_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16937_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16943_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16949_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16955_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16961_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16967_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16973_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16979_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$16995_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17001_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17007_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17013_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17019_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17025_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17031_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17037_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17043_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17049_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17055_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17061_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17067_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17073_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17079_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17085_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17091_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17097_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17103_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17109_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17115_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17121_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17127_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17133_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17139_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17145_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17151_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17157_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17163_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17169_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17175_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17181_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17187_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17193_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17199_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17205_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17211_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17217_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17223_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17229_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17235_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17241_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17247_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17253_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17259_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17265_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17271_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17277_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17283_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17289_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17295_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17301_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17307_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17313_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17319_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17325_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17331_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17337_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17343_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17349_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17355_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17361_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17367_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17373_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17379_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17385_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17391_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17397_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17403_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17409_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17415_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17421_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17427_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17433_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17439_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17445_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17451_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17457_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17463_Y.
Removed top 30 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17479_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17485_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17491_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17497_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17503_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17509_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17515_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17521_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17527_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17533_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17539_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17545_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17551_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17557_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17563_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17569_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17575_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17581_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17587_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17593_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17599_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17605_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17611_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17617_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17623_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17629_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17635_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17641_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17647_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17653_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17659_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17665_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17671_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17677_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17683_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17689_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17695_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17701_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17707_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17713_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17719_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17725_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17731_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17737_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17743_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17749_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17755_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17761_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17767_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17773_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17779_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17785_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17791_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17797_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17803_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17809_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17815_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17821_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17827_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17833_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17839_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17845_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17851_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17857_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17863_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17869_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17875_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17881_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17887_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17893_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17899_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17905_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17911_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17917_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17923_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17929_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17935_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17941_Y.
Removed top 25 bits (of 32) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$add$../source/detect_preamble/preamble_correlator.v:51$17947_Y.
Removed top 2 bits (of 153) from wire $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.product.
Removed cell $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.$procmux$18328 ($mux).
Removed cell $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.$procmux$18326 ($mux).
Removed top 31 bits (of 32) from port B of cell $paramod\strb_gen\N=2.$add$../source/clk/strb_gen.v:22$17961 ($add).
Removed top 31 bits (of 32) from port Y of cell $paramod\strb_gen\N=2.$add$../source/clk/strb_gen.v:22$17961 ($add).
Removed top 31 bits (of 32) from wire $paramod\strb_gen\N=2.$add$../source/clk/strb_gen.v:22$17961_Y.
Removed top 1 bits (of 16) from port B of cell $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$add$../source/fifo/sync_fifo.v:34$449 ($add).
Removed top 15 bits (of 16) from port B of cell $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$add$../source/fifo/sync_fifo.v:47$458 ($add).
Removed top 15 bits (of 16) from port B of cell $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$add$../source/fifo/sync_fifo.v:49$461 ($add).
Removed top 15 bits (of 16) from wire $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$logic_and$../source/fifo/sync_fifo.v:47$457_Y.
Removed top 15 bits (of 16) from wire $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.$logic_and$../source/fifo/sync_fifo.v:49$460_Y.
Removed top 3 bits (of 16) from port B of cell crc16.$eq$../source/crc/crc16.v:19$163 ($eq).
Removed top 2 bits (of 3) from port B of cell ctrl_fsm.$eq$../source/ctrl_fsm.v:72$71 ($eq).
Removed top 1 bits (of 3) from port B of cell ctrl_fsm.$eq$../source/ctrl_fsm.v:72$72 ($eq).
Removed top 1 bits (of 3) from port B of cell ctrl_fsm.$eq$../source/ctrl_fsm.v:73$75 ($eq).
Removed top 5 bits (of 14) from port B of cell ctrl_fsm.$eq$../source/ctrl_fsm.v:76$81 ($eq).
Removed top 4 bits (of 14) from port B of cell ctrl_fsm.$eq$../source/ctrl_fsm.v:78$88 ($eq).
Removed top 5 bits (of 10) from port B of cell ctrl_fsm.$eq$../source/ctrl_fsm.v:80$94 ($eq).
Removed top 6 bits (of 10) from port B of cell ctrl_fsm.$eq$../source/ctrl_fsm.v:81$98 ($eq).
Removed top 5 bits (of 10) from port B of cell ctrl_fsm.$eq$../source/ctrl_fsm.v:82$101 ($eq).
Removed top 27 bits (of 32) from port A of cell ctrl_fsm.$add$../source/ctrl_fsm.v:83$106 ($add).
Removed top 23 bits (of 32) from port B of cell ctrl_fsm.$add$../source/ctrl_fsm.v:83$106 ($add).
Removed top 22 bits (of 32) from port Y of cell ctrl_fsm.$add$../source/ctrl_fsm.v:83$106 ($add).
Removed top 22 bits (of 32) from port A of cell ctrl_fsm.$add$../source/ctrl_fsm.v:83$107 ($add).
Removed top 27 bits (of 32) from port B of cell ctrl_fsm.$add$../source/ctrl_fsm.v:83$107 ($add).
Removed top 21 bits (of 32) from port Y of cell ctrl_fsm.$add$../source/ctrl_fsm.v:83$107 ($add).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$sub$../source/ctrl_fsm.v:83$108 ($sub).
Removed top 31 bits (of 32) from port B of cell ctrl_fsm.$sub$../source/ctrl_fsm.v:83$108 ($sub).
Removed top 20 bits (of 32) from port Y of cell ctrl_fsm.$sub$../source/ctrl_fsm.v:83$108 ($sub).
Removed top 8 bits (of 10) from port B of cell ctrl_fsm.$eq$../source/ctrl_fsm.v:84$112 ($eq).
Removed top 7 bits (of 10) from port B of cell ctrl_fsm.$eq$../source/ctrl_fsm.v:85$116 ($eq).
Removed top 2 bits (of 3) from mux cell ctrl_fsm.$ternary$../source/ctrl_fsm.v:90$120 ($mux).
Removed top 2 bits (of 3) from mux cell ctrl_fsm.$ternary$../source/ctrl_fsm.v:91$121 ($mux).
Removed top 1 bits (of 3) from mux cell ctrl_fsm.$ternary$../source/ctrl_fsm.v:93$123 ($mux).
Removed top 1 bits (of 3) from mux cell ctrl_fsm.$ternary$../source/ctrl_fsm.v:100$126 ($mux).
Removed top 2 bits (of 3) from mux cell ctrl_fsm.$ternary$../source/ctrl_fsm.v:107$128 ($mux).
Removed top 9 bits (of 10) from port B of cell ctrl_fsm.$add$../source/ctrl_fsm.v:162$134 ($add).
Removed top 9 bits (of 10) from port B of cell ctrl_fsm.$add$../source/ctrl_fsm.v:162$136 ($add).
Removed top 31 bits (of 32) from port B of cell ctrl_fsm.$add$../source/ctrl_fsm.v:163$137 ($add).
Removed top 18 bits (of 32) from port Y of cell ctrl_fsm.$add$../source/ctrl_fsm.v:163$137 ($add).
Removed top 31 bits (of 32) from port B of cell ctrl_fsm.$sub$../source/ctrl_fsm.v:166$143 ($sub).
Removed top 25 bits (of 32) from port Y of cell ctrl_fsm.$sub$../source/ctrl_fsm.v:166$143 ($sub).
Removed top 30 bits (of 32) from port B of cell ctrl_fsm.$add$../source/ctrl_fsm.v:175$145 ($add).
Removed top 21 bits (of 32) from port Y of cell ctrl_fsm.$add$../source/ctrl_fsm.v:175$145 ($add).
Removed top 29 bits (of 32) from port B of cell ctrl_fsm.$lt$../source/ctrl_fsm.v:180$146 ($lt).
Removed top 1 bits (of 3) from mux cell ctrl_fsm.$procmux$158055 ($mux).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$158018_CMP0 ($eq).
Removed top 27 bits (of 32) from port B of cell ctrl_fsm.$procmux$158018_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ctrl_fsm.$procmux$158006_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157951_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell ctrl_fsm.$procmux$157951_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157919_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell ctrl_fsm.$procmux$157919_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157888_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell ctrl_fsm.$procmux$157888_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157858_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell ctrl_fsm.$procmux$157858_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157829_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell ctrl_fsm.$procmux$157829_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157801_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell ctrl_fsm.$procmux$157801_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157774_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell ctrl_fsm.$procmux$157774_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157748_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell ctrl_fsm.$procmux$157748_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157723_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell ctrl_fsm.$procmux$157723_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157699_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell ctrl_fsm.$procmux$157699_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157676_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell ctrl_fsm.$procmux$157676_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157654_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell ctrl_fsm.$procmux$157654_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157633_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell ctrl_fsm.$procmux$157633_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157613_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell ctrl_fsm.$procmux$157613_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157594_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell ctrl_fsm.$procmux$157594_CMP0 ($eq).
Removed top 21 bits (of 32) from port A of cell ctrl_fsm.$procmux$157576_CMP0 ($eq).
Removed top 27 bits (of 32) from port B of cell ctrl_fsm.$procmux$157576_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell ctrl_fsm.$procmux$157537_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell ctrl_fsm.$procmux$157523_CMP0 ($eq).
Removed top 1 bits (of 3) from wire ctrl_fsm.$5\next_state[2:0].
Removed top 18 bits (of 32) from wire ctrl_fsm.$add$../source/ctrl_fsm.v:163$137_Y.
Removed top 21 bits (of 32) from wire ctrl_fsm.$add$../source/ctrl_fsm.v:175$145_Y.
Removed top 22 bits (of 32) from wire ctrl_fsm.$add$../source/ctrl_fsm.v:83$106_Y.
Removed top 21 bits (of 32) from wire ctrl_fsm.$add$../source/ctrl_fsm.v:83$107_Y.
Removed top 9 bits (of 10) from wire ctrl_fsm.$logic_and$../source/ctrl_fsm.v:162$133_Y.
Removed top 9 bits (of 10) from wire ctrl_fsm.$logic_and$../source/ctrl_fsm.v:162$135_Y.
Removed top 25 bits (of 32) from wire ctrl_fsm.$sub$../source/ctrl_fsm.v:166$143_Y.
Removed top 1 bits (of 3) from wire ctrl_fsm.$ternary$../source/ctrl_fsm.v:100$126_Y.
Removed top 2 bits (of 3) from wire ctrl_fsm.$ternary$../source/ctrl_fsm.v:90$120_Y.
Removed top 1 bits (of 3) from wire ctrl_fsm.$ternary$../source/ctrl_fsm.v:93$123_Y.

3.9. Executing PEEPOPT pass (run peephole optimizers).

3.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 800 unused wires.
<suppressed ~9 debug messages>

3.11. Executing SHARE pass (SAT-based resource sharing).

3.12. Executing TECHMAP pass (map to technology primitives).

3.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.12.2. Continuing TECHMAP pass.
Using template $paramod$c7affa4b23822b01b881faf5321f39d277fc8c65\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$2ff283b45b5d57341794143b12daf8af1e3fc5ca\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$ad295ee00217a5f9cbd40bfb123de4e85eca7d1d\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$5a7b49bb8d77168cbe5472574a7cd967fd4fde1b\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$c027f4d4e2865ac24b064ad9bdd266a3656d67b8\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$a52bb4e8e431d7be40f5caa04e6d11b067c8c613\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$62330070552c2d3adedbdda2db15eb46c8250b64\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$b76226079021a31aab0b1cda5c976d0d7ab8dad6\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$ccac78f4380faf201f916c0dd1126d9981819dc5\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$1626061a6a0e28790367808d7f3bb3153790a095\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$f3fb0c823331a1820169e872091aeff81c3e3f0d\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$27cc5880fe97cbfffe27c2fdabcaaa4ef0331375\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$9c1d3cf19ee6732a0a7e153372bc888e631e1266\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~2780 debug messages>

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 39 unused wires.
<suppressed ~1 debug messages>

3.15. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector:
  creating $macc model for $add$../source/detect_preamble/preamble_detector.v:143$394 ($add).
  creating $alu model for $macc $add$../source/detect_preamble/preamble_detector.v:143$394.
  creating $alu model for $ge$../source/detect_preamble/preamble_detector.v:47$350 ($ge): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:84$359 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:84$360 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:84$361 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:84$362 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:84$363 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:84$364 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:84$365 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:84$366 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:84$367 ($gt): new $alu
  creating $alu model for $gt$../source/detect_preamble/preamble_detector.v:98$373 ($gt): new $alu
  creating $alu model for $le$../source/detect_preamble/preamble_detector.v:48$351 ($le): new $alu
  creating $alu cell for $le$../source/detect_preamble/preamble_detector.v:48$351: $auto$alumacc.cc:485:replace_alu$159204
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:98$373: $auto$alumacc.cc:485:replace_alu$159217
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:84$367: $auto$alumacc.cc:485:replace_alu$159228
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:84$366: $auto$alumacc.cc:485:replace_alu$159233
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:84$365: $auto$alumacc.cc:485:replace_alu$159238
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:84$364: $auto$alumacc.cc:485:replace_alu$159243
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:84$363: $auto$alumacc.cc:485:replace_alu$159248
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:84$362: $auto$alumacc.cc:485:replace_alu$159253
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:84$361: $auto$alumacc.cc:485:replace_alu$159258
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:84$360: $auto$alumacc.cc:485:replace_alu$159263
  creating $alu cell for $gt$../source/detect_preamble/preamble_detector.v:84$359: $auto$alumacc.cc:485:replace_alu$159268
  creating $alu cell for $ge$../source/detect_preamble/preamble_detector.v:47$350: $auto$alumacc.cc:485:replace_alu$159273
  creating $alu cell for $add$../source/detect_preamble/preamble_detector.v:143$394: $auto$alumacc.cc:485:replace_alu$159286
  created 13 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder:
  creating $macc model for $add$../source/encode/pie_encoder.v:68$63 ($add).
  creating $alu model for $macc $add$../source/encode/pie_encoder.v:68$63.
  creating $alu model for $lt$../source/encode/pie_encoder.v:37$40 ($lt): new $alu
  creating $alu model for $lt$../source/encode/pie_encoder.v:38$41 ($lt): new $alu
  creating $alu model for $lt$../source/encode/pie_encoder.v:41$43 ($lt): new $alu
  creating $alu model for $lt$../source/encode/pie_encoder.v:42$44 ($lt): new $alu
  creating $alu cell for $lt$../source/encode/pie_encoder.v:42$44: $auto$alumacc.cc:485:replace_alu$159293
  creating $alu cell for $lt$../source/encode/pie_encoder.v:41$43: $auto$alumacc.cc:485:replace_alu$159304
  creating $alu cell for $lt$../source/encode/pie_encoder.v:38$41: $auto$alumacc.cc:485:replace_alu$159315
  creating $alu cell for $lt$../source/encode/pie_encoder.v:37$40: $auto$alumacc.cc:485:replace_alu$159326
  creating $alu cell for $add$../source/encode/pie_encoder.v:68$63: $auto$alumacc.cc:485:replace_alu$159337
  created 5 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9:
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11269 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11282 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11295 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11308 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11321 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11334 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11347 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11360 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11373 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11386 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11399 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:50$11412 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11272 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11285 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11298 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11311 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11324 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11337 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11350 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11363 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11376 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11389 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11402 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:51$11415 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11275 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11288 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11301 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11314 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11327 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11340 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11353 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11366 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11379 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11392 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11405 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:52$11418 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11277 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11290 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11303 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11316 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11329 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11342 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11355 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11368 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11381 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11394 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11407 ($add).
  creating $macc model for $add$../source/detect_bits/bits_correlator.v:53$11420 ($add).
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11420.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11407.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11394.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11381.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11368.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11355.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11342.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11329.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11316.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11303.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11290.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:53$11277.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11418.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11405.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11392.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11379.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11366.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11353.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11340.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11327.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11314.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11301.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11288.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:52$11275.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11415.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11402.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11389.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11376.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11363.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11350.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11337.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11324.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11311.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11298.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11285.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:51$11272.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11412.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11399.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11386.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11373.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11360.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11347.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11334.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11321.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11308.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11295.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11282.
  creating $alu model for $macc $add$../source/detect_bits/bits_correlator.v:50$11269.
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11269: $auto$alumacc.cc:485:replace_alu$159340
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11282: $auto$alumacc.cc:485:replace_alu$159343
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11295: $auto$alumacc.cc:485:replace_alu$159346
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11308: $auto$alumacc.cc:485:replace_alu$159349
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11321: $auto$alumacc.cc:485:replace_alu$159352
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11334: $auto$alumacc.cc:485:replace_alu$159355
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11347: $auto$alumacc.cc:485:replace_alu$159358
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11360: $auto$alumacc.cc:485:replace_alu$159361
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11373: $auto$alumacc.cc:485:replace_alu$159364
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11386: $auto$alumacc.cc:485:replace_alu$159367
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11399: $auto$alumacc.cc:485:replace_alu$159370
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:50$11412: $auto$alumacc.cc:485:replace_alu$159373
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11272: $auto$alumacc.cc:485:replace_alu$159376
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11285: $auto$alumacc.cc:485:replace_alu$159379
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11298: $auto$alumacc.cc:485:replace_alu$159382
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11311: $auto$alumacc.cc:485:replace_alu$159385
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11324: $auto$alumacc.cc:485:replace_alu$159388
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11337: $auto$alumacc.cc:485:replace_alu$159391
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11350: $auto$alumacc.cc:485:replace_alu$159394
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11363: $auto$alumacc.cc:485:replace_alu$159397
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11376: $auto$alumacc.cc:485:replace_alu$159400
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11389: $auto$alumacc.cc:485:replace_alu$159403
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11402: $auto$alumacc.cc:485:replace_alu$159406
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:51$11415: $auto$alumacc.cc:485:replace_alu$159409
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11275: $auto$alumacc.cc:485:replace_alu$159412
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11288: $auto$alumacc.cc:485:replace_alu$159415
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11301: $auto$alumacc.cc:485:replace_alu$159418
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11314: $auto$alumacc.cc:485:replace_alu$159421
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11327: $auto$alumacc.cc:485:replace_alu$159424
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11340: $auto$alumacc.cc:485:replace_alu$159427
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11353: $auto$alumacc.cc:485:replace_alu$159430
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11366: $auto$alumacc.cc:485:replace_alu$159433
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11379: $auto$alumacc.cc:485:replace_alu$159436
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11392: $auto$alumacc.cc:485:replace_alu$159439
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11405: $auto$alumacc.cc:485:replace_alu$159442
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:52$11418: $auto$alumacc.cc:485:replace_alu$159445
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11277: $auto$alumacc.cc:485:replace_alu$159448
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11290: $auto$alumacc.cc:485:replace_alu$159451
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11303: $auto$alumacc.cc:485:replace_alu$159454
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11316: $auto$alumacc.cc:485:replace_alu$159457
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11329: $auto$alumacc.cc:485:replace_alu$159460
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11342: $auto$alumacc.cc:485:replace_alu$159463
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11355: $auto$alumacc.cc:485:replace_alu$159466
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11368: $auto$alumacc.cc:485:replace_alu$159469
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11381: $auto$alumacc.cc:485:replace_alu$159472
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11394: $auto$alumacc.cc:485:replace_alu$159475
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11407: $auto$alumacc.cc:485:replace_alu$159478
  creating $alu cell for $add$../source/detect_bits/bits_correlator.v:53$11420: $auto$alumacc.cc:485:replace_alu$159481
  created 48 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1:
  creating $macc model for $add$../source/detect_bits/bits_detector.v:149$278 ($add).
  creating $macc model for $add$../source/detect_bits/bits_detector.v:163$280 ($add).
  creating $macc model for $sub$../source/detect_bits/bits_detector.v:149$276 ($sub).
  creating $macc model for $sub$../source/detect_bits/bits_detector.v:59$235 ($sub).
  creating $alu model for $macc $sub$../source/detect_bits/bits_detector.v:59$235.
  creating $alu model for $macc $sub$../source/detect_bits/bits_detector.v:149$276.
  creating $alu model for $macc $add$../source/detect_bits/bits_detector.v:163$280.
  creating $alu model for $macc $add$../source/detect_bits/bits_detector.v:149$278.
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:109$258 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:110$265 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:115$273 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:83$242 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:84$243 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:85$245 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:90$247 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:91$248 ($ge): new $alu
  creating $alu model for $ge$../source/detect_bits/bits_detector.v:96$250 ($ge): new $alu
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:96$250: $auto$alumacc.cc:485:replace_alu$159493
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:91$248: $auto$alumacc.cc:485:replace_alu$159506
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:90$247: $auto$alumacc.cc:485:replace_alu$159515
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:85$245: $auto$alumacc.cc:485:replace_alu$159524
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:84$243: $auto$alumacc.cc:485:replace_alu$159533
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:83$242: $auto$alumacc.cc:485:replace_alu$159542
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:115$273: $auto$alumacc.cc:485:replace_alu$159555
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:110$265: $auto$alumacc.cc:485:replace_alu$159568
  creating $alu cell for $ge$../source/detect_bits/bits_detector.v:109$258: $auto$alumacc.cc:485:replace_alu$159577
  creating $alu cell for $add$../source/detect_bits/bits_detector.v:149$278: $auto$alumacc.cc:485:replace_alu$159586
  creating $alu cell for $add$../source/detect_bits/bits_detector.v:163$280: $auto$alumacc.cc:485:replace_alu$159589
  creating $alu cell for $sub$../source/detect_bits/bits_detector.v:149$276: $auto$alumacc.cc:485:replace_alu$159592
  creating $alu cell for $sub$../source/detect_bits/bits_detector.v:59$235: $auto$alumacc.cc:485:replace_alu$159595
  created 13 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5:
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13607 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13613 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13619 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13625 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13631 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13637 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13643 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13649 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13655 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13661 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13667 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13673 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13679 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13685 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13691 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13697 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13703 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13709 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13715 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13721 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13727 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13733 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13739 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13745 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13751 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13757 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13763 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13769 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13775 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13781 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13787 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13793 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13799 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13805 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13811 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13817 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13823 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13829 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13835 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13841 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13847 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13853 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13859 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13865 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13871 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13877 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13883 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13889 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13895 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13901 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13907 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13913 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13919 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13925 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13931 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13937 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13943 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13949 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13955 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13961 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13967 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13973 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13979 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13985 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13991 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$13997 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14003 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14009 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14015 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14021 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14027 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14033 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14039 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14045 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14051 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14057 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14063 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14069 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14075 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14091 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14097 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14103 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14109 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14115 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14121 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14127 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14133 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14139 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14145 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14151 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14157 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14163 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14169 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14175 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14181 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14187 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14193 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14199 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14205 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14211 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14217 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14223 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14229 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14235 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14241 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14247 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14253 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14259 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14265 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14271 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14277 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14283 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14289 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14295 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14301 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14307 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14313 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14319 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14325 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14331 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14337 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14343 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14349 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14355 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14361 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14367 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14373 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14379 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14385 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14391 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14397 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14403 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14409 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14415 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14421 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14427 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14433 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14439 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14445 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14451 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14457 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14463 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14469 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14475 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14481 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14487 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14493 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14499 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14505 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14511 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14517 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14523 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14529 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14535 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14541 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14547 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14553 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14559 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14575 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14581 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14587 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14593 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14599 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14605 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14611 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14617 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14623 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14629 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14635 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14641 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14647 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14653 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14659 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14665 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14671 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14677 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14683 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14689 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14695 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14701 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14707 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14713 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14719 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14725 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14731 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14737 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14743 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14749 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14755 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14761 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14767 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14773 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14779 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14785 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14791 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14797 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14803 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14809 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14815 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14821 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14827 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14833 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14839 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14845 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14851 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14857 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14863 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14869 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14875 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14881 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14887 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14893 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14899 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14905 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14911 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14917 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14923 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14929 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14935 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14941 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14947 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14953 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14959 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14965 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14971 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14977 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14983 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14989 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$14995 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15001 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15007 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15013 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15019 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15025 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15031 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15037 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15043 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15059 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15065 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15071 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15077 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15083 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15089 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15095 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15101 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15107 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15113 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15119 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15125 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15131 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15137 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15143 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15149 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15155 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15161 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15167 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15173 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15179 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15185 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15191 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15197 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15203 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15209 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15215 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15221 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15227 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15233 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15239 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15245 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15251 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15257 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15263 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15269 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15275 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15281 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15287 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15293 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15299 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15305 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15311 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15317 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15323 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15329 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15335 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15341 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15347 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15353 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15359 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15365 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15371 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15377 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15383 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15389 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15395 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15401 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15407 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15413 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15419 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15425 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15431 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15437 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15443 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15449 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15455 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15461 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15467 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15473 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15479 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15485 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15491 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15497 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15503 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15509 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15515 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15521 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15527 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15543 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15549 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15555 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15561 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15567 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15573 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15579 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15585 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15591 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15597 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15603 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15609 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15615 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15621 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15627 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15633 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15639 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15645 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15651 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15657 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15663 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15669 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15675 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15681 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15687 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15693 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15699 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15705 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15711 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15717 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15723 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15729 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15735 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15741 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15747 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15753 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15759 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15765 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15771 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15777 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15783 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15789 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15795 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15801 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15807 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15813 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15819 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15825 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15831 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15837 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15843 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15849 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15855 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15861 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15867 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15873 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15879 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15885 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15891 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15897 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15903 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15909 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15915 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15921 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15927 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15933 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15939 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15945 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15951 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15957 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15963 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15969 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15975 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15981 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15987 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15993 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$15999 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16005 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16011 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16027 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16033 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16039 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16045 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16051 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16057 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16063 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16069 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16075 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16081 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16087 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16093 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16099 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16105 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16111 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16117 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16123 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16129 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16135 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16141 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16147 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16153 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16159 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16165 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16171 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16177 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16183 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16189 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16195 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16201 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16207 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16213 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16219 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16225 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16231 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16237 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16243 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16249 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16255 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16261 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16267 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16273 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16279 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16285 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16291 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16297 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16303 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16309 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16315 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16321 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16327 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16333 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16339 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16345 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16351 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16357 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16363 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16369 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16375 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16381 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16387 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16393 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16399 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16405 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16411 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16417 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16423 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16429 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16435 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16441 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16447 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16453 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16459 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16465 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16471 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16477 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16483 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16489 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16495 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16511 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16517 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16523 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16529 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16535 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16541 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16547 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16553 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16559 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16565 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16571 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16577 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16583 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16589 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16595 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16601 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16607 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16613 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16619 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16625 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16631 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16637 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16643 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16649 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16655 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16661 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16667 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16673 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16679 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16685 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16691 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16697 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16703 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16709 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16715 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16721 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16727 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16733 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16739 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16745 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16751 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16757 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16763 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16769 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16775 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16781 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16787 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16793 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16799 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16805 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16811 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16817 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16823 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16829 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16835 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16841 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16847 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16853 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16859 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16865 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16871 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16877 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16883 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16889 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16895 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16901 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16907 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16913 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16919 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16925 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16931 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16937 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16943 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16949 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16955 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16961 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16967 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16973 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16979 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$16995 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17001 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17007 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17013 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17019 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17025 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17031 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17037 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17043 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17049 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17055 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17061 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17067 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17073 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17079 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17085 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17091 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17097 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17103 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17109 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17115 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17121 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17127 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17133 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17139 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17145 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17151 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17157 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17163 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17169 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17175 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17181 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17187 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17193 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17199 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17205 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17211 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17217 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17223 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17229 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17235 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17241 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17247 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17253 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17259 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17265 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17271 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17277 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17283 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17289 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17295 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17301 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17307 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17313 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17319 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17325 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17331 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17337 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17343 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17349 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17355 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17361 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17367 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17373 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17379 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17385 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17391 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17397 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17403 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17409 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17415 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17421 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17427 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17433 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17439 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17445 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17451 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17457 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17463 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17479 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17485 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17491 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17497 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17503 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17509 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17515 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17521 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17527 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17533 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17539 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17545 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17551 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17557 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17563 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17569 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17575 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17581 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17587 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17593 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17599 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17605 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17611 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17617 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17623 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17629 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17635 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17641 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17647 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17653 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17659 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17665 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17671 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17677 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17683 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17689 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17695 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17701 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17707 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17713 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17719 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17725 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17731 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17737 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17743 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17749 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17755 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17761 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17767 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17773 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17779 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17785 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17791 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17797 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17803 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17809 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17815 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17821 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17827 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17833 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17839 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17845 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17851 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17857 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17863 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17869 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17875 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17881 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17887 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17893 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17899 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17905 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17911 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17917 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17923 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17929 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17935 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17941 ($add).
  creating $macc model for $add$../source/detect_preamble/preamble_correlator.v:51$17947 ($add).
  creating $macc model for $mul$../source/detect_preamble/preamble_correlator.v:52$14078 ($mul).
  creating $macc model for $mul$../source/detect_preamble/preamble_correlator.v:52$14562 ($mul).
  creating $macc model for $mul$../source/detect_preamble/preamble_correlator.v:52$15046 ($mul).
  creating $macc model for $mul$../source/detect_preamble/preamble_correlator.v:52$15530 ($mul).
  creating $macc model for $mul$../source/detect_preamble/preamble_correlator.v:52$16014 ($mul).
  creating $macc model for $mul$../source/detect_preamble/preamble_correlator.v:52$16498 ($mul).
  creating $macc model for $mul$../source/detect_preamble/preamble_correlator.v:52$16982 ($mul).
  creating $macc model for $mul$../source/detect_preamble/preamble_correlator.v:52$17466 ($mul).
  creating $macc model for $mul$../source/detect_preamble/preamble_correlator.v:52$17950 ($mul).
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17947.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17941.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17935.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17929.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17923.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17917.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17911.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17905.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17899.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17893.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17887.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17881.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17875.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17869.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17863.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17857.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17851.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17845.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17839.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17833.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17827.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17821.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17815.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17809.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17803.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17797.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17791.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17785.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17779.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17773.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17767.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17761.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17755.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17749.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17743.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17737.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17731.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17725.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17719.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17713.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17707.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17701.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17695.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17689.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17683.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17677.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17671.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17665.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17659.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17653.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17647.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17641.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17635.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17629.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17623.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17617.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17611.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17605.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17599.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17593.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17587.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17581.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17575.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17569.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17563.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17557.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17551.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17545.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17539.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17533.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17527.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17521.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17515.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17509.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17503.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17497.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17491.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17485.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17479.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17463.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17457.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17451.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17445.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17439.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17433.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17427.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17421.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17415.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17409.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17403.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17397.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17391.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17385.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17379.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17373.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17367.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17361.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17355.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17349.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17343.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17337.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17331.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17325.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17319.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17313.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17307.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17301.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17295.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17289.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17283.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17277.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17271.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17265.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17259.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17253.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17247.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17241.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17235.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17229.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17223.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17217.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17211.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17205.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17199.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17193.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17187.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17181.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17175.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17169.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17163.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17157.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17151.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17145.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17139.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17133.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17127.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17121.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17115.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17109.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17103.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17097.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17091.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17085.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17079.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17073.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17067.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17061.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17055.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17049.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17043.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17037.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17031.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17025.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17019.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17013.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17007.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$17001.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16995.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16979.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16973.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16967.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16961.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16955.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16949.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16943.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16937.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16931.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16925.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16919.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16913.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16907.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16901.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16895.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16889.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16883.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16877.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16871.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16865.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16859.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16853.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16847.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16841.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16835.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16829.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16823.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16817.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16811.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16805.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16799.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16793.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16787.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16781.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16775.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16769.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16763.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16757.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16751.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16745.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16739.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16733.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16727.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16721.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16715.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16709.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16703.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16697.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16691.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16685.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16679.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16673.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16667.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16661.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16655.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16649.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16643.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16637.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16631.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16625.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16619.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16613.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16607.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16601.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16595.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16589.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16583.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16577.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16571.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16565.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16559.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16553.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16547.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16541.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16535.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16529.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16523.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16517.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16511.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16495.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16489.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16483.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16477.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16471.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16465.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16459.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16453.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16447.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16441.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16435.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16429.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16423.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16417.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16411.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16405.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16399.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16393.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16387.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16381.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16375.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16369.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16363.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16357.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16351.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16345.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16339.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16333.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16327.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16321.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16315.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16309.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16303.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16297.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16291.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16285.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16279.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16273.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16267.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16261.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16255.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16249.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16243.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16237.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16231.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16225.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16219.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16213.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16207.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16201.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16195.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16189.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16183.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16177.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16171.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16165.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16159.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16153.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16147.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16141.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16135.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16129.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16123.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16117.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16111.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16105.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16099.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16093.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16087.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16081.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16075.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16069.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16063.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16057.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16051.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16045.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16039.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16033.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16027.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16011.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$16005.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15999.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15993.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15987.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15981.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15975.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15969.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15963.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15957.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15951.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15945.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15939.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15933.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15927.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15921.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15915.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15909.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15903.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15897.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15891.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15885.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15879.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15873.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15867.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15861.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15855.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15849.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15843.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15837.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15831.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15825.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15819.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15813.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15807.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15801.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15795.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15789.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15783.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15777.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15771.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15765.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15759.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15753.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15747.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15741.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15735.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15729.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15723.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15717.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15711.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15705.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15699.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15693.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15687.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15681.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15675.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15669.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15663.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15657.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15651.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15645.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15639.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15633.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15627.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15621.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15615.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15609.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15603.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15597.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15591.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15585.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15579.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15573.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15567.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15561.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15555.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15549.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15543.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15527.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15521.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15515.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15509.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15503.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15497.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15491.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15485.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15479.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15473.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15467.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15461.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15455.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15449.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15443.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15437.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15431.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15425.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15419.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15413.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15407.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15401.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15395.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15389.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15383.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15377.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15371.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15365.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15359.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15353.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15347.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15341.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15335.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15329.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15323.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15317.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15311.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15305.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15299.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15293.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15287.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15281.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15275.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15269.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15263.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15257.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15251.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15245.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15239.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15233.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15227.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15221.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15215.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15209.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15203.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15197.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15191.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15185.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15179.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15173.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15167.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15161.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15155.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15149.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15143.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15137.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15131.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15125.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15119.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15113.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15107.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15101.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15095.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15089.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15083.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15077.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15071.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15065.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15059.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15043.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15037.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15031.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15025.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15019.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15013.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15007.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$15001.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14995.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14989.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14983.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14977.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14971.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14965.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14959.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14953.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14947.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14941.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14935.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14929.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14923.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14917.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14911.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14905.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14899.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14893.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14887.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14881.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14875.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14869.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14863.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14857.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14851.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14845.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14839.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14833.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14827.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14821.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14815.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14809.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14803.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14797.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14791.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14785.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14779.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14773.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14767.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14761.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14755.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14749.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14743.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14737.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14731.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14725.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14719.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14713.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14707.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14701.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14695.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14689.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14683.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14677.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14671.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14665.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14659.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14653.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14647.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14641.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14635.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14629.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14623.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14617.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14611.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14605.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14599.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14593.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14587.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14581.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14575.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14559.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14553.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14547.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14541.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14535.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14529.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14523.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14517.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14511.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14505.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14499.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14493.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14487.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14481.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14475.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14469.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14463.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14457.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14451.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14445.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14439.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14433.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14427.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14421.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14415.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14409.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14403.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14397.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14391.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14385.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14379.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14373.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14367.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14361.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14355.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14349.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14343.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14337.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14331.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14325.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14319.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14313.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14307.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14301.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14295.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14289.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14283.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14277.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14271.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14265.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14259.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14253.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14247.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14241.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14235.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14229.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14223.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14217.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14211.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14205.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14199.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14193.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14187.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14181.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14175.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14169.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14163.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14157.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14151.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14145.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14139.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14133.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14127.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14121.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14115.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14109.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14103.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14097.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14091.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14075.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14069.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14063.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14057.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14051.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14045.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14039.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14033.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14027.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14021.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14015.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14009.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$14003.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13997.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13991.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13985.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13979.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13973.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13967.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13961.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13955.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13949.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13943.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13937.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13931.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13925.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13919.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13913.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13907.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13901.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13895.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13889.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13883.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13877.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13871.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13865.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13859.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13853.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13847.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13841.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13835.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13829.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13823.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13817.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13811.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13805.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13799.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13793.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13787.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13781.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13775.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13769.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13763.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13757.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13751.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13745.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13739.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13733.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13727.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13721.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13715.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13709.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13703.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13697.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13691.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13685.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13679.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13673.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13667.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13661.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13655.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13649.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13643.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13637.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13631.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13625.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13619.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13613.
  creating $alu model for $macc $add$../source/detect_preamble/preamble_correlator.v:51$13607.
  creating $macc cell for $mul$../source/detect_preamble/preamble_correlator.v:52$14078: $auto$alumacc.cc:365:replace_macc$159598
  creating $macc cell for $mul$../source/detect_preamble/preamble_correlator.v:52$14562: $auto$alumacc.cc:365:replace_macc$159599
  creating $macc cell for $mul$../source/detect_preamble/preamble_correlator.v:52$15046: $auto$alumacc.cc:365:replace_macc$159600
  creating $macc cell for $mul$../source/detect_preamble/preamble_correlator.v:52$15530: $auto$alumacc.cc:365:replace_macc$159601
  creating $macc cell for $mul$../source/detect_preamble/preamble_correlator.v:52$16014: $auto$alumacc.cc:365:replace_macc$159602
  creating $macc cell for $mul$../source/detect_preamble/preamble_correlator.v:52$16498: $auto$alumacc.cc:365:replace_macc$159603
  creating $macc cell for $mul$../source/detect_preamble/preamble_correlator.v:52$16982: $auto$alumacc.cc:365:replace_macc$159604
  creating $macc cell for $mul$../source/detect_preamble/preamble_correlator.v:52$17466: $auto$alumacc.cc:365:replace_macc$159605
  creating $macc cell for $mul$../source/detect_preamble/preamble_correlator.v:52$17950: $auto$alumacc.cc:365:replace_macc$159606
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13599 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13605 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13611 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13617 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13623 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13629 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13635 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13641 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13647 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13653 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13659 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13665 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13671 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13677 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13683 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13689 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13695 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13701 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13707 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13713 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13719 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13725 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13731 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13737 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13743 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13749 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13755 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13761 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13767 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13773 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13779 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13785 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13791 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13797 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13803 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13809 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13815 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13821 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13827 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13833 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13839 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13845 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13851 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13857 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13863 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13869 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13875 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13881 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13887 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13893 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13899 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13905 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13911 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13917 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13923 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13929 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13935 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13941 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13947 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13953 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13959 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13965 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13971 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13977 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13983 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13989 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$13995 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14001 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14007 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14013 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14019 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14025 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14031 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14037 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14043 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14049 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14055 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14061 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14067 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14073 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14083 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14089 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14095 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14101 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14107 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14113 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14119 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14125 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14131 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14137 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14143 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14149 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14155 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14161 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14167 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14173 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14179 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14185 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14191 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14197 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14203 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14209 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14215 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14221 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14227 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14233 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14239 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14245 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14251 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14257 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14263 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14269 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14275 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14281 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14287 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14293 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14299 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14305 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14311 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14317 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14323 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14329 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14335 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14341 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14347 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14353 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14359 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14365 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14371 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14377 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14383 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14389 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14395 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14401 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14407 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14413 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14419 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14425 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14431 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14437 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14443 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14449 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14455 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14461 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14467 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14473 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14479 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14485 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14491 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14497 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14503 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14509 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14515 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14521 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14527 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14533 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14539 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14545 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14551 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14557 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14567 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14573 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14579 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14585 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14591 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14597 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14603 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14609 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14615 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14621 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14627 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14633 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14639 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14645 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14651 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14657 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14663 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14669 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14675 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14681 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14687 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14693 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14699 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14705 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14711 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14717 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14723 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14729 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14735 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14741 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14747 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14753 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14759 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14765 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14771 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14777 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14783 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14789 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14795 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14801 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14807 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14813 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14819 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14825 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14831 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14837 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14843 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14849 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14855 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14861 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14867 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14873 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14879 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14885 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14891 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14897 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14903 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14909 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14915 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14921 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14927 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14933 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14939 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14945 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14951 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14957 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14963 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14969 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14975 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14981 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14987 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14993 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$14999 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15005 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15011 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15017 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15023 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15029 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15035 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15041 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15051 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15057 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15063 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15069 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15075 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15081 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15087 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15093 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15099 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15105 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15111 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15117 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15123 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15129 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15135 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15141 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15147 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15153 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15159 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15165 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15171 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15177 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15183 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15189 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15195 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15201 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15207 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15213 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15219 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15225 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15231 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15237 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15243 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15249 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15255 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15261 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15267 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15273 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15279 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15285 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15291 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15297 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15303 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15309 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15315 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15321 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15327 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15333 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15339 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15345 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15351 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15357 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15363 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15369 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15375 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15381 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15387 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15393 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15399 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15405 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15411 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15417 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15423 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15429 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15435 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15441 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15447 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15453 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15459 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15465 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15471 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15477 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15483 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15489 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15495 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15501 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15507 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15513 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15519 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15525 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15535 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15541 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15547 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15553 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15559 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15565 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15571 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15577 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15583 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15589 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15595 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15601 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15607 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15613 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15619 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15625 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15631 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15637 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15643 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15649 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15655 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15661 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15667 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15673 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15679 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15685 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15691 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15697 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15703 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15709 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15715 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15721 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15727 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15733 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15739 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15745 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15751 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15757 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15763 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15769 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15775 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15781 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15787 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15793 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15799 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15805 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15811 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15817 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15823 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15829 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15835 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15841 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15847 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15853 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15859 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15865 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15871 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15877 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15883 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15889 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15895 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15901 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15907 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15913 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15919 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15925 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15931 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15937 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15943 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15949 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15955 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15961 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15967 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15973 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15979 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15985 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15991 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$15997 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16003 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16009 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16019 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16025 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16031 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16037 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16043 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16049 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16055 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16061 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16067 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16073 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16079 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16085 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16091 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16097 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16103 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16109 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16115 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16121 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16127 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16133 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16139 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16145 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16151 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16157 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16163 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16169 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16175 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16181 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16187 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16193 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16199 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16205 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16211 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16217 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16223 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16229 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16235 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16241 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16247 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16253 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16259 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16265 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16271 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16277 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16283 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16289 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16295 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16301 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16307 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16313 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16319 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16325 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16331 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16337 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16343 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16349 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16355 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16361 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16367 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16373 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16379 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16385 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16391 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16397 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16403 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16409 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16415 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16421 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16427 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16433 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16439 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16445 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16451 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16457 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16463 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16469 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16475 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16481 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16487 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16493 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16503 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16509 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16515 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16521 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16527 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16533 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16539 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16545 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16551 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16557 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16563 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16569 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16575 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16581 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16587 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16593 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16599 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16605 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16611 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16617 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16623 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16629 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16635 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16641 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16647 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16653 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16659 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16665 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16671 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16677 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16683 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16689 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16695 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16701 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16707 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16713 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16719 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16725 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16731 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16737 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16743 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16749 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16755 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16761 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16767 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16773 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16779 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16785 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16791 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16797 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16803 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16809 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16815 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16821 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16827 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16833 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16839 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16845 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16851 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16857 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16863 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16869 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16875 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16881 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16887 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16893 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16899 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16905 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16911 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16917 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16923 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16929 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16935 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16941 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16947 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16953 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16959 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16965 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16971 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16977 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16987 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16993 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$16999 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17005 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17011 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17017 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17023 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17029 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17035 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17041 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17047 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17053 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17059 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17065 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17071 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17077 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17083 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17089 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17095 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17101 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17107 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17113 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17119 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17125 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17131 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17137 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17143 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17149 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17155 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17161 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17167 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17173 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17179 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17185 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17191 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17197 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17203 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17209 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17215 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17221 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17227 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17233 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17239 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17245 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17251 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17257 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17263 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17269 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17275 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17281 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17287 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17293 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17299 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17305 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17311 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17317 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17323 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17329 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17335 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17341 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17347 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17353 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17359 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17365 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17371 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17377 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17383 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17389 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17395 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17401 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17407 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17413 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17419 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17425 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17431 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17437 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17443 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17449 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17455 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17461 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17471 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17477 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17483 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17489 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17495 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17501 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17507 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17513 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17519 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17525 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17531 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17537 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17543 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17549 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17555 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17561 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17567 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17573 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17579 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17585 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17591 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17597 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17603 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17609 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17615 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17621 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17627 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17633 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17639 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17645 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17651 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17657 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17663 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17669 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17675 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17681 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17687 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17693 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17699 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17705 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17711 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17717 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17723 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17729 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17735 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17741 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17747 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17753 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17759 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17765 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17771 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17777 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17783 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17789 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17795 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17801 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17807 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17813 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17819 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17825 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17831 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17837 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17843 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17849 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17855 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17861 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17867 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17873 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17879 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17885 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17891 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17897 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17903 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17909 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17915 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17921 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17927 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17933 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17939 ($lt): new $alu
  creating $alu model for $lt$../source/detect_preamble/preamble_correlator.v:50$17945 ($lt): new $alu
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17945: $auto$alumacc.cc:485:replace_alu$160327
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17939: $auto$alumacc.cc:485:replace_alu$160338
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17933: $auto$alumacc.cc:485:replace_alu$160343
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17927: $auto$alumacc.cc:485:replace_alu$160354
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17921: $auto$alumacc.cc:485:replace_alu$160359
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17915: $auto$alumacc.cc:485:replace_alu$160370
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17909: $auto$alumacc.cc:485:replace_alu$160375
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17903: $auto$alumacc.cc:485:replace_alu$160386
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17897: $auto$alumacc.cc:485:replace_alu$160391
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17891: $auto$alumacc.cc:485:replace_alu$160402
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17885: $auto$alumacc.cc:485:replace_alu$160407
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17879: $auto$alumacc.cc:485:replace_alu$160418
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17873: $auto$alumacc.cc:485:replace_alu$160423
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17867: $auto$alumacc.cc:485:replace_alu$160434
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17861: $auto$alumacc.cc:485:replace_alu$160439
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17855: $auto$alumacc.cc:485:replace_alu$160450
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17849: $auto$alumacc.cc:485:replace_alu$160455
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17843: $auto$alumacc.cc:485:replace_alu$160460
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17837: $auto$alumacc.cc:485:replace_alu$160465
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17831: $auto$alumacc.cc:485:replace_alu$160470
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17825: $auto$alumacc.cc:485:replace_alu$160475
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17819: $auto$alumacc.cc:485:replace_alu$160480
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17813: $auto$alumacc.cc:485:replace_alu$160485
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17807: $auto$alumacc.cc:485:replace_alu$160490
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17801: $auto$alumacc.cc:485:replace_alu$160495
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17795: $auto$alumacc.cc:485:replace_alu$160500
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17789: $auto$alumacc.cc:485:replace_alu$160505
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17783: $auto$alumacc.cc:485:replace_alu$160510
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17777: $auto$alumacc.cc:485:replace_alu$160515
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17771: $auto$alumacc.cc:485:replace_alu$160520
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17765: $auto$alumacc.cc:485:replace_alu$160525
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17759: $auto$alumacc.cc:485:replace_alu$160530
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17753: $auto$alumacc.cc:485:replace_alu$160535
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17747: $auto$alumacc.cc:485:replace_alu$160540
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17741: $auto$alumacc.cc:485:replace_alu$160545
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17735: $auto$alumacc.cc:485:replace_alu$160550
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17729: $auto$alumacc.cc:485:replace_alu$160555
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17723: $auto$alumacc.cc:485:replace_alu$160560
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17717: $auto$alumacc.cc:485:replace_alu$160565
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17711: $auto$alumacc.cc:485:replace_alu$160570
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17705: $auto$alumacc.cc:485:replace_alu$160575
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17699: $auto$alumacc.cc:485:replace_alu$160580
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17693: $auto$alumacc.cc:485:replace_alu$160585
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17687: $auto$alumacc.cc:485:replace_alu$160590
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17681: $auto$alumacc.cc:485:replace_alu$160595
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17675: $auto$alumacc.cc:485:replace_alu$160600
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17669: $auto$alumacc.cc:485:replace_alu$160605
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17663: $auto$alumacc.cc:485:replace_alu$160610
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17657: $auto$alumacc.cc:485:replace_alu$160615
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17651: $auto$alumacc.cc:485:replace_alu$160620
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17645: $auto$alumacc.cc:485:replace_alu$160625
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17639: $auto$alumacc.cc:485:replace_alu$160630
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17633: $auto$alumacc.cc:485:replace_alu$160635
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17627: $auto$alumacc.cc:485:replace_alu$160640
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17621: $auto$alumacc.cc:485:replace_alu$160645
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17615: $auto$alumacc.cc:485:replace_alu$160650
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17609: $auto$alumacc.cc:485:replace_alu$160655
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17603: $auto$alumacc.cc:485:replace_alu$160660
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17597: $auto$alumacc.cc:485:replace_alu$160665
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17591: $auto$alumacc.cc:485:replace_alu$160670
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17585: $auto$alumacc.cc:485:replace_alu$160675
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17579: $auto$alumacc.cc:485:replace_alu$160680
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17573: $auto$alumacc.cc:485:replace_alu$160685
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17567: $auto$alumacc.cc:485:replace_alu$160690
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17561: $auto$alumacc.cc:485:replace_alu$160695
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17555: $auto$alumacc.cc:485:replace_alu$160700
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17549: $auto$alumacc.cc:485:replace_alu$160705
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17543: $auto$alumacc.cc:485:replace_alu$160710
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17537: $auto$alumacc.cc:485:replace_alu$160715
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17531: $auto$alumacc.cc:485:replace_alu$160720
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17525: $auto$alumacc.cc:485:replace_alu$160725
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17519: $auto$alumacc.cc:485:replace_alu$160730
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17513: $auto$alumacc.cc:485:replace_alu$160735
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17507: $auto$alumacc.cc:485:replace_alu$160740
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17501: $auto$alumacc.cc:485:replace_alu$160745
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17495: $auto$alumacc.cc:485:replace_alu$160750
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17489: $auto$alumacc.cc:485:replace_alu$160755
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17483: $auto$alumacc.cc:485:replace_alu$160760
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17477: $auto$alumacc.cc:485:replace_alu$160765
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17471: $auto$alumacc.cc:485:replace_alu$160770
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17461: $auto$alumacc.cc:485:replace_alu$160775
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17455: $auto$alumacc.cc:485:replace_alu$160786
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17449: $auto$alumacc.cc:485:replace_alu$160791
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17443: $auto$alumacc.cc:485:replace_alu$160802
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17437: $auto$alumacc.cc:485:replace_alu$160807
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17431: $auto$alumacc.cc:485:replace_alu$160818
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17425: $auto$alumacc.cc:485:replace_alu$160823
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17419: $auto$alumacc.cc:485:replace_alu$160834
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17413: $auto$alumacc.cc:485:replace_alu$160839
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17407: $auto$alumacc.cc:485:replace_alu$160850
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17401: $auto$alumacc.cc:485:replace_alu$160855
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17395: $auto$alumacc.cc:485:replace_alu$160866
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17389: $auto$alumacc.cc:485:replace_alu$160871
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17383: $auto$alumacc.cc:485:replace_alu$160882
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17377: $auto$alumacc.cc:485:replace_alu$160887
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17371: $auto$alumacc.cc:485:replace_alu$160898
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17365: $auto$alumacc.cc:485:replace_alu$160903
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17359: $auto$alumacc.cc:485:replace_alu$160908
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17353: $auto$alumacc.cc:485:replace_alu$160913
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17347: $auto$alumacc.cc:485:replace_alu$160918
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17341: $auto$alumacc.cc:485:replace_alu$160923
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17335: $auto$alumacc.cc:485:replace_alu$160928
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17329: $auto$alumacc.cc:485:replace_alu$160933
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17323: $auto$alumacc.cc:485:replace_alu$160938
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17317: $auto$alumacc.cc:485:replace_alu$160943
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17311: $auto$alumacc.cc:485:replace_alu$160948
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17305: $auto$alumacc.cc:485:replace_alu$160953
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17299: $auto$alumacc.cc:485:replace_alu$160958
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17293: $auto$alumacc.cc:485:replace_alu$160963
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17287: $auto$alumacc.cc:485:replace_alu$160968
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17281: $auto$alumacc.cc:485:replace_alu$160973
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17275: $auto$alumacc.cc:485:replace_alu$160978
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17269: $auto$alumacc.cc:485:replace_alu$160983
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17263: $auto$alumacc.cc:485:replace_alu$160988
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17257: $auto$alumacc.cc:485:replace_alu$160993
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17251: $auto$alumacc.cc:485:replace_alu$160998
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17245: $auto$alumacc.cc:485:replace_alu$161003
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17239: $auto$alumacc.cc:485:replace_alu$161008
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17233: $auto$alumacc.cc:485:replace_alu$161013
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17227: $auto$alumacc.cc:485:replace_alu$161018
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17221: $auto$alumacc.cc:485:replace_alu$161023
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17215: $auto$alumacc.cc:485:replace_alu$161028
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17209: $auto$alumacc.cc:485:replace_alu$161033
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17203: $auto$alumacc.cc:485:replace_alu$161038
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17197: $auto$alumacc.cc:485:replace_alu$161043
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17191: $auto$alumacc.cc:485:replace_alu$161048
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17185: $auto$alumacc.cc:485:replace_alu$161053
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17179: $auto$alumacc.cc:485:replace_alu$161058
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17173: $auto$alumacc.cc:485:replace_alu$161063
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17167: $auto$alumacc.cc:485:replace_alu$161068
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17161: $auto$alumacc.cc:485:replace_alu$161073
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17155: $auto$alumacc.cc:485:replace_alu$161078
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17149: $auto$alumacc.cc:485:replace_alu$161083
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17143: $auto$alumacc.cc:485:replace_alu$161088
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17137: $auto$alumacc.cc:485:replace_alu$161093
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17131: $auto$alumacc.cc:485:replace_alu$161098
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17125: $auto$alumacc.cc:485:replace_alu$161103
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17119: $auto$alumacc.cc:485:replace_alu$161108
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17113: $auto$alumacc.cc:485:replace_alu$161113
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17107: $auto$alumacc.cc:485:replace_alu$161118
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17101: $auto$alumacc.cc:485:replace_alu$161123
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17095: $auto$alumacc.cc:485:replace_alu$161128
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17089: $auto$alumacc.cc:485:replace_alu$161133
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17083: $auto$alumacc.cc:485:replace_alu$161138
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17077: $auto$alumacc.cc:485:replace_alu$161143
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17071: $auto$alumacc.cc:485:replace_alu$161148
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17065: $auto$alumacc.cc:485:replace_alu$161153
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17059: $auto$alumacc.cc:485:replace_alu$161158
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17053: $auto$alumacc.cc:485:replace_alu$161163
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17047: $auto$alumacc.cc:485:replace_alu$161168
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17041: $auto$alumacc.cc:485:replace_alu$161173
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17035: $auto$alumacc.cc:485:replace_alu$161178
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17029: $auto$alumacc.cc:485:replace_alu$161183
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17023: $auto$alumacc.cc:485:replace_alu$161188
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17017: $auto$alumacc.cc:485:replace_alu$161193
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17011: $auto$alumacc.cc:485:replace_alu$161198
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$17005: $auto$alumacc.cc:485:replace_alu$161203
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16999: $auto$alumacc.cc:485:replace_alu$161208
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16993: $auto$alumacc.cc:485:replace_alu$161213
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16987: $auto$alumacc.cc:485:replace_alu$161218
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16977: $auto$alumacc.cc:485:replace_alu$161223
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16971: $auto$alumacc.cc:485:replace_alu$161234
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16965: $auto$alumacc.cc:485:replace_alu$161239
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16959: $auto$alumacc.cc:485:replace_alu$161250
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16953: $auto$alumacc.cc:485:replace_alu$161255
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16947: $auto$alumacc.cc:485:replace_alu$161266
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16941: $auto$alumacc.cc:485:replace_alu$161271
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16935: $auto$alumacc.cc:485:replace_alu$161282
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16929: $auto$alumacc.cc:485:replace_alu$161287
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16923: $auto$alumacc.cc:485:replace_alu$161298
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16917: $auto$alumacc.cc:485:replace_alu$161303
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16911: $auto$alumacc.cc:485:replace_alu$161314
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16905: $auto$alumacc.cc:485:replace_alu$161319
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16899: $auto$alumacc.cc:485:replace_alu$161330
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16893: $auto$alumacc.cc:485:replace_alu$161335
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16887: $auto$alumacc.cc:485:replace_alu$161346
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16881: $auto$alumacc.cc:485:replace_alu$161351
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16875: $auto$alumacc.cc:485:replace_alu$161356
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16869: $auto$alumacc.cc:485:replace_alu$161361
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16863: $auto$alumacc.cc:485:replace_alu$161366
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16857: $auto$alumacc.cc:485:replace_alu$161371
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16851: $auto$alumacc.cc:485:replace_alu$161376
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16845: $auto$alumacc.cc:485:replace_alu$161381
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16839: $auto$alumacc.cc:485:replace_alu$161386
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16833: $auto$alumacc.cc:485:replace_alu$161391
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16827: $auto$alumacc.cc:485:replace_alu$161396
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16821: $auto$alumacc.cc:485:replace_alu$161401
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16815: $auto$alumacc.cc:485:replace_alu$161406
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16809: $auto$alumacc.cc:485:replace_alu$161411
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16803: $auto$alumacc.cc:485:replace_alu$161416
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16797: $auto$alumacc.cc:485:replace_alu$161421
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16791: $auto$alumacc.cc:485:replace_alu$161426
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16785: $auto$alumacc.cc:485:replace_alu$161431
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16779: $auto$alumacc.cc:485:replace_alu$161436
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16773: $auto$alumacc.cc:485:replace_alu$161441
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16767: $auto$alumacc.cc:485:replace_alu$161446
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16761: $auto$alumacc.cc:485:replace_alu$161451
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16755: $auto$alumacc.cc:485:replace_alu$161456
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16749: $auto$alumacc.cc:485:replace_alu$161461
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16743: $auto$alumacc.cc:485:replace_alu$161466
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16737: $auto$alumacc.cc:485:replace_alu$161471
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16731: $auto$alumacc.cc:485:replace_alu$161476
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16725: $auto$alumacc.cc:485:replace_alu$161481
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16719: $auto$alumacc.cc:485:replace_alu$161486
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16713: $auto$alumacc.cc:485:replace_alu$161491
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16707: $auto$alumacc.cc:485:replace_alu$161496
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16701: $auto$alumacc.cc:485:replace_alu$161501
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16695: $auto$alumacc.cc:485:replace_alu$161506
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16689: $auto$alumacc.cc:485:replace_alu$161511
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16683: $auto$alumacc.cc:485:replace_alu$161516
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16677: $auto$alumacc.cc:485:replace_alu$161521
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16671: $auto$alumacc.cc:485:replace_alu$161526
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16665: $auto$alumacc.cc:485:replace_alu$161531
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16659: $auto$alumacc.cc:485:replace_alu$161536
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16653: $auto$alumacc.cc:485:replace_alu$161541
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16647: $auto$alumacc.cc:485:replace_alu$161546
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16641: $auto$alumacc.cc:485:replace_alu$161551
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16635: $auto$alumacc.cc:485:replace_alu$161556
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16629: $auto$alumacc.cc:485:replace_alu$161561
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16623: $auto$alumacc.cc:485:replace_alu$161566
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16617: $auto$alumacc.cc:485:replace_alu$161571
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16611: $auto$alumacc.cc:485:replace_alu$161576
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16605: $auto$alumacc.cc:485:replace_alu$161581
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16599: $auto$alumacc.cc:485:replace_alu$161586
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16593: $auto$alumacc.cc:485:replace_alu$161591
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16587: $auto$alumacc.cc:485:replace_alu$161596
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16581: $auto$alumacc.cc:485:replace_alu$161601
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16575: $auto$alumacc.cc:485:replace_alu$161606
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16569: $auto$alumacc.cc:485:replace_alu$161611
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16563: $auto$alumacc.cc:485:replace_alu$161616
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16557: $auto$alumacc.cc:485:replace_alu$161621
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16551: $auto$alumacc.cc:485:replace_alu$161626
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16545: $auto$alumacc.cc:485:replace_alu$161631
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16539: $auto$alumacc.cc:485:replace_alu$161636
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16533: $auto$alumacc.cc:485:replace_alu$161641
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16527: $auto$alumacc.cc:485:replace_alu$161646
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16521: $auto$alumacc.cc:485:replace_alu$161651
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16515: $auto$alumacc.cc:485:replace_alu$161656
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16509: $auto$alumacc.cc:485:replace_alu$161661
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16503: $auto$alumacc.cc:485:replace_alu$161666
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16493: $auto$alumacc.cc:485:replace_alu$161671
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16487: $auto$alumacc.cc:485:replace_alu$161682
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16481: $auto$alumacc.cc:485:replace_alu$161687
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16475: $auto$alumacc.cc:485:replace_alu$161698
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16469: $auto$alumacc.cc:485:replace_alu$161703
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16463: $auto$alumacc.cc:485:replace_alu$161714
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16457: $auto$alumacc.cc:485:replace_alu$161719
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16451: $auto$alumacc.cc:485:replace_alu$161730
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16445: $auto$alumacc.cc:485:replace_alu$161735
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16439: $auto$alumacc.cc:485:replace_alu$161746
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16433: $auto$alumacc.cc:485:replace_alu$161751
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16427: $auto$alumacc.cc:485:replace_alu$161762
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16421: $auto$alumacc.cc:485:replace_alu$161767
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16415: $auto$alumacc.cc:485:replace_alu$161778
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16409: $auto$alumacc.cc:485:replace_alu$161783
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16403: $auto$alumacc.cc:485:replace_alu$161794
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16397: $auto$alumacc.cc:485:replace_alu$161799
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16391: $auto$alumacc.cc:485:replace_alu$161804
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16385: $auto$alumacc.cc:485:replace_alu$161809
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16379: $auto$alumacc.cc:485:replace_alu$161814
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16373: $auto$alumacc.cc:485:replace_alu$161819
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16367: $auto$alumacc.cc:485:replace_alu$161824
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16361: $auto$alumacc.cc:485:replace_alu$161829
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16355: $auto$alumacc.cc:485:replace_alu$161834
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16349: $auto$alumacc.cc:485:replace_alu$161839
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16343: $auto$alumacc.cc:485:replace_alu$161844
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16337: $auto$alumacc.cc:485:replace_alu$161849
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16331: $auto$alumacc.cc:485:replace_alu$161854
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16325: $auto$alumacc.cc:485:replace_alu$161859
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16319: $auto$alumacc.cc:485:replace_alu$161864
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16313: $auto$alumacc.cc:485:replace_alu$161869
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16307: $auto$alumacc.cc:485:replace_alu$161874
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16301: $auto$alumacc.cc:485:replace_alu$161879
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16295: $auto$alumacc.cc:485:replace_alu$161884
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16289: $auto$alumacc.cc:485:replace_alu$161889
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16283: $auto$alumacc.cc:485:replace_alu$161894
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16277: $auto$alumacc.cc:485:replace_alu$161899
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16271: $auto$alumacc.cc:485:replace_alu$161904
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16265: $auto$alumacc.cc:485:replace_alu$161909
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16259: $auto$alumacc.cc:485:replace_alu$161914
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16253: $auto$alumacc.cc:485:replace_alu$161919
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16247: $auto$alumacc.cc:485:replace_alu$161924
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16241: $auto$alumacc.cc:485:replace_alu$161929
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16235: $auto$alumacc.cc:485:replace_alu$161934
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16229: $auto$alumacc.cc:485:replace_alu$161939
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16223: $auto$alumacc.cc:485:replace_alu$161944
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16217: $auto$alumacc.cc:485:replace_alu$161949
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16211: $auto$alumacc.cc:485:replace_alu$161954
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16205: $auto$alumacc.cc:485:replace_alu$161959
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16199: $auto$alumacc.cc:485:replace_alu$161964
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16193: $auto$alumacc.cc:485:replace_alu$161969
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16187: $auto$alumacc.cc:485:replace_alu$161974
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16181: $auto$alumacc.cc:485:replace_alu$161979
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16175: $auto$alumacc.cc:485:replace_alu$161984
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16169: $auto$alumacc.cc:485:replace_alu$161989
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16163: $auto$alumacc.cc:485:replace_alu$161994
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16157: $auto$alumacc.cc:485:replace_alu$161999
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16151: $auto$alumacc.cc:485:replace_alu$162004
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16145: $auto$alumacc.cc:485:replace_alu$162009
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16139: $auto$alumacc.cc:485:replace_alu$162014
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16133: $auto$alumacc.cc:485:replace_alu$162019
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16127: $auto$alumacc.cc:485:replace_alu$162024
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16121: $auto$alumacc.cc:485:replace_alu$162029
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16115: $auto$alumacc.cc:485:replace_alu$162034
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16109: $auto$alumacc.cc:485:replace_alu$162039
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16103: $auto$alumacc.cc:485:replace_alu$162044
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16097: $auto$alumacc.cc:485:replace_alu$162049
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16091: $auto$alumacc.cc:485:replace_alu$162054
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16085: $auto$alumacc.cc:485:replace_alu$162059
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16079: $auto$alumacc.cc:485:replace_alu$162064
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16073: $auto$alumacc.cc:485:replace_alu$162069
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16067: $auto$alumacc.cc:485:replace_alu$162074
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16061: $auto$alumacc.cc:485:replace_alu$162079
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16055: $auto$alumacc.cc:485:replace_alu$162084
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16049: $auto$alumacc.cc:485:replace_alu$162089
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16043: $auto$alumacc.cc:485:replace_alu$162094
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16037: $auto$alumacc.cc:485:replace_alu$162099
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16031: $auto$alumacc.cc:485:replace_alu$162104
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16025: $auto$alumacc.cc:485:replace_alu$162109
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16019: $auto$alumacc.cc:485:replace_alu$162114
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16009: $auto$alumacc.cc:485:replace_alu$162119
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$16003: $auto$alumacc.cc:485:replace_alu$162130
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15997: $auto$alumacc.cc:485:replace_alu$162135
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15991: $auto$alumacc.cc:485:replace_alu$162146
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15985: $auto$alumacc.cc:485:replace_alu$162151
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15979: $auto$alumacc.cc:485:replace_alu$162162
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15973: $auto$alumacc.cc:485:replace_alu$162167
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15967: $auto$alumacc.cc:485:replace_alu$162178
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15961: $auto$alumacc.cc:485:replace_alu$162183
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15955: $auto$alumacc.cc:485:replace_alu$162194
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15949: $auto$alumacc.cc:485:replace_alu$162199
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15943: $auto$alumacc.cc:485:replace_alu$162210
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15937: $auto$alumacc.cc:485:replace_alu$162215
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15931: $auto$alumacc.cc:485:replace_alu$162226
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15925: $auto$alumacc.cc:485:replace_alu$162231
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15919: $auto$alumacc.cc:485:replace_alu$162242
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15913: $auto$alumacc.cc:485:replace_alu$162247
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15907: $auto$alumacc.cc:485:replace_alu$162252
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15901: $auto$alumacc.cc:485:replace_alu$162257
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15895: $auto$alumacc.cc:485:replace_alu$162262
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15889: $auto$alumacc.cc:485:replace_alu$162267
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15883: $auto$alumacc.cc:485:replace_alu$162272
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15877: $auto$alumacc.cc:485:replace_alu$162277
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15871: $auto$alumacc.cc:485:replace_alu$162282
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15865: $auto$alumacc.cc:485:replace_alu$162287
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15859: $auto$alumacc.cc:485:replace_alu$162292
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15853: $auto$alumacc.cc:485:replace_alu$162297
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15847: $auto$alumacc.cc:485:replace_alu$162302
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15841: $auto$alumacc.cc:485:replace_alu$162307
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15835: $auto$alumacc.cc:485:replace_alu$162312
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15829: $auto$alumacc.cc:485:replace_alu$162317
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15823: $auto$alumacc.cc:485:replace_alu$162322
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15817: $auto$alumacc.cc:485:replace_alu$162327
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15811: $auto$alumacc.cc:485:replace_alu$162332
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15805: $auto$alumacc.cc:485:replace_alu$162337
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15799: $auto$alumacc.cc:485:replace_alu$162342
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15793: $auto$alumacc.cc:485:replace_alu$162347
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15787: $auto$alumacc.cc:485:replace_alu$162352
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15781: $auto$alumacc.cc:485:replace_alu$162357
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15775: $auto$alumacc.cc:485:replace_alu$162362
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15769: $auto$alumacc.cc:485:replace_alu$162367
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15763: $auto$alumacc.cc:485:replace_alu$162372
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15757: $auto$alumacc.cc:485:replace_alu$162377
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15751: $auto$alumacc.cc:485:replace_alu$162382
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15745: $auto$alumacc.cc:485:replace_alu$162387
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15739: $auto$alumacc.cc:485:replace_alu$162392
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15733: $auto$alumacc.cc:485:replace_alu$162397
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15727: $auto$alumacc.cc:485:replace_alu$162402
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15721: $auto$alumacc.cc:485:replace_alu$162407
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15715: $auto$alumacc.cc:485:replace_alu$162412
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15709: $auto$alumacc.cc:485:replace_alu$162417
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15703: $auto$alumacc.cc:485:replace_alu$162422
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15697: $auto$alumacc.cc:485:replace_alu$162427
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15691: $auto$alumacc.cc:485:replace_alu$162432
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15685: $auto$alumacc.cc:485:replace_alu$162437
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15679: $auto$alumacc.cc:485:replace_alu$162442
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15673: $auto$alumacc.cc:485:replace_alu$162447
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15667: $auto$alumacc.cc:485:replace_alu$162452
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15661: $auto$alumacc.cc:485:replace_alu$162457
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15655: $auto$alumacc.cc:485:replace_alu$162462
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15649: $auto$alumacc.cc:485:replace_alu$162467
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15643: $auto$alumacc.cc:485:replace_alu$162472
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15637: $auto$alumacc.cc:485:replace_alu$162477
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15631: $auto$alumacc.cc:485:replace_alu$162482
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15625: $auto$alumacc.cc:485:replace_alu$162487
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15619: $auto$alumacc.cc:485:replace_alu$162492
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15613: $auto$alumacc.cc:485:replace_alu$162497
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15607: $auto$alumacc.cc:485:replace_alu$162502
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15601: $auto$alumacc.cc:485:replace_alu$162507
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15595: $auto$alumacc.cc:485:replace_alu$162512
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15589: $auto$alumacc.cc:485:replace_alu$162517
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15583: $auto$alumacc.cc:485:replace_alu$162522
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15577: $auto$alumacc.cc:485:replace_alu$162527
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15571: $auto$alumacc.cc:485:replace_alu$162532
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15565: $auto$alumacc.cc:485:replace_alu$162537
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15559: $auto$alumacc.cc:485:replace_alu$162542
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15553: $auto$alumacc.cc:485:replace_alu$162547
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15547: $auto$alumacc.cc:485:replace_alu$162552
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15541: $auto$alumacc.cc:485:replace_alu$162557
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15535: $auto$alumacc.cc:485:replace_alu$162562
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15525: $auto$alumacc.cc:485:replace_alu$162567
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15519: $auto$alumacc.cc:485:replace_alu$162578
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15513: $auto$alumacc.cc:485:replace_alu$162583
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15507: $auto$alumacc.cc:485:replace_alu$162594
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15501: $auto$alumacc.cc:485:replace_alu$162599
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15495: $auto$alumacc.cc:485:replace_alu$162610
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15489: $auto$alumacc.cc:485:replace_alu$162615
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15483: $auto$alumacc.cc:485:replace_alu$162626
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15477: $auto$alumacc.cc:485:replace_alu$162631
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15471: $auto$alumacc.cc:485:replace_alu$162642
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15465: $auto$alumacc.cc:485:replace_alu$162647
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15459: $auto$alumacc.cc:485:replace_alu$162658
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15453: $auto$alumacc.cc:485:replace_alu$162663
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15447: $auto$alumacc.cc:485:replace_alu$162674
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15441: $auto$alumacc.cc:485:replace_alu$162679
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15435: $auto$alumacc.cc:485:replace_alu$162690
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15429: $auto$alumacc.cc:485:replace_alu$162695
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15423: $auto$alumacc.cc:485:replace_alu$162700
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15417: $auto$alumacc.cc:485:replace_alu$162705
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15411: $auto$alumacc.cc:485:replace_alu$162710
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15405: $auto$alumacc.cc:485:replace_alu$162715
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15399: $auto$alumacc.cc:485:replace_alu$162720
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15393: $auto$alumacc.cc:485:replace_alu$162725
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15387: $auto$alumacc.cc:485:replace_alu$162730
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15381: $auto$alumacc.cc:485:replace_alu$162735
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15375: $auto$alumacc.cc:485:replace_alu$162740
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15369: $auto$alumacc.cc:485:replace_alu$162745
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15363: $auto$alumacc.cc:485:replace_alu$162750
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15357: $auto$alumacc.cc:485:replace_alu$162755
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15351: $auto$alumacc.cc:485:replace_alu$162760
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15345: $auto$alumacc.cc:485:replace_alu$162765
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15339: $auto$alumacc.cc:485:replace_alu$162770
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15333: $auto$alumacc.cc:485:replace_alu$162775
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15327: $auto$alumacc.cc:485:replace_alu$162780
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15321: $auto$alumacc.cc:485:replace_alu$162785
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15315: $auto$alumacc.cc:485:replace_alu$162790
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15309: $auto$alumacc.cc:485:replace_alu$162795
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15303: $auto$alumacc.cc:485:replace_alu$162800
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15297: $auto$alumacc.cc:485:replace_alu$162805
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15291: $auto$alumacc.cc:485:replace_alu$162810
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15285: $auto$alumacc.cc:485:replace_alu$162815
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15279: $auto$alumacc.cc:485:replace_alu$162820
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15273: $auto$alumacc.cc:485:replace_alu$162825
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15267: $auto$alumacc.cc:485:replace_alu$162830
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15261: $auto$alumacc.cc:485:replace_alu$162835
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15255: $auto$alumacc.cc:485:replace_alu$162840
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15249: $auto$alumacc.cc:485:replace_alu$162845
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15243: $auto$alumacc.cc:485:replace_alu$162850
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15237: $auto$alumacc.cc:485:replace_alu$162855
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15231: $auto$alumacc.cc:485:replace_alu$162860
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15225: $auto$alumacc.cc:485:replace_alu$162865
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15219: $auto$alumacc.cc:485:replace_alu$162870
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15213: $auto$alumacc.cc:485:replace_alu$162875
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15207: $auto$alumacc.cc:485:replace_alu$162880
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15201: $auto$alumacc.cc:485:replace_alu$162885
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15195: $auto$alumacc.cc:485:replace_alu$162890
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15189: $auto$alumacc.cc:485:replace_alu$162895
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15183: $auto$alumacc.cc:485:replace_alu$162900
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15177: $auto$alumacc.cc:485:replace_alu$162905
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15171: $auto$alumacc.cc:485:replace_alu$162910
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15165: $auto$alumacc.cc:485:replace_alu$162915
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15159: $auto$alumacc.cc:485:replace_alu$162920
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15153: $auto$alumacc.cc:485:replace_alu$162925
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15147: $auto$alumacc.cc:485:replace_alu$162930
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15141: $auto$alumacc.cc:485:replace_alu$162935
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15135: $auto$alumacc.cc:485:replace_alu$162940
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15129: $auto$alumacc.cc:485:replace_alu$162945
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15123: $auto$alumacc.cc:485:replace_alu$162950
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15117: $auto$alumacc.cc:485:replace_alu$162955
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15111: $auto$alumacc.cc:485:replace_alu$162960
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15105: $auto$alumacc.cc:485:replace_alu$162965
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15099: $auto$alumacc.cc:485:replace_alu$162970
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15093: $auto$alumacc.cc:485:replace_alu$162975
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15087: $auto$alumacc.cc:485:replace_alu$162980
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15081: $auto$alumacc.cc:485:replace_alu$162985
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15075: $auto$alumacc.cc:485:replace_alu$162990
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15069: $auto$alumacc.cc:485:replace_alu$162995
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15063: $auto$alumacc.cc:485:replace_alu$163000
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15057: $auto$alumacc.cc:485:replace_alu$163005
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15051: $auto$alumacc.cc:485:replace_alu$163010
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15041: $auto$alumacc.cc:485:replace_alu$163015
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15035: $auto$alumacc.cc:485:replace_alu$163026
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15029: $auto$alumacc.cc:485:replace_alu$163031
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15023: $auto$alumacc.cc:485:replace_alu$163042
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15017: $auto$alumacc.cc:485:replace_alu$163047
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15011: $auto$alumacc.cc:485:replace_alu$163058
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$15005: $auto$alumacc.cc:485:replace_alu$163063
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14999: $auto$alumacc.cc:485:replace_alu$163074
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14993: $auto$alumacc.cc:485:replace_alu$163079
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14987: $auto$alumacc.cc:485:replace_alu$163090
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14981: $auto$alumacc.cc:485:replace_alu$163095
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14975: $auto$alumacc.cc:485:replace_alu$163106
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14969: $auto$alumacc.cc:485:replace_alu$163111
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14963: $auto$alumacc.cc:485:replace_alu$163122
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14957: $auto$alumacc.cc:485:replace_alu$163127
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14951: $auto$alumacc.cc:485:replace_alu$163138
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14945: $auto$alumacc.cc:485:replace_alu$163143
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14939: $auto$alumacc.cc:485:replace_alu$163148
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14933: $auto$alumacc.cc:485:replace_alu$163153
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14927: $auto$alumacc.cc:485:replace_alu$163158
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14921: $auto$alumacc.cc:485:replace_alu$163163
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14915: $auto$alumacc.cc:485:replace_alu$163168
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14909: $auto$alumacc.cc:485:replace_alu$163173
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14903: $auto$alumacc.cc:485:replace_alu$163178
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14897: $auto$alumacc.cc:485:replace_alu$163183
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14891: $auto$alumacc.cc:485:replace_alu$163188
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14885: $auto$alumacc.cc:485:replace_alu$163193
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14879: $auto$alumacc.cc:485:replace_alu$163198
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14873: $auto$alumacc.cc:485:replace_alu$163203
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14867: $auto$alumacc.cc:485:replace_alu$163208
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14861: $auto$alumacc.cc:485:replace_alu$163213
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14855: $auto$alumacc.cc:485:replace_alu$163218
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14849: $auto$alumacc.cc:485:replace_alu$163223
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14843: $auto$alumacc.cc:485:replace_alu$163228
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14837: $auto$alumacc.cc:485:replace_alu$163233
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14831: $auto$alumacc.cc:485:replace_alu$163238
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14825: $auto$alumacc.cc:485:replace_alu$163243
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14819: $auto$alumacc.cc:485:replace_alu$163248
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14813: $auto$alumacc.cc:485:replace_alu$163253
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14807: $auto$alumacc.cc:485:replace_alu$163258
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14801: $auto$alumacc.cc:485:replace_alu$163263
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14795: $auto$alumacc.cc:485:replace_alu$163268
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14789: $auto$alumacc.cc:485:replace_alu$163273
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14783: $auto$alumacc.cc:485:replace_alu$163278
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14777: $auto$alumacc.cc:485:replace_alu$163283
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14771: $auto$alumacc.cc:485:replace_alu$163288
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14765: $auto$alumacc.cc:485:replace_alu$163293
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14759: $auto$alumacc.cc:485:replace_alu$163298
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14753: $auto$alumacc.cc:485:replace_alu$163303
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14747: $auto$alumacc.cc:485:replace_alu$163308
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14741: $auto$alumacc.cc:485:replace_alu$163313
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14735: $auto$alumacc.cc:485:replace_alu$163318
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14729: $auto$alumacc.cc:485:replace_alu$163323
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14723: $auto$alumacc.cc:485:replace_alu$163328
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14717: $auto$alumacc.cc:485:replace_alu$163333
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14711: $auto$alumacc.cc:485:replace_alu$163338
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14705: $auto$alumacc.cc:485:replace_alu$163343
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14699: $auto$alumacc.cc:485:replace_alu$163348
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14693: $auto$alumacc.cc:485:replace_alu$163353
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14687: $auto$alumacc.cc:485:replace_alu$163358
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14681: $auto$alumacc.cc:485:replace_alu$163363
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14675: $auto$alumacc.cc:485:replace_alu$163368
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14669: $auto$alumacc.cc:485:replace_alu$163373
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14663: $auto$alumacc.cc:485:replace_alu$163378
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14657: $auto$alumacc.cc:485:replace_alu$163383
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14651: $auto$alumacc.cc:485:replace_alu$163388
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14645: $auto$alumacc.cc:485:replace_alu$163393
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14639: $auto$alumacc.cc:485:replace_alu$163398
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14633: $auto$alumacc.cc:485:replace_alu$163403
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14627: $auto$alumacc.cc:485:replace_alu$163408
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14621: $auto$alumacc.cc:485:replace_alu$163413
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14615: $auto$alumacc.cc:485:replace_alu$163418
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14609: $auto$alumacc.cc:485:replace_alu$163423
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14603: $auto$alumacc.cc:485:replace_alu$163428
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14597: $auto$alumacc.cc:485:replace_alu$163433
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14591: $auto$alumacc.cc:485:replace_alu$163438
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14585: $auto$alumacc.cc:485:replace_alu$163443
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14579: $auto$alumacc.cc:485:replace_alu$163448
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14573: $auto$alumacc.cc:485:replace_alu$163453
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14567: $auto$alumacc.cc:485:replace_alu$163458
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14557: $auto$alumacc.cc:485:replace_alu$163463
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14551: $auto$alumacc.cc:485:replace_alu$163474
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14545: $auto$alumacc.cc:485:replace_alu$163479
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14539: $auto$alumacc.cc:485:replace_alu$163490
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14533: $auto$alumacc.cc:485:replace_alu$163495
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14527: $auto$alumacc.cc:485:replace_alu$163506
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14521: $auto$alumacc.cc:485:replace_alu$163511
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14515: $auto$alumacc.cc:485:replace_alu$163522
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14509: $auto$alumacc.cc:485:replace_alu$163527
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14503: $auto$alumacc.cc:485:replace_alu$163538
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14497: $auto$alumacc.cc:485:replace_alu$163543
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14491: $auto$alumacc.cc:485:replace_alu$163554
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14485: $auto$alumacc.cc:485:replace_alu$163559
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14479: $auto$alumacc.cc:485:replace_alu$163570
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14473: $auto$alumacc.cc:485:replace_alu$163575
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14467: $auto$alumacc.cc:485:replace_alu$163586
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14461: $auto$alumacc.cc:485:replace_alu$163591
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14455: $auto$alumacc.cc:485:replace_alu$163596
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14449: $auto$alumacc.cc:485:replace_alu$163601
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14443: $auto$alumacc.cc:485:replace_alu$163606
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14437: $auto$alumacc.cc:485:replace_alu$163611
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14431: $auto$alumacc.cc:485:replace_alu$163616
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14425: $auto$alumacc.cc:485:replace_alu$163621
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14419: $auto$alumacc.cc:485:replace_alu$163626
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14413: $auto$alumacc.cc:485:replace_alu$163631
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14407: $auto$alumacc.cc:485:replace_alu$163636
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14401: $auto$alumacc.cc:485:replace_alu$163641
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14395: $auto$alumacc.cc:485:replace_alu$163646
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14389: $auto$alumacc.cc:485:replace_alu$163651
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14383: $auto$alumacc.cc:485:replace_alu$163656
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14377: $auto$alumacc.cc:485:replace_alu$163661
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14371: $auto$alumacc.cc:485:replace_alu$163666
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14365: $auto$alumacc.cc:485:replace_alu$163671
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14359: $auto$alumacc.cc:485:replace_alu$163676
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14353: $auto$alumacc.cc:485:replace_alu$163681
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14347: $auto$alumacc.cc:485:replace_alu$163686
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14341: $auto$alumacc.cc:485:replace_alu$163691
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14335: $auto$alumacc.cc:485:replace_alu$163696
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14329: $auto$alumacc.cc:485:replace_alu$163701
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14323: $auto$alumacc.cc:485:replace_alu$163706
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14317: $auto$alumacc.cc:485:replace_alu$163711
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14311: $auto$alumacc.cc:485:replace_alu$163716
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14305: $auto$alumacc.cc:485:replace_alu$163721
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14299: $auto$alumacc.cc:485:replace_alu$163726
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14293: $auto$alumacc.cc:485:replace_alu$163731
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14287: $auto$alumacc.cc:485:replace_alu$163736
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14281: $auto$alumacc.cc:485:replace_alu$163741
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14275: $auto$alumacc.cc:485:replace_alu$163746
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14269: $auto$alumacc.cc:485:replace_alu$163751
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14263: $auto$alumacc.cc:485:replace_alu$163756
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14257: $auto$alumacc.cc:485:replace_alu$163761
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14251: $auto$alumacc.cc:485:replace_alu$163766
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14245: $auto$alumacc.cc:485:replace_alu$163771
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14239: $auto$alumacc.cc:485:replace_alu$163776
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14233: $auto$alumacc.cc:485:replace_alu$163781
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14227: $auto$alumacc.cc:485:replace_alu$163786
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14221: $auto$alumacc.cc:485:replace_alu$163791
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14215: $auto$alumacc.cc:485:replace_alu$163796
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14209: $auto$alumacc.cc:485:replace_alu$163801
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14203: $auto$alumacc.cc:485:replace_alu$163806
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14197: $auto$alumacc.cc:485:replace_alu$163811
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14191: $auto$alumacc.cc:485:replace_alu$163816
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14185: $auto$alumacc.cc:485:replace_alu$163821
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14179: $auto$alumacc.cc:485:replace_alu$163826
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14173: $auto$alumacc.cc:485:replace_alu$163831
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14167: $auto$alumacc.cc:485:replace_alu$163836
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14161: $auto$alumacc.cc:485:replace_alu$163841
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14155: $auto$alumacc.cc:485:replace_alu$163846
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14149: $auto$alumacc.cc:485:replace_alu$163851
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14143: $auto$alumacc.cc:485:replace_alu$163856
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14137: $auto$alumacc.cc:485:replace_alu$163861
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14131: $auto$alumacc.cc:485:replace_alu$163866
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14125: $auto$alumacc.cc:485:replace_alu$163871
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14119: $auto$alumacc.cc:485:replace_alu$163876
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14113: $auto$alumacc.cc:485:replace_alu$163881
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14107: $auto$alumacc.cc:485:replace_alu$163886
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14101: $auto$alumacc.cc:485:replace_alu$163891
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14095: $auto$alumacc.cc:485:replace_alu$163896
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14089: $auto$alumacc.cc:485:replace_alu$163901
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14083: $auto$alumacc.cc:485:replace_alu$163906
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14073: $auto$alumacc.cc:485:replace_alu$163911
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14067: $auto$alumacc.cc:485:replace_alu$163922
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14061: $auto$alumacc.cc:485:replace_alu$163927
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14055: $auto$alumacc.cc:485:replace_alu$163938
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14049: $auto$alumacc.cc:485:replace_alu$163943
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14043: $auto$alumacc.cc:485:replace_alu$163954
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14037: $auto$alumacc.cc:485:replace_alu$163959
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14031: $auto$alumacc.cc:485:replace_alu$163970
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14025: $auto$alumacc.cc:485:replace_alu$163975
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14019: $auto$alumacc.cc:485:replace_alu$163986
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14013: $auto$alumacc.cc:485:replace_alu$163991
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14007: $auto$alumacc.cc:485:replace_alu$164002
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$14001: $auto$alumacc.cc:485:replace_alu$164007
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13995: $auto$alumacc.cc:485:replace_alu$164018
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13989: $auto$alumacc.cc:485:replace_alu$164023
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13983: $auto$alumacc.cc:485:replace_alu$164034
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13977: $auto$alumacc.cc:485:replace_alu$164039
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13971: $auto$alumacc.cc:485:replace_alu$164044
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13965: $auto$alumacc.cc:485:replace_alu$164049
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13959: $auto$alumacc.cc:485:replace_alu$164054
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13953: $auto$alumacc.cc:485:replace_alu$164059
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13947: $auto$alumacc.cc:485:replace_alu$164064
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13941: $auto$alumacc.cc:485:replace_alu$164069
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13935: $auto$alumacc.cc:485:replace_alu$164074
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13929: $auto$alumacc.cc:485:replace_alu$164079
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13923: $auto$alumacc.cc:485:replace_alu$164084
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13917: $auto$alumacc.cc:485:replace_alu$164089
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13911: $auto$alumacc.cc:485:replace_alu$164094
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13905: $auto$alumacc.cc:485:replace_alu$164099
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13899: $auto$alumacc.cc:485:replace_alu$164104
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13893: $auto$alumacc.cc:485:replace_alu$164109
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13887: $auto$alumacc.cc:485:replace_alu$164114
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13881: $auto$alumacc.cc:485:replace_alu$164119
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13875: $auto$alumacc.cc:485:replace_alu$164124
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13869: $auto$alumacc.cc:485:replace_alu$164129
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13863: $auto$alumacc.cc:485:replace_alu$164134
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13857: $auto$alumacc.cc:485:replace_alu$164139
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13851: $auto$alumacc.cc:485:replace_alu$164144
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13845: $auto$alumacc.cc:485:replace_alu$164149
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13839: $auto$alumacc.cc:485:replace_alu$164154
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13833: $auto$alumacc.cc:485:replace_alu$164159
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13827: $auto$alumacc.cc:485:replace_alu$164164
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13821: $auto$alumacc.cc:485:replace_alu$164169
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13815: $auto$alumacc.cc:485:replace_alu$164174
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13809: $auto$alumacc.cc:485:replace_alu$164179
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13803: $auto$alumacc.cc:485:replace_alu$164184
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13797: $auto$alumacc.cc:485:replace_alu$164189
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13791: $auto$alumacc.cc:485:replace_alu$164194
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13785: $auto$alumacc.cc:485:replace_alu$164199
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13779: $auto$alumacc.cc:485:replace_alu$164204
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13773: $auto$alumacc.cc:485:replace_alu$164209
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13767: $auto$alumacc.cc:485:replace_alu$164214
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13761: $auto$alumacc.cc:485:replace_alu$164219
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13755: $auto$alumacc.cc:485:replace_alu$164224
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13749: $auto$alumacc.cc:485:replace_alu$164229
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13743: $auto$alumacc.cc:485:replace_alu$164234
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13737: $auto$alumacc.cc:485:replace_alu$164239
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13731: $auto$alumacc.cc:485:replace_alu$164244
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13725: $auto$alumacc.cc:485:replace_alu$164249
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13719: $auto$alumacc.cc:485:replace_alu$164254
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13713: $auto$alumacc.cc:485:replace_alu$164259
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13707: $auto$alumacc.cc:485:replace_alu$164264
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13701: $auto$alumacc.cc:485:replace_alu$164269
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13695: $auto$alumacc.cc:485:replace_alu$164274
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13689: $auto$alumacc.cc:485:replace_alu$164279
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13683: $auto$alumacc.cc:485:replace_alu$164284
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13677: $auto$alumacc.cc:485:replace_alu$164289
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13671: $auto$alumacc.cc:485:replace_alu$164294
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13665: $auto$alumacc.cc:485:replace_alu$164299
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13659: $auto$alumacc.cc:485:replace_alu$164304
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13653: $auto$alumacc.cc:485:replace_alu$164309
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13647: $auto$alumacc.cc:485:replace_alu$164314
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13641: $auto$alumacc.cc:485:replace_alu$164319
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13635: $auto$alumacc.cc:485:replace_alu$164324
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13629: $auto$alumacc.cc:485:replace_alu$164329
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13623: $auto$alumacc.cc:485:replace_alu$164334
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13617: $auto$alumacc.cc:485:replace_alu$164339
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13611: $auto$alumacc.cc:485:replace_alu$164344
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13605: $auto$alumacc.cc:485:replace_alu$164349
  creating $alu cell for $lt$../source/detect_preamble/preamble_correlator.v:50$13599: $auto$alumacc.cc:485:replace_alu$164354
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13607: $auto$alumacc.cc:485:replace_alu$164359
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13613: $auto$alumacc.cc:485:replace_alu$164362
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13619: $auto$alumacc.cc:485:replace_alu$164365
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13625: $auto$alumacc.cc:485:replace_alu$164368
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13631: $auto$alumacc.cc:485:replace_alu$164371
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13637: $auto$alumacc.cc:485:replace_alu$164374
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13643: $auto$alumacc.cc:485:replace_alu$164377
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13649: $auto$alumacc.cc:485:replace_alu$164380
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13655: $auto$alumacc.cc:485:replace_alu$164383
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13661: $auto$alumacc.cc:485:replace_alu$164386
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13667: $auto$alumacc.cc:485:replace_alu$164389
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13673: $auto$alumacc.cc:485:replace_alu$164392
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13679: $auto$alumacc.cc:485:replace_alu$164395
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13685: $auto$alumacc.cc:485:replace_alu$164398
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13691: $auto$alumacc.cc:485:replace_alu$164401
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13697: $auto$alumacc.cc:485:replace_alu$164404
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13703: $auto$alumacc.cc:485:replace_alu$164407
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13709: $auto$alumacc.cc:485:replace_alu$164410
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13715: $auto$alumacc.cc:485:replace_alu$164413
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13721: $auto$alumacc.cc:485:replace_alu$164416
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13727: $auto$alumacc.cc:485:replace_alu$164419
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13733: $auto$alumacc.cc:485:replace_alu$164422
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13739: $auto$alumacc.cc:485:replace_alu$164425
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13745: $auto$alumacc.cc:485:replace_alu$164428
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13751: $auto$alumacc.cc:485:replace_alu$164431
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13757: $auto$alumacc.cc:485:replace_alu$164434
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13763: $auto$alumacc.cc:485:replace_alu$164437
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13769: $auto$alumacc.cc:485:replace_alu$164440
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13775: $auto$alumacc.cc:485:replace_alu$164443
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13781: $auto$alumacc.cc:485:replace_alu$164446
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13787: $auto$alumacc.cc:485:replace_alu$164449
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13793: $auto$alumacc.cc:485:replace_alu$164452
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13799: $auto$alumacc.cc:485:replace_alu$164455
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13805: $auto$alumacc.cc:485:replace_alu$164458
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13811: $auto$alumacc.cc:485:replace_alu$164461
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13817: $auto$alumacc.cc:485:replace_alu$164464
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13823: $auto$alumacc.cc:485:replace_alu$164467
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13829: $auto$alumacc.cc:485:replace_alu$164470
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13835: $auto$alumacc.cc:485:replace_alu$164473
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13841: $auto$alumacc.cc:485:replace_alu$164476
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13847: $auto$alumacc.cc:485:replace_alu$164479
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13853: $auto$alumacc.cc:485:replace_alu$164482
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13859: $auto$alumacc.cc:485:replace_alu$164485
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13865: $auto$alumacc.cc:485:replace_alu$164488
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13871: $auto$alumacc.cc:485:replace_alu$164491
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13877: $auto$alumacc.cc:485:replace_alu$164494
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13883: $auto$alumacc.cc:485:replace_alu$164497
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13889: $auto$alumacc.cc:485:replace_alu$164500
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13895: $auto$alumacc.cc:485:replace_alu$164503
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13901: $auto$alumacc.cc:485:replace_alu$164506
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13907: $auto$alumacc.cc:485:replace_alu$164509
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13913: $auto$alumacc.cc:485:replace_alu$164512
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13919: $auto$alumacc.cc:485:replace_alu$164515
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13925: $auto$alumacc.cc:485:replace_alu$164518
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13931: $auto$alumacc.cc:485:replace_alu$164521
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13937: $auto$alumacc.cc:485:replace_alu$164524
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13943: $auto$alumacc.cc:485:replace_alu$164527
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13949: $auto$alumacc.cc:485:replace_alu$164530
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13955: $auto$alumacc.cc:485:replace_alu$164533
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13961: $auto$alumacc.cc:485:replace_alu$164536
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13967: $auto$alumacc.cc:485:replace_alu$164539
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13973: $auto$alumacc.cc:485:replace_alu$164542
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13979: $auto$alumacc.cc:485:replace_alu$164545
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13985: $auto$alumacc.cc:485:replace_alu$164548
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13991: $auto$alumacc.cc:485:replace_alu$164551
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$13997: $auto$alumacc.cc:485:replace_alu$164554
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14003: $auto$alumacc.cc:485:replace_alu$164557
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14009: $auto$alumacc.cc:485:replace_alu$164560
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14015: $auto$alumacc.cc:485:replace_alu$164563
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14021: $auto$alumacc.cc:485:replace_alu$164566
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14027: $auto$alumacc.cc:485:replace_alu$164569
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14033: $auto$alumacc.cc:485:replace_alu$164572
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14039: $auto$alumacc.cc:485:replace_alu$164575
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14045: $auto$alumacc.cc:485:replace_alu$164578
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14051: $auto$alumacc.cc:485:replace_alu$164581
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14057: $auto$alumacc.cc:485:replace_alu$164584
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14063: $auto$alumacc.cc:485:replace_alu$164587
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14069: $auto$alumacc.cc:485:replace_alu$164590
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14075: $auto$alumacc.cc:485:replace_alu$164593
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14091: $auto$alumacc.cc:485:replace_alu$164596
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14097: $auto$alumacc.cc:485:replace_alu$164599
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14103: $auto$alumacc.cc:485:replace_alu$164602
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14109: $auto$alumacc.cc:485:replace_alu$164605
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14115: $auto$alumacc.cc:485:replace_alu$164608
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14121: $auto$alumacc.cc:485:replace_alu$164611
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14127: $auto$alumacc.cc:485:replace_alu$164614
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14133: $auto$alumacc.cc:485:replace_alu$164617
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14139: $auto$alumacc.cc:485:replace_alu$164620
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14145: $auto$alumacc.cc:485:replace_alu$164623
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14151: $auto$alumacc.cc:485:replace_alu$164626
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14157: $auto$alumacc.cc:485:replace_alu$164629
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14163: $auto$alumacc.cc:485:replace_alu$164632
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14169: $auto$alumacc.cc:485:replace_alu$164635
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14175: $auto$alumacc.cc:485:replace_alu$164638
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14181: $auto$alumacc.cc:485:replace_alu$164641
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14187: $auto$alumacc.cc:485:replace_alu$164644
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14193: $auto$alumacc.cc:485:replace_alu$164647
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14199: $auto$alumacc.cc:485:replace_alu$164650
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14205: $auto$alumacc.cc:485:replace_alu$164653
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14211: $auto$alumacc.cc:485:replace_alu$164656
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14217: $auto$alumacc.cc:485:replace_alu$164659
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14223: $auto$alumacc.cc:485:replace_alu$164662
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14229: $auto$alumacc.cc:485:replace_alu$164665
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14235: $auto$alumacc.cc:485:replace_alu$164668
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14241: $auto$alumacc.cc:485:replace_alu$164671
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14247: $auto$alumacc.cc:485:replace_alu$164674
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14253: $auto$alumacc.cc:485:replace_alu$164677
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14259: $auto$alumacc.cc:485:replace_alu$164680
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14265: $auto$alumacc.cc:485:replace_alu$164683
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14271: $auto$alumacc.cc:485:replace_alu$164686
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14277: $auto$alumacc.cc:485:replace_alu$164689
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14283: $auto$alumacc.cc:485:replace_alu$164692
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14289: $auto$alumacc.cc:485:replace_alu$164695
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14295: $auto$alumacc.cc:485:replace_alu$164698
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14301: $auto$alumacc.cc:485:replace_alu$164701
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14307: $auto$alumacc.cc:485:replace_alu$164704
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14313: $auto$alumacc.cc:485:replace_alu$164707
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14319: $auto$alumacc.cc:485:replace_alu$164710
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14325: $auto$alumacc.cc:485:replace_alu$164713
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14331: $auto$alumacc.cc:485:replace_alu$164716
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14337: $auto$alumacc.cc:485:replace_alu$164719
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14343: $auto$alumacc.cc:485:replace_alu$164722
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14349: $auto$alumacc.cc:485:replace_alu$164725
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14355: $auto$alumacc.cc:485:replace_alu$164728
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14361: $auto$alumacc.cc:485:replace_alu$164731
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14367: $auto$alumacc.cc:485:replace_alu$164734
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14373: $auto$alumacc.cc:485:replace_alu$164737
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14379: $auto$alumacc.cc:485:replace_alu$164740
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14385: $auto$alumacc.cc:485:replace_alu$164743
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14391: $auto$alumacc.cc:485:replace_alu$164746
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14397: $auto$alumacc.cc:485:replace_alu$164749
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14403: $auto$alumacc.cc:485:replace_alu$164752
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14409: $auto$alumacc.cc:485:replace_alu$164755
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14415: $auto$alumacc.cc:485:replace_alu$164758
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14421: $auto$alumacc.cc:485:replace_alu$164761
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14427: $auto$alumacc.cc:485:replace_alu$164764
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14433: $auto$alumacc.cc:485:replace_alu$164767
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14439: $auto$alumacc.cc:485:replace_alu$164770
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14445: $auto$alumacc.cc:485:replace_alu$164773
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14451: $auto$alumacc.cc:485:replace_alu$164776
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14457: $auto$alumacc.cc:485:replace_alu$164779
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14463: $auto$alumacc.cc:485:replace_alu$164782
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14469: $auto$alumacc.cc:485:replace_alu$164785
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14475: $auto$alumacc.cc:485:replace_alu$164788
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14481: $auto$alumacc.cc:485:replace_alu$164791
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14487: $auto$alumacc.cc:485:replace_alu$164794
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14493: $auto$alumacc.cc:485:replace_alu$164797
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14499: $auto$alumacc.cc:485:replace_alu$164800
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14505: $auto$alumacc.cc:485:replace_alu$164803
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14511: $auto$alumacc.cc:485:replace_alu$164806
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14517: $auto$alumacc.cc:485:replace_alu$164809
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14523: $auto$alumacc.cc:485:replace_alu$164812
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14529: $auto$alumacc.cc:485:replace_alu$164815
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14535: $auto$alumacc.cc:485:replace_alu$164818
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14541: $auto$alumacc.cc:485:replace_alu$164821
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14547: $auto$alumacc.cc:485:replace_alu$164824
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14553: $auto$alumacc.cc:485:replace_alu$164827
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14559: $auto$alumacc.cc:485:replace_alu$164830
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14575: $auto$alumacc.cc:485:replace_alu$164833
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14581: $auto$alumacc.cc:485:replace_alu$164836
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14587: $auto$alumacc.cc:485:replace_alu$164839
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14593: $auto$alumacc.cc:485:replace_alu$164842
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14599: $auto$alumacc.cc:485:replace_alu$164845
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14605: $auto$alumacc.cc:485:replace_alu$164848
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14611: $auto$alumacc.cc:485:replace_alu$164851
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14617: $auto$alumacc.cc:485:replace_alu$164854
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14623: $auto$alumacc.cc:485:replace_alu$164857
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14629: $auto$alumacc.cc:485:replace_alu$164860
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14635: $auto$alumacc.cc:485:replace_alu$164863
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14641: $auto$alumacc.cc:485:replace_alu$164866
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14647: $auto$alumacc.cc:485:replace_alu$164869
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14653: $auto$alumacc.cc:485:replace_alu$164872
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14659: $auto$alumacc.cc:485:replace_alu$164875
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14665: $auto$alumacc.cc:485:replace_alu$164878
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14671: $auto$alumacc.cc:485:replace_alu$164881
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14677: $auto$alumacc.cc:485:replace_alu$164884
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14683: $auto$alumacc.cc:485:replace_alu$164887
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14689: $auto$alumacc.cc:485:replace_alu$164890
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14695: $auto$alumacc.cc:485:replace_alu$164893
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14701: $auto$alumacc.cc:485:replace_alu$164896
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14707: $auto$alumacc.cc:485:replace_alu$164899
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14713: $auto$alumacc.cc:485:replace_alu$164902
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14719: $auto$alumacc.cc:485:replace_alu$164905
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14725: $auto$alumacc.cc:485:replace_alu$164908
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14731: $auto$alumacc.cc:485:replace_alu$164911
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14737: $auto$alumacc.cc:485:replace_alu$164914
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14743: $auto$alumacc.cc:485:replace_alu$164917
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14749: $auto$alumacc.cc:485:replace_alu$164920
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14755: $auto$alumacc.cc:485:replace_alu$164923
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14761: $auto$alumacc.cc:485:replace_alu$164926
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14767: $auto$alumacc.cc:485:replace_alu$164929
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14773: $auto$alumacc.cc:485:replace_alu$164932
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14779: $auto$alumacc.cc:485:replace_alu$164935
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14785: $auto$alumacc.cc:485:replace_alu$164938
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14791: $auto$alumacc.cc:485:replace_alu$164941
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14797: $auto$alumacc.cc:485:replace_alu$164944
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14803: $auto$alumacc.cc:485:replace_alu$164947
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14809: $auto$alumacc.cc:485:replace_alu$164950
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14815: $auto$alumacc.cc:485:replace_alu$164953
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14821: $auto$alumacc.cc:485:replace_alu$164956
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14827: $auto$alumacc.cc:485:replace_alu$164959
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14833: $auto$alumacc.cc:485:replace_alu$164962
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14839: $auto$alumacc.cc:485:replace_alu$164965
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14845: $auto$alumacc.cc:485:replace_alu$164968
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14851: $auto$alumacc.cc:485:replace_alu$164971
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14857: $auto$alumacc.cc:485:replace_alu$164974
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14863: $auto$alumacc.cc:485:replace_alu$164977
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14869: $auto$alumacc.cc:485:replace_alu$164980
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14875: $auto$alumacc.cc:485:replace_alu$164983
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14881: $auto$alumacc.cc:485:replace_alu$164986
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14887: $auto$alumacc.cc:485:replace_alu$164989
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14893: $auto$alumacc.cc:485:replace_alu$164992
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14899: $auto$alumacc.cc:485:replace_alu$164995
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14905: $auto$alumacc.cc:485:replace_alu$164998
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14911: $auto$alumacc.cc:485:replace_alu$165001
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14917: $auto$alumacc.cc:485:replace_alu$165004
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14923: $auto$alumacc.cc:485:replace_alu$165007
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14929: $auto$alumacc.cc:485:replace_alu$165010
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14935: $auto$alumacc.cc:485:replace_alu$165013
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14941: $auto$alumacc.cc:485:replace_alu$165016
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14947: $auto$alumacc.cc:485:replace_alu$165019
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14953: $auto$alumacc.cc:485:replace_alu$165022
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14959: $auto$alumacc.cc:485:replace_alu$165025
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14965: $auto$alumacc.cc:485:replace_alu$165028
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14971: $auto$alumacc.cc:485:replace_alu$165031
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14977: $auto$alumacc.cc:485:replace_alu$165034
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14983: $auto$alumacc.cc:485:replace_alu$165037
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14989: $auto$alumacc.cc:485:replace_alu$165040
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$14995: $auto$alumacc.cc:485:replace_alu$165043
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15001: $auto$alumacc.cc:485:replace_alu$165046
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15007: $auto$alumacc.cc:485:replace_alu$165049
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15013: $auto$alumacc.cc:485:replace_alu$165052
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15019: $auto$alumacc.cc:485:replace_alu$165055
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15025: $auto$alumacc.cc:485:replace_alu$165058
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15031: $auto$alumacc.cc:485:replace_alu$165061
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15037: $auto$alumacc.cc:485:replace_alu$165064
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15043: $auto$alumacc.cc:485:replace_alu$165067
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15059: $auto$alumacc.cc:485:replace_alu$165070
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15065: $auto$alumacc.cc:485:replace_alu$165073
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15071: $auto$alumacc.cc:485:replace_alu$165076
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15077: $auto$alumacc.cc:485:replace_alu$165079
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15083: $auto$alumacc.cc:485:replace_alu$165082
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15089: $auto$alumacc.cc:485:replace_alu$165085
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15095: $auto$alumacc.cc:485:replace_alu$165088
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15101: $auto$alumacc.cc:485:replace_alu$165091
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15107: $auto$alumacc.cc:485:replace_alu$165094
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15113: $auto$alumacc.cc:485:replace_alu$165097
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15119: $auto$alumacc.cc:485:replace_alu$165100
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15125: $auto$alumacc.cc:485:replace_alu$165103
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15131: $auto$alumacc.cc:485:replace_alu$165106
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15137: $auto$alumacc.cc:485:replace_alu$165109
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15143: $auto$alumacc.cc:485:replace_alu$165112
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15149: $auto$alumacc.cc:485:replace_alu$165115
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15155: $auto$alumacc.cc:485:replace_alu$165118
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15161: $auto$alumacc.cc:485:replace_alu$165121
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15167: $auto$alumacc.cc:485:replace_alu$165124
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15173: $auto$alumacc.cc:485:replace_alu$165127
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15179: $auto$alumacc.cc:485:replace_alu$165130
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15185: $auto$alumacc.cc:485:replace_alu$165133
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15191: $auto$alumacc.cc:485:replace_alu$165136
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15197: $auto$alumacc.cc:485:replace_alu$165139
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15203: $auto$alumacc.cc:485:replace_alu$165142
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15209: $auto$alumacc.cc:485:replace_alu$165145
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15215: $auto$alumacc.cc:485:replace_alu$165148
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15221: $auto$alumacc.cc:485:replace_alu$165151
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15227: $auto$alumacc.cc:485:replace_alu$165154
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15233: $auto$alumacc.cc:485:replace_alu$165157
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15239: $auto$alumacc.cc:485:replace_alu$165160
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15245: $auto$alumacc.cc:485:replace_alu$165163
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15251: $auto$alumacc.cc:485:replace_alu$165166
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15257: $auto$alumacc.cc:485:replace_alu$165169
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15263: $auto$alumacc.cc:485:replace_alu$165172
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15269: $auto$alumacc.cc:485:replace_alu$165175
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15275: $auto$alumacc.cc:485:replace_alu$165178
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15281: $auto$alumacc.cc:485:replace_alu$165181
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15287: $auto$alumacc.cc:485:replace_alu$165184
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15293: $auto$alumacc.cc:485:replace_alu$165187
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15299: $auto$alumacc.cc:485:replace_alu$165190
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15305: $auto$alumacc.cc:485:replace_alu$165193
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15311: $auto$alumacc.cc:485:replace_alu$165196
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15317: $auto$alumacc.cc:485:replace_alu$165199
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15323: $auto$alumacc.cc:485:replace_alu$165202
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15329: $auto$alumacc.cc:485:replace_alu$165205
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15335: $auto$alumacc.cc:485:replace_alu$165208
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15341: $auto$alumacc.cc:485:replace_alu$165211
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15347: $auto$alumacc.cc:485:replace_alu$165214
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15353: $auto$alumacc.cc:485:replace_alu$165217
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15359: $auto$alumacc.cc:485:replace_alu$165220
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15365: $auto$alumacc.cc:485:replace_alu$165223
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15371: $auto$alumacc.cc:485:replace_alu$165226
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15377: $auto$alumacc.cc:485:replace_alu$165229
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15383: $auto$alumacc.cc:485:replace_alu$165232
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15389: $auto$alumacc.cc:485:replace_alu$165235
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15395: $auto$alumacc.cc:485:replace_alu$165238
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15401: $auto$alumacc.cc:485:replace_alu$165241
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15407: $auto$alumacc.cc:485:replace_alu$165244
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15413: $auto$alumacc.cc:485:replace_alu$165247
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15419: $auto$alumacc.cc:485:replace_alu$165250
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15425: $auto$alumacc.cc:485:replace_alu$165253
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15431: $auto$alumacc.cc:485:replace_alu$165256
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15437: $auto$alumacc.cc:485:replace_alu$165259
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15443: $auto$alumacc.cc:485:replace_alu$165262
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15449: $auto$alumacc.cc:485:replace_alu$165265
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15455: $auto$alumacc.cc:485:replace_alu$165268
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15461: $auto$alumacc.cc:485:replace_alu$165271
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15467: $auto$alumacc.cc:485:replace_alu$165274
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15473: $auto$alumacc.cc:485:replace_alu$165277
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15479: $auto$alumacc.cc:485:replace_alu$165280
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15485: $auto$alumacc.cc:485:replace_alu$165283
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15491: $auto$alumacc.cc:485:replace_alu$165286
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15497: $auto$alumacc.cc:485:replace_alu$165289
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15503: $auto$alumacc.cc:485:replace_alu$165292
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15509: $auto$alumacc.cc:485:replace_alu$165295
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15515: $auto$alumacc.cc:485:replace_alu$165298
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15521: $auto$alumacc.cc:485:replace_alu$165301
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15527: $auto$alumacc.cc:485:replace_alu$165304
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15543: $auto$alumacc.cc:485:replace_alu$165307
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15549: $auto$alumacc.cc:485:replace_alu$165310
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15555: $auto$alumacc.cc:485:replace_alu$165313
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15561: $auto$alumacc.cc:485:replace_alu$165316
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15567: $auto$alumacc.cc:485:replace_alu$165319
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15573: $auto$alumacc.cc:485:replace_alu$165322
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15579: $auto$alumacc.cc:485:replace_alu$165325
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15585: $auto$alumacc.cc:485:replace_alu$165328
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15591: $auto$alumacc.cc:485:replace_alu$165331
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15597: $auto$alumacc.cc:485:replace_alu$165334
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15603: $auto$alumacc.cc:485:replace_alu$165337
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15609: $auto$alumacc.cc:485:replace_alu$165340
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15615: $auto$alumacc.cc:485:replace_alu$165343
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15621: $auto$alumacc.cc:485:replace_alu$165346
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15627: $auto$alumacc.cc:485:replace_alu$165349
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15633: $auto$alumacc.cc:485:replace_alu$165352
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15639: $auto$alumacc.cc:485:replace_alu$165355
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15645: $auto$alumacc.cc:485:replace_alu$165358
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15651: $auto$alumacc.cc:485:replace_alu$165361
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15657: $auto$alumacc.cc:485:replace_alu$165364
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15663: $auto$alumacc.cc:485:replace_alu$165367
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15669: $auto$alumacc.cc:485:replace_alu$165370
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15675: $auto$alumacc.cc:485:replace_alu$165373
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15681: $auto$alumacc.cc:485:replace_alu$165376
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15687: $auto$alumacc.cc:485:replace_alu$165379
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15693: $auto$alumacc.cc:485:replace_alu$165382
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15699: $auto$alumacc.cc:485:replace_alu$165385
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15705: $auto$alumacc.cc:485:replace_alu$165388
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15711: $auto$alumacc.cc:485:replace_alu$165391
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15717: $auto$alumacc.cc:485:replace_alu$165394
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15723: $auto$alumacc.cc:485:replace_alu$165397
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15729: $auto$alumacc.cc:485:replace_alu$165400
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15735: $auto$alumacc.cc:485:replace_alu$165403
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15741: $auto$alumacc.cc:485:replace_alu$165406
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15747: $auto$alumacc.cc:485:replace_alu$165409
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15753: $auto$alumacc.cc:485:replace_alu$165412
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15759: $auto$alumacc.cc:485:replace_alu$165415
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15765: $auto$alumacc.cc:485:replace_alu$165418
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15771: $auto$alumacc.cc:485:replace_alu$165421
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15777: $auto$alumacc.cc:485:replace_alu$165424
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15783: $auto$alumacc.cc:485:replace_alu$165427
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15789: $auto$alumacc.cc:485:replace_alu$165430
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15795: $auto$alumacc.cc:485:replace_alu$165433
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15801: $auto$alumacc.cc:485:replace_alu$165436
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15807: $auto$alumacc.cc:485:replace_alu$165439
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15813: $auto$alumacc.cc:485:replace_alu$165442
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15819: $auto$alumacc.cc:485:replace_alu$165445
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15825: $auto$alumacc.cc:485:replace_alu$165448
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15831: $auto$alumacc.cc:485:replace_alu$165451
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15837: $auto$alumacc.cc:485:replace_alu$165454
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15843: $auto$alumacc.cc:485:replace_alu$165457
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15849: $auto$alumacc.cc:485:replace_alu$165460
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15855: $auto$alumacc.cc:485:replace_alu$165463
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15861: $auto$alumacc.cc:485:replace_alu$165466
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15867: $auto$alumacc.cc:485:replace_alu$165469
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15873: $auto$alumacc.cc:485:replace_alu$165472
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15879: $auto$alumacc.cc:485:replace_alu$165475
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15885: $auto$alumacc.cc:485:replace_alu$165478
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15891: $auto$alumacc.cc:485:replace_alu$165481
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15897: $auto$alumacc.cc:485:replace_alu$165484
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15903: $auto$alumacc.cc:485:replace_alu$165487
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15909: $auto$alumacc.cc:485:replace_alu$165490
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15915: $auto$alumacc.cc:485:replace_alu$165493
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15921: $auto$alumacc.cc:485:replace_alu$165496
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15927: $auto$alumacc.cc:485:replace_alu$165499
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15933: $auto$alumacc.cc:485:replace_alu$165502
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15939: $auto$alumacc.cc:485:replace_alu$165505
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15945: $auto$alumacc.cc:485:replace_alu$165508
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15951: $auto$alumacc.cc:485:replace_alu$165511
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15957: $auto$alumacc.cc:485:replace_alu$165514
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15963: $auto$alumacc.cc:485:replace_alu$165517
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15969: $auto$alumacc.cc:485:replace_alu$165520
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15975: $auto$alumacc.cc:485:replace_alu$165523
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15981: $auto$alumacc.cc:485:replace_alu$165526
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15987: $auto$alumacc.cc:485:replace_alu$165529
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15993: $auto$alumacc.cc:485:replace_alu$165532
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$15999: $auto$alumacc.cc:485:replace_alu$165535
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16005: $auto$alumacc.cc:485:replace_alu$165538
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16011: $auto$alumacc.cc:485:replace_alu$165541
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16027: $auto$alumacc.cc:485:replace_alu$165544
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16033: $auto$alumacc.cc:485:replace_alu$165547
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16039: $auto$alumacc.cc:485:replace_alu$165550
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16045: $auto$alumacc.cc:485:replace_alu$165553
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16051: $auto$alumacc.cc:485:replace_alu$165556
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16057: $auto$alumacc.cc:485:replace_alu$165559
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16063: $auto$alumacc.cc:485:replace_alu$165562
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16069: $auto$alumacc.cc:485:replace_alu$165565
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16075: $auto$alumacc.cc:485:replace_alu$165568
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16081: $auto$alumacc.cc:485:replace_alu$165571
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16087: $auto$alumacc.cc:485:replace_alu$165574
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16093: $auto$alumacc.cc:485:replace_alu$165577
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16099: $auto$alumacc.cc:485:replace_alu$165580
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16105: $auto$alumacc.cc:485:replace_alu$165583
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16111: $auto$alumacc.cc:485:replace_alu$165586
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16117: $auto$alumacc.cc:485:replace_alu$165589
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16123: $auto$alumacc.cc:485:replace_alu$165592
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16129: $auto$alumacc.cc:485:replace_alu$165595
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16135: $auto$alumacc.cc:485:replace_alu$165598
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16141: $auto$alumacc.cc:485:replace_alu$165601
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16147: $auto$alumacc.cc:485:replace_alu$165604
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16153: $auto$alumacc.cc:485:replace_alu$165607
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16159: $auto$alumacc.cc:485:replace_alu$165610
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16165: $auto$alumacc.cc:485:replace_alu$165613
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16171: $auto$alumacc.cc:485:replace_alu$165616
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16177: $auto$alumacc.cc:485:replace_alu$165619
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16183: $auto$alumacc.cc:485:replace_alu$165622
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16189: $auto$alumacc.cc:485:replace_alu$165625
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16195: $auto$alumacc.cc:485:replace_alu$165628
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16201: $auto$alumacc.cc:485:replace_alu$165631
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16207: $auto$alumacc.cc:485:replace_alu$165634
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16213: $auto$alumacc.cc:485:replace_alu$165637
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16219: $auto$alumacc.cc:485:replace_alu$165640
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16225: $auto$alumacc.cc:485:replace_alu$165643
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16231: $auto$alumacc.cc:485:replace_alu$165646
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16237: $auto$alumacc.cc:485:replace_alu$165649
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16243: $auto$alumacc.cc:485:replace_alu$165652
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16249: $auto$alumacc.cc:485:replace_alu$165655
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16255: $auto$alumacc.cc:485:replace_alu$165658
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16261: $auto$alumacc.cc:485:replace_alu$165661
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16267: $auto$alumacc.cc:485:replace_alu$165664
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16273: $auto$alumacc.cc:485:replace_alu$165667
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16279: $auto$alumacc.cc:485:replace_alu$165670
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16285: $auto$alumacc.cc:485:replace_alu$165673
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16291: $auto$alumacc.cc:485:replace_alu$165676
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16297: $auto$alumacc.cc:485:replace_alu$165679
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16303: $auto$alumacc.cc:485:replace_alu$165682
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16309: $auto$alumacc.cc:485:replace_alu$165685
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16315: $auto$alumacc.cc:485:replace_alu$165688
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16321: $auto$alumacc.cc:485:replace_alu$165691
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16327: $auto$alumacc.cc:485:replace_alu$165694
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16333: $auto$alumacc.cc:485:replace_alu$165697
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16339: $auto$alumacc.cc:485:replace_alu$165700
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16345: $auto$alumacc.cc:485:replace_alu$165703
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16351: $auto$alumacc.cc:485:replace_alu$165706
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16357: $auto$alumacc.cc:485:replace_alu$165709
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16363: $auto$alumacc.cc:485:replace_alu$165712
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16369: $auto$alumacc.cc:485:replace_alu$165715
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16375: $auto$alumacc.cc:485:replace_alu$165718
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16381: $auto$alumacc.cc:485:replace_alu$165721
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16387: $auto$alumacc.cc:485:replace_alu$165724
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16393: $auto$alumacc.cc:485:replace_alu$165727
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16399: $auto$alumacc.cc:485:replace_alu$165730
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16405: $auto$alumacc.cc:485:replace_alu$165733
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16411: $auto$alumacc.cc:485:replace_alu$165736
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16417: $auto$alumacc.cc:485:replace_alu$165739
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16423: $auto$alumacc.cc:485:replace_alu$165742
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16429: $auto$alumacc.cc:485:replace_alu$165745
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16435: $auto$alumacc.cc:485:replace_alu$165748
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16441: $auto$alumacc.cc:485:replace_alu$165751
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16447: $auto$alumacc.cc:485:replace_alu$165754
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16453: $auto$alumacc.cc:485:replace_alu$165757
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16459: $auto$alumacc.cc:485:replace_alu$165760
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16465: $auto$alumacc.cc:485:replace_alu$165763
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16471: $auto$alumacc.cc:485:replace_alu$165766
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16477: $auto$alumacc.cc:485:replace_alu$165769
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16483: $auto$alumacc.cc:485:replace_alu$165772
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16489: $auto$alumacc.cc:485:replace_alu$165775
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16495: $auto$alumacc.cc:485:replace_alu$165778
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16511: $auto$alumacc.cc:485:replace_alu$165781
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16517: $auto$alumacc.cc:485:replace_alu$165784
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16523: $auto$alumacc.cc:485:replace_alu$165787
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16529: $auto$alumacc.cc:485:replace_alu$165790
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16535: $auto$alumacc.cc:485:replace_alu$165793
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16541: $auto$alumacc.cc:485:replace_alu$165796
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16547: $auto$alumacc.cc:485:replace_alu$165799
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16553: $auto$alumacc.cc:485:replace_alu$165802
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16559: $auto$alumacc.cc:485:replace_alu$165805
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16565: $auto$alumacc.cc:485:replace_alu$165808
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16571: $auto$alumacc.cc:485:replace_alu$165811
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16577: $auto$alumacc.cc:485:replace_alu$165814
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16583: $auto$alumacc.cc:485:replace_alu$165817
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16589: $auto$alumacc.cc:485:replace_alu$165820
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16595: $auto$alumacc.cc:485:replace_alu$165823
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16601: $auto$alumacc.cc:485:replace_alu$165826
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16607: $auto$alumacc.cc:485:replace_alu$165829
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16613: $auto$alumacc.cc:485:replace_alu$165832
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16619: $auto$alumacc.cc:485:replace_alu$165835
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16625: $auto$alumacc.cc:485:replace_alu$165838
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16631: $auto$alumacc.cc:485:replace_alu$165841
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16637: $auto$alumacc.cc:485:replace_alu$165844
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16643: $auto$alumacc.cc:485:replace_alu$165847
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16649: $auto$alumacc.cc:485:replace_alu$165850
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16655: $auto$alumacc.cc:485:replace_alu$165853
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16661: $auto$alumacc.cc:485:replace_alu$165856
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16667: $auto$alumacc.cc:485:replace_alu$165859
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16673: $auto$alumacc.cc:485:replace_alu$165862
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16679: $auto$alumacc.cc:485:replace_alu$165865
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16685: $auto$alumacc.cc:485:replace_alu$165868
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16691: $auto$alumacc.cc:485:replace_alu$165871
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16697: $auto$alumacc.cc:485:replace_alu$165874
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16703: $auto$alumacc.cc:485:replace_alu$165877
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16709: $auto$alumacc.cc:485:replace_alu$165880
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16715: $auto$alumacc.cc:485:replace_alu$165883
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16721: $auto$alumacc.cc:485:replace_alu$165886
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16727: $auto$alumacc.cc:485:replace_alu$165889
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16733: $auto$alumacc.cc:485:replace_alu$165892
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16739: $auto$alumacc.cc:485:replace_alu$165895
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16745: $auto$alumacc.cc:485:replace_alu$165898
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16751: $auto$alumacc.cc:485:replace_alu$165901
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16757: $auto$alumacc.cc:485:replace_alu$165904
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16763: $auto$alumacc.cc:485:replace_alu$165907
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16769: $auto$alumacc.cc:485:replace_alu$165910
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16775: $auto$alumacc.cc:485:replace_alu$165913
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16781: $auto$alumacc.cc:485:replace_alu$165916
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16787: $auto$alumacc.cc:485:replace_alu$165919
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16793: $auto$alumacc.cc:485:replace_alu$165922
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16799: $auto$alumacc.cc:485:replace_alu$165925
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16805: $auto$alumacc.cc:485:replace_alu$165928
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16811: $auto$alumacc.cc:485:replace_alu$165931
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16817: $auto$alumacc.cc:485:replace_alu$165934
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16823: $auto$alumacc.cc:485:replace_alu$165937
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16829: $auto$alumacc.cc:485:replace_alu$165940
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16835: $auto$alumacc.cc:485:replace_alu$165943
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16841: $auto$alumacc.cc:485:replace_alu$165946
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16847: $auto$alumacc.cc:485:replace_alu$165949
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16853: $auto$alumacc.cc:485:replace_alu$165952
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16859: $auto$alumacc.cc:485:replace_alu$165955
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16865: $auto$alumacc.cc:485:replace_alu$165958
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16871: $auto$alumacc.cc:485:replace_alu$165961
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16877: $auto$alumacc.cc:485:replace_alu$165964
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16883: $auto$alumacc.cc:485:replace_alu$165967
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16889: $auto$alumacc.cc:485:replace_alu$165970
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16895: $auto$alumacc.cc:485:replace_alu$165973
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16901: $auto$alumacc.cc:485:replace_alu$165976
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16907: $auto$alumacc.cc:485:replace_alu$165979
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16913: $auto$alumacc.cc:485:replace_alu$165982
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16919: $auto$alumacc.cc:485:replace_alu$165985
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16925: $auto$alumacc.cc:485:replace_alu$165988
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16931: $auto$alumacc.cc:485:replace_alu$165991
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16937: $auto$alumacc.cc:485:replace_alu$165994
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16943: $auto$alumacc.cc:485:replace_alu$165997
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16949: $auto$alumacc.cc:485:replace_alu$166000
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16955: $auto$alumacc.cc:485:replace_alu$166003
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16961: $auto$alumacc.cc:485:replace_alu$166006
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16967: $auto$alumacc.cc:485:replace_alu$166009
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16973: $auto$alumacc.cc:485:replace_alu$166012
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16979: $auto$alumacc.cc:485:replace_alu$166015
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$16995: $auto$alumacc.cc:485:replace_alu$166018
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17001: $auto$alumacc.cc:485:replace_alu$166021
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17007: $auto$alumacc.cc:485:replace_alu$166024
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17013: $auto$alumacc.cc:485:replace_alu$166027
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17019: $auto$alumacc.cc:485:replace_alu$166030
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17025: $auto$alumacc.cc:485:replace_alu$166033
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17031: $auto$alumacc.cc:485:replace_alu$166036
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17037: $auto$alumacc.cc:485:replace_alu$166039
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17043: $auto$alumacc.cc:485:replace_alu$166042
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17049: $auto$alumacc.cc:485:replace_alu$166045
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17055: $auto$alumacc.cc:485:replace_alu$166048
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17061: $auto$alumacc.cc:485:replace_alu$166051
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17067: $auto$alumacc.cc:485:replace_alu$166054
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17073: $auto$alumacc.cc:485:replace_alu$166057
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17079: $auto$alumacc.cc:485:replace_alu$166060
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17085: $auto$alumacc.cc:485:replace_alu$166063
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17091: $auto$alumacc.cc:485:replace_alu$166066
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17097: $auto$alumacc.cc:485:replace_alu$166069
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17103: $auto$alumacc.cc:485:replace_alu$166072
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17109: $auto$alumacc.cc:485:replace_alu$166075
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17115: $auto$alumacc.cc:485:replace_alu$166078
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17121: $auto$alumacc.cc:485:replace_alu$166081
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17127: $auto$alumacc.cc:485:replace_alu$166084
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17133: $auto$alumacc.cc:485:replace_alu$166087
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17139: $auto$alumacc.cc:485:replace_alu$166090
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17145: $auto$alumacc.cc:485:replace_alu$166093
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17151: $auto$alumacc.cc:485:replace_alu$166096
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17157: $auto$alumacc.cc:485:replace_alu$166099
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17163: $auto$alumacc.cc:485:replace_alu$166102
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17169: $auto$alumacc.cc:485:replace_alu$166105
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17175: $auto$alumacc.cc:485:replace_alu$166108
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17181: $auto$alumacc.cc:485:replace_alu$166111
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17187: $auto$alumacc.cc:485:replace_alu$166114
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17193: $auto$alumacc.cc:485:replace_alu$166117
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17199: $auto$alumacc.cc:485:replace_alu$166120
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17205: $auto$alumacc.cc:485:replace_alu$166123
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17211: $auto$alumacc.cc:485:replace_alu$166126
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17217: $auto$alumacc.cc:485:replace_alu$166129
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17223: $auto$alumacc.cc:485:replace_alu$166132
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17229: $auto$alumacc.cc:485:replace_alu$166135
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17235: $auto$alumacc.cc:485:replace_alu$166138
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17241: $auto$alumacc.cc:485:replace_alu$166141
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17247: $auto$alumacc.cc:485:replace_alu$166144
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17253: $auto$alumacc.cc:485:replace_alu$166147
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17259: $auto$alumacc.cc:485:replace_alu$166150
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17265: $auto$alumacc.cc:485:replace_alu$166153
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17271: $auto$alumacc.cc:485:replace_alu$166156
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17277: $auto$alumacc.cc:485:replace_alu$166159
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17283: $auto$alumacc.cc:485:replace_alu$166162
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17289: $auto$alumacc.cc:485:replace_alu$166165
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17295: $auto$alumacc.cc:485:replace_alu$166168
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17301: $auto$alumacc.cc:485:replace_alu$166171
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17307: $auto$alumacc.cc:485:replace_alu$166174
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17313: $auto$alumacc.cc:485:replace_alu$166177
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17319: $auto$alumacc.cc:485:replace_alu$166180
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17325: $auto$alumacc.cc:485:replace_alu$166183
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17331: $auto$alumacc.cc:485:replace_alu$166186
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17337: $auto$alumacc.cc:485:replace_alu$166189
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17343: $auto$alumacc.cc:485:replace_alu$166192
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17349: $auto$alumacc.cc:485:replace_alu$166195
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17355: $auto$alumacc.cc:485:replace_alu$166198
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17361: $auto$alumacc.cc:485:replace_alu$166201
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17367: $auto$alumacc.cc:485:replace_alu$166204
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17373: $auto$alumacc.cc:485:replace_alu$166207
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17379: $auto$alumacc.cc:485:replace_alu$166210
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17385: $auto$alumacc.cc:485:replace_alu$166213
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17391: $auto$alumacc.cc:485:replace_alu$166216
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17397: $auto$alumacc.cc:485:replace_alu$166219
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17403: $auto$alumacc.cc:485:replace_alu$166222
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17409: $auto$alumacc.cc:485:replace_alu$166225
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17415: $auto$alumacc.cc:485:replace_alu$166228
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17421: $auto$alumacc.cc:485:replace_alu$166231
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17427: $auto$alumacc.cc:485:replace_alu$166234
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17433: $auto$alumacc.cc:485:replace_alu$166237
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17439: $auto$alumacc.cc:485:replace_alu$166240
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17445: $auto$alumacc.cc:485:replace_alu$166243
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17451: $auto$alumacc.cc:485:replace_alu$166246
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17457: $auto$alumacc.cc:485:replace_alu$166249
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17463: $auto$alumacc.cc:485:replace_alu$166252
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17479: $auto$alumacc.cc:485:replace_alu$166255
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17485: $auto$alumacc.cc:485:replace_alu$166258
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17491: $auto$alumacc.cc:485:replace_alu$166261
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17497: $auto$alumacc.cc:485:replace_alu$166264
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17503: $auto$alumacc.cc:485:replace_alu$166267
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17509: $auto$alumacc.cc:485:replace_alu$166270
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17515: $auto$alumacc.cc:485:replace_alu$166273
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17521: $auto$alumacc.cc:485:replace_alu$166276
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17527: $auto$alumacc.cc:485:replace_alu$166279
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17533: $auto$alumacc.cc:485:replace_alu$166282
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17539: $auto$alumacc.cc:485:replace_alu$166285
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17545: $auto$alumacc.cc:485:replace_alu$166288
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17551: $auto$alumacc.cc:485:replace_alu$166291
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17557: $auto$alumacc.cc:485:replace_alu$166294
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17563: $auto$alumacc.cc:485:replace_alu$166297
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17569: $auto$alumacc.cc:485:replace_alu$166300
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17575: $auto$alumacc.cc:485:replace_alu$166303
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17581: $auto$alumacc.cc:485:replace_alu$166306
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17587: $auto$alumacc.cc:485:replace_alu$166309
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17593: $auto$alumacc.cc:485:replace_alu$166312
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17599: $auto$alumacc.cc:485:replace_alu$166315
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17605: $auto$alumacc.cc:485:replace_alu$166318
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17611: $auto$alumacc.cc:485:replace_alu$166321
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17617: $auto$alumacc.cc:485:replace_alu$166324
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17623: $auto$alumacc.cc:485:replace_alu$166327
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17629: $auto$alumacc.cc:485:replace_alu$166330
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17635: $auto$alumacc.cc:485:replace_alu$166333
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17641: $auto$alumacc.cc:485:replace_alu$166336
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17647: $auto$alumacc.cc:485:replace_alu$166339
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17653: $auto$alumacc.cc:485:replace_alu$166342
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17659: $auto$alumacc.cc:485:replace_alu$166345
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17665: $auto$alumacc.cc:485:replace_alu$166348
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17671: $auto$alumacc.cc:485:replace_alu$166351
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17677: $auto$alumacc.cc:485:replace_alu$166354
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17683: $auto$alumacc.cc:485:replace_alu$166357
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17689: $auto$alumacc.cc:485:replace_alu$166360
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17695: $auto$alumacc.cc:485:replace_alu$166363
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17701: $auto$alumacc.cc:485:replace_alu$166366
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17707: $auto$alumacc.cc:485:replace_alu$166369
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17713: $auto$alumacc.cc:485:replace_alu$166372
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17719: $auto$alumacc.cc:485:replace_alu$166375
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17725: $auto$alumacc.cc:485:replace_alu$166378
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17731: $auto$alumacc.cc:485:replace_alu$166381
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17737: $auto$alumacc.cc:485:replace_alu$166384
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17743: $auto$alumacc.cc:485:replace_alu$166387
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17749: $auto$alumacc.cc:485:replace_alu$166390
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17755: $auto$alumacc.cc:485:replace_alu$166393
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17761: $auto$alumacc.cc:485:replace_alu$166396
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17767: $auto$alumacc.cc:485:replace_alu$166399
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17773: $auto$alumacc.cc:485:replace_alu$166402
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17779: $auto$alumacc.cc:485:replace_alu$166405
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17785: $auto$alumacc.cc:485:replace_alu$166408
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17791: $auto$alumacc.cc:485:replace_alu$166411
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17797: $auto$alumacc.cc:485:replace_alu$166414
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17803: $auto$alumacc.cc:485:replace_alu$166417
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17809: $auto$alumacc.cc:485:replace_alu$166420
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17815: $auto$alumacc.cc:485:replace_alu$166423
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17821: $auto$alumacc.cc:485:replace_alu$166426
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17827: $auto$alumacc.cc:485:replace_alu$166429
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17833: $auto$alumacc.cc:485:replace_alu$166432
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17839: $auto$alumacc.cc:485:replace_alu$166435
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17845: $auto$alumacc.cc:485:replace_alu$166438
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17851: $auto$alumacc.cc:485:replace_alu$166441
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17857: $auto$alumacc.cc:485:replace_alu$166444
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17863: $auto$alumacc.cc:485:replace_alu$166447
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17869: $auto$alumacc.cc:485:replace_alu$166450
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17875: $auto$alumacc.cc:485:replace_alu$166453
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17881: $auto$alumacc.cc:485:replace_alu$166456
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17887: $auto$alumacc.cc:485:replace_alu$166459
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17893: $auto$alumacc.cc:485:replace_alu$166462
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17899: $auto$alumacc.cc:485:replace_alu$166465
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17905: $auto$alumacc.cc:485:replace_alu$166468
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17911: $auto$alumacc.cc:485:replace_alu$166471
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17917: $auto$alumacc.cc:485:replace_alu$166474
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17923: $auto$alumacc.cc:485:replace_alu$166477
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17929: $auto$alumacc.cc:485:replace_alu$166480
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17935: $auto$alumacc.cc:485:replace_alu$166483
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17941: $auto$alumacc.cc:485:replace_alu$166486
  creating $alu cell for $add$../source/detect_preamble/preamble_correlator.v:51$17947: $auto$alumacc.cc:485:replace_alu$166489
  created 1431 $alu and 9 $macc cells.
Extracting $alu and $macc cells in module $paramod\sampler\N=2:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\strb_gen\N=2:
  creating $macc model for $add$../source/clk/strb_gen.v:22$17961 ($add).
  creating $alu model for $macc $add$../source/clk/strb_gen.v:22$17961.
  creating $alu cell for $add$../source/clk/strb_gen.v:22$17961: $auto$alumacc.cc:485:replace_alu$166492
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1:
  creating $macc model for $add$../source/fifo/sync_fifo.v:34$449 ($add).
  creating $macc model for $add$../source/fifo/sync_fifo.v:47$458 ($add).
  creating $macc model for $add$../source/fifo/sync_fifo.v:49$461 ($add).
  creating $alu model for $macc $add$../source/fifo/sync_fifo.v:49$461.
  creating $alu model for $macc $add$../source/fifo/sync_fifo.v:47$458.
  creating $alu model for $macc $add$../source/fifo/sync_fifo.v:34$449.
  creating $alu model for $ge$../source/fifo/sync_fifo.v:35$451 ($ge): new $alu
  creating $alu cell for $ge$../source/fifo/sync_fifo.v:35$451: $auto$alumacc.cc:485:replace_alu$166496
  creating $alu cell for $add$../source/fifo/sync_fifo.v:34$449: $auto$alumacc.cc:485:replace_alu$166505
  creating $alu cell for $add$../source/fifo/sync_fifo.v:47$458: $auto$alumacc.cc:485:replace_alu$166508
  creating $alu cell for $add$../source/fifo/sync_fifo.v:49$461: $auto$alumacc.cc:485:replace_alu$166511
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module crc16:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module crc5:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ctrl_fsm:
  creating $macc model for $add$../source/ctrl_fsm.v:162$134 ($add).
  creating $macc model for $add$../source/ctrl_fsm.v:162$136 ($add).
  creating $macc model for $add$../source/ctrl_fsm.v:163$137 ($add).
  creating $macc model for $add$../source/ctrl_fsm.v:175$145 ($add).
  creating $macc model for $add$../source/ctrl_fsm.v:83$106 ($add).
  creating $macc model for $add$../source/ctrl_fsm.v:83$107 ($add).
  creating $macc model for $sub$../source/ctrl_fsm.v:166$143 ($sub).
  creating $macc model for $sub$../source/ctrl_fsm.v:83$108 ($sub).
  merging $macc model for $add$../source/ctrl_fsm.v:83$107 into $sub$../source/ctrl_fsm.v:83$108.
  merging $macc model for $add$../source/ctrl_fsm.v:83$106 into $sub$../source/ctrl_fsm.v:83$108.
  merging $macc model for $add$../source/ctrl_fsm.v:162$134 into $add$../source/ctrl_fsm.v:162$136.
  creating $alu model for $macc $sub$../source/ctrl_fsm.v:166$143.
  creating $alu model for $macc $add$../source/ctrl_fsm.v:175$145.
  creating $alu model for $macc $add$../source/ctrl_fsm.v:163$137.
  creating $alu model for $macc $add$../source/ctrl_fsm.v:162$136.
  creating $macc cell for $sub$../source/ctrl_fsm.v:83$108: $auto$alumacc.cc:365:replace_macc$166514
  creating $alu model for $lt$../source/ctrl_fsm.v:180$146 ($lt): new $alu
  creating $alu cell for $lt$../source/ctrl_fsm.v:180$146: $auto$alumacc.cc:485:replace_alu$166516
  creating $alu cell for $add$../source/ctrl_fsm.v:162$136: $auto$alumacc.cc:485:replace_alu$166527
  creating $alu cell for $add$../source/ctrl_fsm.v:163$137: $auto$alumacc.cc:485:replace_alu$166530
  creating $alu cell for $add$../source/ctrl_fsm.v:175$145: $auto$alumacc.cc:485:replace_alu$166533
  creating $alu cell for $sub$../source/ctrl_fsm.v:166$143: $auto$alumacc.cc:485:replace_alu$166536
  created 5 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module pll:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

3.16. Executing OPT pass (performing simple optimizations).

3.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
<suppressed ~17 debug messages>
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
<suppressed ~5 debug messages>
Optimizing module pll.
Optimizing module top.

3.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
<suppressed ~6 debug messages>
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 3 cells.

3.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=13\BANKS=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrl_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~868 debug messages>

3.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
  Optimizing cells in module $paramod\sampler\N=2.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=2.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \ctrl_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.16.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 13 unused cells and 763 unused wires.
<suppressed ~19 debug messages>

3.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.16.9. Rerunning OPT passes. (Maybe there is more to do..)

3.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=13\BANKS=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrl_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~868 debug messages>

3.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
  Optimizing cells in module $paramod\sampler\N=2.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=2.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \ctrl_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.16.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.16.16. Finished OPT passes. (There is nothing left to do.)

3.17. Executing FSM pass (extract and optimize FSM).

3.17.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.max_bank as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.bit_symbol as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking ctrl_fsm.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

3.17.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.17.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.17.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.17.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.17.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.17.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.18. Executing OPT pass (performing simple optimizations).

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.18.5. Finished fast OPT passes.

3.19. Executing MEMORY pass.

3.19.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.19.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memrd$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11257' in module `$paramod\bits_correlator\LENGTH=13\BANKS=9': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_bits/bits_correlator.v:49$11252' in module `$paramod\bits_correlator\LENGTH=13\BANKS=9': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_bits/bits_detector.v:136$275' in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$13596' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$14080' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$14564' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$15048' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$15532' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$16016' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$16500' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$16984' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$17468' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$13598' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$14082' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$14566' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$15050' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$15534' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$16018' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$16502' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$16986' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$17470' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$14077' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$14561' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$15045' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$15529' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$16013' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$16497' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$16981' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$17465' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$17949' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5': no (compatible) $dff found.
Checking cell `$memwr$\ram$../source/ram/sdp_1clk_bram.v:0$17983' in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1': merged $dff to cell.
Checking cell `$memrd$\ram$../source/ram/sdp_1clk_bram.v:25$17982' in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1': merged data $dff to cell.

3.19.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 4 unused cells and 5 unused wires.
<suppressed ~5 debug messages>

3.19.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.19.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\correlator_coeffs' in module `$paramod\bits_correlator\LENGTH=13\BANKS=9':
  $meminit$\correlator_coeffs$../source/detect_bits/bits_correlator.v:0$11421 ($meminit)
  $memrd$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11257 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\correlator_lengths' in module `$paramod\bits_correlator\LENGTH=13\BANKS=9':
  $meminit$\correlator_lengths$../source/detect_bits/bits_correlator.v:0$11422 ($meminit)
  $memrd$\correlator_lengths$../source/detect_bits/bits_correlator.v:49$11252 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\correlator_lengths' in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1':
  $meminit$\correlator_lengths$../source/detect_bits/bits_detector.v:0$282 ($meminit)
  $memrd$\correlator_lengths$../source/detect_bits/bits_detector.v:136$275 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\correlator_coeffs' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5':
  $meminit$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:0$17954 ($meminit)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$13596 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$14080 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$14564 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$15048 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$15532 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$16016 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$16500 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$16984 ($memrd)
  $memrd$\correlator_coeffs$../source/detect_preamble/preamble_correlator.v:50$17468 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\correlator_lengths' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5':
  $meminit$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:0$17955 ($meminit)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$13598 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$14082 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$14566 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$15050 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$15534 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$16018 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$16502 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$16986 ($memrd)
  $memrd$\correlator_lengths$../source/detect_preamble/preamble_correlator.v:50$17470 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\correlator_scaling' in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5':
  $meminit$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:0$17956 ($meminit)
  $memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$14077 ($memrd)
  $memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$14561 ($memrd)
  $memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$15045 ($memrd)
  $memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$15529 ($memrd)
  $memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$16013 ($memrd)
  $memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$16497 ($memrd)
  $memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$16981 ($memrd)
  $memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$17465 ($memrd)
  $memrd$\correlator_scaling$../source/detect_preamble/preamble_correlator.v:52$17949 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\ram' in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1':
  $memwr$\ram$../source/ram/sdp_1clk_bram.v:0$17983 ($memwr)
  $memrd$\ram$../source/ram/sdp_1clk_bram.v:25$17982 ($memrd)

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.21. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing $paramod\bits_correlator\LENGTH=13\BANKS=9.correlator_coeffs:
  Properties: ports=1 bits=117 rports=1 wports=0 dbits=13 abits=4 words=9
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=3 bwaste=3979 waste=3979 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=3 bwaste=4051 waste=4051 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=3 bwaste=4087 waste=4087 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=1 bwaste=4087 waste=4087 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=3 bwaste=4051 waste=4051 efficiency=1
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=3 bwaste=4087 waste=4087 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=1 bwaste=4087 waste=4087 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=3 bwaste=4051 waste=4051 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=3 bwaste=4087 waste=4087 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=1 bwaste=4087 waste=4087 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing $paramod\bits_correlator\LENGTH=13\BANKS=9.correlator_lengths:
  Properties: ports=1 bits=36 rports=1 wports=0 dbits=4 abits=4 words=9
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=12 bwaste=4060 waste=4060 efficiency=0
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=12 bwaste=4060 waste=4060 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=12 bwaste=4060 waste=4060 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=4 bwaste=4060 waste=4060 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=0 bwaste=4060 waste=4060 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=0 bwaste=4078 waste=4078 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=4 bwaste=4060 waste=4060 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=0 bwaste=4060 waste=4060 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=0 bwaste=4078 waste=4078 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=4 bwaste=4060 waste=4060 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=0 bwaste=4060 waste=4060 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=0 bwaste=4078 waste=4078 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.correlator_lengths:
  Properties: ports=1 bits=36 rports=1 wports=0 dbits=4 abits=4 words=9
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=12 bwaste=4060 waste=4060 efficiency=0
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=12 bwaste=4060 waste=4060 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=12 bwaste=4060 waste=4060 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=4 bwaste=4060 waste=4060 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=0 bwaste=4060 waste=4060 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=0 bwaste=4078 waste=4078 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=4 bwaste=4060 waste=4060 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=0 bwaste=4060 waste=4060 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=0 bwaste=4078 waste=4078 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=4 bwaste=4060 waste=4060 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=0 bwaste=4060 waste=4060 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=0 bwaste=4078 waste=4078 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.correlator_coeffs:
  Properties: ports=9 bits=720 rports=9 wports=0 dbits=80 abits=4 words=9
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=0 bwaste=3952 waste=3952 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=0 bwaste=4024 waste=4024 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=0 bwaste=4060 waste=4060 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=0 bwaste=4078 waste=4078 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=0 bwaste=4024 waste=4024 efficiency=1
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=0 bwaste=4060 waste=4060 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=0 bwaste=4078 waste=4078 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=0 bwaste=4024 waste=4024 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=0 bwaste=4060 waste=4060 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=0 bwaste=4078 waste=4078 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.correlator_lengths:
  Properties: ports=9 bits=63 rports=9 wports=0 dbits=7 abits=4 words=9
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=9 bwaste=4033 waste=4033 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=9 bwaste=4033 waste=4033 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=9 bwaste=4033 waste=4033 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=1 bwaste=4033 waste=4033 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=1 bwaste=4069 waste=4069 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=1 bwaste=4087 waste=4087 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=1 bwaste=4033 waste=4033 efficiency=1
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=1 bwaste=4069 waste=4069 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=1 bwaste=4087 waste=4087 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=1 bwaste=4033 waste=4033 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=1 bwaste=4069 waste=4069 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=1 bwaste=4087 waste=4087 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.correlator_scaling:
  Properties: ports=9 bits=45 rports=9 wports=0 dbits=5 abits=4 words=9
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=11 bwaste=4051 waste=4051 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=11 bwaste=4051 waste=4051 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=247 dwaste=11 bwaste=4051 waste=4051 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=3 bwaste=4051 waste=4051 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=3 bwaste=4087 waste=4087 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=1 bwaste=4087 waste=4087 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=3 bwaste=4051 waste=4051 efficiency=1
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=3 bwaste=4087 waste=4087 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=1 bwaste=4087 waste=4087 efficiency=0
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=503 dwaste=3 bwaste=4051 waste=4051 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1015 dwaste=3 bwaste=4087 waste=4087 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2039 dwaste=1 bwaste=4087 waste=4087 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.ram:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=1 abits=15 words=32768
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=15 bwaste=3840 waste=3840 efficiency=6
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=15 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=15 bwaste=3840 waste=3840 efficiency=6
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=7 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=3 bwaste=3072 waste=3072 efficiency=25
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=7 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=3 bwaste=3072 waste=3072 efficiency=25
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=7 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=3 bwaste=3072 waste=3072 efficiency=25
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=16
    Efficiency for rule 4.2: efficiency=25, cells=32, acells=32
    Efficiency for rule 4.1: efficiency=12, cells=64, acells=64
    Efficiency for rule 1.1: efficiency=6, cells=128, acells=128
    Selected rule 4.3 with efficiency 50.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: ram.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 0>: ram.0.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 0>: ram.0.2.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 3 0>: ram.0.3.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 4 0>: ram.0.4.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 5 0>: ram.0.5.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 6 0>: ram.0.6.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 7 0>: ram.0.7.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 8 0>: ram.0.8.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 9 0>: ram.0.9.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 10 0>: ram.0.10.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 11 0>: ram.0.11.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 12 0>: ram.0.12.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 13 0>: ram.0.13.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 14 0>: ram.0.14.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 15 0>: ram.0.15.0

3.22. Executing TECHMAP pass (map to technology primitives).

3.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

3.22.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=11\CFG_DBITS=2\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c580e88c60026da015257f05680f05599f0d3ee1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~98 debug messages>

3.23. Executing ICE40_BRAMINIT pass.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
<suppressed ~1 debug messages>
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
<suppressed ~1 debug messages>
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
<suppressed ~1 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~25 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
<suppressed ~131 debug messages>
Optimizing module $paramod\strb_gen\N=2.
<suppressed ~1 debug messages>
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
<suppressed ~5 debug messages>
Optimizing module pll.
Optimizing module top.

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
<suppressed ~1539 debug messages>
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 513 cells.

3.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 56 unused cells and 985 unused wires.
<suppressed ~62 debug messages>

3.24.5. Finished fast OPT passes.

3.25. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \correlator_coeffs in module $paramod\bits_correlator\LENGTH=13\BANKS=9:
  created 9 $dff cells and 0 static cells of width 13.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \correlator_lengths in module $paramod\bits_correlator\LENGTH=13\BANKS=9:
  created 9 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \correlator_lengths in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1:
  created 9 $dff cells and 0 static cells of width 4.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \correlator_coeffs in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5:
  created 9 $dff cells and 0 static cells of width 80.
  read interface: 0 $dff and 135 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \correlator_lengths in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5:
  created 9 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 135 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \correlator_scaling in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5:
  created 9 $dff cells and 0 static cells of width 5.
  read interface: 0 $dff and 135 $mux cells.
  write interface: 0 write mux blocks.

3.26. Executing OPT pass (performing simple optimizations).

3.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
<suppressed ~27 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
<suppressed ~11 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~734 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=13\BANKS=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrl_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~877 debug messages>

3.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
    Consolidated identical input bits for $mux cell $ternary$../source/detect_preamble/preamble_detector.v:146$395:
      Old ports: A=2'10, B=2'00, Y=$ternary$../source/detect_preamble/preamble_detector.v:146$395_Y
      New ports: A=1'1, B=1'0, Y=$ternary$../source/detect_preamble/preamble_detector.v:146$395_Y [1]
      New connections: $ternary$../source/detect_preamble/preamble_detector.v:146$395_Y [0] = 1'0
  Optimizing cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
    Consolidated identical input bits for $mux cell $ternary$../source/encode/pie_encoder.v:56$56:
      Old ports: A=3'011, B=3'100, Y=$ternary$../source/encode/pie_encoder.v:56$56_Y
      New ports: A=2'01, B=2'10, Y={ $ternary$../source/encode/pie_encoder.v:56$56_Y [2] $ternary$../source/encode/pie_encoder.v:56$56_Y [0] }
      New connections: $ternary$../source/encode/pie_encoder.v:56$56_Y [1] = $ternary$../source/encode/pie_encoder.v:56$56_Y [0]
    Consolidated identical input bits for $mux cell $ternary$../source/encode/pie_encoder.v:57$58:
      Old ports: A={ 2'00 \in_bit }, B=3'101, Y=$ternary$../source/encode/pie_encoder.v:57$58_Y
      New ports: A={ 1'0 \in_bit }, B=2'11, Y={ $ternary$../source/encode/pie_encoder.v:57$58_Y [2] $ternary$../source/encode/pie_encoder.v:57$58_Y [0] }
      New connections: $ternary$../source/encode/pie_encoder.v:57$58_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $ternary$../source/encode/pie_encoder.v:58$61:
      Old ports: A=3'101, B={ 2'00 \in_bit }, Y=$ternary$../source/encode/pie_encoder.v:58$61_Y
      New ports: A=2'11, B={ 1'0 \in_bit }, Y={ $ternary$../source/encode/pie_encoder.v:58$61_Y [2] $ternary$../source/encode/pie_encoder.v:58$61_Y [0] }
      New connections: $ternary$../source/encode/pie_encoder.v:58$61_Y [1] = 1'0
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
    Consolidated identical input bits for $mux cell $ternary$../source/encode/pie_encoder.v:57$59:
      Old ports: A=3'100, B=$ternary$../source/encode/pie_encoder.v:57$58_Y, Y=$ternary$../source/encode/pie_encoder.v:57$59_Y
      New ports: A=2'10, B={ $ternary$../source/encode/pie_encoder.v:57$58_Y [2] $ternary$../source/encode/pie_encoder.v:57$58_Y [0] }, Y={ $ternary$../source/encode/pie_encoder.v:57$59_Y [2] $ternary$../source/encode/pie_encoder.v:57$59_Y [0] }
      New connections: $ternary$../source/encode/pie_encoder.v:57$59_Y [1] = 1'0
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
    Consolidated identical input bits for $mux cell $procmux$20709:
      Old ports: A={ 3'000 $1\s4_correlation[3:0] }, B={ 2'00 $add$../source/detect_bits/bits_correlator.v:53$11277_Y }, Y=$2\s4_correlation[3:0]
      New ports: A={ 1'0 $1\s4_correlation[3:0] }, B=$add$../source/detect_bits/bits_correlator.v:53$11277_Y, Y=$2\s4_correlation[3:0] [1:0]
      New connections: $2\s4_correlation[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$20712:
      Old ports: A={ 3'000 $1\s3_correlation[3:0] }, B={ 2'00 $add$../source/detect_bits/bits_correlator.v:52$11275_Y }, Y=$2\s3_correlation[3:0]
      New ports: A={ 1'0 $1\s3_correlation[3:0] }, B=$add$../source/detect_bits/bits_correlator.v:52$11275_Y, Y=$2\s3_correlation[3:0] [1:0]
      New connections: $2\s3_correlation[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$20718:
      Old ports: A={ 3'000 $1\s2_correlation[3:0] }, B={ 2'00 $add$../source/detect_bits/bits_correlator.v:51$11272_Y }, Y=$2\s2_correlation[3:0]
      New ports: A={ 1'0 $1\s2_correlation[3:0] }, B=$add$../source/detect_bits/bits_correlator.v:51$11272_Y, Y=$2\s2_correlation[3:0] [1:0]
      New connections: $2\s2_correlation[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $procmux$20724:
      Old ports: A={ 3'000 $1\s1_correlation[3:0] }, B={ 2'00 $add$../source/detect_bits/bits_correlator.v:50$11269_Y }, Y=$2\s1_correlation[3:0]
      New ports: A={ 1'0 $1\s1_correlation[3:0] }, B=$add$../source/detect_bits/bits_correlator.v:50$11269_Y, Y=$2\s1_correlation[3:0] [1:0]
      New connections: $2\s1_correlation[3:0] [3:2] = 2'00
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
    Consolidated identical input bits for $mux cell $procmux$20913:
      Old ports: A=2'11, B=2'01, Y=$2\max_sample[1:0]
      New ports: A=1'1, B=1'0, Y=$2\max_sample[1:0] [1]
      New connections: $2\max_sample[1:0] [0] = 1'1
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
    Consolidated identical input bits for $mux cell $procmux$18577:
      Old ports: A={ 6'000000 $641\corr[62:56] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:51$17479_Y }, Y=$642\corr[62:56]
      New ports: A={ 1'0 $641\corr[62:56] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$17479_Y, Y=$642\corr[62:56] [1:0]
      New connections: $642\corr[62:56] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$18817:
      Old ports: A={ 6'000000 $561\corr[55:49] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:51$16995_Y }, Y=$562\corr[55:49]
      New ports: A={ 1'0 $561\corr[55:49] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$16995_Y, Y=$562\corr[55:49] [1:0]
      New connections: $562\corr[55:49] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$19057:
      Old ports: A={ 6'000000 $481\corr[48:42] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:51$16511_Y }, Y=$482\corr[48:42]
      New ports: A={ 1'0 $481\corr[48:42] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$16511_Y, Y=$482\corr[48:42] [1:0]
      New connections: $482\corr[48:42] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$19297:
      Old ports: A={ 6'000000 $401\corr[41:35] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:51$16027_Y }, Y=$402\corr[41:35]
      New ports: A={ 1'0 $401\corr[41:35] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$16027_Y, Y=$402\corr[41:35] [1:0]
      New connections: $402\corr[41:35] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$19537:
      Old ports: A={ 6'000000 $321\corr[34:28] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:51$15543_Y }, Y=$322\corr[34:28]
      New ports: A={ 1'0 $321\corr[34:28] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$15543_Y, Y=$322\corr[34:28] [1:0]
      New connections: $322\corr[34:28] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$19777:
      Old ports: A={ 6'000000 $241\corr[27:21] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:51$15059_Y }, Y=$242\corr[27:21]
      New ports: A={ 1'0 $241\corr[27:21] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$15059_Y, Y=$242\corr[27:21] [1:0]
      New connections: $242\corr[27:21] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$20017:
      Old ports: A={ 6'000000 $161\corr[20:14] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:51$14575_Y }, Y=$162\corr[20:14]
      New ports: A={ 1'0 $161\corr[20:14] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$14575_Y, Y=$162\corr[20:14] [1:0]
      New connections: $162\corr[20:14] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$20257:
      Old ports: A={ 6'000000 $81\corr[13:7] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:51$14091_Y }, Y=$82\corr[13:7]
      New ports: A={ 1'0 $81\corr[13:7] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$14091_Y, Y=$82\corr[13:7] [1:0]
      New connections: $82\corr[13:7] [6:2] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$20497:
      Old ports: A={ 6'000000 $1\corr[6:0] }, B={ 5'00000 $add$../source/detect_preamble/preamble_correlator.v:51$13607_Y }, Y=$2\corr[6:0]
      New ports: A={ 1'0 $1\corr[6:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$13607_Y, Y=$2\corr[6:0] [1:0]
      New connections: $2\corr[6:0] [6:2] = 5'00000
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
  Optimizing cells in module $paramod\sampler\N=2.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=2.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \ctrl_fsm.
    Consolidated identical input bits for $mux cell $procmux$158045:
      Old ports: A=3'011, B=3'110, Y=$6\next_state[2:0]
      New ports: A=2'01, B=2'10, Y={ $6\next_state[2:0] [2] $6\next_state[2:0] [0] }
      New connections: $6\next_state[2:0] [1] = 1'1
    Consolidated identical input bits for $mux cell $ternary$../source/ctrl_fsm.v:100$126:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:460:run$159163 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:460:run$159163 [1]
      New connections: $auto$wreduce.cc:460:run$159163 [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$../source/ctrl_fsm.v:92$122:
      Old ports: A=3'100, B=3'001, Y=$ternary$../source/ctrl_fsm.v:92$122_Y
      New ports: A=2'10, B=2'01, Y={ $ternary$../source/ctrl_fsm.v:92$122_Y [2] $ternary$../source/ctrl_fsm.v:92$122_Y [0] }
      New connections: $ternary$../source/ctrl_fsm.v:92$122_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $ternary$../source/ctrl_fsm.v:94$124:
      Old ports: A=3'110, B=3'000, Y=$ternary$../source/ctrl_fsm.v:94$124_Y
      New ports: A=1'1, B=1'0, Y=$ternary$../source/ctrl_fsm.v:94$124_Y [1]
      New connections: { $ternary$../source/ctrl_fsm.v:94$124_Y [2] $ternary$../source/ctrl_fsm.v:94$124_Y [0] } = { $ternary$../source/ctrl_fsm.v:94$124_Y [1] 1'0 }
  Optimizing cells in module \ctrl_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 23 changes.

3.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\correlator_lengths[8]$168007 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_lengths[7]$168005 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_lengths[6]$168003 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_lengths[5]$168001 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_lengths[4]$167999 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_lengths[3]$167997 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_lengths[2]$167995 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_lengths[1]$167993 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_lengths[0]$167991 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_coeffs[8]$167944 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_coeffs[7]$167942 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_coeffs[6]$167940 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_coeffs[5]$167938 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_coeffs[4]$167936 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_coeffs[3]$167934 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_coeffs[2]$167932 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_coeffs[1]$167930 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_coeffs[0]$167928 ($dff) from module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Removing $memory\correlator_lengths[8]$168070 ($dff) from module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Removing $memory\correlator_lengths[7]$168068 ($dff) from module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Removing $memory\correlator_lengths[6]$168066 ($dff) from module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Removing $memory\correlator_lengths[5]$168064 ($dff) from module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Removing $memory\correlator_lengths[4]$168062 ($dff) from module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Removing $memory\correlator_lengths[3]$168060 ($dff) from module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Removing $memory\correlator_lengths[2]$168058 ($dff) from module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Removing $memory\correlator_lengths[1]$168056 ($dff) from module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Removing $memory\correlator_lengths[0]$168054 ($dff) from module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Removing $memory\correlator_scaling[0]$168963 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_scaling[1]$168965 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_lengths[6]$168552 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_lengths[4]$168548 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_scaling[7]$168977 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_scaling[8]$168979 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_lengths[2]$168544 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_lengths[8]$168556 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_lengths[7]$168554 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_lengths[1]$168542 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_scaling[5]$168973 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_scaling[3]$168969 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_lengths[0]$168540 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_scaling[6]$168975 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_scaling[4]$168971 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_coeffs[8]$168133 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_coeffs[7]$168131 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_coeffs[6]$168129 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_coeffs[5]$168127 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_coeffs[4]$168125 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_coeffs[3]$168123 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_coeffs[2]$168121 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_coeffs[1]$168119 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_coeffs[0]$168117 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_lengths[3]$168546 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_scaling[2]$168967 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Removing $memory\correlator_lengths[5]$168550 ($dff) from module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Replaced 54 DFF cells.

3.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 951 unused wires.
<suppressed ~3 debug messages>

3.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
<suppressed ~18 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
<suppressed ~1 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~7422 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.26.9. Rerunning OPT passes. (Maybe there is more to do..)

3.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=13\BANKS=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrl_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~733 debug messages>

3.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][3][0]$167967:
      Old ports: A=13'0000011110000, B=13'0000111100000, Y=$memory\correlator_coeffs$rdmux[0][2][0]$a$167956
      New ports: A=2'01, B=2'10, Y={ $memory\correlator_coeffs$rdmux[0][2][0]$a$167956 [8] $memory\correlator_coeffs$rdmux[0][2][0]$a$167956 [4] }
      New connections: { $memory\correlator_coeffs$rdmux[0][2][0]$a$167956 [12:9] $memory\correlator_coeffs$rdmux[0][2][0]$a$167956 [7:5] $memory\correlator_coeffs$rdmux[0][2][0]$a$167956 [3:0] } = 11'00001110000
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][3][1]$167970:
      Old ports: A=13'0000111100000, B=13'0001111100000, Y=$memory\correlator_coeffs$rdmux[0][2][0]$b$167957
      New ports: A=1'0, B=1'1, Y=$memory\correlator_coeffs$rdmux[0][2][0]$b$167957 [9]
      New connections: { $memory\correlator_coeffs$rdmux[0][2][0]$b$167957 [12:10] $memory\correlator_coeffs$rdmux[0][2][0]$b$167957 [8:0] } = 12'000111100000
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][3][3]$167976:
      Old ports: A=13'0111111000000, B=13'1111110000000, Y=$memory\correlator_coeffs$rdmux[0][2][1]$b$167960
      New ports: A=2'01, B=2'10, Y={ $memory\correlator_coeffs$rdmux[0][2][1]$b$167960 [12] $memory\correlator_coeffs$rdmux[0][2][1]$b$167960 [6] }
      New connections: { $memory\correlator_coeffs$rdmux[0][2][1]$b$167960 [11:7] $memory\correlator_coeffs$rdmux[0][2][1]$b$167960 [5:0] } = 11'11111000000
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][3][4]$167979:
      Old ports: A=13'1111110000000, B=13'xxxxxxxxxxxxx, Y=$memory\correlator_coeffs$rdmux[0][2][2]$a$167962
      New ports: A=2'10, B=2'xx, Y={ $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [7] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [0] }
      New connections: { $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [12:8] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [6:1] } = { $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [7] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [7] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [7] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [7] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [7] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [0] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [0] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [0] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [0] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [0] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [0] }
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][3][0]$168030:
      Old ports: A=4'1000, B=4'1001, Y=$memory\correlator_lengths$rdmux[0][2][0]$a$168019
      New ports: A=1'0, B=1'1, Y=$memory\correlator_lengths$rdmux[0][2][0]$a$168019 [0]
      New connections: $memory\correlator_lengths$rdmux[0][2][0]$a$168019 [3:1] = 3'100
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][3][1]$168033:
      Old ports: A=4'1001, B=4'1010, Y=$memory\correlator_lengths$rdmux[0][2][0]$b$168020
      New ports: A=2'01, B=2'10, Y=$memory\correlator_lengths$rdmux[0][2][0]$b$168020 [1:0]
      New connections: $memory\correlator_lengths$rdmux[0][2][0]$b$168020 [3:2] = 2'10
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][3][3]$168039:
      Old ports: A=4'1100, B=4'1101, Y=$memory\correlator_lengths$rdmux[0][2][1]$b$168023
      New ports: A=1'0, B=1'1, Y=$memory\correlator_lengths$rdmux[0][2][1]$b$168023 [0]
      New connections: $memory\correlator_lengths$rdmux[0][2][1]$b$168023 [3:1] = 3'110
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][3][4]$168042:
      Old ports: A=4'1101, B=4'xxxx, Y=$memory\correlator_lengths$rdmux[0][2][2]$a$168025
      New ports: A=2'01, B=2'xx, Y=$memory\correlator_lengths$rdmux[0][2][2]$a$168025 [1:0]
      New connections: $memory\correlator_lengths$rdmux[0][2][2]$a$168025 [3:2] = { $memory\correlator_lengths$rdmux[0][2][2]$a$168025 [0] $memory\correlator_lengths$rdmux[0][2][2]$a$168025 [0] }
    Consolidated identical input bits for $mux cell $procmux$20691:
      Old ports: A={ 2'00 $2\s4_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:53$11290_Y, Y=$3\s4_correlation[3:0]
      New ports: A={ 1'0 $2\s4_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:53$11290_Y [2:0], Y=$3\s4_correlation[3:0] [2:0]
      New connections: $3\s4_correlation[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $procmux$20694:
      Old ports: A={ 2'00 $2\s3_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:52$11288_Y, Y=$3\s3_correlation[3:0]
      New ports: A={ 1'0 $2\s3_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:52$11288_Y [2:0], Y=$3\s3_correlation[3:0] [2:0]
      New connections: $3\s3_correlation[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $procmux$20700:
      Old ports: A={ 2'00 $2\s2_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:51$11285_Y, Y=$3\s2_correlation[3:0]
      New ports: A={ 1'0 $2\s2_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:51$11285_Y [2:0], Y=$3\s2_correlation[3:0] [2:0]
      New connections: $3\s2_correlation[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $procmux$20706:
      Old ports: A={ 2'00 $2\s1_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:50$11282_Y, Y=$3\s1_correlation[3:0]
      New ports: A={ 1'0 $2\s1_correlation[3:0] [1:0] }, B=$add$../source/detect_bits/bits_correlator.v:50$11282_Y [2:0], Y=$3\s1_correlation[3:0] [2:0]
      New connections: $3\s1_correlation[3:0] [3] = 1'0
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][2][0]$167955:
      Old ports: A=$memory\correlator_coeffs$rdmux[0][2][0]$a$167956, B=$memory\correlator_coeffs$rdmux[0][2][0]$b$167957, Y=$memory\correlator_coeffs$rdmux[0][1][0]$a$167950
      New ports: A={ 1'0 $memory\correlator_coeffs$rdmux[0][2][0]$a$167956 [8] $memory\correlator_coeffs$rdmux[0][2][0]$a$167956 [4] }, B={ $memory\correlator_coeffs$rdmux[0][2][0]$b$167957 [9] 2'10 }, Y={ $memory\correlator_coeffs$rdmux[0][1][0]$a$167950 [9:8] $memory\correlator_coeffs$rdmux[0][1][0]$a$167950 [4] }
      New connections: { $memory\correlator_coeffs$rdmux[0][1][0]$a$167950 [12:10] $memory\correlator_coeffs$rdmux[0][1][0]$a$167950 [7:5] $memory\correlator_coeffs$rdmux[0][1][0]$a$167950 [3:0] } = 10'0001110000
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][2][1]$167958:
      Old ports: A=$memory\correlator_coeffs$rdmux[0][2][1]$a$167959, B=$memory\correlator_coeffs$rdmux[0][2][1]$b$167960, Y=$memory\correlator_coeffs$rdmux[0][1][0]$b$167951
      New ports: A=3'001, B={ $memory\correlator_coeffs$rdmux[0][2][1]$b$167960 [12] 1'1 $memory\correlator_coeffs$rdmux[0][2][1]$b$167960 [6] }, Y={ $memory\correlator_coeffs$rdmux[0][1][0]$b$167951 [12:11] $memory\correlator_coeffs$rdmux[0][1][0]$b$167951 [6] }
      New connections: { $memory\correlator_coeffs$rdmux[0][1][0]$b$167951 [10:7] $memory\correlator_coeffs$rdmux[0][1][0]$b$167951 [5:0] } = 10'1111000000
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][2][2]$167961:
      Old ports: A=$memory\correlator_coeffs$rdmux[0][2][2]$a$167962, B=13'xxxxxxxxxxxxx, Y=$memory\correlator_coeffs$rdmux[0][1][1]$a$167953
      New ports: A={ $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [7] $memory\correlator_coeffs$rdmux[0][2][2]$a$167962 [0] }, B=2'xx, Y={ $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [7] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [0] }
      New connections: { $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [12:8] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [6:1] } = { $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [7] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [7] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [7] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [7] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [7] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [0] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [0] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [0] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [0] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [0] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [0] }
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][2][0]$168018:
      Old ports: A=$memory\correlator_lengths$rdmux[0][2][0]$a$168019, B=$memory\correlator_lengths$rdmux[0][2][0]$b$168020, Y=$memory\correlator_lengths$rdmux[0][1][0]$a$168013
      New ports: A={ 1'0 $memory\correlator_lengths$rdmux[0][2][0]$a$168019 [0] }, B=$memory\correlator_lengths$rdmux[0][2][0]$b$168020 [1:0], Y=$memory\correlator_lengths$rdmux[0][1][0]$a$168013 [1:0]
      New connections: $memory\correlator_lengths$rdmux[0][1][0]$a$168013 [3:2] = 2'10
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][2][1]$168021:
      Old ports: A=$memory\correlator_lengths$rdmux[0][2][1]$a$168022, B=$memory\correlator_lengths$rdmux[0][2][1]$b$168023, Y=$memory\correlator_lengths$rdmux[0][1][0]$b$168014
      New ports: A=3'011, B={ 2'10 $memory\correlator_lengths$rdmux[0][2][1]$b$168023 [0] }, Y=$memory\correlator_lengths$rdmux[0][1][0]$b$168014 [2:0]
      New connections: $memory\correlator_lengths$rdmux[0][1][0]$b$168014 [3] = 1'1
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][2][2]$168024:
      Old ports: A=$memory\correlator_lengths$rdmux[0][2][2]$a$168025, B=4'xxxx, Y=$memory\correlator_lengths$rdmux[0][1][1]$a$168016
      New ports: A=$memory\correlator_lengths$rdmux[0][2][2]$a$168025 [1:0], B=2'xx, Y=$memory\correlator_lengths$rdmux[0][1][1]$a$168016 [1:0]
      New connections: $memory\correlator_lengths$rdmux[0][1][1]$a$168016 [3:2] = { $memory\correlator_lengths$rdmux[0][1][1]$a$168016 [0] $memory\correlator_lengths$rdmux[0][1][1]$a$168016 [0] }
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][1][0]$167949:
      Old ports: A=$memory\correlator_coeffs$rdmux[0][1][0]$a$167950, B=$memory\correlator_coeffs$rdmux[0][1][0]$b$167951, Y=$memory\correlator_coeffs$rdmux[0][0][0]$a$167947
      New ports: A={ 3'000 $memory\correlator_coeffs$rdmux[0][1][0]$a$167950 [9:8] 2'11 $memory\correlator_coeffs$rdmux[0][1][0]$a$167950 [4] }, B={ $memory\correlator_coeffs$rdmux[0][1][0]$b$167951 [12:11] 3'111 $memory\correlator_coeffs$rdmux[0][1][0]$b$167951 [6] 2'00 }, Y={ $memory\correlator_coeffs$rdmux[0][0][0]$a$167947 [12:8] $memory\correlator_coeffs$rdmux[0][0][0]$a$167947 [6:4] }
      New connections: { $memory\correlator_coeffs$rdmux[0][0][0]$a$167947 [7] $memory\correlator_coeffs$rdmux[0][0][0]$a$167947 [3:0] } = 5'10000
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][1][1]$167952:
      Old ports: A=$memory\correlator_coeffs$rdmux[0][1][1]$a$167953, B=13'xxxxxxxxxxxxx, Y=$memory\correlator_coeffs$rdmux[0][0][0]$b$167948
      New ports: A={ $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [7] $memory\correlator_coeffs$rdmux[0][1][1]$a$167953 [0] }, B=2'xx, Y={ $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [7] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [0] }
      New connections: { $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [12:8] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [6:1] } = { $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [7] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [7] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [7] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [7] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [7] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [0] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [0] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [0] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [0] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [0] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [0] }
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][1][0]$168012:
      Old ports: A=$memory\correlator_lengths$rdmux[0][1][0]$a$168013, B=$memory\correlator_lengths$rdmux[0][1][0]$b$168014, Y=$memory\correlator_lengths$rdmux[0][0][0]$a$168010
      New ports: A={ 1'0 $memory\correlator_lengths$rdmux[0][1][0]$a$168013 [1:0] }, B=$memory\correlator_lengths$rdmux[0][1][0]$b$168014 [2:0], Y=$memory\correlator_lengths$rdmux[0][0][0]$a$168010 [2:0]
      New connections: $memory\correlator_lengths$rdmux[0][0][0]$a$168010 [3] = 1'1
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][1][1]$168015:
      Old ports: A=$memory\correlator_lengths$rdmux[0][1][1]$a$168016, B=4'xxxx, Y=$memory\correlator_lengths$rdmux[0][0][0]$b$168011
      New ports: A=$memory\correlator_lengths$rdmux[0][1][1]$a$168016 [1:0], B=2'xx, Y=$memory\correlator_lengths$rdmux[0][0][0]$b$168011 [1:0]
      New connections: $memory\correlator_lengths$rdmux[0][0][0]$b$168011 [3:2] = { $memory\correlator_lengths$rdmux[0][0][0]$b$168011 [0] $memory\correlator_lengths$rdmux[0][0][0]$b$168011 [0] }
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
    Consolidated identical input bits for $mux cell $memory\correlator_coeffs$rdmux[0][0][0]$167946:
      Old ports: A=$memory\correlator_coeffs$rdmux[0][0][0]$a$167947, B=$memory\correlator_coeffs$rdmux[0][0][0]$b$167948, Y=$memrd$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11257_DATA
      New ports: A={ $memory\correlator_coeffs$rdmux[0][0][0]$a$167947 [12:8] 1'1 $memory\correlator_coeffs$rdmux[0][0][0]$a$167947 [6:4] 1'0 }, B={ $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [7] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [7] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [7] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [7] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [7] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [7] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [0] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [0] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [0] $memory\correlator_coeffs$rdmux[0][0][0]$b$167948 [0] }, Y={ $memrd$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11257_DATA [12:4] $memrd$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11257_DATA [0] }
      New connections: $memrd$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11257_DATA [3:1] = { $memrd$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11257_DATA [0] $memrd$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11257_DATA [0] $memrd$\correlator_coeffs$../source/detect_bits/bits_correlator.v:51$11257_DATA [0] }
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][3][0]$168093:
      Old ports: A=4'1000, B=4'1001, Y=$memory\correlator_lengths$rdmux[0][2][0]$a$168082
      New ports: A=1'0, B=1'1, Y=$memory\correlator_lengths$rdmux[0][2][0]$a$168082 [0]
      New connections: $memory\correlator_lengths$rdmux[0][2][0]$a$168082 [3:1] = 3'100
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][3][1]$168096:
      Old ports: A=4'1001, B=4'1010, Y=$memory\correlator_lengths$rdmux[0][2][0]$b$168083
      New ports: A=2'01, B=2'10, Y=$memory\correlator_lengths$rdmux[0][2][0]$b$168083 [1:0]
      New connections: $memory\correlator_lengths$rdmux[0][2][0]$b$168083 [3:2] = 2'10
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][3][3]$168102:
      Old ports: A=4'1100, B=4'1101, Y=$memory\correlator_lengths$rdmux[0][2][1]$b$168086
      New ports: A=1'0, B=1'1, Y=$memory\correlator_lengths$rdmux[0][2][1]$b$168086 [0]
      New connections: $memory\correlator_lengths$rdmux[0][2][1]$b$168086 [3:1] = 3'110
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][3][4]$168105:
      Old ports: A=4'1101, B=4'xxxx, Y=$memory\correlator_lengths$rdmux[0][2][2]$a$168088
      New ports: A=2'01, B=2'xx, Y=$memory\correlator_lengths$rdmux[0][2][2]$a$168088 [1:0]
      New connections: $memory\correlator_lengths$rdmux[0][2][2]$a$168088 [3:2] = { $memory\correlator_lengths$rdmux[0][2][2]$a$168088 [0] $memory\correlator_lengths$rdmux[0][2][2]$a$168088 [0] }
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][2][0]$168081:
      Old ports: A=$memory\correlator_lengths$rdmux[0][2][0]$a$168082, B=$memory\correlator_lengths$rdmux[0][2][0]$b$168083, Y=$memory\correlator_lengths$rdmux[0][1][0]$a$168076
      New ports: A={ 1'0 $memory\correlator_lengths$rdmux[0][2][0]$a$168082 [0] }, B=$memory\correlator_lengths$rdmux[0][2][0]$b$168083 [1:0], Y=$memory\correlator_lengths$rdmux[0][1][0]$a$168076 [1:0]
      New connections: $memory\correlator_lengths$rdmux[0][1][0]$a$168076 [3:2] = 2'10
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][2][1]$168084:
      Old ports: A=$memory\correlator_lengths$rdmux[0][2][1]$a$168085, B=$memory\correlator_lengths$rdmux[0][2][1]$b$168086, Y=$memory\correlator_lengths$rdmux[0][1][0]$b$168077
      New ports: A=3'011, B={ 2'10 $memory\correlator_lengths$rdmux[0][2][1]$b$168086 [0] }, Y=$memory\correlator_lengths$rdmux[0][1][0]$b$168077 [2:0]
      New connections: $memory\correlator_lengths$rdmux[0][1][0]$b$168077 [3] = 1'1
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][2][2]$168087:
      Old ports: A=$memory\correlator_lengths$rdmux[0][2][2]$a$168088, B=4'xxxx, Y=$memory\correlator_lengths$rdmux[0][1][1]$a$168079
      New ports: A=$memory\correlator_lengths$rdmux[0][2][2]$a$168088 [1:0], B=2'xx, Y=$memory\correlator_lengths$rdmux[0][1][1]$a$168079 [1:0]
      New connections: $memory\correlator_lengths$rdmux[0][1][1]$a$168079 [3:2] = { $memory\correlator_lengths$rdmux[0][1][1]$a$168079 [0] $memory\correlator_lengths$rdmux[0][1][1]$a$168079 [0] }
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][1][0]$168075:
      Old ports: A=$memory\correlator_lengths$rdmux[0][1][0]$a$168076, B=$memory\correlator_lengths$rdmux[0][1][0]$b$168077, Y=$memory\correlator_lengths$rdmux[0][0][0]$a$168073
      New ports: A={ 1'0 $memory\correlator_lengths$rdmux[0][1][0]$a$168076 [1:0] }, B=$memory\correlator_lengths$rdmux[0][1][0]$b$168077 [2:0], Y=$memory\correlator_lengths$rdmux[0][0][0]$a$168073 [2:0]
      New connections: $memory\correlator_lengths$rdmux[0][0][0]$a$168073 [3] = 1'1
    Consolidated identical input bits for $mux cell $memory\correlator_lengths$rdmux[0][1][1]$168078:
      Old ports: A=$memory\correlator_lengths$rdmux[0][1][1]$a$168079, B=4'xxxx, Y=$memory\correlator_lengths$rdmux[0][0][0]$b$168074
      New ports: A=$memory\correlator_lengths$rdmux[0][1][1]$a$168079 [1:0], B=2'xx, Y=$memory\correlator_lengths$rdmux[0][0][0]$b$168074 [1:0]
      New connections: $memory\correlator_lengths$rdmux[0][0][0]$b$168074 [3:2] = { $memory\correlator_lengths$rdmux[0][0][0]$b$168074 [0] $memory\correlator_lengths$rdmux[0][0][0]$b$168074 [0] }
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
    Consolidated identical input bits for $mux cell $procmux$18574:
      Old ports: A={ 5'00000 $642\corr[62:56] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$17485_Y, Y=$643\corr[62:56]
      New ports: A={ 1'0 $642\corr[62:56] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$17485_Y [2:0], Y=$643\corr[62:56] [2:0]
      New connections: $643\corr[62:56] [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$18814:
      Old ports: A={ 5'00000 $562\corr[55:49] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$17001_Y, Y=$563\corr[55:49]
      New ports: A={ 1'0 $562\corr[55:49] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$17001_Y [2:0], Y=$563\corr[55:49] [2:0]
      New connections: $563\corr[55:49] [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$19054:
      Old ports: A={ 5'00000 $482\corr[48:42] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$16517_Y, Y=$483\corr[48:42]
      New ports: A={ 1'0 $482\corr[48:42] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$16517_Y [2:0], Y=$483\corr[48:42] [2:0]
      New connections: $483\corr[48:42] [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$19294:
      Old ports: A={ 5'00000 $402\corr[41:35] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$16033_Y, Y=$403\corr[41:35]
      New ports: A={ 1'0 $402\corr[41:35] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$16033_Y [2:0], Y=$403\corr[41:35] [2:0]
      New connections: $403\corr[41:35] [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$19534:
      Old ports: A={ 5'00000 $322\corr[34:28] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$15549_Y, Y=$323\corr[34:28]
      New ports: A={ 1'0 $322\corr[34:28] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$15549_Y [2:0], Y=$323\corr[34:28] [2:0]
      New connections: $323\corr[34:28] [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$19774:
      Old ports: A={ 5'00000 $242\corr[27:21] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$15065_Y, Y=$243\corr[27:21]
      New ports: A={ 1'0 $242\corr[27:21] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$15065_Y [2:0], Y=$243\corr[27:21] [2:0]
      New connections: $243\corr[27:21] [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$20014:
      Old ports: A={ 5'00000 $162\corr[20:14] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$14581_Y, Y=$163\corr[20:14]
      New ports: A={ 1'0 $162\corr[20:14] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$14581_Y [2:0], Y=$163\corr[20:14] [2:0]
      New connections: $163\corr[20:14] [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$20254:
      Old ports: A={ 5'00000 $82\corr[13:7] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$14097_Y, Y=$83\corr[13:7]
      New ports: A={ 1'0 $82\corr[13:7] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$14097_Y [2:0], Y=$83\corr[13:7] [2:0]
      New connections: $83\corr[13:7] [6:3] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$20494:
      Old ports: A={ 5'00000 $2\corr[6:0] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$13613_Y, Y=$3\corr[6:0]
      New ports: A={ 1'0 $2\corr[6:0] [1:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$13613_Y [2:0], Y=$3\corr[6:0] [2:0]
      New connections: $3\corr[6:0] [6:3] = 4'0000
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
  Optimizing cells in module $paramod\sampler\N=2.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=2.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \ctrl_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 41 changes.

3.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
<suppressed ~11224 debug messages>
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 2529 cells.

3.26.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 27 unused cells and 9931 unused wires.
<suppressed ~30 debug messages>

3.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~20 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.26.16. Rerunning OPT passes. (Maybe there is more to do..)

3.26.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=13\BANKS=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrl_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~660 debug messages>

3.26.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
    Consolidated identical input bits for $mux cell $procmux$18571:
      Old ports: A={ 4'0000 $163\corr[20:14] [2:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$13619_Y, Y=$164\corr[20:14]
      New ports: A={ 1'0 $163\corr[20:14] [2:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$13619_Y [3:0], Y=$164\corr[20:14] [3:0]
      New connections: $164\corr[20:14] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $procmux$19531:
      Old ports: A={ 4'0000 $323\corr[34:28] [2:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$15555_Y, Y=$324\corr[34:28]
      New ports: A={ 1'0 $323\corr[34:28] [2:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$15555_Y [3:0], Y=$324\corr[34:28] [3:0]
      New connections: $324\corr[34:28] [6:4] = 3'000
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
  Optimizing cells in module $paramod\sampler\N=2.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=2.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \ctrl_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 2 changes.

3.26.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.20. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

3.26.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~14 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.26.23. Rerunning OPT passes. (Maybe there is more to do..)

3.26.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=13\BANKS=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrl_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~660 debug messages>

3.26.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
    Consolidated identical input bits for $mux cell $procmux$18568:
      Old ports: A={ 3'000 $164\corr[20:14] [3:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$13625_Y, Y=$165\corr[20:14]
      New ports: A={ 1'0 $164\corr[20:14] [3:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$13625_Y [4:0], Y=$165\corr[20:14] [4:0]
      New connections: $165\corr[20:14] [6:5] = 2'00
    Consolidated identical input bits for $mux cell $procmux$19288:
      Old ports: A={ 3'000 $164\corr[20:14] [3:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$13625_Y, Y=$405\corr[41:35]
      New ports: A={ 1'0 $164\corr[20:14] [3:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$13625_Y [4:0], Y=$405\corr[41:35] [4:0]
      New connections: $405\corr[41:35] [6:5] = 2'00
    Consolidated identical input bits for $mux cell $procmux$19528:
      Old ports: A={ 3'000 $324\corr[34:28] [3:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$15561_Y, Y=$325\corr[34:28]
      New ports: A={ 1'0 $324\corr[34:28] [3:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$15561_Y [4:0], Y=$325\corr[34:28] [4:0]
      New connections: $325\corr[34:28] [6:5] = 2'00
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
  Optimizing cells in module $paramod\sampler\N=2.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=2.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \ctrl_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 3 changes.

3.26.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.27. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

3.26.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~12 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.26.30. Rerunning OPT passes. (Maybe there is more to do..)

3.26.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=13\BANKS=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrl_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~660 debug messages>

3.26.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
    Consolidated identical input bits for $mux cell $procmux$18565:
      Old ports: A={ 2'00 $165\corr[20:14] [4:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$13631_Y, Y=$166\corr[20:14]
      New ports: A={ 1'0 $165\corr[20:14] [4:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$13631_Y [5:0], Y=$166\corr[20:14] [5:0]
      New connections: $166\corr[20:14] [6] = 1'0
    Consolidated identical input bits for $mux cell $procmux$19285:
      Old ports: A={ 2'00 $405\corr[41:35] [4:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$16051_Y, Y=$406\corr[41:35]
      New ports: A={ 1'0 $405\corr[41:35] [4:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$16051_Y [5:0], Y=$406\corr[41:35] [5:0]
      New connections: $406\corr[41:35] [6] = 1'0
    Consolidated identical input bits for $mux cell $procmux$19525:
      Old ports: A={ 2'00 $325\corr[34:28] [4:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$15567_Y, Y=$326\corr[34:28]
      New ports: A={ 1'0 $325\corr[34:28] [4:0] }, B=$add$../source/detect_preamble/preamble_correlator.v:51$15567_Y [5:0], Y=$326\corr[34:28] [5:0]
      New connections: $326\corr[34:28] [6] = 1'0
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
  Optimizing cells in module $paramod\sampler\N=2.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=2.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \ctrl_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 3 changes.

3.26.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.34. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.26.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.26.37. Rerunning OPT passes. (Maybe there is more to do..)

3.26.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_correlator\LENGTH=13\BANKS=9..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sampler\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\strb_gen\N=2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \crc5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrl_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~660 debug messages>

3.26.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
  Optimizing cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
  Optimizing cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9.
  Optimizing cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
  Optimizing cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
  Optimizing cells in module $paramod\sampler\N=2.
  Optimizing cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module $paramod\strb_gen\N=2.
  Optimizing cells in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
  Optimizing cells in module \crc16.
  Optimizing cells in module \crc5.
  Optimizing cells in module \ctrl_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.26.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.41. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.26.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.26.44. Finished OPT passes. (There is nothing left to do.)

3.27. Executing ICE40_WRAPCARRY pass (wrap carries).

3.28. Executing TECHMAP pass (map to technology primitives).

3.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

3.28.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=14\Y_WIDTH=14 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=10 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { \epc_len 4'0000 } (9 bits, unsigned)
  add 12'000000011111 (12 bits, unsigned)
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=9\Y_WIDTH=9 for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=12\Y_WIDTH=12 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dlatch.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod$ef1aa92226643317e629554b6565fe5e43a15bf1\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=2 for cells of type $pmux.
Using template $paramod$64e48c333fef8ecf271a27bf8c937d56824cfa7a\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:970aaa4a3455213c815850b1348a60c58da9060d$paramod$8bcd735691f11301d4befedc91e35ec945f39c45\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=15\Y_WIDTH=15 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=15\Y_WIDTH=15 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
  add \corr [6:0] * 5'11010 (7x5 bits, unsigned)
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
  add \corr [13:7] * 5'11000 (7x5 bits, unsigned)
  add \corr [20:14] * 5'10110 (7x5 bits, unsigned)
  add \corr [27:21] * 5'10101 (7x5 bits, unsigned)
  add \corr [34:28] * 5'10100 (7x5 bits, unsigned)
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
  add \corr [41:35] * 5'10010 (7x5 bits, unsigned)
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
  add \corr [48:42] * 5'10001 (7x5 bits, unsigned)
  add \corr [55:49] * 5'10000 (7x5 bits, unsigned)
  add \corr [62:56] * 5'10000 (7x5 bits, unsigned)
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=11 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=11\B_WIDTH=11\Y_WIDTH=11 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=15 for cells of type $pmux.
No more expansions possible.
<suppressed ~6436 debug messages>

3.29. Executing OPT pass (performing simple optimizations).

3.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
<suppressed ~199 debug messages>
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
<suppressed ~123 debug messages>
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
<suppressed ~527 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
<suppressed ~221 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~9549 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
<suppressed ~136 debug messages>
Optimizing module $paramod\strb_gen\N=2.
<suppressed ~7 debug messages>
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
<suppressed ~94 debug messages>
Optimizing module crc16.
<suppressed ~16 debug messages>
Optimizing module crc5.
Optimizing module ctrl_fsm.
<suppressed ~577 debug messages>
Optimizing module pll.
Optimizing module top.

3.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
<suppressed ~21 debug messages>
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
<suppressed ~162 debug messages>
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
<suppressed ~99 debug messages>
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
<suppressed ~144 debug messages>
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
<suppressed ~1452 debug messages>
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
<suppressed ~312 debug messages>
Finding identical cells in module `$paramod\strb_gen\N=2'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
<suppressed ~51 debug messages>
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
<suppressed ~798 debug messages>
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 1014 cells.

3.29.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 3866 unused cells and 11417 unused wires.
<suppressed ~3876 debug messages>

3.29.5. Finished fast OPT passes.

3.30. Executing ICE40_OPT pass (performing simple optimizations).

3.30.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$auto$alumacc.cc:485:replace_alu$159204.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$159204.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$auto$alumacc.cc:485:replace_alu$159268.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$159268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.$auto$alumacc.cc:485:replace_alu$159273.slice[0].carry: CO=\cur_corr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$auto$alumacc.cc:485:replace_alu$159293.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$159293.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$auto$alumacc.cc:485:replace_alu$159304.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$159293.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$auto$alumacc.cc:485:replace_alu$159315.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$159293.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$auto$alumacc.cc:485:replace_alu$159326.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$159293.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$auto$alumacc.cc:485:replace_alu$159337.slice[0].carry: CO=\count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$alumacc.cc:485:replace_alu$159346.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$alumacc.cc:485:replace_alu$159382.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$alumacc.cc:485:replace_alu$159418.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$alumacc.cc:485:replace_alu$159454.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$opt_expr.cc:1607:replace_const_cells$169386.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$opt_expr.cc:1607:replace_const_cells$169390.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$opt_expr.cc:1607:replace_const_cells$169394.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$opt_expr.cc:1607:replace_const_cells$169398.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$159586.slice[0].carry: CO=\count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$159589.slice[0].carry: CO=\bit_period [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$159592.slice[0].carry: CO=\bit_period [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$159592.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$159592.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$159595.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$159595.AA [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162094.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162094.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$162094.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162094.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$162094.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162094.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162487.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162487.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$162487.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162487.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162547.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162547.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$162547.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162547.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$162547.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162547.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$162547.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162547.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162562.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162562.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$162562.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162562.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$162562.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162562.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$162562.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162562.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$162562.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$162562.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164377.slice[0].carry: CO=$167\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164395.slice[0].carry: CO=$13\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164404.slice[0].carry: CO=$16\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164419.slice[0].carry: CO=$21\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164422.slice[0].carry: CO=$22\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164425.slice[0].carry: CO=$23\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164428.slice[0].carry: CO=$24\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164431.slice[0].carry: CO=$25\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164434.slice[0].carry: CO=$26\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164437.slice[0].carry: CO=$27\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164440.slice[0].carry: CO=$28\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164443.slice[0].carry: CO=$29\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164446.slice[0].carry: CO=$30\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164449.slice[0].carry: CO=$31\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164452.slice[0].carry: CO=$32\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164455.slice[0].carry: CO=$33\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164458.slice[0].carry: CO=$34\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164461.slice[0].carry: CO=$35\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164464.slice[0].carry: CO=$36\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164467.slice[0].carry: CO=$37\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164470.slice[0].carry: CO=$38\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164473.slice[0].carry: CO=$39\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164476.slice[0].carry: CO=$40\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164479.slice[0].carry: CO=$41\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164482.slice[0].carry: CO=$42\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164485.slice[0].carry: CO=$43\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164488.slice[0].carry: CO=$44\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164491.slice[0].carry: CO=$45\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164494.slice[0].carry: CO=$46\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164497.slice[0].carry: CO=$47\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164620.slice[0].carry: CO=$169\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164623.slice[0].carry: CO=$10\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164659.slice[0].carry: CO=$102\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164662.slice[0].carry: CO=$103\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164665.slice[0].carry: CO=$104\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164668.slice[0].carry: CO=$105\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164671.slice[0].carry: CO=$106\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164674.slice[0].carry: CO=$107\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164677.slice[0].carry: CO=$108\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164680.slice[0].carry: CO=$109\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164683.slice[0].carry: CO=$110\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164686.slice[0].carry: CO=$111\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164689.slice[0].carry: CO=$112\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164692.slice[0].carry: CO=$113\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164695.slice[0].carry: CO=$114\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164698.slice[0].carry: CO=$115\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164701.slice[0].carry: CO=$116\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164704.slice[0].carry: CO=$117\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164707.slice[0].carry: CO=$118\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164710.slice[0].carry: CO=$119\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164713.slice[0].carry: CO=$120\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164716.slice[0].carry: CO=$121\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164719.slice[0].carry: CO=$122\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164722.slice[0].carry: CO=$123\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164725.slice[0].carry: CO=$124\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164728.slice[0].carry: CO=$125\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164731.slice[0].carry: CO=$126\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164734.slice[0].carry: CO=$127\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164737.slice[0].carry: CO=$128\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164740.slice[0].carry: CO=$129\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164743.slice[0].carry: CO=$130\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164746.slice[0].carry: CO=$131\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164863.slice[0].carry: CO=$11\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164866.slice[0].carry: CO=$12\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164872.slice[0].carry: CO=$14\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164875.slice[0].carry: CO=$15\corr[6:0] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164881.slice[0].carry: CO=$177\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164884.slice[0].carry: CO=$178\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164887.slice[0].carry: CO=$179\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164890.slice[0].carry: CO=$100\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164893.slice[0].carry: CO=$101\corr[13:7] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164896.slice[0].carry: CO=$182\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164899.slice[0].carry: CO=$183\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164902.slice[0].carry: CO=$184\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164905.slice[0].carry: CO=$185\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164908.slice[0].carry: CO=$186\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164911.slice[0].carry: CO=$187\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164914.slice[0].carry: CO=$188\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164917.slice[0].carry: CO=$189\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164920.slice[0].carry: CO=$190\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164923.slice[0].carry: CO=$191\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164926.slice[0].carry: CO=$192\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164929.slice[0].carry: CO=$193\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164932.slice[0].carry: CO=$194\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164935.slice[0].carry: CO=$195\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164938.slice[0].carry: CO=$196\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164941.slice[0].carry: CO=$197\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164944.slice[0].carry: CO=$198\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164947.slice[0].carry: CO=$199\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164950.slice[0].carry: CO=$200\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164953.slice[0].carry: CO=$201\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164956.slice[0].carry: CO=$202\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164959.slice[0].carry: CO=$203\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164962.slice[0].carry: CO=$204\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164965.slice[0].carry: CO=$205\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164968.slice[0].carry: CO=$206\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164971.slice[0].carry: CO=$207\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164974.slice[0].carry: CO=$208\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164977.slice[0].carry: CO=$209\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164980.slice[0].carry: CO=$210\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164983.slice[0].carry: CO=$211\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164986.slice[0].carry: CO=$212\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164989.slice[0].carry: CO=$213\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164992.slice[0].carry: CO=$214\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164995.slice[0].carry: CO=$215\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165085.slice[0].carry: CO=$166\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165085.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165094.slice[0].carry: CO=$249\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165097.slice[0].carry: CO=$250\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165100.slice[0].carry: CO=$251\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165103.slice[0].carry: CO=$252\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165106.slice[0].carry: CO=$253\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165109.slice[0].carry: CO=$254\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165112.slice[0].carry: CO=$255\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165115.slice[0].carry: CO=$256\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165118.slice[0].carry: CO=$257\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165121.slice[0].carry: CO=$258\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165124.slice[0].carry: CO=$259\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165127.slice[0].carry: CO=$260\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165130.slice[0].carry: CO=$261\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165133.slice[0].carry: CO=$262\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165136.slice[0].carry: CO=$263\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165139.slice[0].carry: CO=$264\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165142.slice[0].carry: CO=$265\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165145.slice[0].carry: CO=$266\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165148.slice[0].carry: CO=$267\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165151.slice[0].carry: CO=$268\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165154.slice[0].carry: CO=$269\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165157.slice[0].carry: CO=$270\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165160.slice[0].carry: CO=$271\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165163.slice[0].carry: CO=$272\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165166.slice[0].carry: CO=$273\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165169.slice[0].carry: CO=$274\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165172.slice[0].carry: CO=$275\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165175.slice[0].carry: CO=$276\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165178.slice[0].carry: CO=$277\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165181.slice[0].carry: CO=$278\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165184.slice[0].carry: CO=$279\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165187.slice[0].carry: CO=$280\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165190.slice[0].carry: CO=$281\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165193.slice[0].carry: CO=$282\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165196.slice[0].carry: CO=$283\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165199.slice[0].carry: CO=$284\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165202.slice[0].carry: CO=$285\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165205.slice[0].carry: CO=$286\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165208.slice[0].carry: CO=$287\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165211.slice[0].carry: CO=$288\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165214.slice[0].carry: CO=$289\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165217.slice[0].carry: CO=$290\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165220.slice[0].carry: CO=$291\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165223.slice[0].carry: CO=$292\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165226.slice[0].carry: CO=$293\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165229.slice[0].carry: CO=$294\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165232.slice[0].carry: CO=$295\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165235.slice[0].carry: CO=$296\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165238.slice[0].carry: CO=$297\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165241.slice[0].carry: CO=$298\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165244.slice[0].carry: CO=$299\corr[27:21] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165322.slice[0].carry: CO=$326\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165322.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165325.slice[0].carry: CO=$327\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165328.slice[0].carry: CO=$328\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165331.slice[0].carry: CO=$329\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165334.slice[0].carry: CO=$330\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165337.slice[0].carry: CO=$331\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165340.slice[0].carry: CO=$332\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165343.slice[0].carry: CO=$333\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165346.slice[0].carry: CO=$334\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165349.slice[0].carry: CO=$335\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165352.slice[0].carry: CO=$336\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165355.slice[0].carry: CO=$337\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165358.slice[0].carry: CO=$338\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165361.slice[0].carry: CO=$339\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165364.slice[0].carry: CO=$340\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165367.slice[0].carry: CO=$341\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165370.slice[0].carry: CO=$342\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165373.slice[0].carry: CO=$343\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165376.slice[0].carry: CO=$344\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165379.slice[0].carry: CO=$345\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165382.slice[0].carry: CO=$346\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165385.slice[0].carry: CO=$347\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165388.slice[0].carry: CO=$348\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165391.slice[0].carry: CO=$349\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165394.slice[0].carry: CO=$350\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165397.slice[0].carry: CO=$351\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165400.slice[0].carry: CO=$352\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165403.slice[0].carry: CO=$353\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165406.slice[0].carry: CO=$354\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165409.slice[0].carry: CO=$355\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165412.slice[0].carry: CO=$356\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165415.slice[0].carry: CO=$357\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165418.slice[0].carry: CO=$358\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165421.slice[0].carry: CO=$359\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165424.slice[0].carry: CO=$360\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165427.slice[0].carry: CO=$361\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165430.slice[0].carry: CO=$362\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165433.slice[0].carry: CO=$363\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165436.slice[0].carry: CO=$364\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165439.slice[0].carry: CO=$365\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165442.slice[0].carry: CO=$366\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165445.slice[0].carry: CO=$367\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165448.slice[0].carry: CO=$368\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165451.slice[0].carry: CO=$369\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165454.slice[0].carry: CO=$370\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165457.slice[0].carry: CO=$371\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165460.slice[0].carry: CO=$372\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165463.slice[0].carry: CO=$373\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165466.slice[0].carry: CO=$374\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165469.slice[0].carry: CO=$375\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165472.slice[0].carry: CO=$376\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165475.slice[0].carry: CO=$377\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165478.slice[0].carry: CO=$378\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165481.slice[0].carry: CO=$379\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165484.slice[0].carry: CO=$380\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165487.slice[0].carry: CO=$381\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165490.slice[0].carry: CO=$382\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165493.slice[0].carry: CO=$383\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165559.slice[0].carry: CO=$406\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165559.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165562.slice[0].carry: CO=$407\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165565.slice[0].carry: CO=$408\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165568.slice[0].carry: CO=$409\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165571.slice[0].carry: CO=$410\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165574.slice[0].carry: CO=$411\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165577.slice[0].carry: CO=$412\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165580.slice[0].carry: CO=$413\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165583.slice[0].carry: CO=$414\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165586.slice[0].carry: CO=$415\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165589.slice[0].carry: CO=$416\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165592.slice[0].carry: CO=$417\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165595.slice[0].carry: CO=$418\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165598.slice[0].carry: CO=$419\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165601.slice[0].carry: CO=$420\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165604.slice[0].carry: CO=$421\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165607.slice[0].carry: CO=$422\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165610.slice[0].carry: CO=$423\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165613.slice[0].carry: CO=$424\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165616.slice[0].carry: CO=$425\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165619.slice[0].carry: CO=$426\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165622.slice[0].carry: CO=$427\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165625.slice[0].carry: CO=$428\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165628.slice[0].carry: CO=$429\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165631.slice[0].carry: CO=$430\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165634.slice[0].carry: CO=$431\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165637.slice[0].carry: CO=$432\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165640.slice[0].carry: CO=$433\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165643.slice[0].carry: CO=$434\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165646.slice[0].carry: CO=$435\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165649.slice[0].carry: CO=$436\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165652.slice[0].carry: CO=$437\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165655.slice[0].carry: CO=$438\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165658.slice[0].carry: CO=$439\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165661.slice[0].carry: CO=$440\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165664.slice[0].carry: CO=$441\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165667.slice[0].carry: CO=$442\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165670.slice[0].carry: CO=$443\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165673.slice[0].carry: CO=$444\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165676.slice[0].carry: CO=$445\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165679.slice[0].carry: CO=$446\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165682.slice[0].carry: CO=$447\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165685.slice[0].carry: CO=$448\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165688.slice[0].carry: CO=$449\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165691.slice[0].carry: CO=$450\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165694.slice[0].carry: CO=$451\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165697.slice[0].carry: CO=$452\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165700.slice[0].carry: CO=$453\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165703.slice[0].carry: CO=$454\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165706.slice[0].carry: CO=$455\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165709.slice[0].carry: CO=$456\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165712.slice[0].carry: CO=$457\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165715.slice[0].carry: CO=$458\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165718.slice[0].carry: CO=$459\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165721.slice[0].carry: CO=$460\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165724.slice[0].carry: CO=$461\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165727.slice[0].carry: CO=$462\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165730.slice[0].carry: CO=$463\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165733.slice[0].carry: CO=$464\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165736.slice[0].carry: CO=$465\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165739.slice[0].carry: CO=$466\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165742.slice[0].carry: CO=$467\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165805.slice[0].carry: CO=$489\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165808.slice[0].carry: CO=$490\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165811.slice[0].carry: CO=$491\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165814.slice[0].carry: CO=$492\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165817.slice[0].carry: CO=$493\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165820.slice[0].carry: CO=$494\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165823.slice[0].carry: CO=$495\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165826.slice[0].carry: CO=$496\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165829.slice[0].carry: CO=$497\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165832.slice[0].carry: CO=$498\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165835.slice[0].carry: CO=$499\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165838.slice[0].carry: CO=$500\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165841.slice[0].carry: CO=$501\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165844.slice[0].carry: CO=$502\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165847.slice[0].carry: CO=$503\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165850.slice[0].carry: CO=$504\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165853.slice[0].carry: CO=$505\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165856.slice[0].carry: CO=$506\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165859.slice[0].carry: CO=$507\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165862.slice[0].carry: CO=$508\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165865.slice[0].carry: CO=$509\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165868.slice[0].carry: CO=$510\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165871.slice[0].carry: CO=$511\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165874.slice[0].carry: CO=$512\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165877.slice[0].carry: CO=$513\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165880.slice[0].carry: CO=$514\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165883.slice[0].carry: CO=$515\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165886.slice[0].carry: CO=$516\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165889.slice[0].carry: CO=$517\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165892.slice[0].carry: CO=$518\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165895.slice[0].carry: CO=$519\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165898.slice[0].carry: CO=$520\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165901.slice[0].carry: CO=$521\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165904.slice[0].carry: CO=$522\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165907.slice[0].carry: CO=$523\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165910.slice[0].carry: CO=$524\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165913.slice[0].carry: CO=$525\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165916.slice[0].carry: CO=$526\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165919.slice[0].carry: CO=$527\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165922.slice[0].carry: CO=$528\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165925.slice[0].carry: CO=$529\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165928.slice[0].carry: CO=$530\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165931.slice[0].carry: CO=$531\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165934.slice[0].carry: CO=$532\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165937.slice[0].carry: CO=$533\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165940.slice[0].carry: CO=$534\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165943.slice[0].carry: CO=$535\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165946.slice[0].carry: CO=$536\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165949.slice[0].carry: CO=$537\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165952.slice[0].carry: CO=$538\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165955.slice[0].carry: CO=$539\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165958.slice[0].carry: CO=$540\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165961.slice[0].carry: CO=$541\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165964.slice[0].carry: CO=$542\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165967.slice[0].carry: CO=$543\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165970.slice[0].carry: CO=$544\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165973.slice[0].carry: CO=$545\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165976.slice[0].carry: CO=$546\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165979.slice[0].carry: CO=$547\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165982.slice[0].carry: CO=$548\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165985.slice[0].carry: CO=$549\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165988.slice[0].carry: CO=$550\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165991.slice[0].carry: CO=$551\corr[48:42] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166048.slice[0].carry: CO=$571\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166051.slice[0].carry: CO=$572\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166054.slice[0].carry: CO=$573\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166057.slice[0].carry: CO=$574\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166060.slice[0].carry: CO=$575\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166063.slice[0].carry: CO=$576\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166066.slice[0].carry: CO=$577\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166069.slice[0].carry: CO=$578\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166072.slice[0].carry: CO=$579\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166075.slice[0].carry: CO=$580\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166078.slice[0].carry: CO=$581\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166081.slice[0].carry: CO=$582\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166084.slice[0].carry: CO=$583\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166087.slice[0].carry: CO=$584\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166090.slice[0].carry: CO=$585\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166093.slice[0].carry: CO=$586\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166096.slice[0].carry: CO=$587\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166099.slice[0].carry: CO=$588\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166102.slice[0].carry: CO=$589\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166105.slice[0].carry: CO=$590\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166108.slice[0].carry: CO=$591\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166111.slice[0].carry: CO=$592\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166114.slice[0].carry: CO=$593\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166117.slice[0].carry: CO=$594\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166120.slice[0].carry: CO=$595\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166123.slice[0].carry: CO=$596\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166126.slice[0].carry: CO=$597\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166129.slice[0].carry: CO=$598\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166132.slice[0].carry: CO=$599\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166135.slice[0].carry: CO=$600\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166138.slice[0].carry: CO=$601\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166141.slice[0].carry: CO=$602\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166144.slice[0].carry: CO=$603\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166147.slice[0].carry: CO=$604\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166150.slice[0].carry: CO=$605\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166153.slice[0].carry: CO=$606\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166156.slice[0].carry: CO=$607\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166159.slice[0].carry: CO=$608\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166162.slice[0].carry: CO=$609\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166165.slice[0].carry: CO=$610\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166168.slice[0].carry: CO=$611\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166171.slice[0].carry: CO=$612\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166174.slice[0].carry: CO=$613\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166177.slice[0].carry: CO=$614\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166180.slice[0].carry: CO=$615\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166183.slice[0].carry: CO=$616\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166186.slice[0].carry: CO=$617\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166189.slice[0].carry: CO=$618\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166192.slice[0].carry: CO=$619\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166195.slice[0].carry: CO=$620\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166198.slice[0].carry: CO=$621\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166201.slice[0].carry: CO=$622\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166204.slice[0].carry: CO=$623\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166207.slice[0].carry: CO=$624\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166210.slice[0].carry: CO=$625\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166213.slice[0].carry: CO=$626\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166216.slice[0].carry: CO=$627\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166219.slice[0].carry: CO=$628\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166222.slice[0].carry: CO=$629\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166225.slice[0].carry: CO=$630\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166228.slice[0].carry: CO=$631\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166231.slice[0].carry: CO=$632\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166234.slice[0].carry: CO=$633\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166237.slice[0].carry: CO=$634\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166240.slice[0].carry: CO=$635\corr[55:49] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166276.slice[0].carry: CO=$168\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166291.slice[0].carry: CO=$653\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166294.slice[0].carry: CO=$654\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166297.slice[0].carry: CO=$655\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166300.slice[0].carry: CO=$656\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166303.slice[0].carry: CO=$657\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166306.slice[0].carry: CO=$658\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166309.slice[0].carry: CO=$659\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166312.slice[0].carry: CO=$660\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166315.slice[0].carry: CO=$661\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166318.slice[0].carry: CO=$662\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166321.slice[0].carry: CO=$663\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166324.slice[0].carry: CO=$664\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166327.slice[0].carry: CO=$665\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166330.slice[0].carry: CO=$666\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166333.slice[0].carry: CO=$667\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166336.slice[0].carry: CO=$668\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166339.slice[0].carry: CO=$669\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166342.slice[0].carry: CO=$670\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166345.slice[0].carry: CO=$671\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166348.slice[0].carry: CO=$672\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166351.slice[0].carry: CO=$673\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166354.slice[0].carry: CO=$674\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166357.slice[0].carry: CO=$675\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166360.slice[0].carry: CO=$676\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166363.slice[0].carry: CO=$677\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166366.slice[0].carry: CO=$678\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166369.slice[0].carry: CO=$679\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166372.slice[0].carry: CO=$680\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166375.slice[0].carry: CO=$681\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166378.slice[0].carry: CO=$682\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166381.slice[0].carry: CO=$683\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166384.slice[0].carry: CO=$684\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166387.slice[0].carry: CO=$685\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166390.slice[0].carry: CO=$686\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166393.slice[0].carry: CO=$687\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166396.slice[0].carry: CO=$688\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166399.slice[0].carry: CO=$689\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166402.slice[0].carry: CO=$690\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166405.slice[0].carry: CO=$691\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166408.slice[0].carry: CO=$692\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166411.slice[0].carry: CO=$693\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166414.slice[0].carry: CO=$694\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166417.slice[0].carry: CO=$695\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166420.slice[0].carry: CO=$696\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166423.slice[0].carry: CO=$697\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166426.slice[0].carry: CO=$698\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166429.slice[0].carry: CO=$699\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166432.slice[0].carry: CO=$700\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166435.slice[0].carry: CO=$701\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166438.slice[0].carry: CO=$702\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166441.slice[0].carry: CO=$703\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166444.slice[0].carry: CO=$704\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166447.slice[0].carry: CO=$705\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166450.slice[0].carry: CO=$706\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166453.slice[0].carry: CO=$707\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166456.slice[0].carry: CO=$708\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166459.slice[0].carry: CO=$709\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166462.slice[0].carry: CO=$710\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166465.slice[0].carry: CO=$711\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166468.slice[0].carry: CO=$712\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166471.slice[0].carry: CO=$713\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166474.slice[0].carry: CO=$714\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166477.slice[0].carry: CO=$715\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166480.slice[0].carry: CO=$716\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166483.slice[0].carry: CO=$717\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166486.slice[0].carry: CO=$718\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166489.slice[0].carry: CO=$719\corr[62:56] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$185058.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188383.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188383.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188383.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188411.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188442.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188470.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188470.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188581.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188614.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$169430.slice[0].carry: CO=$162\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$169430.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$174178.slice[0].carry: CO=$322\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$174178.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179012.slice[0].carry: CO=$163\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179012.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179020.slice[0].carry: CO=$323\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179020.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179028.slice[0].carry: CO=$164\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179028.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179034.slice[0].carry: CO=$324\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179034.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179040.slice[0].carry: CO=$165\corr[20:14] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179040.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179044.slice[0].carry: CO=$325\corr[34:28] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179044.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179048.slice[0].carry: CO=$405\corr[41:35] [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179048.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$alumacc.cc:485:replace_alu$166516.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$166516.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$alumacc.cc:485:replace_alu$166530.slice[0].carry: CO=\time_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$alumacc.cc:485:replace_alu$166533.slice[0].carry: CO=\bits_counter [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$alumacc.cc:485:replace_alu$166533.slice[9].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$alumacc.cc:485:replace_alu$166536.slice[0].carry: CO=\slot_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$maccmap.cc:240:synth$179607.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$maccmap.cc:240:synth$179607.slice[10].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$maccmap.cc:240:synth$179607.slice[11].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$maccmap.cc:240:synth$179607.slice[1].carry: CO=$auto$maccmap.cc:240:synth$179607.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$maccmap.cc:240:synth$179607.slice[2].carry: CO=$auto$maccmap.cc:240:synth$179607.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$maccmap.cc:240:synth$179607.slice[3].carry: CO=$auto$maccmap.cc:240:synth$179607.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$maccmap.cc:240:synth$179607.slice[9].carry: CO=1'0

3.30.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
<suppressed ~130 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
<suppressed ~8 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~148 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.30.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
<suppressed ~27 debug messages>
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
<suppressed ~669 debug messages>
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
<suppressed ~12 debug messages>
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 239 cells.

3.30.4. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 18 unused cells and 134 unused wires.
<suppressed ~22 debug messages>

3.30.6. Rerunning OPT passes. (Removed registers in this run.)

3.30.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$185058.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188383.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188411.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188442.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188470.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188581.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188614.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ctrl_fsm.$auto$maccmap.cc:240:synth$179607.slice[4].carry: CO=\epc_len [0]

3.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~3 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
<suppressed ~1 debug messages>
Optimizing module pll.
Optimizing module top.

3.30.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.10. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 7 unused cells and 0 unused wires.
<suppressed ~7 debug messages>

3.30.12. Rerunning OPT passes. (Removed registers in this run.)

3.30.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$185058.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188383.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188411.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188442.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188470.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188581.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188614.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[5].carry: CO=1'0

3.30.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~7 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.30.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.16. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 8 unused cells and 0 unused wires.
<suppressed ~8 debug messages>

3.30.18. Rerunning OPT passes. (Removed registers in this run.)

3.30.19. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$185058.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188383.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188411.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188442.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188470.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188581.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188614.slice[3].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[6].carry: CO=1'0

3.30.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~6 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.22. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 8 unused cells and 0 unused wires.
<suppressed ~8 debug messages>

3.30.24. Rerunning OPT passes. (Removed registers in this run.)

3.30.25. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$185058.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188383.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188411.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188581.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188614.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[7].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[7].carry: CO=1'0

3.30.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~5 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.30.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.28. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.30.30. Rerunning OPT passes. (Removed registers in this run.)

3.30.31. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188581.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188614.slice[5].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[8].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[8].carry: CO=1'0

3.30.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.30.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.34. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.30.36. Rerunning OPT passes. (Removed registers in this run.)

3.30.37. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188614.slice[6].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[9].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[9].carry: CO=1'0

3.30.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.30.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.40. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.30.42. Rerunning OPT passes. (Removed registers in this run.)

3.30.43. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[10].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[10].carry: CO=1'0

3.30.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.30.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.46. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.30.48. Rerunning OPT passes. (Removed registers in this run.)

3.30.49. Running ICE40 specific optimizations.

3.30.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.30.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.52. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.30.54. Finished OPT passes. (There is nothing left to do.)

3.31. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182358 to $_DFFE_PP_ for $0\max_corr[6:0] [0] -> \max_corr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182359 to $_DFFE_PP_ for $0\max_corr[6:0] [1] -> \max_corr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182360 to $_DFFE_PP_ for $0\max_corr[6:0] [2] -> \max_corr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182361 to $_DFFE_PP_ for $0\max_corr[6:0] [3] -> \max_corr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182362 to $_DFFE_PP_ for $0\max_corr[6:0] [4] -> \max_corr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182363 to $_DFFE_PP_ for $0\max_corr[6:0] [5] -> \max_corr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182364 to $_DFFE_PP_ for $0\max_corr[6:0] [6] -> \max_corr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182365 to $_DFFE_PP_ for $0\max_bank[3:0] [0] -> \max_bank [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182366 to $_DFFE_PP_ for $0\max_bank[3:0] [1] -> \max_bank [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182367 to $_DFFE_PP_ for $0\max_bank[3:0] [2] -> \max_bank [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182368 to $_DFFE_PP_ for $0\max_bank[3:0] [3] -> \max_bank [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182369 to $_DFFE_PP_ for $0\offset[14:0] [0] -> \offset [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182370 to $_DFFE_PP_ for $0\offset[14:0] [1] -> \offset [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182371 to $_DFFE_PP_ for $0\offset[14:0] [2] -> \offset [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182372 to $_DFFE_PP_ for $0\offset[14:0] [3] -> \offset [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182373 to $_DFFE_PP_ for $0\offset[14:0] [4] -> \offset [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182374 to $_DFFE_PP_ for $0\offset[14:0] [5] -> \offset [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182375 to $_DFFE_PP_ for $0\offset[14:0] [6] -> \offset [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182376 to $_DFFE_PP_ for $0\offset[14:0] [7] -> \offset [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182377 to $_DFFE_PP_ for $0\offset[14:0] [8] -> \offset [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182378 to $_DFFE_PP_ for $0\offset[14:0] [9] -> \offset [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182379 to $_DFFE_PP_ for $0\offset[14:0] [10] -> \offset [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182380 to $_DFFE_PP_ for $0\offset[14:0] [11] -> \offset [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182381 to $_DFFE_PP_ for $0\offset[14:0] [12] -> \offset [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182382 to $_DFFE_PP_ for $0\offset[14:0] [13] -> \offset [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$182383 to $_DFFE_PP_ for $0\offset[14:0] [14] -> \offset [14].
Transforming FF to FF+Enable cells in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder:
Transforming FF to FF+Enable cells in module $paramod\bits_correlator\LENGTH=13\BANKS=9:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183384 to $_DFFE_PP_ for $0\shift_register[12:0] [0] -> \shift_register [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183385 to $_DFFE_PP_ for $0\shift_register[12:0] [1] -> \shift_register [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183386 to $_DFFE_PP_ for $0\shift_register[12:0] [2] -> \shift_register [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183387 to $_DFFE_PP_ for $0\shift_register[12:0] [3] -> \shift_register [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183388 to $_DFFE_PP_ for $0\shift_register[12:0] [4] -> \shift_register [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183389 to $_DFFE_PP_ for $0\shift_register[12:0] [5] -> \shift_register [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183390 to $_DFFE_PP_ for $0\shift_register[12:0] [6] -> \shift_register [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183391 to $_DFFE_PP_ for $0\shift_register[12:0] [7] -> \shift_register [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183392 to $_DFFE_PP_ for $0\shift_register[12:0] [8] -> \shift_register [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183393 to $_DFFE_PP_ for $0\shift_register[12:0] [9] -> \shift_register [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183394 to $_DFFE_PP_ for $0\shift_register[12:0] [10] -> \shift_register [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183395 to $_DFFE_PP_ for $0\shift_register[12:0] [11] -> \shift_register [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$183396 to $_DFFE_PP_ for $0\shift_register[12:0] [12] -> \shift_register [12].
Transforming FF to FF+Enable cells in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181583 to $_DFFE_PP_ for $0\erly_corr[15:0] [0] -> \erly_corr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181584 to $_DFFE_PP_ for $0\erly_corr[15:0] [1] -> \erly_corr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181585 to $_DFFE_PP_ for $0\erly_corr[15:0] [2] -> \erly_corr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181586 to $_DFFE_PP_ for $0\erly_corr[15:0] [3] -> \erly_corr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181587 to $_DFFE_PP_ for $0\erly_corr[15:0] [4] -> \erly_corr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181588 to $_DFFE_PP_ for $0\erly_corr[15:0] [5] -> \erly_corr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181589 to $_DFFE_PP_ for $0\erly_corr[15:0] [6] -> \erly_corr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181590 to $_DFFE_PP_ for $0\erly_corr[15:0] [7] -> \erly_corr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181591 to $_DFFE_PP_ for $0\erly_corr[15:0] [8] -> \erly_corr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181592 to $_DFFE_PP_ for $0\erly_corr[15:0] [9] -> \erly_corr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181593 to $_DFFE_PP_ for $0\erly_corr[15:0] [10] -> \erly_corr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181594 to $_DFFE_PP_ for $0\erly_corr[15:0] [11] -> \erly_corr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181595 to $_DFFE_PP_ for $0\erly_corr[15:0] [12] -> \erly_corr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181596 to $_DFFE_PP_ for $0\erly_corr[15:0] [13] -> \erly_corr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181597 to $_DFFE_PP_ for $0\erly_corr[15:0] [14] -> \erly_corr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181598 to $_DFFE_PP_ for $0\erly_corr[15:0] [15] -> \erly_corr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181599 to $_DFFE_PP_ for $0\late_corr[15:0] [0] -> \late_corr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181600 to $_DFFE_PP_ for $0\late_corr[15:0] [1] -> \late_corr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181601 to $_DFFE_PP_ for $0\late_corr[15:0] [2] -> \late_corr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181602 to $_DFFE_PP_ for $0\late_corr[15:0] [3] -> \late_corr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181603 to $_DFFE_PP_ for $0\late_corr[15:0] [4] -> \late_corr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181604 to $_DFFE_PP_ for $0\late_corr[15:0] [5] -> \late_corr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181605 to $_DFFE_PP_ for $0\late_corr[15:0] [6] -> \late_corr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181606 to $_DFFE_PP_ for $0\late_corr[15:0] [7] -> \late_corr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181607 to $_DFFE_PP_ for $0\late_corr[15:0] [8] -> \late_corr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181608 to $_DFFE_PP_ for $0\late_corr[15:0] [9] -> \late_corr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181609 to $_DFFE_PP_ for $0\late_corr[15:0] [10] -> \late_corr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181610 to $_DFFE_PP_ for $0\late_corr[15:0] [11] -> \late_corr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181611 to $_DFFE_PP_ for $0\late_corr[15:0] [12] -> \late_corr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181612 to $_DFFE_PP_ for $0\late_corr[15:0] [13] -> \late_corr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181613 to $_DFFE_PP_ for $0\late_corr[15:0] [14] -> \late_corr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181614 to $_DFFE_PP_ for $0\late_corr[15:0] [15] -> \late_corr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181615 to $_DFFE_PP_ for $0\ontime_corr[15:0] [0] -> \ontime_corr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181616 to $_DFFE_PP_ for $0\ontime_corr[15:0] [1] -> \ontime_corr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181617 to $_DFFE_PP_ for $0\ontime_corr[15:0] [2] -> \ontime_corr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181618 to $_DFFE_PP_ for $0\ontime_corr[15:0] [3] -> \ontime_corr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181619 to $_DFFE_PP_ for $0\ontime_corr[15:0] [4] -> \ontime_corr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181620 to $_DFFE_PP_ for $0\ontime_corr[15:0] [5] -> \ontime_corr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181621 to $_DFFE_PP_ for $0\ontime_corr[15:0] [6] -> \ontime_corr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181622 to $_DFFE_PP_ for $0\ontime_corr[15:0] [7] -> \ontime_corr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181623 to $_DFFE_PP_ for $0\ontime_corr[15:0] [8] -> \ontime_corr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181624 to $_DFFE_PP_ for $0\ontime_corr[15:0] [9] -> \ontime_corr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181625 to $_DFFE_PP_ for $0\ontime_corr[15:0] [10] -> \ontime_corr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181626 to $_DFFE_PP_ for $0\ontime_corr[15:0] [11] -> \ontime_corr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181627 to $_DFFE_PP_ for $0\ontime_corr[15:0] [12] -> \ontime_corr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181628 to $_DFFE_PP_ for $0\ontime_corr[15:0] [13] -> \ontime_corr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181629 to $_DFFE_PP_ for $0\ontime_corr[15:0] [14] -> \ontime_corr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181630 to $_DFFE_PP_ for $0\ontime_corr[15:0] [15] -> \ontime_corr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181631 to $_DFFE_PP_ for $0\bit_period[5:0] [0] -> \bit_period [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181632 to $_DFFE_PP_ for $0\bit_period[5:0] [1] -> \bit_period [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181633 to $_DFFE_PP_ for $0\bit_period[5:0] [2] -> \bit_period [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181634 to $_DFFE_PP_ for $0\bit_period[5:0] [3] -> \bit_period [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181635 to $_DFFE_PP_ for $0\bit_period[5:0] [4] -> \bit_period [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181636 to $_DFFE_PP_ for $0\bit_period[5:0] [5] -> \bit_period [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181637 to $_DFFE_PP_ for $0\bit_symbol[1:0] [0] -> \bit_symbol [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181638 to $_DFFE_PP_ for $0\bit_symbol[1:0] [1] -> \bit_symbol [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181639 to $_DFFE_PP_ for $0\frequency_bank_reg[3:0] [0] -> \frequency_bank_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181640 to $_DFFE_PP_ for $0\frequency_bank_reg[3:0] [1] -> \frequency_bank_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181641 to $_DFFE_PP_ for $0\frequency_bank_reg[3:0] [2] -> \frequency_bank_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181642 to $_DFFE_PP_ for $0\frequency_bank_reg[3:0] [3] -> \frequency_bank_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181646 to $_DFFE_PP_ for $0\count[5:0] [0] -> \count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181647 to $_DFFE_PP_ for $0\count[5:0] [1] -> \count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181648 to $_DFFE_PP_ for $0\count[5:0] [2] -> \count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181649 to $_DFFE_PP_ for $0\count[5:0] [3] -> \count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181650 to $_DFFE_PP_ for $0\count[5:0] [4] -> \count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$181651 to $_DFFE_PP_ for $0\count[5:0] [5] -> \count [5].
Transforming FF to FF+Enable cells in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185419 to $_DFFE_PP_ for $0\shift_register[79:0] [0] -> \shift_register [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185420 to $_DFFE_PP_ for $0\shift_register[79:0] [1] -> \shift_register [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185421 to $_DFFE_PP_ for $0\shift_register[79:0] [2] -> \shift_register [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185422 to $_DFFE_PP_ for $0\shift_register[79:0] [3] -> \shift_register [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185423 to $_DFFE_PP_ for $0\shift_register[79:0] [4] -> \shift_register [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185424 to $_DFFE_PP_ for $0\shift_register[79:0] [5] -> \shift_register [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185425 to $_DFFE_PP_ for $0\shift_register[79:0] [6] -> \shift_register [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185426 to $_DFFE_PP_ for $0\shift_register[79:0] [7] -> \shift_register [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185427 to $_DFFE_PP_ for $0\shift_register[79:0] [8] -> \shift_register [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185428 to $_DFFE_PP_ for $0\shift_register[79:0] [9] -> \shift_register [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185429 to $_DFFE_PP_ for $0\shift_register[79:0] [10] -> \shift_register [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185430 to $_DFFE_PP_ for $0\shift_register[79:0] [11] -> \shift_register [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185431 to $_DFFE_PP_ for $0\shift_register[79:0] [12] -> \shift_register [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185432 to $_DFFE_PP_ for $0\shift_register[79:0] [13] -> \shift_register [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185433 to $_DFFE_PP_ for $0\shift_register[79:0] [14] -> \shift_register [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185434 to $_DFFE_PP_ for $0\shift_register[79:0] [15] -> \shift_register [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185435 to $_DFFE_PP_ for $0\shift_register[79:0] [16] -> \shift_register [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185436 to $_DFFE_PP_ for $0\shift_register[79:0] [17] -> \shift_register [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185437 to $_DFFE_PP_ for $0\shift_register[79:0] [18] -> \shift_register [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185438 to $_DFFE_PP_ for $0\shift_register[79:0] [19] -> \shift_register [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185439 to $_DFFE_PP_ for $0\shift_register[79:0] [20] -> \shift_register [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185440 to $_DFFE_PP_ for $0\shift_register[79:0] [21] -> \shift_register [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185441 to $_DFFE_PP_ for $0\shift_register[79:0] [22] -> \shift_register [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185442 to $_DFFE_PP_ for $0\shift_register[79:0] [23] -> \shift_register [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185443 to $_DFFE_PP_ for $0\shift_register[79:0] [24] -> \shift_register [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185444 to $_DFFE_PP_ for $0\shift_register[79:0] [25] -> \shift_register [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185445 to $_DFFE_PP_ for $0\shift_register[79:0] [26] -> \shift_register [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185446 to $_DFFE_PP_ for $0\shift_register[79:0] [27] -> \shift_register [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185447 to $_DFFE_PP_ for $0\shift_register[79:0] [28] -> \shift_register [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185448 to $_DFFE_PP_ for $0\shift_register[79:0] [29] -> \shift_register [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185449 to $_DFFE_PP_ for $0\shift_register[79:0] [30] -> \shift_register [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185450 to $_DFFE_PP_ for $0\shift_register[79:0] [31] -> \shift_register [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185451 to $_DFFE_PP_ for $0\shift_register[79:0] [32] -> \shift_register [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185452 to $_DFFE_PP_ for $0\shift_register[79:0] [33] -> \shift_register [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185453 to $_DFFE_PP_ for $0\shift_register[79:0] [34] -> \shift_register [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185454 to $_DFFE_PP_ for $0\shift_register[79:0] [35] -> \shift_register [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185455 to $_DFFE_PP_ for $0\shift_register[79:0] [36] -> \shift_register [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185456 to $_DFFE_PP_ for $0\shift_register[79:0] [37] -> \shift_register [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185457 to $_DFFE_PP_ for $0\shift_register[79:0] [38] -> \shift_register [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185458 to $_DFFE_PP_ for $0\shift_register[79:0] [39] -> \shift_register [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185459 to $_DFFE_PP_ for $0\shift_register[79:0] [40] -> \shift_register [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185460 to $_DFFE_PP_ for $0\shift_register[79:0] [41] -> \shift_register [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185461 to $_DFFE_PP_ for $0\shift_register[79:0] [42] -> \shift_register [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185462 to $_DFFE_PP_ for $0\shift_register[79:0] [43] -> \shift_register [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185463 to $_DFFE_PP_ for $0\shift_register[79:0] [44] -> \shift_register [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185464 to $_DFFE_PP_ for $0\shift_register[79:0] [45] -> \shift_register [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185465 to $_DFFE_PP_ for $0\shift_register[79:0] [46] -> \shift_register [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185466 to $_DFFE_PP_ for $0\shift_register[79:0] [47] -> \shift_register [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185467 to $_DFFE_PP_ for $0\shift_register[79:0] [48] -> \shift_register [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185468 to $_DFFE_PP_ for $0\shift_register[79:0] [49] -> \shift_register [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185469 to $_DFFE_PP_ for $0\shift_register[79:0] [50] -> \shift_register [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185470 to $_DFFE_PP_ for $0\shift_register[79:0] [51] -> \shift_register [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185471 to $_DFFE_PP_ for $0\shift_register[79:0] [52] -> \shift_register [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185472 to $_DFFE_PP_ for $0\shift_register[79:0] [53] -> \shift_register [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185473 to $_DFFE_PP_ for $0\shift_register[79:0] [54] -> \shift_register [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185474 to $_DFFE_PP_ for $0\shift_register[79:0] [55] -> \shift_register [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185475 to $_DFFE_PP_ for $0\shift_register[79:0] [56] -> \shift_register [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185476 to $_DFFE_PP_ for $0\shift_register[79:0] [57] -> \shift_register [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185477 to $_DFFE_PP_ for $0\shift_register[79:0] [58] -> \shift_register [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185478 to $_DFFE_PP_ for $0\shift_register[79:0] [59] -> \shift_register [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185479 to $_DFFE_PP_ for $0\shift_register[79:0] [60] -> \shift_register [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185480 to $_DFFE_PP_ for $0\shift_register[79:0] [61] -> \shift_register [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185481 to $_DFFE_PP_ for $0\shift_register[79:0] [62] -> \shift_register [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185482 to $_DFFE_PP_ for $0\shift_register[79:0] [63] -> \shift_register [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185483 to $_DFFE_PP_ for $0\shift_register[79:0] [64] -> \shift_register [64].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185484 to $_DFFE_PP_ for $0\shift_register[79:0] [65] -> \shift_register [65].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185485 to $_DFFE_PP_ for $0\shift_register[79:0] [66] -> \shift_register [66].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185486 to $_DFFE_PP_ for $0\shift_register[79:0] [67] -> \shift_register [67].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185487 to $_DFFE_PP_ for $0\shift_register[79:0] [68] -> \shift_register [68].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185488 to $_DFFE_PP_ for $0\shift_register[79:0] [69] -> \shift_register [69].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185489 to $_DFFE_PP_ for $0\shift_register[79:0] [70] -> \shift_register [70].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185490 to $_DFFE_PP_ for $0\shift_register[79:0] [71] -> \shift_register [71].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185491 to $_DFFE_PP_ for $0\shift_register[79:0] [72] -> \shift_register [72].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185492 to $_DFFE_PP_ for $0\shift_register[79:0] [73] -> \shift_register [73].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185493 to $_DFFE_PP_ for $0\shift_register[79:0] [74] -> \shift_register [74].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185494 to $_DFFE_PP_ for $0\shift_register[79:0] [75] -> \shift_register [75].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185495 to $_DFFE_PP_ for $0\shift_register[79:0] [76] -> \shift_register [76].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185496 to $_DFFE_PP_ for $0\shift_register[79:0] [77] -> \shift_register [77].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185497 to $_DFFE_PP_ for $0\shift_register[79:0] [78] -> \shift_register [78].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$185498 to $_DFFE_PP_ for $0\shift_register[79:0] [79] -> \shift_register [79].
Transforming FF to FF+Enable cells in module $paramod\sampler\N=2:
Transforming FF to FF+Enable cells in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1:
Transforming FF to FF+Enable cells in module $paramod\strb_gen\N=2:
Transforming FF to FF+Enable cells in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1:
Transforming FF to FF+Enable cells in module crc16:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179142 to $_DFFE_PP_ for $0\crc[15:0] [0] -> \crc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179143 to $_DFFE_PP_ for $0\crc[15:0] [1] -> \crc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179144 to $_DFFE_PP_ for $0\crc[15:0] [2] -> \crc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179145 to $_DFFE_PP_ for $0\crc[15:0] [3] -> \crc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179146 to $_DFFE_PP_ for $0\crc[15:0] [4] -> \crc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179147 to $_DFFE_PP_ for $0\crc[15:0] [5] -> \crc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179148 to $_DFFE_PP_ for $0\crc[15:0] [6] -> \crc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179149 to $_DFFE_PP_ for $0\crc[15:0] [7] -> \crc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179150 to $_DFFE_PP_ for $0\crc[15:0] [8] -> \crc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179151 to $_DFFE_PP_ for $0\crc[15:0] [9] -> \crc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179152 to $_DFFE_PP_ for $0\crc[15:0] [10] -> \crc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179153 to $_DFFE_PP_ for $0\crc[15:0] [11] -> \crc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179154 to $_DFFE_PP_ for $0\crc[15:0] [12] -> \crc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179155 to $_DFFE_PP_ for $0\crc[15:0] [13] -> \crc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179156 to $_DFFE_PP_ for $0\crc[15:0] [14] -> \crc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179157 to $_DFFE_PP_ for $0\crc[15:0] [15] -> \crc [15].
Transforming FF to FF+Enable cells in module crc5:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$180969 to $_DFFE_PP_ for $0\crc[4:0] [0] -> \crc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$180970 to $_DFFE_PP_ for $0\crc[4:0] [1] -> \crc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$180971 to $_DFFE_PP_ for $0\crc[4:0] [2] -> \crc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$180972 to $_DFFE_PP_ for $0\crc[4:0] [3] -> \crc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$180973 to $_DFFE_PP_ for $0\crc[4:0] [4] -> \crc [4].
Transforming FF to FF+Enable cells in module ctrl_fsm:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179629 to $_DFFE_PP_ for $0\nak_command[7:0] [0] -> \nak_command [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179630 to $_DFFE_PP_ for $0\nak_command[7:0] [1] -> \nak_command [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179631 to $_DFFE_PP_ for $0\nak_command[7:0] [2] -> \nak_command [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179632 to $_DFFE_PP_ for $0\nak_command[7:0] [3] -> \nak_command [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179633 to $_DFFE_PP_ for $0\nak_command[7:0] [4] -> \nak_command [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179634 to $_DFFE_PP_ for $0\nak_command[7:0] [5] -> \nak_command [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179635 to $_DFFE_PP_ for $0\nak_command[7:0] [6] -> \nak_command [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179636 to $_DFFE_PP_ for $0\nak_command[7:0] [7] -> \nak_command [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179637 to $_DFFE_PP_ for $0\rep_command[3:0] [0] -> \rep_command [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179638 to $_DFFE_PP_ for $0\rep_command[3:0] [1] -> \rep_command [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179639 to $_DFFE_PP_ for $0\rep_command[3:0] [2] -> \rep_command [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179640 to $_DFFE_PP_ for $0\rep_command[3:0] [3] -> \rep_command [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179659 to $_DFFE_PP_ for $0\qry_command[21:0] [0] -> \qry_command [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179660 to $_DFFE_PP_ for $0\qry_command[21:0] [1] -> \qry_command [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179661 to $_DFFE_PP_ for $0\qry_command[21:0] [2] -> \qry_command [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179662 to $_DFFE_PP_ for $0\qry_command[21:0] [3] -> \qry_command [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179663 to $_DFFE_PP_ for $0\qry_command[21:0] [4] -> \qry_command [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179664 to $_DFFE_PP_ for $0\qry_command[21:0] [5] -> \qry_command [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179665 to $_DFFE_PP_ for $0\qry_command[21:0] [6] -> \qry_command [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179666 to $_DFFE_PP_ for $0\qry_command[21:0] [7] -> \qry_command [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179667 to $_DFFE_PP_ for $0\qry_command[21:0] [8] -> \qry_command [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179668 to $_DFFE_PP_ for $0\qry_command[21:0] [9] -> \qry_command [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179669 to $_DFFE_PP_ for $0\qry_command[21:0] [10] -> \qry_command [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179670 to $_DFFE_PP_ for $0\qry_command[21:0] [11] -> \qry_command [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179671 to $_DFFE_PP_ for $0\qry_command[21:0] [12] -> \qry_command [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179672 to $_DFFE_PP_ for $0\qry_command[21:0] [13] -> \qry_command [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179673 to $_DFFE_PP_ for $0\qry_command[21:0] [14] -> \qry_command [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179674 to $_DFFE_PP_ for $0\qry_command[21:0] [15] -> \qry_command [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179675 to $_DFFE_PP_ for $0\qry_command[21:0] [16] -> \qry_command [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179676 to $_DFFE_PP_ for $0\qry_command[21:0] [17] -> \qry_command [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179677 to $_DFFE_PP_ for $0\qry_command[21:0] [18] -> \qry_command [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179678 to $_DFFE_PP_ for $0\qry_command[21:0] [19] -> \qry_command [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179679 to $_DFFE_PP_ for $0\qry_command[21:0] [20] -> \qry_command [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179680 to $_DFFE_PP_ for $0\qry_command[21:0] [21] -> \qry_command [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179681 to $_DFFE_PP_ for $0\epc_len[4:0] [0] -> \epc_len [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179682 to $_DFFE_PP_ for $0\epc_len[4:0] [1] -> \epc_len [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179683 to $_DFFE_PP_ for $0\epc_len[4:0] [2] -> \epc_len [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179684 to $_DFFE_PP_ for $0\epc_len[4:0] [3] -> \epc_len [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179685 to $_DFFE_PP_ for $0\epc_len[4:0] [4] -> \epc_len [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179686 to $_DFFE_PP_ for $0\slot_counter[6:0] [0] -> \slot_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179687 to $_DFFE_PP_ for $0\slot_counter[6:0] [1] -> \slot_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179688 to $_DFFE_PP_ for $0\slot_counter[6:0] [2] -> \slot_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179689 to $_DFFE_PP_ for $0\slot_counter[6:0] [3] -> \slot_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179690 to $_DFFE_PP_ for $0\slot_counter[6:0] [4] -> \slot_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179691 to $_DFFE_PP_ for $0\slot_counter[6:0] [5] -> \slot_counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$179692 to $_DFFE_PP_ for $0\slot_counter[6:0] [6] -> \slot_counter [6].
Transforming FF to FF+Enable cells in module pll:
Transforming FF to FF+Enable cells in module top:

3.32. Executing TECHMAP pass (map to technology primitives).

3.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

3.32.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~395 debug messages>

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
<suppressed ~104 debug messages>
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
<suppressed ~39 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
<suppressed ~218 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~240 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
<suppressed ~48 debug messages>
Optimizing module crc5.
<suppressed ~15 debug messages>
Optimizing module ctrl_fsm.
<suppressed ~349 debug messages>
Optimizing module pll.
Optimizing module top.

3.34. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.$auto$alumacc.cc:485:replace_alu$159337.slice[0].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$alumacc.cc:485:replace_alu$159346.slice[3].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$alumacc.cc:485:replace_alu$159382.slice[3].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$alumacc.cc:485:replace_alu$159418.slice[3].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$alumacc.cc:485:replace_alu$159454.slice[3].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$opt_expr.cc:1607:replace_const_cells$169386.slice[2].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$opt_expr.cc:1607:replace_const_cells$169390.slice[2].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$opt_expr.cc:1607:replace_const_cells$169394.slice[2].carry ($lut).
Mapping $paramod\bits_correlator\LENGTH=13\BANKS=9.$auto$opt_expr.cc:1607:replace_const_cells$169398.slice[2].carry ($lut).
Mapping $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$159586.slice[0].carry ($lut).
Mapping $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$159589.slice[0].carry ($lut).
Mapping $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$159592.slice[0].carry ($lut).
Mapping $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$159592.slice[6].carry ($lut).
Mapping $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.$auto$alumacc.cc:485:replace_alu$159595.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164395.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164404.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164419.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164422.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164425.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164428.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164431.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164434.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164437.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164440.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164443.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164446.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164449.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164452.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164455.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164458.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164461.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164464.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164467.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164470.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164473.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164476.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164479.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164482.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164485.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164488.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164491.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164494.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164497.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164620.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164623.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164659.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164662.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164665.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164668.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164671.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164674.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164677.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164680.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164683.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164686.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164689.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164692.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164695.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164698.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164701.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164704.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164707.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164710.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164713.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164716.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164719.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164722.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164725.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164728.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164731.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164734.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164737.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164740.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164743.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164746.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164863.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164866.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164872.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164875.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164881.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164884.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164887.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164890.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164893.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164896.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164899.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164902.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164905.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164908.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164911.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164914.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164917.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164920.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164923.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164926.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164929.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164932.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164935.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164938.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164941.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164944.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164947.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164950.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164953.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164956.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164959.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164962.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164965.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164968.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164971.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164974.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164977.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164980.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164983.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164986.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164989.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164992.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$164995.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165085.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165085.slice[6].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165094.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165097.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165100.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165103.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165106.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165109.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165112.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165115.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165118.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165121.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165124.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165127.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165130.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165133.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165136.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165139.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165142.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165145.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165148.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165151.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165154.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165157.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165160.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165163.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165166.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165169.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165172.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165175.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165178.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165181.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165184.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165187.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165190.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165193.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165196.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165199.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165202.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165205.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165208.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165211.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165214.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165217.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165220.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165223.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165226.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165229.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165232.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165235.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165238.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165241.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165244.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165322.slice[6].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165325.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165328.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165382.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165385.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165388.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165391.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165394.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165397.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165400.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165403.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165406.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165409.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165412.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165415.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165418.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165421.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165424.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165427.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165430.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165433.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165436.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165439.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165442.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165445.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165448.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165451.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165454.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165457.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165460.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165463.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165466.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165469.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165472.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165475.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165478.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165481.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165484.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165487.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165490.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165493.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165559.slice[6].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165622.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165625.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165628.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165631.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165634.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165637.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165640.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165643.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165646.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165649.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165652.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165655.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165658.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165661.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165664.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165667.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165670.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165673.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165676.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165679.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165682.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165685.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165688.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165691.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165694.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165697.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165700.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165703.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165706.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165709.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165712.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165715.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165718.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165721.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165724.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165727.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165730.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165733.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165736.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165739.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165742.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165811.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165814.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165817.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165820.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165823.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165826.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165829.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165832.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165835.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165838.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165841.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165844.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165847.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165850.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165853.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165856.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165859.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165862.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165865.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165868.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165871.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165874.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165877.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165880.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165883.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165886.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165889.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165892.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165895.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165898.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165901.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165904.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165907.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165910.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165913.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165916.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165919.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165922.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165925.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165928.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165931.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165934.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165937.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165940.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165943.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165946.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165949.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165952.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165955.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165958.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165961.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165964.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165967.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165970.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165973.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165976.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165979.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165982.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165985.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165988.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$165991.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166108.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166111.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166114.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166117.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166120.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166123.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166126.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166129.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166132.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166135.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166138.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166141.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166144.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166147.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166150.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166153.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166156.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166159.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166162.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166165.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166168.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166171.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166174.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166177.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166180.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166183.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166186.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166189.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166192.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166195.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166198.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166201.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166204.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166207.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166210.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166213.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166216.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166219.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166222.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166225.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166228.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166231.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166234.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166237.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166240.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166348.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166351.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166354.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166357.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166360.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166363.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166366.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166369.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166372.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166375.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166378.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166381.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166384.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166387.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166390.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166393.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166396.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166399.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166402.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166405.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166408.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166411.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166414.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166417.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166420.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166423.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166426.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166429.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166432.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166435.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166438.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166441.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166444.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166447.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166450.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166453.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166456.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166459.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166462.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166465.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166468.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166471.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166474.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166477.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166480.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166483.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166486.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$alumacc.cc:485:replace_alu$166489.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$185058.slice[4].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188383.slice[4].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188383.slice[5].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188383.slice[6].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188411.slice[4].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188470.slice[4].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188581.slice[4].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188581.slice[5].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188614.slice[4].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188614.slice[5].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188614.slice[6].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[10].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[4].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[5].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[6].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[7].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[8].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188652.slice[9].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[10].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[4].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[5].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[6].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[7].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[8].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$maccmap.cc:240:synth$188680.slice[9].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$169430.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$169430.slice[2].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$174178.slice[2].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179012.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179012.slice[3].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179020.slice[3].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179028.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179028.slice[4].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179034.slice[4].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179040.slice[0].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179040.slice[5].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179044.slice[5].carry ($lut).
Mapping $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.$auto$opt_expr.cc:1607:replace_const_cells$179048.slice[5].carry ($lut).
Mapping ctrl_fsm.$auto$alumacc.cc:485:replace_alu$166530.slice[0].carry ($lut).
Mapping ctrl_fsm.$auto$alumacc.cc:485:replace_alu$166533.slice[0].carry ($lut).
Mapping ctrl_fsm.$auto$alumacc.cc:485:replace_alu$166533.slice[9].carry ($lut).
Mapping ctrl_fsm.$auto$alumacc.cc:485:replace_alu$166536.slice[0].carry ($lut).
Mapping ctrl_fsm.$auto$maccmap.cc:240:synth$179607.slice[0].carry ($lut).
Mapping ctrl_fsm.$auto$maccmap.cc:240:synth$179607.slice[10].carry ($lut).
Mapping ctrl_fsm.$auto$maccmap.cc:240:synth$179607.slice[4].carry ($lut).
Mapping ctrl_fsm.$auto$maccmap.cc:240:synth$179607.slice[9].carry ($lut).

3.35. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182363 (SB_DFFE): \max_corr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182360 (SB_DFFE): \max_corr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182362 (SB_DFFE): \max_corr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182359 (SB_DFFE): \max_corr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182358 (SB_DFFE): \max_corr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182371 (SB_DFFE): \offset [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182400 (SB_DFF): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182374 (SB_DFFE): \offset [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182373 (SB_DFFE): \offset [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182364 (SB_DFFE): \max_corr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182370 (SB_DFFE): \offset [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182376 (SB_DFFE): \offset [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182361 (SB_DFFE): \max_corr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182387 (SB_DFF): \count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182389 (SB_DFF): \count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182385 (SB_DFF): \count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182390 (SB_DFF): \count [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182386 (SB_DFF): \count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182379 (SB_DFFE): \offset [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182383 (SB_DFFE): \offset [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182372 (SB_DFFE): \offset [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182369 (SB_DFFE): \offset [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182382 (SB_DFFE): \offset [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182378 (SB_DFFE): \offset [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182380 (SB_DFFE): \offset [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182375 (SB_DFFE): \offset [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182388 (SB_DFF): \count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182377 (SB_DFFE): \offset [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182397 (SB_DFF): \count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182394 (SB_DFF): \count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182391 (SB_DFF): \count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182398 (SB_DFF): \count [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182393 (SB_DFF): \count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182395 (SB_DFF): \count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182392 (SB_DFF): \count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182381 (SB_DFFE): \offset [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182384 (SB_DFF): \count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182396 (SB_DFF): \count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182399 (SB_DFF): \state [0] = 0
Handling FF init values in $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$181123 (SB_DFFR): \state [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$181118 (SB_DFFR): \count [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$181119 (SB_DFFR): \count [1] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$181120 (SB_DFFR): \count [2] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$181121 (SB_DFFR): \count [3] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$181125 (SB_DFFR): \state [2] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$181122 (SB_DFFR): \count [4] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$181124 (SB_DFFS): \state [1] = 1
Handling FF init values in $paramod\bits_correlator\LENGTH=13\BANKS=9.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183396 (SB_DFFE): \shift_register [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183384 (SB_DFFE): \shift_register [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183385 (SB_DFFE): \shift_register [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183386 (SB_DFFE): \shift_register [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183387 (SB_DFFE): \shift_register [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183388 (SB_DFFE): \shift_register [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183389 (SB_DFFE): \shift_register [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183390 (SB_DFFE): \shift_register [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183392 (SB_DFFE): \shift_register [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183393 (SB_DFFE): \shift_register [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183394 (SB_DFFE): \shift_register [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183395 (SB_DFFE): \shift_register [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183391 (SB_DFFE): \shift_register [7] = 0
Handling FF init values in $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181632 (SB_DFFE): \bit_period [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181633 (SB_DFFE): \bit_period [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181634 (SB_DFFE): \bit_period [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181635 (SB_DFFE): \bit_period [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181636 (SB_DFFE): \bit_period [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181638 (SB_DFFE): \bit_symbol [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181631 (SB_DFFE): \bit_period [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181640 (SB_DFFE): \frequency_bank_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181637 (SB_DFFE): \bit_symbol [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181641 (SB_DFFE): \frequency_bank_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181642 (SB_DFFE): \frequency_bank_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181647 (SB_DFFE): \count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181639 (SB_DFFE): \frequency_bank_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181643 (SB_DFF): \update_bit_period = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181644 (SB_DFF): \update_bit_symbol = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181645 (SB_DFF): \valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181648 (SB_DFFE): \count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181649 (SB_DFFE): \count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181650 (SB_DFFE): \count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181651 (SB_DFFE): \count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$181646 (SB_DFFE): \count [0] = 0
Handling FF init values in $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185491 (SB_DFFE): \shift_register [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185497 (SB_DFFE): \shift_register [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185419 (SB_DFFE): \shift_register [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185420 (SB_DFFE): \shift_register [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185421 (SB_DFFE): \shift_register [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185422 (SB_DFFE): \shift_register [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185423 (SB_DFFE): \shift_register [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185424 (SB_DFFE): \shift_register [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185493 (SB_DFFE): \shift_register [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185425 (SB_DFFE): \shift_register [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185427 (SB_DFFE): \shift_register [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185428 (SB_DFFE): \shift_register [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185429 (SB_DFFE): \shift_register [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185430 (SB_DFFE): \shift_register [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185431 (SB_DFFE): \shift_register [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185432 (SB_DFFE): \shift_register [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185433 (SB_DFFE): \shift_register [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185434 (SB_DFFE): \shift_register [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185435 (SB_DFFE): \shift_register [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185436 (SB_DFFE): \shift_register [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185437 (SB_DFFE): \shift_register [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185438 (SB_DFFE): \shift_register [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185439 (SB_DFFE): \shift_register [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185440 (SB_DFFE): \shift_register [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185441 (SB_DFFE): \shift_register [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185442 (SB_DFFE): \shift_register [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185443 (SB_DFFE): \shift_register [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185444 (SB_DFFE): \shift_register [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185445 (SB_DFFE): \shift_register [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185446 (SB_DFFE): \shift_register [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185447 (SB_DFFE): \shift_register [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185448 (SB_DFFE): \shift_register [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185449 (SB_DFFE): \shift_register [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185450 (SB_DFFE): \shift_register [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185451 (SB_DFFE): \shift_register [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185452 (SB_DFFE): \shift_register [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185453 (SB_DFFE): \shift_register [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185454 (SB_DFFE): \shift_register [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185455 (SB_DFFE): \shift_register [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185456 (SB_DFFE): \shift_register [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185457 (SB_DFFE): \shift_register [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185458 (SB_DFFE): \shift_register [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185459 (SB_DFFE): \shift_register [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185460 (SB_DFFE): \shift_register [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185461 (SB_DFFE): \shift_register [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185462 (SB_DFFE): \shift_register [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185463 (SB_DFFE): \shift_register [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185464 (SB_DFFE): \shift_register [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185465 (SB_DFFE): \shift_register [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185466 (SB_DFFE): \shift_register [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185467 (SB_DFFE): \shift_register [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185468 (SB_DFFE): \shift_register [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185469 (SB_DFFE): \shift_register [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185470 (SB_DFFE): \shift_register [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185471 (SB_DFFE): \shift_register [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185472 (SB_DFFE): \shift_register [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185473 (SB_DFFE): \shift_register [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185474 (SB_DFFE): \shift_register [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185475 (SB_DFFE): \shift_register [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185476 (SB_DFFE): \shift_register [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185477 (SB_DFFE): \shift_register [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185478 (SB_DFFE): \shift_register [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185479 (SB_DFFE): \shift_register [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185480 (SB_DFFE): \shift_register [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185481 (SB_DFFE): \shift_register [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185482 (SB_DFFE): \shift_register [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185483 (SB_DFFE): \shift_register [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185484 (SB_DFFE): \shift_register [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185485 (SB_DFFE): \shift_register [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185486 (SB_DFFE): \shift_register [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185487 (SB_DFFE): \shift_register [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185488 (SB_DFFE): \shift_register [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185489 (SB_DFFE): \shift_register [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185490 (SB_DFFE): \shift_register [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185494 (SB_DFFE): \shift_register [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185498 (SB_DFFE): \shift_register [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185495 (SB_DFFE): \shift_register [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185496 (SB_DFFE): \shift_register [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185492 (SB_DFFE): \shift_register [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$185426 (SB_DFFE): \shift_register [7] = 0
Handling FF init values in $paramod\sampler\N=2.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182975 (SB_DFF): \ff2 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$182976 (SB_DFF): \ff1 = 0
Handling FF init values in $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Handling FF init values in $paramod\strb_gen\N=2.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$201209 (SB_DFF): \counter = 0
Handling FF init values in $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183120 (SB_DFF): \rd_ptr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183122 (SB_DFF): \rd_wrap = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183076 (SB_DFF): \wr_ptr_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183077 (SB_DFF): \wr_ptr_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183078 (SB_DFF): \wr_ptr_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183079 (SB_DFF): \wr_ptr_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183080 (SB_DFF): \wr_ptr_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183081 (SB_DFF): \wr_ptr_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183082 (SB_DFF): \wr_ptr_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183083 (SB_DFF): \wr_ptr_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183084 (SB_DFF): \wr_ptr_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183085 (SB_DFF): \wr_ptr_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183086 (SB_DFF): \wr_ptr_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183087 (SB_DFF): \wr_ptr_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183088 (SB_DFF): \wr_ptr_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183108 (SB_DFF): \rd_ptr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183090 (SB_DFF): \wr_wrap_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183089 (SB_DFF): \wr_ptr_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183092 (SB_DFF): \wr_ptr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183093 (SB_DFF): \wr_ptr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183094 (SB_DFF): \wr_ptr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183095 (SB_DFF): \wr_ptr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183096 (SB_DFF): \wr_ptr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183097 (SB_DFF): \wr_ptr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183098 (SB_DFF): \wr_ptr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183099 (SB_DFF): \wr_ptr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183100 (SB_DFF): \wr_ptr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183101 (SB_DFF): \wr_ptr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183102 (SB_DFF): \wr_ptr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183103 (SB_DFF): \wr_ptr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183104 (SB_DFF): \wr_ptr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183091 (SB_DFF): \wr_ptr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183105 (SB_DFF): \wr_ptr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183075 (SB_DFF): \wr_ptr_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183107 (SB_DFF): \rd_ptr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183109 (SB_DFF): \rd_ptr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183110 (SB_DFF): \rd_ptr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183111 (SB_DFF): \rd_ptr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183112 (SB_DFF): \rd_ptr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183113 (SB_DFF): \rd_ptr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183114 (SB_DFF): \rd_ptr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183115 (SB_DFF): \rd_ptr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183116 (SB_DFF): \rd_ptr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183117 (SB_DFF): \rd_ptr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183118 (SB_DFF): \rd_ptr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183119 (SB_DFF): \rd_ptr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183106 (SB_DFF): \rd_ptr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$183121 (SB_DFF): \wr_wrap = 0
Handling FF init values in crc16.
Handling FF init values in crc5.
Handling FF init values in ctrl_fsm.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179717 (SB_DFF): \state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179651 (SB_DFF): \ack_command [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179644 (SB_DFF): \ack_command [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179630 (SB_DFFE): \nak_command [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179636 (SB_DFFE): \nak_command [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179631 (SB_DFFE): \nak_command [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179633 (SB_DFFE): \nak_command [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179634 (SB_DFFE): \nak_command [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179635 (SB_DFFE): \nak_command [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179632 (SB_DFFE): \nak_command [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179658 (SB_DFF): \ack_command [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179638 (SB_DFFE): \rep_command [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179639 (SB_DFFE): \rep_command [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179637 (SB_DFFE): \rep_command [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179640 (SB_DFFE): \rep_command [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179642 (SB_DFF): \ack_command [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179643 (SB_DFF): \ack_command [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179645 (SB_DFF): \ack_command [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179646 (SB_DFF): \ack_command [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179647 (SB_DFF): \ack_command [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179648 (SB_DFF): \ack_command [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179649 (SB_DFF): \ack_command [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179650 (SB_DFF): \ack_command [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179629 (SB_DFFE): \nak_command [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179718 (SB_DFF): \state [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179653 (SB_DFF): \ack_command [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179701 (SB_DFF): \time_counter [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179668 (SB_DFFE): \qry_command [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179656 (SB_DFF): \ack_command [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179657 (SB_DFF): \ack_command [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179641 (SB_DFF): \ack_command [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179655 (SB_DFF): \ack_command [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179660 (SB_DFFE): \qry_command [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179696 (SB_DFF): \time_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179692 (SB_DFFE): \slot_counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179663 (SB_DFFE): \qry_command [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179664 (SB_DFFE): \qry_command [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179672 (SB_DFFE): \qry_command [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179666 (SB_DFFE): \qry_command [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179667 (SB_DFFE): \qry_command [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179665 (SB_DFFE): \qry_command [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179669 (SB_DFFE): \qry_command [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179670 (SB_DFFE): \qry_command [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179676 (SB_DFFE): \qry_command [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179671 (SB_DFFE): \qry_command [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179685 (SB_DFFE): \epc_len [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179674 (SB_DFFE): \qry_command [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179675 (SB_DFFE): \qry_command [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179673 (SB_DFFE): \qry_command [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179690 (SB_DFFE): \slot_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179678 (SB_DFFE): \qry_command [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179679 (SB_DFFE): \qry_command [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179659 (SB_DFFE): \qry_command [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179680 (SB_DFFE): \qry_command [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179682 (SB_DFFE): \epc_len [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179683 (SB_DFFE): \epc_len [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179688 (SB_DFFE): \slot_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179681 (SB_DFFE): \epc_len [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179684 (SB_DFFE): \epc_len [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179687 (SB_DFFE): \slot_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179677 (SB_DFFE): \qry_command [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179689 (SB_DFFE): \slot_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179662 (SB_DFFE): \qry_command [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179691 (SB_DFFE): \slot_counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179686 (SB_DFFE): \slot_counter [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179661 (SB_DFFE): \qry_command [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179694 (SB_DFF): \time_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179697 (SB_DFF): \time_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179695 (SB_DFF): \time_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179654 (SB_DFF): \ack_command [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179706 (SB_DFF): \time_counter [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179699 (SB_DFF): \time_counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179700 (SB_DFF): \time_counter [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179714 (SB_DFF): \bits_counter [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179702 (SB_DFF): \time_counter [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179703 (SB_DFF): \time_counter [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179708 (SB_DFF): \bits_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179705 (SB_DFF): \time_counter [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179693 (SB_DFF): \time_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179704 (SB_DFF): \time_counter [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179698 (SB_DFF): \time_counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179709 (SB_DFF): \bits_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179710 (SB_DFF): \bits_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179711 (SB_DFF): \bits_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179715 (SB_DFF): \bits_counter [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179713 (SB_DFF): \bits_counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179712 (SB_DFF): \bits_counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179652 (SB_DFF): \ack_command [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179707 (SB_DFF): \bits_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179719 (SB_DFF): \state [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$179716 (SB_DFF): \bits_counter [9] = 0
Handling FF init values in pll.
Handling FF init values in top.

3.36. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
  Merging $auto$simplemap.cc:277:simplemap_mux$182571 (A=$procmux$20792_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182568 (A=$procmux$20792_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182570 (A=$procmux$20792_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182567 (A=$procmux$20792_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182566 (A=$procmux$20792_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182556 (A=$procmux$20800_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182511 (A=$procmux$20808_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182371 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182609 (A=\next_state [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182400 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182514 (A=$procmux$20808_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182374 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182513 (A=$procmux$20808_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182373 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182555 (A=$procmux$20800_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182366 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182554 (A=$procmux$20800_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182572 (A=$procmux$20792_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182364 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182557 (A=$procmux$20800_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182368 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182510 (A=$procmux$20808_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182516 (A=$procmux$20808_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182376 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182569 (A=$procmux$20792_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182613 (A=\next_count [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182387 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182625 (A=\pop, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182401 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182615 (A=\next_count [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182389 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182611 (A=\next_count [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182385 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182616 (A=\next_count [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182390 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182612 (A=\next_count [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182386 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182519 (A=$procmux$20808_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182523 (A=$procmux$20808_Y [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182383 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182512 (A=$procmux$20808_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182509 (A=$procmux$20808_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182369 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182522 (A=$procmux$20808_Y [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182382 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182518 (A=$procmux$20808_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182378 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182520 (A=$procmux$20808_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182380 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182515 (A=$procmux$20808_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182614 (A=\next_count [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182388 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182517 (A=$procmux$20808_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182623 (A=\next_count [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182397 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182620 (A=\next_count [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182394 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182617 (A=\next_count [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182391 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182624 (A=\next_count [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182398 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182619 (A=\next_count [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182393 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182621 (A=\next_count [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182395 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182618 (A=\next_count [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182392 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182521 (A=$procmux$20808_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$182610 (A=\next_count [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182384 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182622 (A=\next_count [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182396 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182608 (A=\next_state [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182399 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\bits_correlator\LENGTH=13\BANKS=9.
  Merging $auto$simplemap.cc:277:simplemap_mux$183410 (A=\shift_register [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183396 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$183424 (A=\in_vld, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183397 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183398 (A=\in_dat, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183384 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$183399 (A=\shift_register [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183385 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$183400 (A=\shift_register [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$183401 (A=\shift_register [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183387 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$183402 (A=\shift_register [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183388 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$183403 (A=\shift_register [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183389 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$183404 (A=\shift_register [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183390 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$183406 (A=\shift_register [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183392 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$183407 (A=\shift_register [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183393 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$183408 (A=\shift_register [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183394 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$183409 (A=\shift_register [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183395 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$183405 (A=\shift_register [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183391 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
  Merging $auto$simplemap.cc:277:simplemap_mux$181787 (A=\corr_dat [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181788 (A=\corr_dat [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181789 (A=\corr_dat [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181586 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181790 (A=\corr_dat [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181791 (A=\corr_dat [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181588 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181792 (A=\corr_dat [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181589 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181793 (A=\corr_dat [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181590 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181794 (A=\corr_dat [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181591 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181795 (A=\corr_dat [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181592 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181796 (A=\corr_dat [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181593 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181797 (A=\corr_dat [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181798 (A=\corr_dat [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181799 (A=\corr_dat [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181596 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181800 (A=\corr_dat [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181801 (A=\corr_dat [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181755 (A=\corr_dat [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181786 (A=\corr_dat [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181756 (A=\corr_dat [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181601 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181757 (A=\corr_dat [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181758 (A=\corr_dat [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181759 (A=\corr_dat [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181604 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181760 (A=\corr_dat [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181605 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181761 (A=\corr_dat [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181606 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181762 (A=\corr_dat [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181607 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181763 (A=\corr_dat [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181608 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181764 (A=\corr_dat [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181609 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181765 (A=\corr_dat [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181610 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181766 (A=\corr_dat [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181767 (A=\corr_dat [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181612 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181768 (A=\corr_dat [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181769 (A=\corr_dat [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181614 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181723 (A=\corr_dat [1], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181754 (A=\corr_dat [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181724 (A=\corr_dat [2], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181725 (A=\corr_dat [3], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181618 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181726 (A=\corr_dat [4], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181619 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181727 (A=\corr_dat [5], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181620 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181728 (A=\corr_dat [6], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181621 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181729 (A=\corr_dat [7], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181622 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181730 (A=\corr_dat [8], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181623 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181731 (A=\corr_dat [9], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181624 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181732 (A=\corr_dat [10], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181625 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181733 (A=\corr_dat [11], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181626 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181734 (A=\corr_dat [12], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181627 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181735 (A=\corr_dat [13], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181628 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181736 (A=\corr_dat [14], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181629 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181737 (A=\corr_dat [15], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181630 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181722 (A=\corr_dat [0], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181683 (A=$procmux$20891.Y_B [3], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181634 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181684 (A=$procmux$20891.Y_B [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181635 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181685 (A=$procmux$20891.Y_B [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181636 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181677 (A=\max_symbol [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181638 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181676 (A=\max_symbol [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181637 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181661 (A=$auto$wreduce.cc:460:run$158430 [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181647 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181820 (A=\late_strobe, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181643 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$181819 (A=\ontime_strobe, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181644 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$181818 (A=\update_bit_symbol, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181645 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$181662 (A=$auto$wreduce.cc:460:run$158430 [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181648 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181663 (A=$auto$wreduce.cc:460:run$158430 [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181649 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181664 (A=$auto$wreduce.cc:460:run$158430 [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181650 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181665 (A=$auto$wreduce.cc:460:run$158430 [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181651 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$181660 (A=$auto$wreduce.cc:460:run$158430 [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$181646 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
  Merging $auto$simplemap.cc:277:simplemap_mux$185573 (A=\shift_register [71], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185579 (A=\shift_register [77], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185497 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185501 (A=\in_dat, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185419 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185502 (A=\shift_register [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185420 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185503 (A=\shift_register [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185504 (A=\shift_register [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185505 (A=\shift_register [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185506 (A=\shift_register [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185575 (A=\shift_register [73], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185493 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185507 (A=\shift_register [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185509 (A=\shift_register [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185510 (A=\shift_register [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185511 (A=\shift_register [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185512 (A=\shift_register [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185513 (A=\shift_register [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185431 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185514 (A=\shift_register [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185515 (A=\shift_register [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185516 (A=\shift_register [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185517 (A=\shift_register [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185518 (A=\shift_register [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185519 (A=\shift_register [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185437 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185520 (A=\shift_register [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185438 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185521 (A=\shift_register [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185439 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185522 (A=\shift_register [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185523 (A=\shift_register [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185524 (A=\shift_register [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185525 (A=\shift_register [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185526 (A=\shift_register [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185444 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185527 (A=\shift_register [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185445 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185528 (A=\shift_register [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185446 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185529 (A=\shift_register [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185447 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185530 (A=\shift_register [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185448 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185531 (A=\shift_register [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185449 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185532 (A=\shift_register [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185450 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185533 (A=\shift_register [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185451 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185534 (A=\shift_register [32], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185452 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185535 (A=\shift_register [33], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185453 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185536 (A=\shift_register [34], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185454 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185537 (A=\shift_register [35], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185538 (A=\shift_register [36], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185456 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185539 (A=\shift_register [37], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185540 (A=\shift_register [38], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185458 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185541 (A=\shift_register [39], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185459 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185542 (A=\shift_register [40], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185543 (A=\shift_register [41], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185544 (A=\shift_register [42], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185462 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185545 (A=\shift_register [43], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185546 (A=\shift_register [44], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185547 (A=\shift_register [45], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185465 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185548 (A=\shift_register [46], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185466 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185549 (A=\shift_register [47], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185467 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185550 (A=\shift_register [48], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185551 (A=\shift_register [49], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185552 (A=\shift_register [50], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185553 (A=\shift_register [51], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185554 (A=\shift_register [52], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185555 (A=\shift_register [53], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185556 (A=\shift_register [54], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185474 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185557 (A=\shift_register [55], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185475 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185558 (A=\shift_register [56], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185476 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185559 (A=\shift_register [57], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185477 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185560 (A=\shift_register [58], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185478 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185561 (A=\shift_register [59], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185479 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185562 (A=\shift_register [60], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185480 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185563 (A=\shift_register [61], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185481 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185564 (A=\shift_register [62], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185482 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185565 (A=\shift_register [63], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185483 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185566 (A=\shift_register [64], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185484 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185567 (A=\shift_register [65], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185485 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185568 (A=\shift_register [66], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185486 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185569 (A=\shift_register [67], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185487 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185570 (A=\shift_register [68], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185488 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185571 (A=\shift_register [69], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185489 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185572 (A=\shift_register [70], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185661 (A=\in_vld, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185499 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$185576 (A=\shift_register [74], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185494 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185580 (A=\shift_register [78], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185498 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185577 (A=\shift_register [75], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185495 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185578 (A=\shift_register [76], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185496 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185574 (A=\shift_register [72], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185492 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$185508 (A=\shift_register [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$185426 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\sampler\N=2.
  Merging $auto$simplemap.cc:277:simplemap_mux$182978 (A=\ff1, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182975 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$182977 (A=\rx_in, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$182976 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\strb_gen\N=2.
  Merging $auto$simplemap.cc:277:simplemap_mux$201208 (A=\counter, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$201210 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$201206 (A=$procmux$18337_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$201209 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
  Merging $auto$simplemap.cc:277:simplemap_mux$183137 (A=$procmux$20759_Y [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183120 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183138 (A=$procmux$20759_Y [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183122 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183172 (A=\wr_ptr [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183076 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183173 (A=\wr_ptr [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183077 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183174 (A=\wr_ptr [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183078 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183175 (A=\wr_ptr [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183079 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183176 (A=\wr_ptr [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183080 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183177 (A=\wr_ptr [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183081 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183178 (A=\wr_ptr [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183082 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183179 (A=\wr_ptr [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183083 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183180 (A=\wr_ptr [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183084 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183181 (A=\wr_ptr [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183085 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183182 (A=\wr_ptr [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183086 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183183 (A=\wr_ptr [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183087 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183184 (A=\wr_ptr [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183088 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183125 (A=$procmux$20759_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183108 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183186 (A=\wr_wrap, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183090 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183185 (A=\wr_ptr [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183089 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183156 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183092 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183157 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183093 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183158 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183094 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183159 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183095 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183160 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183096 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183161 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183097 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183162 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183098 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183163 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183099 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183164 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183100 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183165 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183101 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183166 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183102 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183167 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183103 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183168 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183104 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183155 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183091 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183169 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183105 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183171 (A=\wr_ptr [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183075 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183124 (A=$procmux$20759_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183107 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183126 (A=$procmux$20759_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183109 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183127 (A=$procmux$20759_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183110 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183128 (A=$procmux$20759_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183111 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183129 (A=$procmux$20759_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183112 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183130 (A=$procmux$20759_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183113 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183131 (A=$procmux$20759_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183114 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183132 (A=$procmux$20759_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183115 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183133 (A=$procmux$20759_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183116 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183134 (A=$procmux$20759_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183117 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183135 (A=$procmux$20759_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183118 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183136 (A=$procmux$20759_Y [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183119 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183123 (A=$procmux$20759_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183106 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$183170 (A=$add$../source/fifo/sync_fifo.v:49$461_Y [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$183121 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in crc16.
  Merging $auto$simplemap.cc:277:simplemap_mux$179173 (A=\crc [14], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179157 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179158 (A=\inv, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179142 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179159 (A=\crc [0], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179143 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179160 (A=\crc [1], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179161 (A=\crc [2], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179162 (A=\crc [3], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179163 (A=$xor$../source/crc/crc16.v:37$166_Y, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179164 (A=\crc [5], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179148 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179165 (A=\crc [6], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179149 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179166 (A=\crc [7], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179150 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179167 (A=\crc [8], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179151 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179168 (A=\crc [9], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179169 (A=\crc [10], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179153 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179170 (A=$xor$../source/crc/crc16.v:30$165_Y, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179154 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179171 (A=\crc [12], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179155 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179172 (A=\crc [13], B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179156 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in crc5.
  Merging $auto$simplemap.cc:277:simplemap_mux$180978 (A=\crc [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$180973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$180974 (A=\inv, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$180969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$180975 (A=\crc [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$180970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$180976 (A=\crc [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$180971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$180977 (A=$xor$../source/crc/crc5.v:26$70_Y, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$180972 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in ctrl_fsm.
  Merging $auto$simplemap.cc:277:simplemap_mux$179967 (A=\next_state [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179717 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$180212 (A=$procmux$157783_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179651 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$180471 (A=$procmux$157622_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179644 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179944 (A=\nak_command [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179630 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179945 (A=\nak_command [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179631 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179947 (A=\nak_command [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179633 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179948 (A=\nak_command [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179634 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179946 (A=\nak_command [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179632 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$180546 (A=$procmux$21066_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179658 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179932 (A=\rep_command [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179638 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179933 (A=\rep_command [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179639 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179931 (A=\rep_command [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179637 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179934 (A=\rep_command [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179640 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$180545 (A=$procmux$157585_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179642 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$180508 (A=$procmux$157603_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179643 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$180434 (A=$procmux$157642_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179645 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$180397 (A=$procmux$157663_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179646 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$180360 (A=$procmux$157685_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179647 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$180323 (A=$procmux$157708_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179648 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$180286 (A=$procmux$157732_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179649 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$180249 (A=$procmux$157757_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179650 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179943 (A=\nak_command [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179629 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$180138 (A=$procmux$157838_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179653 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179911 (A=$procmux$157990_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179701 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179846 (A=\qry_command [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179668 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$180027 (A=$procmux$157928_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179656 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179766 (A=$procmux$158027_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179641 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$180064 (A=$procmux$157897_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179655 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179838 (A=\qry_command [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179660 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179906 (A=$procmux$157990_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179696 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179758 (A=$auto$wreduce.cc:460:run$159162 [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179692 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179842 (A=\qry_command [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179664 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179850 (A=\qry_command [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179672 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179844 (A=\qry_command [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179666 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179845 (A=\qry_command [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179667 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179843 (A=\qry_command [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179665 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179847 (A=\qry_command [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179669 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179848 (A=\qry_command [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179670 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179854 (A=\qry_command [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179676 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179849 (A=\qry_command [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179671 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179852 (A=\qry_command [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179674 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179853 (A=\qry_command [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179675 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179851 (A=\qry_command [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179673 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179756 (A=$auto$wreduce.cc:460:run$159162 [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179690 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179856 (A=\qry_command [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179678 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179857 (A=\qry_command [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179679 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179837 (A=\qry_command [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179659 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179754 (A=$auto$wreduce.cc:460:run$159162 [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179688 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179753 (A=$auto$wreduce.cc:460:run$159162 [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179687 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179855 (A=\qry_command [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179677 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179755 (A=$auto$wreduce.cc:460:run$159162 [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179689 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179840 (A=\qry_command [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179662 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179757 (A=$auto$wreduce.cc:460:run$159162 [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179691 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179839 (A=\qry_command [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179661 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$179904 (A=$procmux$157990_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179694 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179907 (A=$procmux$157990_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179697 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179905 (A=$procmux$157990_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179695 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$180101 (A=$procmux$157867_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179654 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179916 (A=$procmux$157990_Y [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179706 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179909 (A=$procmux$157990_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179699 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179910 (A=$procmux$157990_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179700 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179977 (A=$procmux$157966_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179714 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179912 (A=$procmux$157990_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179702 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179913 (A=$procmux$157990_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179703 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179971 (A=$procmux$157966_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179708 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179915 (A=$procmux$157990_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179705 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179903 (A=$procmux$157990_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179693 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179914 (A=$procmux$157990_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179704 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179908 (A=$procmux$157990_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179698 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179972 (A=$procmux$157966_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179709 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179973 (A=$procmux$157966_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179710 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179974 (A=$procmux$157966_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179711 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179978 (A=$procmux$157966_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179715 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179976 (A=$procmux$157966_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179713 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179975 (A=$procmux$157966_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179712 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$180175 (A=$procmux$157810_Y, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179652 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179970 (A=$procmux$157966_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179707 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$179979 (A=$procmux$157966_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$179716 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in pll.
Merging set/reset $_MUX_ cells into SB_FFs in top.

3.37. Executing ICE40_OPT pass (performing simple optimizations).

3.37.1. Running ICE40 specific optimizations.

3.37.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
<suppressed ~9 debug messages>
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
<suppressed ~20 debug messages>
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
<suppressed ~138 debug messages>
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
<suppressed ~98 debug messages>
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
<suppressed ~6048 debug messages>
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
<suppressed ~16 debug messages>
Optimizing module crc5.
<suppressed ~2 debug messages>
Optimizing module ctrl_fsm.
<suppressed ~148 debug messages>
Optimizing module pll.
Optimizing module top.

3.37.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
<suppressed ~228 debug messages>
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
<suppressed ~36 debug messages>
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
<suppressed ~282 debug messages>
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
<suppressed ~312 debug messages>
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
<suppressed ~45 debug messages>
Finding identical cells in module `\crc5'.
<suppressed ~12 debug messages>
Finding identical cells in module `\ctrl_fsm'.
<suppressed ~837 debug messages>
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 585 cells.

3.37.4. Executing OPT_RMDFF pass (remove dff with constant values).

3.37.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 361 unused cells and 4520 unused wires.
<suppressed ~373 debug messages>

3.37.6. Rerunning OPT passes. (Removed registers in this run.)

3.37.7. Running ICE40 specific optimizations.

3.37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
<suppressed ~26 debug messages>
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.37.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.37.10. Executing OPT_RMDFF pass (remove dff with constant values).

3.37.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.37.12. Rerunning OPT passes. (Removed registers in this run.)

3.37.13. Running ICE40 specific optimizations.

3.37.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector.
Optimizing module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder.
Optimizing module $paramod\bits_correlator\LENGTH=13\BANKS=9.
Optimizing module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1.
Optimizing module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5.
Optimizing module $paramod\sampler\N=2.
Optimizing module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module $paramod\strb_gen\N=2.
Optimizing module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1.
Optimizing module crc16.
Optimizing module crc5.
Optimizing module ctrl_fsm.
Optimizing module pll.
Optimizing module top.

3.37.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector'.
Finding identical cells in module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Finding identical cells in module `$paramod\bits_correlator\LENGTH=13\BANKS=9'.
Finding identical cells in module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1'.
Finding identical cells in module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5'.
Finding identical cells in module `$paramod\sampler\N=2'.
Finding identical cells in module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `$paramod\strb_gen\N=2'.
Finding identical cells in module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1'.
Finding identical cells in module `\crc16'.
Finding identical cells in module `\crc5'.
Finding identical cells in module `\ctrl_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.37.16. Executing OPT_RMDFF pass (remove dff with constant values).

3.37.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
Finding unused cells or wires in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder..
Finding unused cells or wires in module $paramod\bits_correlator\LENGTH=13\BANKS=9..
Finding unused cells or wires in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
Finding unused cells or wires in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
Finding unused cells or wires in module $paramod\sampler\N=2..
Finding unused cells or wires in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module $paramod\strb_gen\N=2..
Finding unused cells or wires in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
Finding unused cells or wires in module \crc16..
Finding unused cells or wires in module \crc5..
Finding unused cells or wires in module \ctrl_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.37.18. Finished OPT passes. (There is nothing left to do.)

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

3.38.2. Continuing TECHMAP pass.

3.38.3. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping \$_DLATCH_P_.$ternary$/usr/local/bin/../share/yosys/ice40/latches_map.v:10$215827 ($mux).

3.38.4. Executing OPT pass (performing simple optimizations).

3.38.4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCH_P_.

3.38.4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\$_DLATCH_P_'.
Removed a total of 0 cells.

3.38.4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \$_DLATCH_P_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.38.4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \$_DLATCH_P_.
Performed a total of 0 changes.

3.38.4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\$_DLATCH_P_'.
Removed a total of 0 cells.

3.38.4.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.38.4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \$_DLATCH_P_..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.38.4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCH_P_.

3.38.4.9. Rerunning OPT passes. (Maybe there is more to do..)

3.38.4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \$_DLATCH_P_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.38.4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \$_DLATCH_P_.
Performed a total of 0 changes.

3.38.4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\$_DLATCH_P_'.
Removed a total of 0 cells.

3.38.4.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.38.4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \$_DLATCH_P_..

3.38.4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module \$_DLATCH_P_.

3.38.4.16. Finished OPT passes. (There is nothing left to do.)
Using template \$_DLATCH_P_ for cells of type $_DLATCH_P_.
No more expansions possible.
<suppressed ~22 debug messages>

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `$paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$215830: \next_state [0] -> \next_state [0]
                                                \next_state [0] -> $auto$rtlil.cc:2060:NotGate$201783
                                                \next_state [0] -> $auto$simplemap.cc:256:simplemap_eqne$182341
                                                \next_state [0] -> $auto$simplemap.cc:168:logic_reduce$182351
Breaking loop using new signal $abcloop$215831: \next_state [1] -> \next_state [1]
                                                \next_state [1] -> $auto$rtlil.cc:2060:NotGate$201789
                                                \next_state [1] -> $auto$simplemap.cc:256:simplemap_eqne$182298
                                                \next_state [1] -> $auto$simplemap.cc:168:logic_reduce$182351
Breaking loop using new signal $abcloop$215832: \next_count [0] -> \next_count [0]
Breaking loop using new signal $abcloop$215833: \next_count [1] -> \next_count [1]
Breaking loop using new signal $abcloop$215834: \next_count [2] -> \next_count [2]
Breaking loop using new signal $abcloop$215835: \next_count [3] -> \next_count [3]
Breaking loop using new signal $abcloop$215836: \next_count [4] -> \next_count [4]
Breaking loop using new signal $abcloop$215837: \next_count [5] -> \next_count [5]
Breaking loop using new signal $abcloop$215838: \next_count [6] -> \next_count [6]
Breaking loop using new signal $abcloop$215839: \next_count [7] -> \next_count [7]
Breaking loop using new signal $abcloop$215840: \next_count [8] -> \next_count [8]
Breaking loop using new signal $abcloop$215841: \next_count [9] -> \next_count [9]
Breaking loop using new signal $abcloop$215842: \next_count [10] -> \next_count [10]
Breaking loop using new signal $abcloop$215843: \next_count [11] -> \next_count [11]
Breaking loop using new signal $abcloop$215844: \next_count [12] -> \next_count [12]
Breaking loop using new signal $abcloop$215845: \next_count [13] -> \next_count [13]
Breaking loop using new signal $abcloop$215846: \next_count [14] -> \next_count [14]
Extracted 295 gates and 433 wires to a netlist network with 136 inputs and 189 outputs.

3.39.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     197.
ABC: Participating nodes from both networks       =     411.
ABC: Participating nodes from the first network   =     203. (  84.58 % of nodes)
ABC: Participating nodes from the second network  =     208. (  86.67 % of nodes)
ABC: Node pairs (any polarity)                    =     203. (  84.58 % of names can be moved)
ABC: Node pairs (same polarity)                   =     200. (  83.33 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      239
ABC RESULTS:        internal signals:      108
ABC RESULTS:           input signals:      136
ABC RESULTS:          output signals:      189
Removing temp directory.

3.39.2. Extracting gate netlist of module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$216087: \change_state -> \change_state
                                                \change_state -> \in_rdy
                                                \change_state -> $0\change_state[0:0]
                                                \change_state -> $0\count[4:0] [0]
                                                \change_state -> $0\count[4:0] [1]
                                                \change_state -> $0\count[4:0] [2]
                                                \change_state -> $0\count[4:0] [3]
                                                \change_state -> $0\count[4:0] [4]
Breaking loop using new signal $abcloop$216088: \next_state [1] -> \next_state [1]
                                                \next_state [1] -> $auto$ice40_ffinit.cc:146:execute$215761
                                                \next_state [1] -> $auto$simplemap.cc:127:simplemap_reduce$180996
                                                \next_state [1] -> $auto$simplemap.cc:168:logic_reduce$180984
Breaking loop using new signal $abcloop$216089: \next_state [0] -> \next_state [0]
                                                \next_state [0] -> $auto$rtlil.cc:2060:NotGate$201803
                                                \next_state [0] -> $auto$simplemap.cc:168:logic_reduce$180984
Breaking loop using new signal $abcloop$216090: \next_state [2] -> \next_state [2]
                                                \next_state [2] -> $auto$simplemap.cc:256:simplemap_eqne$180994
                                                \next_state [2] -> $auto$simplemap.cc:168:logic_reduce$180986
Breaking loop using new signal $abcloop$216091: \out_pie -> \out_pie
Extracted 145 gates and 170 wires to a netlist network with 23 inputs and 17 outputs.

3.39.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      28.
ABC: Participating nodes from both networks       =      65.
ABC: Participating nodes from the first network   =      27. (  56.25 % of nodes)
ABC: Participating nodes from the second network  =      38. (  79.17 % of nodes)
ABC: Node pairs (any polarity)                    =      27. (  56.25 % of names can be moved)
ABC: Node pairs (same polarity)                   =      26. (  54.17 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.2.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       47
ABC RESULTS:        internal signals:      130
ABC RESULTS:           input signals:       23
ABC RESULTS:          output signals:       17
Removing temp directory.

3.39.3. Extracting gate netlist of module `$paramod\bits_correlator\LENGTH=13\BANKS=9' to `<abc-temp-dir>/input.blif'..
Extracted 147 gates and 264 wires to a netlist network with 115 inputs and 112 outputs.

3.39.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     109.
ABC: Participating nodes from both networks       =     243.
ABC: Participating nodes from the first network   =     117. (  78.00 % of nodes)
ABC: Participating nodes from the second network  =     126. (  84.00 % of nodes)
ABC: Node pairs (any polarity)                    =     117. (  78.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =     115. (  76.67 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.3.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      149
ABC RESULTS:        internal signals:       37
ABC RESULTS:           input signals:      115
ABC RESULTS:          output signals:      112
Removing temp directory.

3.39.4. Extracting gate netlist of module `$paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1' to `<abc-temp-dir>/input.blif'..
Extracted 278 gates and 401 wires to a netlist network with 121 inputs and 53 outputs.

3.39.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      85.
ABC: Participating nodes from both networks       =     187.
ABC: Participating nodes from the first network   =      88. (  65.67 % of nodes)
ABC: Participating nodes from the second network  =      99. (  73.88 % of nodes)
ABC: Node pairs (any polarity)                    =      88. (  65.67 % of names can be moved)
ABC: Node pairs (same polarity)                   =      77. (  57.46 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.4.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      133
ABC RESULTS:        internal signals:      227
ABC RESULTS:           input signals:      121
ABC RESULTS:          output signals:       53
Removing temp directory.

3.39.5. Extracting gate netlist of module `$paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5' to `<abc-temp-dir>/input.blif'..
Extracted 3926 gates and 6879 wires to a netlist network with 2953 inputs and 3337 outputs.

3.39.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    3086.
ABC: Participating nodes from both networks       =    7211.
ABC: Participating nodes from the first network   =    3403. (  77.71 % of nodes)
ABC: Participating nodes from the second network  =    3808. (  86.96 % of nodes)
ABC: Node pairs (any polarity)                    =    3403. (  77.71 % of names can be moved)
ABC: Node pairs (same polarity)                   =    3361. (  76.75 % of names can be moved)
ABC: Total runtime =     0.05 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.5.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     4378
ABC RESULTS:        internal signals:      589
ABC RESULTS:           input signals:     2953
ABC RESULTS:          output signals:     3337
Removing temp directory.

3.39.6. Extracting gate netlist of module `$paramod\sampler\N=2' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.39.7. Extracting gate netlist of module `$paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1' to `<abc-temp-dir>/input.blif'..
Extracted 132 gates and 173 wires to a netlist network with 40 inputs and 33 outputs.

3.39.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      38.
ABC: Participating nodes from both networks       =      91.
ABC: Participating nodes from the first network   =      37. (  69.81 % of nodes)
ABC: Participating nodes from the second network  =      54. ( 101.89 % of nodes)
ABC: Node pairs (any polarity)                    =      37. (  69.81 % of names can be moved)
ABC: Node pairs (same polarity)                   =      34. (  64.15 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.7.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       52
ABC RESULTS:        internal signals:      100
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       33
Removing temp directory.

3.39.8. Extracting gate netlist of module `$paramod\strb_gen\N=2' to `<abc-temp-dir>/input.blif'..
Extracted 2 gates and 4 wires to a netlist network with 1 inputs and 1 outputs.

3.39.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       2.
ABC: Participating nodes from both networks       =       4.
ABC: Participating nodes from the first network   =       1. (  50.00 % of nodes)
ABC: Participating nodes from the second network  =       3. ( 150.00 % of nodes)
ABC: Node pairs (any polarity)                    =       1. (  50.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       1. (  50.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.8.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

3.39.9. Extracting gate netlist of module `$paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1' to `<abc-temp-dir>/input.blif'..
Extracted 105 gates and 173 wires to a netlist network with 68 inputs and 36 outputs.

3.39.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      42.
ABC: Participating nodes from both networks       =      86.
ABC: Participating nodes from the first network   =      41. (  68.33 % of nodes)
ABC: Participating nodes from the second network  =      45. (  75.00 % of nodes)
ABC: Node pairs (any polarity)                    =      41. (  68.33 % of names can be moved)
ABC: Node pairs (same polarity)                   =      41. (  68.33 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.9.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       59
ABC RESULTS:        internal signals:       69
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       36
Removing temp directory.

3.39.10. Extracting gate netlist of module `\crc16' to `<abc-temp-dir>/input.blif'..
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 5 outputs.

3.39.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       7.
ABC: Participating nodes from both networks       =      12.
ABC: Participating nodes from the first network   =       6. (  60.00 % of nodes)
ABC: Participating nodes from the second network  =       6. (  60.00 % of nodes)
ABC: Node pairs (any polarity)                    =       6. (  60.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       4. (  40.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.10.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        9
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:        5
Removing temp directory.

3.39.11. Extracting gate netlist of module `\crc5' to `<abc-temp-dir>/input.blif'..
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 4 outputs.

3.39.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       5.
ABC: Participating nodes from both networks       =       9.
ABC: Participating nodes from the first network   =       4. (  66.67 % of nodes)
ABC: Participating nodes from the second network  =       5. (  83.33 % of nodes)
ABC: Node pairs (any polarity)                    =       4. (  66.67 % of names can be moved)
ABC: Node pairs (same polarity)                   =       4. (  66.67 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.11.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        5
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.39.12. Extracting gate netlist of module `\ctrl_fsm' to `<abc-temp-dir>/input.blif'..
Extracted 482 gates and 592 wires to a netlist network with 108 inputs and 84 outputs.

3.39.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     123.
ABC: Participating nodes from both networks       =     270.
ABC: Participating nodes from the first network   =     122. (  63.87 % of nodes)
ABC: Participating nodes from the second network  =     148. (  77.49 % of nodes)
ABC: Node pairs (any polarity)                    =     122. (  63.87 % of names can be moved)
ABC: Node pairs (same polarity)                   =     106. (  55.50 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.12.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      190
ABC RESULTS:        internal signals:      400
ABC RESULTS:           input signals:      108
ABC RESULTS:          output signals:       84
Removing temp directory.

3.39.13. Extracting gate netlist of module `\pll' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.39.14. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.40. Executing ICE40_WRAPCARRY pass (wrap carries).

3.41. Executing TECHMAP pass (map to technology primitives).

3.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

3.41.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 680 unused cells and 6046 unused wires.

3.42. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      254
  1-LUT               77
  2-LUT               77
  3-LUT               33
  4-LUT               67

Eliminating LUTs.
Number of LUTs:      254
  1-LUT               77
  2-LUT               77
  3-LUT               33
  4-LUT               67

Combining LUTs.
Number of LUTs:      254
  1-LUT               77
  2-LUT               77
  3-LUT               33
  4-LUT               67
Discovering LUTs.
Number of LUTs:       51
  1-LUT                6
  2-LUT               18
  3-LUT                6
  4-LUT               21

Eliminating LUTs.
Number of LUTs:       51
  1-LUT                6
  2-LUT               18
  3-LUT                6
  4-LUT               21

Combining LUTs.
Number of LUTs:       47
  1-LUT                6
  2-LUT               10
  3-LUT               10
  4-LUT               21
Discovering LUTs.
Number of LUTs:      312
  1-LUT               19
  2-LUT              209
  3-LUT               50
  4-LUT               34

Eliminating LUTs.
Number of LUTs:      312
  1-LUT               19
  2-LUT              209
  3-LUT               50
  4-LUT               34

Combining LUTs.
Number of LUTs:      248
  1-LUT               19
  2-LUT              125
  3-LUT               66
  4-LUT               38
Discovering LUTs.
Number of LUTs:      179
  1-LUT               18
  2-LUT               74
  3-LUT                9
  4-LUT               78

Eliminating LUTs.
Number of LUTs:      179
  1-LUT               18
  2-LUT               74
  3-LUT                9
  4-LUT               78

Combining LUTs.
Number of LUTs:      172
  1-LUT               18
  2-LUT               62
  3-LUT               12
  4-LUT               80
Discovering LUTs.
Number of LUTs:     7140
  1-LUT              183
  2-LUT             3951
  3-LUT             1953
  4-LUT             1053

Eliminating LUTs.
Number of LUTs:     7140
  1-LUT              183
  2-LUT             3951
  3-LUT             1953
  4-LUT             1053

Combining LUTs.
Number of LUTs:     5153
  1-LUT              183
  2-LUT             1479
  3-LUT             2437
  4-LUT             1054
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       52
  2-LUT                1
  3-LUT               21
  4-LUT               30

Eliminating LUTs.
Number of LUTs:       52
  2-LUT                1
  3-LUT               21
  4-LUT               30

Combining LUTs.
Number of LUTs:       52
  2-LUT                1
  3-LUT               21
  4-LUT               30
Discovering LUTs.
Number of LUTs:        1
  1-LUT                1

Eliminating LUTs.
Number of LUTs:        1
  1-LUT                1

Combining LUTs.
Number of LUTs:        1
  1-LUT                1
Discovering LUTs.
Number of LUTs:      107
  1-LUT               15
  2-LUT               38
  3-LUT               36
  4-LUT               18

Eliminating LUTs.
Number of LUTs:      107
  1-LUT               15
  2-LUT               38
  3-LUT               36
  4-LUT               18

Combining LUTs.
Number of LUTs:       91
  1-LUT               15
  2-LUT               22
  3-LUT               20
  4-LUT               34
Discovering LUTs.
Number of LUTs:        9
  2-LUT                4
  4-LUT                5

Eliminating LUTs.
Number of LUTs:        9
  2-LUT                4
  4-LUT                5

Combining LUTs.
Number of LUTs:        9
  2-LUT                4
  4-LUT                5
Discovering LUTs.
Number of LUTs:        5
  2-LUT                3
  3-LUT                2

Eliminating LUTs.
Number of LUTs:        5
  2-LUT                3
  3-LUT                2

Combining LUTs.
Number of LUTs:        5
  2-LUT                3
  3-LUT                2
Discovering LUTs.
Number of LUTs:      231
  1-LUT               18
  2-LUT               85
  3-LUT               70
  4-LUT               58

Eliminating LUTs.
Number of LUTs:      231
  1-LUT               18
  2-LUT               85
  3-LUT               70
  4-LUT               58

Combining LUTs.
Number of LUTs:      208
  1-LUT               18
  2-LUT               40
  3-LUT               91
  4-LUT               59
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0

Eliminated 0 LUTs.
Combined 2101 LUTs.
<suppressed ~59776 debug messages>

3.43. Executing TECHMAP pass (map to technology primitives).

3.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.43.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010101001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000110000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110010101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000001100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101110111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010010110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100001111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101110110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010001001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110001011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001110100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101110110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110010111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001010001101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110001110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110011100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110111000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001000101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110001110011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111011100001 for cells of type $lut.
No more expansions possible.
<suppressed ~8177 debug messages>
Removed 0 unused cells and 14499 unused wires.

3.44. Executing AUTONAME pass.
Renamed 4787 objects in module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector (30 iterations).
Renamed 617 objects in module $paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder (23 iterations).
Renamed 3021 objects in module $paramod\bits_correlator\LENGTH=13\BANKS=9 (54 iterations).
Renamed 2782 objects in module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1 (31 iterations).
Renamed 1847139 objects in module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5 (752 iterations).
Renamed 2 objects in module $paramod\sampler\N=2 (2 iterations).
Renamed 341 objects in module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1 (6 iterations).
Renamed 5 objects in module $paramod\strb_gen\N=2 (3 iterations).
Renamed 1197 objects in module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1 (15 iterations).
Renamed 49 objects in module crc16 (5 iterations).
Renamed 19 objects in module crc5 (4 iterations).
Renamed 2399 objects in module ctrl_fsm (23 iterations).
<suppressed ~13520 debug messages>

3.45. Executing HIERARCHY pass (managing design hierarchy).

3.45.1. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1
Used module:         $paramod\bits_correlator\LENGTH=13\BANKS=9
Used module:     \pll
Used module:     $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector
Used module:         $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5
Used module:         $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1
Used module:             $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1
Used module:     $paramod\sampler\N=2
Used module:         $paramod\strb_gen\N=2

3.45.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1
Used module:         $paramod\bits_correlator\LENGTH=13\BANKS=9
Used module:     \pll
Used module:     $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector
Used module:         $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5
Used module:         $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1
Used module:             $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1
Used module:     $paramod\sampler\N=2
Used module:         $paramod\strb_gen\N=2
Removing unused module `$paramod$fbcbae33732db2cf42fac259187a66149d4be03d\pie_encoder'.
Removing unused module `\crc16'.
Removing unused module `\crc5'.
Removing unused module `\ctrl_fsm'.
Removed 4 unused modules.

3.46. Printing statistics.

=== $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5 ===

   Number of wires:               3064
   Number of wire bits:          10098
   Number of public wires:        3064
   Number of public wire bits:   10098
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7654
     SB_CARRY                     2420
     SB_DFFESR                      80
     SB_DFFSR                        1
     SB_LUT4                      5153

=== $paramod\sampler\N=2 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod\strb_gen\N=2           1
     SB_DFFSR                        2

=== $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1 ===

   Number of wires:                120
   Number of wire bits:            404
   Number of public wires:         120
   Number of public wire bits:     404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 83
     SB_DFF                         15
     SB_LUT4                        52
     SB_RAM40_4K                    16

=== $paramod\strb_gen\N=2 ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     SB_DFFSR                        2
     SB_LUT4                         1

=== $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1 ===

   Number of wires:                 82
   Number of wire bits:            226
   Number of public wires:          82
   Number of public wire bits:     226
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                200
     $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1      1
     SB_CARRY                       60
     SB_DFFSR                       48
     SB_LUT4                        91

=== $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector ===

   Number of wires:                230
   Number of wire bits:            519
   Number of public wires:         230
   Number of public wire bits:     519
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                395
     $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5      1
     $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1      1
     SB_CARRY                       95
     SB_DFFESR                      26
     SB_DFFSR                       18
     SB_LUT4                       254

=== $paramod\bits_correlator\LENGTH=13\BANKS=9 ===

   Number of wires:                210
   Number of wire bits:            676
   Number of public wires:         210
   Number of public wire bits:     676
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                390
     SB_CARRY                      128
     SB_DFFESR                      13
     SB_DFFSR                        1
     SB_LUT4                       248

=== $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1 ===

   Number of wires:                220
   Number of wire bits:            405
   Number of public wires:         220
   Number of public wire bits:     405
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                321
     $paramod\bits_correlator\LENGTH=13\BANKS=9      1
     SB_CARRY                       79
     SB_DFFE                         7
     SB_DFFESR                      42
     SB_DFFESS                      17
     SB_DFFSR                        3
     SB_LUT4                       172

=== pll ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_PLL40_CORE                   1

=== top ===

   Number of wires:                 21
   Number of wire bits:             24
   Number of public wires:          21
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector      1
     $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1      1
     $paramod\sampler\N=2            1
     pll                             1

=== design hierarchy ===

   top                               1
     $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector      1
       $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5      1
       $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1      1
         $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1      1
     $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1      1
       $paramod\bits_correlator\LENGTH=13\BANKS=9      1
     $paramod\sampler\N=2            1
       $paramod\strb_gen\N=2         1
     pll                             1

   Number of wires:               3963
   Number of wire bits:          12368
   Number of public wires:        3963
   Number of public wire bits:   12368
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9045
     SB_CARRY                     2782
     SB_DFF                         15
     SB_DFFE                         7
     SB_DFFESR                     161
     SB_DFFESS                      17
     SB_DFFSR                       75
     SB_LUT4                      5971
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    16

3.47. Executing CHECK pass (checking for obvious problems).
checking module $paramod\preamble_correlator\LENGTH=80\BANKS=9\SCALING_BITS=5..
checking module $paramod\sampler\N=2..
checking module $paramod\sdp_1clk_bram\ADDR_WIDTH=15\DATA_WIDTH=1..
checking module $paramod\strb_gen\N=2..
checking module $paramod\sync_fifo\ADDR_WIDTH=15\DATA_WIDTH=1..
checking module $paramod$ca90d902d09227dcd8e22e1fd573174705643557\preamble_detector..
checking module $paramod\bits_correlator\LENGTH=13\BANKS=9..
checking module $paramod\bits_detector\LENGTH=13\BANKS=9\EL_GATES=1..
checking module pll..
checking module top..
found and reported 0 problems.

4. Executing BLIF backend.

5. Executing JSON backend.

Warnings: 15 unique messages, 25 total
End of script. Logfile hash: b7446a9cde, CPU: user 30.83s system 1.82s, MEM: 1703.03 MB peak
Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 38% 1x autoname (12 sec), 13% 37x opt_expr (4 sec), ...
