INFO-FLOW: Workspace C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1 opened at Mon May 13 18:47:36 -0700 2024
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.806 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.955 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 4.078 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.152 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./receiver/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./receiver/solution1/directives.tcl
Execute     set_directive_top -name receiver receiver 
INFO: [HLS 200-1510] Running: set_directive_top -name receiver receiver 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.039 GB.
Execute       set_directive_top receiver -name=receiver 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'receiver.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling receiver.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang receiver.cpp -foptimization-record-file=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.cpp.clang.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/clang.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.101 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.507 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.972 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.58 seconds; current allocated memory: 1.042 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.g.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.465 sec.
Execute       run_link_or_opt -opt -out C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=receiver -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=receiver -reflow-float-conversion -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.67 sec.
Execute       run_link_or_opt -out C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=receiver 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=receiver -mllvm -hls-db-dir -mllvm C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=8 -x ir C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_265_20' (receiver.cpp:265:28) in function 'receiver' partially with a factor of 16 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_211_15' (receiver.cpp:211:21) in function 'receiver' partially with a factor of 4 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_201_14' (receiver.cpp:201:21) in function 'receiver' partially with a factor of 8 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_191_13' (receiver.cpp:191:21) in function 'receiver' partially with a factor of 8 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_181_12' (receiver.cpp:181:21) in function 'receiver' partially with a factor of 16 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_171_11' (receiver.cpp:171:21) in function 'receiver' partially with a factor of 16 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_159_10' (receiver.cpp:159:21) in function 'receiver' partially with a factor of 8 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_142_9' (receiver.cpp:142:23) in function 'receiver' partially with a factor of 16 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_111_5' (receiver.cpp:111:20) in function 'receiver' partially with a factor of 8 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_100_4' (receiver.cpp:100:20) in function 'receiver' partially with a factor of 8 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_91_3' (receiver.cpp:91:19) in function 'receiver' partially with a factor of 8 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_68_1' (receiver.cpp:68:22) in function 'receiver' partially with a factor of 16 (receiver.cpp:31:0)
WARNING: [HLS 214-366] Duplicating function 'fp_int::fp_int()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (receiver.cpp:50:10)
WARNING: [HLS 214-366] Duplicating function 'fp_int::fp_int()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (receiver.cpp:51:10)
INFO: [HLS 214-178] Inlining function 'fp_int::fp_int()' into 'receiver(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (receiver.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'fp_int::fp_int() (.27)' into 'receiver(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (receiver.cpp:31:0)
INFO: [HLS 214-248] Applying array_partition to 'samples_I': Cyclic partitioning with factor 16 on dimension 1. (receiver.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to 'samples_Q': Cyclic partitioning with factor 16 on dimension 1. (receiver.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'matched_I': Cyclic partitioning with factor 16 on dimension 1. (receiver.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to 'matched_Q': Cyclic partitioning with factor 16 on dimension 1. (receiver.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'filt_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:87:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:88:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_1_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:96:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_1_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:97:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_2_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:107:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_2_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:108:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:155:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:156:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_1_I': Cyclic partitioning with factor 16 on dimension 1. (receiver.cpp:166:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_1_Q': Cyclic partitioning with factor 16 on dimension 1. (receiver.cpp:167:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_2_I': Cyclic partitioning with factor 16 on dimension 1. (receiver.cpp:176:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_2_Q': Cyclic partitioning with factor 16 on dimension 1. (receiver.cpp:177:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_3_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:186:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_3_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:187:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_4_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:196:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_4_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:197:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_5_I': Cyclic partitioning with factor 4 on dimension 1. (receiver.cpp:206:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_5_Q': Cyclic partitioning with factor 4 on dimension 1. (receiver.cpp:207:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.785 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.043 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top receiver -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.0.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.487 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.1.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.467 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] receiver.cpp:257: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.064 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.1.bc to C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.1.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (receiver.cpp:50) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (receiver.cpp:51) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (receiver.cpp:68) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' (receiver.cpp:79) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_3' (receiver.cpp:91) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_4' (receiver.cpp:100) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_5' (receiver.cpp:111) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_6' (receiver.cpp:118) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_7' (receiver.cpp:124) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_8' (receiver.cpp:130) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_9' (receiver.cpp:142) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_159_10' (receiver.cpp:159) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_11' (receiver.cpp:171) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_12' (receiver.cpp:181) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_13' (receiver.cpp:191) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_14' (receiver.cpp:201) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_15' (receiver.cpp:211) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_16' (receiver.cpp:219) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_228_17' (receiver.cpp:228) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_18' (receiver.cpp:237) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_19' (receiver.cpp:244) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_265_20' (receiver.cpp:265) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_21' (receiver.cpp:276) in function 'receiver' automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 245 to 244 for loop 'VITIS_LOOP_68_1' (receiver.cpp:68:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 245 to 244 for loop 'VITIS_LOOP_68_1' (receiver.cpp:68:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 13 to 12 for loop 'VITIS_LOOP_91_3' (receiver.cpp:91:28) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 13 to 12 for loop 'VITIS_LOOP_91_3' (receiver.cpp:91:28) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 245 to 244 for loop 'VITIS_LOOP_142_9' (receiver.cpp:142:31) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 245 to 244 for loop 'VITIS_LOOP_142_9' (receiver.cpp:142:31) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 18 to 17 for loop 'VITIS_LOOP_181_12' (receiver.cpp:181:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 18 to 17 for loop 'VITIS_LOOP_181_12' (receiver.cpp:181:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 18 to 17 for loop 'VITIS_LOOP_191_13' (receiver.cpp:191:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 18 to 17 for loop 'VITIS_LOOP_191_13' (receiver.cpp:191:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 9 to 8 for loop 'VITIS_LOOP_201_14' (receiver.cpp:201:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 8 for loop 'VITIS_LOOP_201_14' (receiver.cpp:201:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 9 to 8 for loop 'VITIS_LOOP_211_15' (receiver.cpp:211:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 9 to 8 for loop 'VITIS_LOOP_211_15' (receiver.cpp:211:30) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop upper bound from 15 to 14 for loop 'VITIS_LOOP_265_20' (receiver.cpp:264:13) in function 'receiver'.
WARNING: [XFORM 203-561] Updating loop lower bound from 15 to 14 for loop 'VITIS_LOOP_265_20' (receiver.cpp:264:13) in function 'receiver'.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_5_I' (receiver.cpp:128) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_5_Q' (receiver.cpp:129) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'arr_8_I' (receiver.cpp:234) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'arr_8_Q' (receiver.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'arr_9_I' (receiver.cpp:241) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'arr_9_Q' (receiver.cpp:242) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'filt_5_I' (receiver.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_5_Q' (receiver.cpp:129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr_8_I' (receiver.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr_8_Q' (receiver.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr_9_I' (receiver.cpp:241) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr_9_Q' (receiver.cpp:242) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_I' (receiver.cpp:107) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_I.1' (receiver.cpp:107) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_I.2' (receiver.cpp:107) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_I.3' (receiver.cpp:107) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_I.4' (receiver.cpp:107) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_I.5' (receiver.cpp:107) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_I.6' (receiver.cpp:107) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_I.7' (receiver.cpp:107) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_Q' (receiver.cpp:108) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_Q.1' (receiver.cpp:108) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_Q.2' (receiver.cpp:108) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_Q.3' (receiver.cpp:108) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_Q.4' (receiver.cpp:108) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_Q.5' (receiver.cpp:108) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_Q.6' (receiver.cpp:108) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_2_Q.7' (receiver.cpp:108) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'filt_2_I' (receiver.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_I.1' (receiver.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_I.2' (receiver.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_I.3' (receiver.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_I.4' (receiver.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_I.5' (receiver.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_I.6' (receiver.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_I.7' (receiver.cpp:107) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_Q' (receiver.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_Q.1' (receiver.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_Q.2' (receiver.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_Q.3' (receiver.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_Q.4' (receiver.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_Q.5' (receiver.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_Q.6' (receiver.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_2_Q.7' (receiver.cpp:108) in dimension 1 completely.
Command         transform done; 2.398 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (receiver.cpp:249:20) to (receiver.cpp:261:33) in function 'receiver'... converting 10 basic blocks.
Command         transform done; 0.195 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.597 seconds; current allocated memory: 1.096 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.2.bc -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.975 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 1.296 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.649 sec.
Command     elaborate done; 19.049 sec.
Execute     ap_eval exec zip -j C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'receiver' ...
Execute       ap_set_top_model receiver 
Execute       get_model_list receiver -filter all-wo-channel -topdown 
Execute       preproc_iomode -model receiver 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_276_21 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_265_20 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_244_19 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_237_18 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_228_17 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_219_16 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_211_15 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_201_14 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_191_13 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_181_12 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_171_11 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_159_10 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_142_9 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_130_8 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_124_7 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_118_6 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_111_5 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_100_4 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_91_3 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_79_2 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_68_1 
Execute       preproc_iomode -model receiver_Pipeline_2 
Execute       preproc_iomode -model receiver_Pipeline_1 
Execute       get_model_list receiver -filter all-wo-channel 
INFO-FLOW: Model list for configure: receiver_Pipeline_1 receiver_Pipeline_2 receiver_Pipeline_VITIS_LOOP_68_1 receiver_Pipeline_VITIS_LOOP_79_2 receiver_Pipeline_VITIS_LOOP_91_3 receiver_Pipeline_VITIS_LOOP_100_4 receiver_Pipeline_VITIS_LOOP_111_5 receiver_Pipeline_VITIS_LOOP_118_6 receiver_Pipeline_VITIS_LOOP_124_7 receiver_Pipeline_VITIS_LOOP_130_8 receiver_Pipeline_VITIS_LOOP_142_9 receiver_Pipeline_VITIS_LOOP_159_10 receiver_Pipeline_VITIS_LOOP_171_11 receiver_Pipeline_VITIS_LOOP_181_12 receiver_Pipeline_VITIS_LOOP_191_13 receiver_Pipeline_VITIS_LOOP_201_14 receiver_Pipeline_VITIS_LOOP_211_15 receiver_Pipeline_VITIS_LOOP_219_16 receiver_Pipeline_VITIS_LOOP_228_17 receiver_Pipeline_VITIS_LOOP_237_18 receiver_Pipeline_VITIS_LOOP_244_19 receiver_Pipeline_VITIS_LOOP_265_20 receiver_Pipeline_VITIS_LOOP_276_21 receiver
INFO-FLOW: Configuring Module : receiver_Pipeline_1 ...
Execute       set_default_model receiver_Pipeline_1 
Execute       apply_spec_resource_limit receiver_Pipeline_1 
INFO-FLOW: Configuring Module : receiver_Pipeline_2 ...
Execute       set_default_model receiver_Pipeline_2 
Execute       apply_spec_resource_limit receiver_Pipeline_2 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_68_1 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_68_1 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_79_2 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_79_2 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_79_2 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_91_3 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_91_3 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_91_3 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_100_4 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_100_4 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_100_4 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_111_5 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_111_5 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_111_5 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_118_6 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_118_6 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_118_6 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_124_7 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_124_7 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_124_7 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_130_8 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_130_8 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_130_8 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_142_9 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_142_9 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_142_9 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_159_10 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_159_10 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_159_10 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_171_11 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_171_11 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_171_11 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_181_12 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_181_12 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_181_12 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_191_13 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_191_13 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_191_13 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_201_14 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_201_14 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_201_14 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_211_15 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_211_15 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_211_15 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_219_16 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_219_16 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_219_16 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_228_17 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_228_17 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_228_17 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_237_18 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_237_18 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_237_18 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_244_19 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_244_19 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_244_19 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_265_20 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_265_20 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_265_20 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_276_21 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_276_21 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_276_21 
INFO-FLOW: Configuring Module : receiver ...
Execute       set_default_model receiver 
Execute       apply_spec_resource_limit receiver 
INFO-FLOW: Model list for preprocess: receiver_Pipeline_1 receiver_Pipeline_2 receiver_Pipeline_VITIS_LOOP_68_1 receiver_Pipeline_VITIS_LOOP_79_2 receiver_Pipeline_VITIS_LOOP_91_3 receiver_Pipeline_VITIS_LOOP_100_4 receiver_Pipeline_VITIS_LOOP_111_5 receiver_Pipeline_VITIS_LOOP_118_6 receiver_Pipeline_VITIS_LOOP_124_7 receiver_Pipeline_VITIS_LOOP_130_8 receiver_Pipeline_VITIS_LOOP_142_9 receiver_Pipeline_VITIS_LOOP_159_10 receiver_Pipeline_VITIS_LOOP_171_11 receiver_Pipeline_VITIS_LOOP_181_12 receiver_Pipeline_VITIS_LOOP_191_13 receiver_Pipeline_VITIS_LOOP_201_14 receiver_Pipeline_VITIS_LOOP_211_15 receiver_Pipeline_VITIS_LOOP_219_16 receiver_Pipeline_VITIS_LOOP_228_17 receiver_Pipeline_VITIS_LOOP_237_18 receiver_Pipeline_VITIS_LOOP_244_19 receiver_Pipeline_VITIS_LOOP_265_20 receiver_Pipeline_VITIS_LOOP_276_21 receiver
INFO-FLOW: Preprocessing Module: receiver_Pipeline_1 ...
Execute       set_default_model receiver_Pipeline_1 
Execute       cdfg_preprocess -model receiver_Pipeline_1 
Execute       rtl_gen_preprocess receiver_Pipeline_1 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_2 ...
Execute       set_default_model receiver_Pipeline_2 
Execute       cdfg_preprocess -model receiver_Pipeline_2 
Execute       rtl_gen_preprocess receiver_Pipeline_2 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_68_1 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_68_1 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_68_1 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_79_2 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_79_2 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_79_2 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_79_2 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_91_3 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_91_3 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_91_3 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_91_3 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_100_4 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_100_4 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_100_4 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_100_4 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_111_5 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_111_5 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_111_5 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_111_5 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_118_6 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_118_6 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_118_6 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_118_6 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_124_7 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_124_7 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_124_7 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_124_7 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_130_8 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_130_8 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_130_8 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_130_8 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_142_9 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_142_9 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_142_9 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_142_9 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_159_10 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_159_10 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_159_10 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_159_10 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_171_11 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_171_11 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_171_11 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_171_11 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_181_12 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_181_12 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_181_12 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_181_12 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_191_13 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_191_13 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_191_13 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_191_13 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_201_14 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_201_14 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_201_14 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_201_14 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_211_15 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_211_15 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_211_15 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_211_15 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_219_16 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_219_16 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_219_16 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_219_16 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_228_17 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_228_17 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_228_17 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_228_17 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_237_18 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_237_18 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_237_18 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_237_18 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_244_19 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_244_19 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_244_19 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_244_19 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_265_20 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_265_20 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_265_20 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_265_20 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_276_21 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_276_21 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_276_21 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_276_21 
INFO-FLOW: Preprocessing Module: receiver ...
Execute       set_default_model receiver 
Execute       cdfg_preprocess -model receiver 
Execute       rtl_gen_preprocess receiver 
INFO-FLOW: Model list for synthesis: receiver_Pipeline_1 receiver_Pipeline_2 receiver_Pipeline_VITIS_LOOP_68_1 receiver_Pipeline_VITIS_LOOP_79_2 receiver_Pipeline_VITIS_LOOP_91_3 receiver_Pipeline_VITIS_LOOP_100_4 receiver_Pipeline_VITIS_LOOP_111_5 receiver_Pipeline_VITIS_LOOP_118_6 receiver_Pipeline_VITIS_LOOP_124_7 receiver_Pipeline_VITIS_LOOP_130_8 receiver_Pipeline_VITIS_LOOP_142_9 receiver_Pipeline_VITIS_LOOP_159_10 receiver_Pipeline_VITIS_LOOP_171_11 receiver_Pipeline_VITIS_LOOP_181_12 receiver_Pipeline_VITIS_LOOP_191_13 receiver_Pipeline_VITIS_LOOP_201_14 receiver_Pipeline_VITIS_LOOP_211_15 receiver_Pipeline_VITIS_LOOP_219_16 receiver_Pipeline_VITIS_LOOP_228_17 receiver_Pipeline_VITIS_LOOP_237_18 receiver_Pipeline_VITIS_LOOP_244_19 receiver_Pipeline_VITIS_LOOP_265_20 receiver_Pipeline_VITIS_LOOP_276_21 receiver
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_1 
Execute       schedule -model receiver_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.301 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_1.
Execute       set_default_model receiver_Pipeline_1 
Execute       bind -model receiver_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.302 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_2 
Execute       schedule -model receiver_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.303 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_2.
Execute       set_default_model receiver_Pipeline_2 
Execute       bind -model receiver_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.303 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_68_1 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_68_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.118 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.304 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_68_1.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_68_1 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_68_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.304 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_68_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_79_2 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_79_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.304 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_79_2.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_79_2 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_79_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.304 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_79_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_91_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_91_3 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_91_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_3'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_91_3' (loop 'VITIS_LOOP_91_3'): Unable to schedule 'load' operation ('delay_line_I_load_1', receiver.cpp:93) on array 'delay_line_I' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'delay_line_I'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_91_3' (loop 'VITIS_LOOP_91_3'): Unable to schedule 'load' operation ('delay_line_I_load_3', receiver.cpp:93) on array 'delay_line_I' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'delay_line_I'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_91_3' (loop 'VITIS_LOOP_91_3'): Unable to schedule 'load' operation ('delay_line_I_load_5', receiver.cpp:93) on array 'delay_line_I' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'delay_line_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_91_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.341 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_91_3.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_91_3 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_91_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.305 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_91_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_100_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_100_4 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_100_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_100_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.235 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.306 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_100_4.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_100_4 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_100_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.306 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_100_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_111_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_111_5 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_111_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_111_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.265 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.308 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_111_5.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_111_5 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_111_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.309 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_111_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_118_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_118_6 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_118_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_118_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.149 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.310 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_118_6.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_118_6 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_118_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.310 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_118_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_124_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_124_7 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_124_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_124_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.310 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_124_7.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_124_7 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_124_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.310 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_124_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_130_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_130_8 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_130_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_130_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.311 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_130_8.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_130_8 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_130_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.311 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_130_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_142_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_142_9 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_142_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_142_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.312 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_142_9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_142_9.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_142_9.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_142_9 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_142_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.312 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_142_9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_142_9.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_142_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_159_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_159_10 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_159_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_159_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_159_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.688 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.314 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_159_10.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_159_10.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_159_10.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_159_10 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_159_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.314 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_159_10.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_159_10.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_159_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_171_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_171_11 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_171_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_171_11'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.603 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.735 seconds; current allocated memory: 1.317 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_11.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_11.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_171_11.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_171_11 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_171_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.317 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_11.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_11.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_171_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_181_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_181_12 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_181_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_181_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.428 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.320 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_12.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_181_12.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_181_12 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_181_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.320 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_12.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_181_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_191_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_191_13 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_191_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_191_13'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.258 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.321 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_13.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_13.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_191_13.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_191_13 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_191_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.322 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_13.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_13.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_191_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_201_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_201_14 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_201_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_201_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.233 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.322 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_14.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_14.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_201_14.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_201_14 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_201_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.323 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_14.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_14.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_201_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_211_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_211_15 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_211_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_211_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_211_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.159 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.324 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_15.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_211_15.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_211_15 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_211_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.324 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_15.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_211_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_219_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_219_16 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_219_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_219_16'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.324 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_16.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_16.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_219_16.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_219_16 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_219_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.325 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_16.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_16.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_219_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_228_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_228_17 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_228_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_228_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_228_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.325 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_17.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_17.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_228_17.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_228_17 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_228_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.325 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_17.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_17.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_228_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_237_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_237_18 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_237_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_237_18'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.325 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_18.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_18.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_237_18.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_237_18 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_237_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.325 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_18.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_18.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_237_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_244_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_244_19 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_244_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_244_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_244_19'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.326 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_244_19.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_244_19 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_244_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.326 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_244_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_265_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_265_20 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_265_20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln270_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln269_25) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_265_20'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_265_20' (loop 'VITIS_LOOP_265_20'): Unable to schedule 'load' operation ('matched_I_12_load_1', receiver.cpp:269) on array 'matched_I_12' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_265_20' (loop 'VITIS_LOOP_265_20'): Unable to schedule 'load' operation ('matched_I_12_load_3', receiver.cpp:269) on array 'matched_I_12' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_265_20' (loop 'VITIS_LOOP_265_20'): Unable to schedule 'load' operation ('matched_I_12_load_5', receiver.cpp:269) on array 'matched_I_12' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_265_20' (loop 'VITIS_LOOP_265_20'): Unable to schedule 'load' operation ('matched_I_12_load_7', receiver.cpp:269) on array 'matched_I_12' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_265_20' (loop 'VITIS_LOOP_265_20'): Unable to schedule 'load' operation ('matched_I_12_load_13', receiver.cpp:269) on array 'matched_I_12' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 14, loop 'VITIS_LOOP_265_20'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.473 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.546 seconds; current allocated memory: 1.329 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_265_20.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.112 sec.
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_265_20.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_265_20.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_265_20 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_265_20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.330 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_265_20.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_265_20.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_265_20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_276_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_276_21 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_276_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_276_21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.330 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_276_21.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_276_21.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_276_21.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_276_21 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_276_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.330 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_276_21.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_276_21.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_276_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver 
Execute       schedule -model receiver 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_Q'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'arr_I'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.213 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.287 seconds; current allocated memory: 1.334 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.394 sec.
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.sched.adb -f 
INFO-FLOW: Finish scheduling receiver.
Execute       set_default_model receiver 
Execute       bind -model receiver 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.415 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 1.335 GB.
Execute       syn_report -verbosereport -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.271 sec.
Execute       db_write -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.bind.adb -f 
INFO-FLOW: Finish binding receiver.
Execute       get_model_list receiver -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess receiver_Pipeline_1 
Execute       rtl_gen_preprocess receiver_Pipeline_2 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_68_1 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_79_2 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_91_3 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_100_4 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_111_5 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_118_6 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_124_7 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_130_8 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_142_9 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_159_10 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_171_11 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_181_12 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_191_13 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_201_14 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_211_15 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_219_16 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_228_17 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_237_18 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_244_19 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_265_20 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_276_21 
Execute       rtl_gen_preprocess receiver 
INFO-FLOW: Model list for RTL generation: receiver_Pipeline_1 receiver_Pipeline_2 receiver_Pipeline_VITIS_LOOP_68_1 receiver_Pipeline_VITIS_LOOP_79_2 receiver_Pipeline_VITIS_LOOP_91_3 receiver_Pipeline_VITIS_LOOP_100_4 receiver_Pipeline_VITIS_LOOP_111_5 receiver_Pipeline_VITIS_LOOP_118_6 receiver_Pipeline_VITIS_LOOP_124_7 receiver_Pipeline_VITIS_LOOP_130_8 receiver_Pipeline_VITIS_LOOP_142_9 receiver_Pipeline_VITIS_LOOP_159_10 receiver_Pipeline_VITIS_LOOP_171_11 receiver_Pipeline_VITIS_LOOP_181_12 receiver_Pipeline_VITIS_LOOP_191_13 receiver_Pipeline_VITIS_LOOP_201_14 receiver_Pipeline_VITIS_LOOP_211_15 receiver_Pipeline_VITIS_LOOP_219_16 receiver_Pipeline_VITIS_LOOP_228_17 receiver_Pipeline_VITIS_LOOP_237_18 receiver_Pipeline_VITIS_LOOP_244_19 receiver_Pipeline_VITIS_LOOP_265_20 receiver_Pipeline_VITIS_LOOP_276_21 receiver
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_1 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.336 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_1 
Execute       gen_rtl receiver_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_1 
Execute       syn_report -csynth -model receiver_Pipeline_1 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_1 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_1 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_1 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.adb 
Execute       db_write -model receiver_Pipeline_1 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_1 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_2 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.337 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_2 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_2 
Execute       gen_rtl receiver_Pipeline_2 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_2 
Execute       syn_report -csynth -model receiver_Pipeline_2 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_2 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_2 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_2 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.adb 
Execute       db_write -model receiver_Pipeline_2 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_2 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_68_1 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_68_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_68_1' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_68_1'.
INFO: [RTMG 210-278] Implementing memory 'receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.339 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_68_1 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_68_1 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_68_1 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_68_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_68_1 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_68_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_68_1 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_68_1 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_68_1 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_68_1 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_79_2 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_79_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.342 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_79_2 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_79_2 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_79_2 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_79_2 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_79_2 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_79_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_79_2 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_79_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_79_2 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_79_2 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_79_2 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_79_2 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_91_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_91_3 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_91_3' pipeline 'VITIS_LOOP_91_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_18s_34_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_16s_34_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_91_3'.
INFO: [RTMG 210-279] Implementing memory 'receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.122 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.344 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_91_3 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_91_3 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_91_3 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_91_3 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_91_3 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_91_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_91_3 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_91_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_91_3 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_91_3 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_91_3 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_91_3 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_100_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_100_4 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_100_4' pipeline 'VITIS_LOOP_100_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_100_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 1.347 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_100_4 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_100_4 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_100_4 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_100_4 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_100_4 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_100_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_100_4 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_100_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_100_4 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_100_4 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_100_4 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_100_4 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_111_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_111_5 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_111_5' pipeline 'VITIS_LOOP_111_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_111_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.351 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_111_5 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_111_5 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_111_5 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_111_5 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_111_5 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_111_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_111_5 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_111_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_111_5 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_111_5 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_111_5 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_111_5 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_118_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_118_6 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_118_6' pipeline 'VITIS_LOOP_118_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_18_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_7_3_18_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_118_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.356 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_118_6 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_118_6 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_118_6 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_118_6 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_118_6 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_118_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_118_6 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_118_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_118_6 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_118_6 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_118_6 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_118_6 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_124_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_124_7 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_124_7' pipeline 'VITIS_LOOP_124_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_124_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.358 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_124_7 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_124_7 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_124_7 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_124_7 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_124_7 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_124_7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_124_7 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_124_7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_124_7 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_124_7 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_124_7 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_124_7 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_130_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_130_8 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_130_8' pipeline 'VITIS_LOOP_130_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_130_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.359 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_130_8 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_130_8 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_130_8 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_130_8 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_130_8 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_130_8_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_130_8 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_130_8_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_130_8 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_130_8 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_130_8 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_130_8 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_142_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_142_9 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_142_9.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_142_9' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_142_9' pipeline 'VITIS_LOOP_142_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_142_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.361 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_142_9 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_142_9 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_142_9 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_142_9 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_142_9 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_142_9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_142_9 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_142_9_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_142_9 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_142_9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_142_9 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_142_9.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_142_9 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_142_9 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_142_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_159_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_159_10 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_159_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_159_10' pipeline 'VITIS_LOOP_159_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_17s_18s_34_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_17s_34_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_13_4_18_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_159_10'.
INFO: [RTMG 210-279] Implementing memory 'receiver_receiver_Pipeline_VITIS_LOOP_159_10_preamble_upsampled_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.158 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.587 seconds; current allocated memory: 1.367 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_159_10 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_159_10 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_159_10 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_159_10 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_159_10 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_159_10_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_159_10 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_159_10_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_159_10 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_159_10.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_159_10 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_159_10.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_159_10 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_159_10 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_159_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_171_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_171_11 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_171_11' pipeline 'VITIS_LOOP_171_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_171_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.865 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_171_11 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_171_11 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_171_11 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_171_11 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_171_11 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_171_11_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_171_11 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_171_11_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_171_11 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_11.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_171_11 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_11.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_171_11 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_171_11 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_181_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_181_12 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_181_12' pipeline 'VITIS_LOOP_181_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_181_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 1.379 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_181_12 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_181_12 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_181_12 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_181_12 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_181_12 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_181_12_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_181_12 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_181_12_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_181_12 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_12.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.119 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_181_12 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_12.adb 
Command       db_write done; 0.117 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_181_12 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_181_12 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_191_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_191_13 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_191_13' pipeline 'VITIS_LOOP_191_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_191_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.998 seconds; current allocated memory: 1.386 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_191_13 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_191_13 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_191_13 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_191_13 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_191_13 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_191_13_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_191_13 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_191_13_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_191_13 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_13.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_191_13 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_13.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_191_13 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_191_13 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_201_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_201_14 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_201_14' pipeline 'VITIS_LOOP_201_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_201_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.389 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_201_14 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_201_14 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_201_14 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_201_14 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_201_14 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_201_14_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_201_14 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_201_14_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_201_14 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_14.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_201_14 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_14.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_201_14 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_201_14 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_211_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_211_15 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_211_15' pipeline 'VITIS_LOOP_211_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_211_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.392 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_211_15 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_211_15 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_211_15 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_211_15 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_211_15 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_211_15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_211_15 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_211_15_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_211_15 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_211_15 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_15.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_211_15 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_211_15 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_219_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_219_16 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_219_16' pipeline 'VITIS_LOOP_219_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_28_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_219_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.395 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_219_16 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_219_16 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_219_16 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_219_16 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_219_16 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_219_16_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_219_16 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_219_16_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_219_16 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_16.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_219_16 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_16.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_219_16 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_219_16 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_228_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_228_17 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_228_17' pipeline 'VITIS_LOOP_228_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_228_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.396 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_228_17 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_228_17 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_228_17 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_228_17 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_228_17 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_228_17_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_228_17 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_228_17_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_228_17 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_17.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_228_17 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_17.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_228_17 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_228_17 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_237_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_237_18 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_237_18' pipeline 'VITIS_LOOP_237_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_237_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.397 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_237_18 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_237_18 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_237_18 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_237_18 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_237_18 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_237_18_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_237_18 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_237_18_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_237_18 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_18.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_237_18 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_18.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_237_18 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_237_18 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_244_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_244_19 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_244_19' pipeline 'VITIS_LOOP_244_19' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_244_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.399 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_244_19 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_244_19 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_244_19 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_244_19 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_244_19 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_244_19_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_244_19 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_244_19_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_244_19 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_244_19 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_244_19 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_244_19 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_265_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_265_20 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_265_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_265_20' pipeline 'VITIS_LOOP_265_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_24s_18s_40s_40_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_24s_18s_40s_40_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_18s_40_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_265_20'.
Command       create_rtl_model done; 0.152 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.403 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_265_20 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_265_20 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_265_20 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_265_20 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_265_20 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_265_20_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.131 sec.
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_265_20 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_265_20_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_265_20 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_265_20.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.116 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_265_20 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_265_20.adb 
Command       db_write done; 0.124 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_265_20 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_265_20 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_265_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_276_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_276_21 -top_prefix receiver_ -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_276_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_276_21' pipeline 'VITIS_LOOP_276_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_276_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 1.409 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_276_21 -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_276_21 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_276_21 -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_276_21 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_276_21 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_276_21_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_276_21 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_276_21_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_276_21 -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_276_21.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_276_21 -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_276_21.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_276_21 -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_276_21 -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_276_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver -top_prefix  -sub_prefix receiver_ -mg_file C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'receiver' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'carrier_pos_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'corr_I' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'corr_Q' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'corr_abs_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_17s_18s_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_18s_34_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver'.
INFO: [RTMG 210-279] Implementing memory 'receiver_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'receiver_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_delay_line_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_matched_I_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_real_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_1_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_3_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_I_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_1_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_2_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_3_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_4_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_5_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_6_I_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_7_I_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.518 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.733 seconds; current allocated memory: 1.430 GB.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver -istop -style xilinx -f -lang vhdl -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver 
Command       gen_rtl done; 0.376 sec.
Execute       gen_rtl receiver -istop -style xilinx -f -lang vlog -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver 
Command       gen_rtl done; 0.128 sec.
Execute       syn_report -csynth -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.118 sec.
Execute       syn_report -rtlxml -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.59 sec.
Execute       db_write -model receiver -f -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.adb 
Command       db_write done; 0.257 sec.
Execute       db_write -model receiver -bindview -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver -p C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver 
Execute       export_constraint_db -f -tool general -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.constraint.tcl 
Execute       syn_report -designview -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.design.xml 
Command       syn_report done; 0.791 sec.
Execute       syn_report -csynthDesign -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/csynth.rpt -MHOut C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model receiver -o C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.protoinst 
Execute       sc_get_clocks receiver 
Execute       sc_get_portdomain receiver 
INFO-FLOW: Model list for RTL component generation: receiver_Pipeline_1 receiver_Pipeline_2 receiver_Pipeline_VITIS_LOOP_68_1 receiver_Pipeline_VITIS_LOOP_79_2 receiver_Pipeline_VITIS_LOOP_91_3 receiver_Pipeline_VITIS_LOOP_100_4 receiver_Pipeline_VITIS_LOOP_111_5 receiver_Pipeline_VITIS_LOOP_118_6 receiver_Pipeline_VITIS_LOOP_124_7 receiver_Pipeline_VITIS_LOOP_130_8 receiver_Pipeline_VITIS_LOOP_142_9 receiver_Pipeline_VITIS_LOOP_159_10 receiver_Pipeline_VITIS_LOOP_171_11 receiver_Pipeline_VITIS_LOOP_181_12 receiver_Pipeline_VITIS_LOOP_191_13 receiver_Pipeline_VITIS_LOOP_201_14 receiver_Pipeline_VITIS_LOOP_211_15 receiver_Pipeline_VITIS_LOOP_219_16 receiver_Pipeline_VITIS_LOOP_228_17 receiver_Pipeline_VITIS_LOOP_237_18 receiver_Pipeline_VITIS_LOOP_244_19 receiver_Pipeline_VITIS_LOOP_265_20 receiver_Pipeline_VITIS_LOOP_276_21 receiver
INFO-FLOW: Handling components in module [receiver_Pipeline_1] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_2] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_68_1] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO-FLOW: Found component receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_79_2] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_91_3] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.compgen.tcl 
INFO-FLOW: Found component receiver_mul_16s_18s_34_1_1.
INFO-FLOW: Append model receiver_mul_16s_18s_34_1_1
INFO-FLOW: Found component receiver_mul_18s_16s_34_1_1.
INFO-FLOW: Append model receiver_mul_18s_16s_34_1_1
INFO-FLOW: Found component receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_ROM_AUTO_1R.
INFO-FLOW: Append model receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_ROM_AUTO_1R
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_100_4] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_111_5] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_118_6] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.compgen.tcl 
INFO-FLOW: Found component receiver_mux_3_2_18_1_1.
INFO-FLOW: Append model receiver_mux_3_2_18_1_1
INFO-FLOW: Found component receiver_mux_7_3_18_1_1.
INFO-FLOW: Append model receiver_mux_7_3_18_1_1
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_124_7] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_130_8] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_142_9] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_142_9.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_159_10] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_159_10.compgen.tcl 
INFO-FLOW: Found component receiver_mux_13_4_18_1_1.
INFO-FLOW: Append model receiver_mux_13_4_18_1_1
INFO-FLOW: Found component receiver_mul_18s_17s_34_1_1.
INFO-FLOW: Append model receiver_mul_18s_17s_34_1_1
INFO-FLOW: Found component receiver_mul_17s_18s_34_1_1.
INFO-FLOW: Append model receiver_mul_17s_18s_34_1_1
INFO-FLOW: Found component receiver_receiver_Pipeline_VITIS_LOOP_159_10_preamble_upsampled_ROM_AUTO_1R.
INFO-FLOW: Append model receiver_receiver_Pipeline_VITIS_LOOP_159_10_preamble_upsampled_ROM_AUTO_1R
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_171_11] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_11.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_181_12] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_12.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_191_13] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_13.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_201_14] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_14.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_211_15] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_15.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_219_16] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_16.compgen.tcl 
INFO-FLOW: Found component receiver_mux_3_2_28_1_1.
INFO-FLOW: Append model receiver_mux_3_2_28_1_1
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_228_17] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_17.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_237_18] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_18.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_244_19] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_265_20] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_265_20.compgen.tcl 
INFO-FLOW: Found component receiver_mul_24s_18s_40_3_1.
INFO-FLOW: Append model receiver_mul_24s_18s_40_3_1
INFO-FLOW: Found component receiver_mac_mulsub_24s_18s_40s_40_4_1.
INFO-FLOW: Append model receiver_mac_mulsub_24s_18s_40s_40_4_1
INFO-FLOW: Found component receiver_mac_muladd_24s_18s_40s_40_4_1.
INFO-FLOW: Append model receiver_mac_muladd_24s_18s_40s_40_4_1
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_276_21] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_276_21.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver] ... 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.tcl 
INFO-FLOW: Found component receiver_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model receiver_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component receiver_mul_24s_24s_48_3_1.
INFO-FLOW: Append model receiver_mul_24s_24s_48_3_1
INFO-FLOW: Found component receiver_mul_18s_18s_34_1_1.
INFO-FLOW: Append model receiver_mul_18s_18s_34_1_1
INFO-FLOW: Found component receiver_cos_coefficients_table_ROM_AUTO_1R.
INFO-FLOW: Append model receiver_cos_coefficients_table_ROM_AUTO_1R
INFO-FLOW: Found component receiver_sin_coefficients_table_ROM_AUTO_1R.
INFO-FLOW: Append model receiver_sin_coefficients_table_ROM_AUTO_1R
INFO-FLOW: Found component receiver_delay_line_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_delay_line_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_matched_I_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_matched_I_1_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_real_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_real_output_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_1_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_1_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_3_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_3_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_I_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_I_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_1_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_1_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_2_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_2_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_3_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_3_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_4_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_4_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_5_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_5_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_6_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_6_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_7_I_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_7_I_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_control_s_axi.
INFO-FLOW: Append model receiver_control_s_axi
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Append model receiver_Pipeline_1
INFO-FLOW: Append model receiver_Pipeline_2
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_79_2
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_91_3
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_100_4
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_111_5
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_118_6
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_124_7
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_130_8
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_142_9
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_159_10
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_171_11
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_181_12
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_191_13
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_201_14
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_211_15
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_219_16
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_228_17
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_237_18
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_244_19
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_265_20
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_276_21
INFO-FLOW: Append model receiver
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mul_16s_18s_34_1_1 receiver_mul_18s_16s_34_1_1 receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_ROM_AUTO_1R receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mux_3_2_18_1_1 receiver_mux_7_3_18_1_1 receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mux_13_4_18_1_1 receiver_mul_18s_17s_34_1_1 receiver_mul_17s_18s_34_1_1 receiver_receiver_Pipeline_VITIS_LOOP_159_10_preamble_upsampled_ROM_AUTO_1R receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mux_3_2_28_1_1 receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mul_24s_18s_40_3_1 receiver_mac_mulsub_24s_18s_40s_40_4_1 receiver_mac_muladd_24s_18s_40s_40_4_1 receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_fcmp_32ns_32ns_1_2_no_dsp_1 receiver_mul_24s_24s_48_3_1 receiver_mul_18s_18s_34_1_1 receiver_cos_coefficients_table_ROM_AUTO_1R receiver_sin_coefficients_table_ROM_AUTO_1R receiver_delay_line_I_RAM_AUTO_1R1W receiver_matched_I_1_RAM_AUTO_1R1W receiver_real_output_RAM_AUTO_1R1W receiver_filt_I_RAM_AUTO_1R1W receiver_filt_1_I_RAM_AUTO_1R1W receiver_filt_3_I_RAM_AUTO_1R1W receiver_arr_I_RAM_1WNR_AUTO_1R1W receiver_arr_1_I_RAM_AUTO_1R1W receiver_arr_2_I_RAM_AUTO_1R1W receiver_arr_3_I_RAM_AUTO_1R1W receiver_arr_4_I_RAM_AUTO_1R1W receiver_arr_5_I_RAM_AUTO_1R1W receiver_arr_6_I_RAM_AUTO_1R1W receiver_arr_7_I_RAM_AUTO_1R1W receiver_control_s_axi receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_Pipeline_1 receiver_Pipeline_2 receiver_Pipeline_VITIS_LOOP_68_1 receiver_Pipeline_VITIS_LOOP_79_2 receiver_Pipeline_VITIS_LOOP_91_3 receiver_Pipeline_VITIS_LOOP_100_4 receiver_Pipeline_VITIS_LOOP_111_5 receiver_Pipeline_VITIS_LOOP_118_6 receiver_Pipeline_VITIS_LOOP_124_7 receiver_Pipeline_VITIS_LOOP_130_8 receiver_Pipeline_VITIS_LOOP_142_9 receiver_Pipeline_VITIS_LOOP_159_10 receiver_Pipeline_VITIS_LOOP_171_11 receiver_Pipeline_VITIS_LOOP_181_12 receiver_Pipeline_VITIS_LOOP_191_13 receiver_Pipeline_VITIS_LOOP_201_14 receiver_Pipeline_VITIS_LOOP_211_15 receiver_Pipeline_VITIS_LOOP_219_16 receiver_Pipeline_VITIS_LOOP_228_17 receiver_Pipeline_VITIS_LOOP_237_18 receiver_Pipeline_VITIS_LOOP_244_19 receiver_Pipeline_VITIS_LOOP_265_20 receiver_Pipeline_VITIS_LOOP_276_21 receiver
INFO-FLOW: Generating C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mul_16s_18s_34_1_1
INFO-FLOW: To file: write model receiver_mul_18s_16s_34_1_1
INFO-FLOW: To file: write model receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_ROM_AUTO_1R
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mux_3_2_18_1_1
INFO-FLOW: To file: write model receiver_mux_7_3_18_1_1
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mux_13_4_18_1_1
INFO-FLOW: To file: write model receiver_mul_18s_17s_34_1_1
INFO-FLOW: To file: write model receiver_mul_17s_18s_34_1_1
INFO-FLOW: To file: write model receiver_receiver_Pipeline_VITIS_LOOP_159_10_preamble_upsampled_ROM_AUTO_1R
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mux_3_2_28_1_1
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mul_24s_18s_40_3_1
INFO-FLOW: To file: write model receiver_mac_mulsub_24s_18s_40s_40_4_1
INFO-FLOW: To file: write model receiver_mac_muladd_24s_18s_40s_40_4_1
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model receiver_mul_24s_24s_48_3_1
INFO-FLOW: To file: write model receiver_mul_18s_18s_34_1_1
INFO-FLOW: To file: write model receiver_cos_coefficients_table_ROM_AUTO_1R
INFO-FLOW: To file: write model receiver_sin_coefficients_table_ROM_AUTO_1R
INFO-FLOW: To file: write model receiver_delay_line_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_matched_I_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_real_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_1_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_3_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_I_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_1_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_2_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_3_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_4_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_5_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_6_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_7_I_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_control_s_axi
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_Pipeline_1
INFO-FLOW: To file: write model receiver_Pipeline_2
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_79_2
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_91_3
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_100_4
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_111_5
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_118_6
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_124_7
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_130_8
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_142_9
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_159_10
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_171_11
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_181_12
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_191_13
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_201_14
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_211_15
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_219_16
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_228_17
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_237_18
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_244_19
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_265_20
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_276_21
INFO-FLOW: To file: write model receiver
INFO-FLOW: Generating C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/vlog' tclDir='C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db' modelList='receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_16s_18s_34_1_1
receiver_mul_18s_16s_34_1_1
receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mux_3_2_18_1_1
receiver_mux_7_3_18_1_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mux_13_4_18_1_1
receiver_mul_18s_17s_34_1_1
receiver_mul_17s_18s_34_1_1
receiver_receiver_Pipeline_VITIS_LOOP_159_10_preamble_upsampled_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mux_3_2_28_1_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_24s_18s_40_3_1
receiver_mac_mulsub_24s_18s_40s_40_4_1
receiver_mac_muladd_24s_18s_40s_40_4_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_fcmp_32ns_32ns_1_2_no_dsp_1
receiver_mul_24s_24s_48_3_1
receiver_mul_18s_18s_34_1_1
receiver_cos_coefficients_table_ROM_AUTO_1R
receiver_sin_coefficients_table_ROM_AUTO_1R
receiver_delay_line_I_RAM_AUTO_1R1W
receiver_matched_I_1_RAM_AUTO_1R1W
receiver_real_output_RAM_AUTO_1R1W
receiver_filt_I_RAM_AUTO_1R1W
receiver_filt_1_I_RAM_AUTO_1R1W
receiver_filt_3_I_RAM_AUTO_1R1W
receiver_arr_I_RAM_1WNR_AUTO_1R1W
receiver_arr_1_I_RAM_AUTO_1R1W
receiver_arr_2_I_RAM_AUTO_1R1W
receiver_arr_3_I_RAM_AUTO_1R1W
receiver_arr_4_I_RAM_AUTO_1R1W
receiver_arr_5_I_RAM_AUTO_1R1W
receiver_arr_6_I_RAM_AUTO_1R1W
receiver_arr_7_I_RAM_AUTO_1R1W
receiver_control_s_axi
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_Pipeline_1
receiver_Pipeline_2
receiver_Pipeline_VITIS_LOOP_68_1
receiver_Pipeline_VITIS_LOOP_79_2
receiver_Pipeline_VITIS_LOOP_91_3
receiver_Pipeline_VITIS_LOOP_100_4
receiver_Pipeline_VITIS_LOOP_111_5
receiver_Pipeline_VITIS_LOOP_118_6
receiver_Pipeline_VITIS_LOOP_124_7
receiver_Pipeline_VITIS_LOOP_130_8
receiver_Pipeline_VITIS_LOOP_142_9
receiver_Pipeline_VITIS_LOOP_159_10
receiver_Pipeline_VITIS_LOOP_171_11
receiver_Pipeline_VITIS_LOOP_181_12
receiver_Pipeline_VITIS_LOOP_191_13
receiver_Pipeline_VITIS_LOOP_201_14
receiver_Pipeline_VITIS_LOOP_211_15
receiver_Pipeline_VITIS_LOOP_219_16
receiver_Pipeline_VITIS_LOOP_228_17
receiver_Pipeline_VITIS_LOOP_237_18
receiver_Pipeline_VITIS_LOOP_244_19
receiver_Pipeline_VITIS_LOOP_265_20
receiver_Pipeline_VITIS_LOOP_276_21
receiver
' expOnly='0'
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_142_9.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_159_10.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_11.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_12.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_13.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_14.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_15.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_16.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_17.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_18.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_265_20.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.177 sec.
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_276_21.compgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.tcl 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.323 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.662 seconds; current allocated memory: 1.448 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='receiver_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_16s_18s_34_1_1
receiver_mul_18s_16s_34_1_1
receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mux_3_2_18_1_1
receiver_mux_7_3_18_1_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mux_13_4_18_1_1
receiver_mul_18s_17s_34_1_1
receiver_mul_17s_18s_34_1_1
receiver_receiver_Pipeline_VITIS_LOOP_159_10_preamble_upsampled_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mux_3_2_28_1_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_24s_18s_40_3_1
receiver_mac_mulsub_24s_18s_40s_40_4_1
receiver_mac_muladd_24s_18s_40s_40_4_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_fcmp_32ns_32ns_1_2_no_dsp_1
receiver_mul_24s_24s_48_3_1
receiver_mul_18s_18s_34_1_1
receiver_cos_coefficients_table_ROM_AUTO_1R
receiver_sin_coefficients_table_ROM_AUTO_1R
receiver_delay_line_I_RAM_AUTO_1R1W
receiver_matched_I_1_RAM_AUTO_1R1W
receiver_real_output_RAM_AUTO_1R1W
receiver_filt_I_RAM_AUTO_1R1W
receiver_filt_1_I_RAM_AUTO_1R1W
receiver_filt_3_I_RAM_AUTO_1R1W
receiver_arr_I_RAM_1WNR_AUTO_1R1W
receiver_arr_1_I_RAM_AUTO_1R1W
receiver_arr_2_I_RAM_AUTO_1R1W
receiver_arr_3_I_RAM_AUTO_1R1W
receiver_arr_4_I_RAM_AUTO_1R1W
receiver_arr_5_I_RAM_AUTO_1R1W
receiver_arr_6_I_RAM_AUTO_1R1W
receiver_arr_7_I_RAM_AUTO_1R1W
receiver_control_s_axi
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_Pipeline_1
receiver_Pipeline_2
receiver_Pipeline_VITIS_LOOP_68_1
receiver_Pipeline_VITIS_LOOP_79_2
receiver_Pipeline_VITIS_LOOP_91_3
receiver_Pipeline_VITIS_LOOP_100_4
receiver_Pipeline_VITIS_LOOP_111_5
receiver_Pipeline_VITIS_LOOP_118_6
receiver_Pipeline_VITIS_LOOP_124_7
receiver_Pipeline_VITIS_LOOP_130_8
receiver_Pipeline_VITIS_LOOP_142_9
receiver_Pipeline_VITIS_LOOP_159_10
receiver_Pipeline_VITIS_LOOP_171_11
receiver_Pipeline_VITIS_LOOP_181_12
receiver_Pipeline_VITIS_LOOP_191_13
receiver_Pipeline_VITIS_LOOP_201_14
receiver_Pipeline_VITIS_LOOP_211_15
receiver_Pipeline_VITIS_LOOP_219_16
receiver_Pipeline_VITIS_LOOP_228_17
receiver_Pipeline_VITIS_LOOP_237_18
receiver_Pipeline_VITIS_LOOP_244_19
receiver_Pipeline_VITIS_LOOP_265_20
receiver_Pipeline_VITIS_LOOP_276_21
receiver
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.dataonly.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.dataonly.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.dataonly.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_142_9.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_159_10.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_171_11.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_181_12.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_191_13.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_201_14.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_211_15.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_219_16.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_228_17.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_237_18.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_265_20.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_276_21.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.constraint.tcl 
Execute       sc_get_clocks receiver 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/sophi/OneDrive/Documents/MATLAB/UnderWaterCommunications/HLS_receiver/receiver/solution1/impl/misc/receiver_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE receiver LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST receiver MODULE2INSTS {receiver receiver receiver_Pipeline_1 grp_receiver_Pipeline_1_fu_1840 receiver_Pipeline_2 grp_receiver_Pipeline_2_fu_1846 receiver_Pipeline_VITIS_LOOP_68_1 grp_receiver_Pipeline_VITIS_LOOP_68_1_fu_1852 receiver_Pipeline_VITIS_LOOP_79_2 grp_receiver_Pipeline_VITIS_LOOP_79_2_fu_1920 receiver_Pipeline_VITIS_LOOP_142_9 grp_receiver_Pipeline_VITIS_LOOP_142_9_fu_1928 receiver_Pipeline_VITIS_LOOP_91_3 grp_receiver_Pipeline_VITIS_LOOP_91_3_fu_1996 receiver_Pipeline_VITIS_LOOP_100_4 grp_receiver_Pipeline_VITIS_LOOP_100_4_fu_2022 receiver_Pipeline_VITIS_LOOP_111_5 grp_receiver_Pipeline_VITIS_LOOP_111_5_fu_2058 receiver_Pipeline_VITIS_LOOP_118_6 grp_receiver_Pipeline_VITIS_LOOP_118_6_fu_2126 receiver_Pipeline_VITIS_LOOP_124_7 grp_receiver_Pipeline_VITIS_LOOP_124_7_fu_2180 receiver_Pipeline_VITIS_LOOP_130_8 grp_receiver_Pipeline_VITIS_LOOP_130_8_fu_2188 receiver_Pipeline_VITIS_LOOP_159_10 grp_receiver_Pipeline_VITIS_LOOP_159_10_fu_2200 receiver_Pipeline_VITIS_LOOP_171_11 grp_receiver_Pipeline_VITIS_LOOP_171_11_fu_2286 receiver_Pipeline_VITIS_LOOP_181_12 grp_receiver_Pipeline_VITIS_LOOP_181_12_fu_2338 receiver_Pipeline_VITIS_LOOP_191_13 grp_receiver_Pipeline_VITIS_LOOP_191_13_fu_2406 receiver_Pipeline_VITIS_LOOP_201_14 grp_receiver_Pipeline_VITIS_LOOP_201_14_fu_2458 receiver_Pipeline_VITIS_LOOP_211_15 grp_receiver_Pipeline_VITIS_LOOP_211_15_fu_2494 receiver_Pipeline_VITIS_LOOP_219_16 grp_receiver_Pipeline_VITIS_LOOP_219_16_fu_2522 receiver_Pipeline_VITIS_LOOP_228_17 grp_receiver_Pipeline_VITIS_LOOP_228_17_fu_2536 receiver_Pipeline_VITIS_LOOP_237_18 grp_receiver_Pipeline_VITIS_LOOP_237_18_fu_2544 receiver_Pipeline_VITIS_LOOP_244_19 grp_receiver_Pipeline_VITIS_LOOP_244_19_fu_2558 receiver_Pipeline_VITIS_LOOP_265_20 grp_receiver_Pipeline_VITIS_LOOP_265_20_fu_2574 receiver_Pipeline_VITIS_LOOP_276_21 grp_receiver_Pipeline_VITIS_LOOP_276_21_fu_2586} INST2MODULE {receiver receiver grp_receiver_Pipeline_1_fu_1840 receiver_Pipeline_1 grp_receiver_Pipeline_2_fu_1846 receiver_Pipeline_2 grp_receiver_Pipeline_VITIS_LOOP_68_1_fu_1852 receiver_Pipeline_VITIS_LOOP_68_1 grp_receiver_Pipeline_VITIS_LOOP_79_2_fu_1920 receiver_Pipeline_VITIS_LOOP_79_2 grp_receiver_Pipeline_VITIS_LOOP_142_9_fu_1928 receiver_Pipeline_VITIS_LOOP_142_9 grp_receiver_Pipeline_VITIS_LOOP_91_3_fu_1996 receiver_Pipeline_VITIS_LOOP_91_3 grp_receiver_Pipeline_VITIS_LOOP_100_4_fu_2022 receiver_Pipeline_VITIS_LOOP_100_4 grp_receiver_Pipeline_VITIS_LOOP_111_5_fu_2058 receiver_Pipeline_VITIS_LOOP_111_5 grp_receiver_Pipeline_VITIS_LOOP_118_6_fu_2126 receiver_Pipeline_VITIS_LOOP_118_6 grp_receiver_Pipeline_VITIS_LOOP_124_7_fu_2180 receiver_Pipeline_VITIS_LOOP_124_7 grp_receiver_Pipeline_VITIS_LOOP_130_8_fu_2188 receiver_Pipeline_VITIS_LOOP_130_8 grp_receiver_Pipeline_VITIS_LOOP_159_10_fu_2200 receiver_Pipeline_VITIS_LOOP_159_10 grp_receiver_Pipeline_VITIS_LOOP_171_11_fu_2286 receiver_Pipeline_VITIS_LOOP_171_11 grp_receiver_Pipeline_VITIS_LOOP_181_12_fu_2338 receiver_Pipeline_VITIS_LOOP_181_12 grp_receiver_Pipeline_VITIS_LOOP_191_13_fu_2406 receiver_Pipeline_VITIS_LOOP_191_13 grp_receiver_Pipeline_VITIS_LOOP_201_14_fu_2458 receiver_Pipeline_VITIS_LOOP_201_14 grp_receiver_Pipeline_VITIS_LOOP_211_15_fu_2494 receiver_Pipeline_VITIS_LOOP_211_15 grp_receiver_Pipeline_VITIS_LOOP_219_16_fu_2522 receiver_Pipeline_VITIS_LOOP_219_16 grp_receiver_Pipeline_VITIS_LOOP_228_17_fu_2536 receiver_Pipeline_VITIS_LOOP_228_17 grp_receiver_Pipeline_VITIS_LOOP_237_18_fu_2544 receiver_Pipeline_VITIS_LOOP_237_18 grp_receiver_Pipeline_VITIS_LOOP_244_19_fu_2558 receiver_Pipeline_VITIS_LOOP_244_19 grp_receiver_Pipeline_VITIS_LOOP_265_20_fu_2574 receiver_Pipeline_VITIS_LOOP_265_20 grp_receiver_Pipeline_VITIS_LOOP_276_21_fu_2586 receiver_Pipeline_VITIS_LOOP_276_21} INSTDATA {receiver {DEPTH 1 CHILDREN {grp_receiver_Pipeline_1_fu_1840 grp_receiver_Pipeline_2_fu_1846 grp_receiver_Pipeline_VITIS_LOOP_68_1_fu_1852 grp_receiver_Pipeline_VITIS_LOOP_79_2_fu_1920 grp_receiver_Pipeline_VITIS_LOOP_142_9_fu_1928 grp_receiver_Pipeline_VITIS_LOOP_91_3_fu_1996 grp_receiver_Pipeline_VITIS_LOOP_100_4_fu_2022 grp_receiver_Pipeline_VITIS_LOOP_111_5_fu_2058 grp_receiver_Pipeline_VITIS_LOOP_118_6_fu_2126 grp_receiver_Pipeline_VITIS_LOOP_124_7_fu_2180 grp_receiver_Pipeline_VITIS_LOOP_130_8_fu_2188 grp_receiver_Pipeline_VITIS_LOOP_159_10_fu_2200 grp_receiver_Pipeline_VITIS_LOOP_171_11_fu_2286 grp_receiver_Pipeline_VITIS_LOOP_181_12_fu_2338 grp_receiver_Pipeline_VITIS_LOOP_191_13_fu_2406 grp_receiver_Pipeline_VITIS_LOOP_201_14_fu_2458 grp_receiver_Pipeline_VITIS_LOOP_211_15_fu_2494 grp_receiver_Pipeline_VITIS_LOOP_219_16_fu_2522 grp_receiver_Pipeline_VITIS_LOOP_228_17_fu_2536 grp_receiver_Pipeline_VITIS_LOOP_237_18_fu_2544 grp_receiver_Pipeline_VITIS_LOOP_244_19_fu_2558 grp_receiver_Pipeline_VITIS_LOOP_265_20_fu_2574 grp_receiver_Pipeline_VITIS_LOOP_276_21_fu_2586}} grp_receiver_Pipeline_1_fu_1840 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_2_fu_1846 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_68_1_fu_1852 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_79_2_fu_1920 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_142_9_fu_1928 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_91_3_fu_1996 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_100_4_fu_2022 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_111_5_fu_2058 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_118_6_fu_2126 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_124_7_fu_2180 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_130_8_fu_2188 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_159_10_fu_2200 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_171_11_fu_2286 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_181_12_fu_2338 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_191_13_fu_2406 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_201_14_fu_2458 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_211_15_fu_2494 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_219_16_fu_2522 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_228_17_fu_2536 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_237_18_fu_2544 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_244_19_fu_2558 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_265_20_fu_2574 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_276_21_fu_2586 {DEPTH 2 CHILDREN {}}} MODULEDATA {receiver_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_55_p2 SOURCE receiver.cpp:50 VARIABLE add_ln50 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_55_p2 SOURCE receiver.cpp:51 VARIABLE add_ln51 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_68_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_728_p2 SOURCE receiver.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_734_p2 SOURCE receiver.cpp:70 VARIABLE add_ln70_1 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_1_U SOURCE {} VARIABLE samples_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_2_U SOURCE {} VARIABLE samples_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_3_U SOURCE {} VARIABLE samples_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_4_U SOURCE {} VARIABLE samples_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_5_U SOURCE {} VARIABLE samples_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_6_U SOURCE {} VARIABLE samples_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_7_U SOURCE {} VARIABLE samples_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_8_U SOURCE {} VARIABLE samples_I_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_9_U SOURCE {} VARIABLE samples_I_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_10_U SOURCE {} VARIABLE samples_I_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_0_U SOURCE {} VARIABLE samples_I_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_1_U SOURCE {} VARIABLE samples_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_0_U SOURCE {} VARIABLE samples_Q_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_2_U SOURCE {} VARIABLE samples_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_3_U SOURCE {} VARIABLE samples_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_4_U SOURCE {} VARIABLE samples_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_5_U SOURCE {} VARIABLE samples_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_6_U SOURCE {} VARIABLE samples_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_7_U SOURCE {} VARIABLE samples_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_8_U SOURCE {} VARIABLE samples_Q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_9_U SOURCE {} VARIABLE samples_Q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_10_U SOURCE {} VARIABLE samples_Q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_12_U SOURCE {} VARIABLE samples_I_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_13_U SOURCE {} VARIABLE samples_I_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_14_U SOURCE {} VARIABLE samples_I_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_15_U SOURCE {} VARIABLE samples_I_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_12_U SOURCE {} VARIABLE samples_Q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_13_U SOURCE {} VARIABLE samples_Q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_14_U SOURCE {} VARIABLE samples_Q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_15_U SOURCE {} VARIABLE samples_Q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 30 URAM 0}} receiver_Pipeline_VITIS_LOOP_79_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_98_p2 SOURCE receiver.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_91_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U8 SOURCE receiver.cpp:93 VARIABLE mul_ln93 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U9 SOURCE receiver.cpp:94 VARIABLE mul_ln94 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U10 SOURCE receiver.cpp:93 VARIABLE mul_ln93_1 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U11 SOURCE receiver.cpp:94 VARIABLE mul_ln94_1 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U12 SOURCE receiver.cpp:93 VARIABLE mul_ln93_2 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U13 SOURCE receiver.cpp:94 VARIABLE mul_ln94_2 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U14 SOURCE receiver.cpp:93 VARIABLE mul_ln93_3 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U15 SOURCE receiver.cpp:94 VARIABLE mul_ln94_3 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U16 SOURCE receiver.cpp:93 VARIABLE mul_ln93_4 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U17 SOURCE receiver.cpp:94 VARIABLE mul_ln94_4 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U18 SOURCE receiver.cpp:93 VARIABLE mul_ln93_5 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U19 SOURCE receiver.cpp:94 VARIABLE mul_ln94_5 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U20 SOURCE receiver.cpp:93 VARIABLE mul_ln93_6 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U21 SOURCE receiver.cpp:94 VARIABLE mul_ln94_6 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_18s_34_1_1_U22 SOURCE receiver.cpp:93 VARIABLE mul_ln93_7 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_16s_34_1_1_U23 SOURCE receiver.cpp:94 VARIABLE mul_ln94_7 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_844_p2 SOURCE receiver.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME h_U SOURCE {} VARIABLE h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 16 BRAM 1 URAM 0}} receiver_Pipeline_VITIS_LOOP_100_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_805_p2 SOURCE receiver.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_1_fu_811_p2 SOURCE receiver.cpp:102 VARIABLE add_ln102_1 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_2_fu_817_p2 SOURCE receiver.cpp:102 VARIABLE add_ln102_2 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_3_fu_823_p2 SOURCE receiver.cpp:102 VARIABLE add_ln102_3 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_4_fu_829_p2 SOURCE receiver.cpp:102 VARIABLE add_ln102_4 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_5_fu_835_p2 SOURCE receiver.cpp:102 VARIABLE add_ln102_5 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_6_fu_841_p2 SOURCE receiver.cpp:102 VARIABLE add_ln102_6 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_7_fu_847_p2 SOURCE receiver.cpp:102 VARIABLE add_ln102_7 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_853_p2 SOURCE receiver.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_1_fu_859_p2 SOURCE receiver.cpp:103 VARIABLE add_ln103_1 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_2_fu_865_p2 SOURCE receiver.cpp:103 VARIABLE add_ln103_2 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_3_fu_871_p2 SOURCE receiver.cpp:103 VARIABLE add_ln103_3 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_4_fu_877_p2 SOURCE receiver.cpp:103 VARIABLE add_ln103_4 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_5_fu_883_p2 SOURCE receiver.cpp:103 VARIABLE add_ln103_5 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_6_fu_889_p2 SOURCE receiver.cpp:103 VARIABLE add_ln103_6 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_7_fu_895_p2 SOURCE receiver.cpp:103 VARIABLE add_ln103_7 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_794_p2 SOURCE receiver.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_111_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_1_32_fu_1169_p2 SOURCE receiver.cpp:113 VARIABLE filt_2_I_1_32 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_1_33_fu_1206_p2 SOURCE receiver.cpp:113 VARIABLE filt_2_I_1_33 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_1_34_fu_1212_p2 SOURCE receiver.cpp:113 VARIABLE filt_2_I_1_34 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_1_35_fu_1218_p2 SOURCE receiver.cpp:113 VARIABLE filt_2_I_1_35 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_1_36_fu_1224_p2 SOURCE receiver.cpp:113 VARIABLE filt_2_I_1_36 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_1_37_fu_1230_p2 SOURCE receiver.cpp:113 VARIABLE filt_2_I_1_37 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_1_38_fu_1236_p2 SOURCE receiver.cpp:113 VARIABLE filt_2_I_1_38 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_I_1_39_fu_1242_p2 SOURCE receiver.cpp:113 VARIABLE filt_2_I_1_39 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_1_32_fu_1200_p2 SOURCE receiver.cpp:114 VARIABLE filt_2_Q_1_32 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_1_33_fu_1248_p2 SOURCE receiver.cpp:114 VARIABLE filt_2_Q_1_33 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_1_34_fu_1254_p2 SOURCE receiver.cpp:114 VARIABLE filt_2_Q_1_34 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_1_35_fu_1260_p2 SOURCE receiver.cpp:114 VARIABLE filt_2_Q_1_35 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_1_36_fu_1266_p2 SOURCE receiver.cpp:114 VARIABLE filt_2_Q_1_36 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_1_37_fu_1272_p2 SOURCE receiver.cpp:114 VARIABLE filt_2_Q_1_37 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_1_38_fu_1278_p2 SOURCE receiver.cpp:114 VARIABLE filt_2_Q_1_38 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_2_Q_1_39_fu_1284_p2 SOURCE receiver.cpp:114 VARIABLE filt_2_Q_1_39 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_1158_p2 SOURCE receiver.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_118_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_3_I_d0 SOURCE receiver.cpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_118_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_3_Q_d0 SOURCE receiver.cpp:120 VARIABLE add_ln120 LOOP VITIS_LOOP_118_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_770_p2 SOURCE receiver.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_118_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_124_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_173_p2 SOURCE receiver.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_124_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_179_p2 SOURCE receiver.cpp:126 VARIABLE add_ln126 LOOP VITIS_LOOP_124_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_162_p2 SOURCE receiver.cpp:124 VARIABLE add_ln124 LOOP VITIS_LOOP_124_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_130_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_5_I_1_4_fu_239_p2 SOURCE receiver.cpp:131 VARIABLE filt_5_I_1_4 LOOP VITIS_LOOP_130_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_5_Q_1_4_fu_255_p2 SOURCE receiver.cpp:132 VARIABLE filt_5_Q_1_4 LOOP VITIS_LOOP_130_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_228_p2 SOURCE receiver.cpp:130 VARIABLE add_ln130 LOOP VITIS_LOOP_130_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_142_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_728_p2 SOURCE receiver.cpp:144 VARIABLE add_ln144 LOOP VITIS_LOOP_142_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_1_fu_734_p2 SOURCE receiver.cpp:144 VARIABLE add_ln144_1 LOOP VITIS_LOOP_142_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_159_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_1143_p2 SOURCE receiver.cpp:161 VARIABLE add_ln161 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_17s_18s_34_1_1_U273 SOURCE receiver.cpp:161 VARIABLE mul_ln161 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_1_fu_1164_p2 SOURCE receiver.cpp:161 VARIABLE add_ln161_1 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_2_fu_1185_p2 SOURCE receiver.cpp:161 VARIABLE add_ln161_2 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_3_fu_1206_p2 SOURCE receiver.cpp:161 VARIABLE add_ln161_3 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_1227_p2 SOURCE receiver.cpp:159 VARIABLE add_ln159 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_4_fu_1253_p2 SOURCE receiver.cpp:161 VARIABLE add_ln161_4 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_1_fu_1274_p2 SOURCE receiver.cpp:159 VARIABLE add_ln159_1 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_5_fu_1300_p2 SOURCE receiver.cpp:161 VARIABLE add_ln161_5 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_2_fu_1321_p2 SOURCE receiver.cpp:159 VARIABLE add_ln159_2 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_6_fu_1347_p2 SOURCE receiver.cpp:161 VARIABLE add_ln161_6 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_3_fu_1368_p2 SOURCE receiver.cpp:159 VARIABLE add_ln159_3 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_7_fu_1394_p2 SOURCE receiver.cpp:161 VARIABLE add_ln161_7 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U274 SOURCE receiver.cpp:161 VARIABLE mul_ln161_1 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U275 SOURCE receiver.cpp:161 VARIABLE mul_ln161_2 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U276 SOURCE receiver.cpp:161 VARIABLE mul_ln161_3 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U277 SOURCE receiver.cpp:161 VARIABLE mul_ln161_4 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U278 SOURCE receiver.cpp:161 VARIABLE mul_ln161_5 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U279 SOURCE receiver.cpp:161 VARIABLE mul_ln161_6 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_17s_18s_34_1_1_U280 SOURCE receiver.cpp:161 VARIABLE mul_ln161_7 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U265 SOURCE receiver.cpp:162 VARIABLE mul_ln162 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U266 SOURCE receiver.cpp:162 VARIABLE mul_ln162_1 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U267 SOURCE receiver.cpp:162 VARIABLE mul_ln162_2 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U268 SOURCE receiver.cpp:162 VARIABLE mul_ln162_3 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U269 SOURCE receiver.cpp:162 VARIABLE mul_ln162_4 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U270 SOURCE receiver.cpp:162 VARIABLE mul_ln162_5 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U271 SOURCE receiver.cpp:162 VARIABLE mul_ln162_6 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_17s_34_1_1_U272 SOURCE receiver.cpp:162 VARIABLE mul_ln162_7 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_4_fu_1415_p2 SOURCE receiver.cpp:159 VARIABLE add_ln159_4 LOOP VITIS_LOOP_159_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME preamble_upsampled_U SOURCE {} VARIABLE preamble_upsampled LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 16 BRAM 8 URAM 0}} receiver_Pipeline_VITIS_LOOP_171_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_1485_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_1491_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_1 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_2_fu_1497_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_2 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_3_fu_1503_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_3 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_4_fu_1509_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_4 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_5_fu_1515_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_5 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_6_fu_1521_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_6 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_7_fu_1527_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_7 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_8_fu_1533_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_8 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_9_fu_1539_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_9 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_10_fu_1545_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_10 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_11_fu_1551_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_11 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_12_fu_1557_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_12 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_13_fu_1563_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_13 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_14_fu_1569_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_14 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_15_fu_1575_p2 SOURCE receiver.cpp:173 VARIABLE add_ln173_15 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_1581_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_1_fu_1587_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_1 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_2_fu_1593_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_2 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_3_fu_1599_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_3 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_4_fu_1605_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_4 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_5_fu_1611_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_5 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_6_fu_1617_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_6 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_7_fu_1623_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_7 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_8_fu_1629_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_8 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_9_fu_1635_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_9 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_10_fu_1641_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_10 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_11_fu_1647_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_11 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_12_fu_1653_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_12 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_13_fu_1659_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_13 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_14_fu_1665_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_14 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_15_fu_1671_p2 SOURCE receiver.cpp:174 VARIABLE add_ln174_15 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_1474_p2 SOURCE receiver.cpp:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_181_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_1529_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_1_fu_1543_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_1 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_2_fu_1557_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_2 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_3_fu_1571_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_3 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_4_fu_1585_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_4 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_5_fu_1599_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_5 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_6_fu_1613_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_6 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_7_fu_1627_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_7 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_1641_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_1_fu_1655_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_1 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_2_fu_1669_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_2 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_3_fu_1683_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_3 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_4_fu_1697_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_4 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_5_fu_1711_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_5 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_6_fu_1725_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_6 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_7_fu_1739_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_7 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_8_fu_1753_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_8 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_9_fu_1767_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_9 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_10_fu_1781_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_10 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_11_fu_1795_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_11 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_12_fu_1809_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_12 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_13_fu_1823_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_13 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_14_fu_1837_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_14 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_15_fu_1851_p2 SOURCE receiver.cpp:183 VARIABLE add_ln183_15 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_8_fu_1865_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_8 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_9_fu_1879_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_9 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_10_fu_1893_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_10 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_11_fu_1907_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_11 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_12_fu_1921_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_12 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_13_fu_1935_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_13 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_14_fu_1949_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_14 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_15_fu_1963_p2 SOURCE receiver.cpp:184 VARIABLE add_ln184_15 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_1510_p2 SOURCE receiver.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_191_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_843_p2 SOURCE receiver.cpp:193 VARIABLE add_ln193 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_1_fu_857_p2 SOURCE receiver.cpp:193 VARIABLE add_ln193_1 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_2_fu_871_p2 SOURCE receiver.cpp:193 VARIABLE add_ln193_2 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_3_fu_885_p2 SOURCE receiver.cpp:193 VARIABLE add_ln193_3 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_899_p2 SOURCE receiver.cpp:194 VARIABLE add_ln194 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_1_fu_913_p2 SOURCE receiver.cpp:194 VARIABLE add_ln194_1 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_2_fu_927_p2 SOURCE receiver.cpp:194 VARIABLE add_ln194_2 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_3_fu_941_p2 SOURCE receiver.cpp:194 VARIABLE add_ln194_3 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_4_fu_955_p2 SOURCE receiver.cpp:193 VARIABLE add_ln193_4 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_5_fu_969_p2 SOURCE receiver.cpp:193 VARIABLE add_ln193_5 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_6_fu_983_p2 SOURCE receiver.cpp:193 VARIABLE add_ln193_6 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_7_fu_997_p2 SOURCE receiver.cpp:193 VARIABLE add_ln193_7 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_4_fu_1011_p2 SOURCE receiver.cpp:194 VARIABLE add_ln194_4 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_5_fu_1025_p2 SOURCE receiver.cpp:194 VARIABLE add_ln194_5 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_6_fu_1039_p2 SOURCE receiver.cpp:194 VARIABLE add_ln194_6 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_7_fu_1053_p2 SOURCE receiver.cpp:194 VARIABLE add_ln194_7 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_824_p2 SOURCE receiver.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_191_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_201_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_fu_821_p2 SOURCE receiver.cpp:203 VARIABLE add_ln203 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_1_fu_835_p2 SOURCE receiver.cpp:203 VARIABLE add_ln203_1 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_2_fu_849_p2 SOURCE receiver.cpp:203 VARIABLE add_ln203_2 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_3_fu_863_p2 SOURCE receiver.cpp:203 VARIABLE add_ln203_3 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_4_fu_877_p2 SOURCE receiver.cpp:203 VARIABLE add_ln203_4 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_5_fu_891_p2 SOURCE receiver.cpp:203 VARIABLE add_ln203_5 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_909_p2 SOURCE receiver.cpp:204 VARIABLE add_ln204 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_1_fu_927_p2 SOURCE receiver.cpp:204 VARIABLE add_ln204_1 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_2_fu_937_p2 SOURCE receiver.cpp:204 VARIABLE add_ln204_2 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_3_fu_951_p2 SOURCE receiver.cpp:204 VARIABLE add_ln204_3 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_4_fu_965_p2 SOURCE receiver.cpp:204 VARIABLE add_ln204_4 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_5_fu_975_p2 SOURCE receiver.cpp:204 VARIABLE add_ln204_5 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_6_fu_989_p2 SOURCE receiver.cpp:203 VARIABLE add_ln203_6 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_7_fu_1003_p2 SOURCE receiver.cpp:203 VARIABLE add_ln203_7 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_6_fu_1017_p2 SOURCE receiver.cpp:204 VARIABLE add_ln204_6 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_7_fu_1031_p2 SOURCE receiver.cpp:204 VARIABLE add_ln204_7 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln201_fu_802_p2 SOURCE receiver.cpp:201 VARIABLE add_ln201 LOOP VITIS_LOOP_201_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_211_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_467_p2 SOURCE receiver.cpp:213 VARIABLE add_ln213 LOOP VITIS_LOOP_211_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_1_fu_481_p2 SOURCE receiver.cpp:213 VARIABLE add_ln213_1 LOOP VITIS_LOOP_211_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_2_fu_495_p2 SOURCE receiver.cpp:213 VARIABLE add_ln213_2 LOOP VITIS_LOOP_211_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_509_p2 SOURCE receiver.cpp:214 VARIABLE add_ln214 LOOP VITIS_LOOP_211_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_1_fu_523_p2 SOURCE receiver.cpp:214 VARIABLE add_ln214_1 LOOP VITIS_LOOP_211_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_2_fu_537_p2 SOURCE receiver.cpp:214 VARIABLE add_ln214_2 LOOP VITIS_LOOP_211_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_3_fu_551_p2 SOURCE receiver.cpp:213 VARIABLE add_ln213_3 LOOP VITIS_LOOP_211_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_3_fu_565_p2 SOURCE receiver.cpp:214 VARIABLE add_ln214_3 LOOP VITIS_LOOP_211_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_448_p2 SOURCE receiver.cpp:211 VARIABLE add_ln211 LOOP VITIS_LOOP_211_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_219_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_6_I_d0 SOURCE receiver.cpp:220 VARIABLE add_ln220 LOOP VITIS_LOOP_219_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_6_Q_d0 SOURCE receiver.cpp:221 VARIABLE add_ln221 LOOP VITIS_LOOP_219_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_228_p2 SOURCE receiver.cpp:219 VARIABLE add_ln219 LOOP VITIS_LOOP_219_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_228_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_189_p2 SOURCE receiver.cpp:229 VARIABLE add_ln229 LOOP VITIS_LOOP_228_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_203_p2 SOURCE receiver.cpp:230 VARIABLE add_ln230 LOOP VITIS_LOOP_228_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_170_p2 SOURCE receiver.cpp:228 VARIABLE add_ln228 LOOP VITIS_LOOP_228_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_237_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_fu_289_p2 SOURCE receiver.cpp:238 VARIABLE add_ln238 LOOP VITIS_LOOP_237_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_fu_328_p2 SOURCE receiver.cpp:239 VARIABLE add_ln239 LOOP VITIS_LOOP_237_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_270_p2 SOURCE receiver.cpp:237 VARIABLE add_ln237 LOOP VITIS_LOOP_237_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_244_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_9_I_0_fu_226_p2 SOURCE receiver.cpp:245 VARIABLE arr_9_I_0 LOOP VITIS_LOOP_244_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_9_Q_0_fu_264_p2 SOURCE receiver.cpp:246 VARIABLE arr_9_Q_0 LOOP VITIS_LOOP_244_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_278_p2 SOURCE receiver.cpp:244 VARIABLE add_ln244 LOOP VITIS_LOOP_244_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_265_20 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U590 SOURCE receiver.cpp:269 VARIABLE mul_ln269 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U622 SOURCE receiver.cpp:269 VARIABLE mul_ln269_1 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U622 SOURCE receiver.cpp:269 VARIABLE sub_ln269 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U623 SOURCE receiver.cpp:270 VARIABLE mul_ln270 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U591 SOURCE receiver.cpp:270 VARIABLE mul_ln270_1 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U623 SOURCE receiver.cpp:270 VARIABLE add_ln270 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_fu_721_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U592 SOURCE receiver.cpp:269 VARIABLE mul_ln269_2 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U624 SOURCE receiver.cpp:269 VARIABLE mul_ln269_3 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U624 SOURCE receiver.cpp:269 VARIABLE sub_ln269_1 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U625 SOURCE receiver.cpp:270 VARIABLE mul_ln270_2 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U593 SOURCE receiver.cpp:270 VARIABLE mul_ln270_3 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U625 SOURCE receiver.cpp:270 VARIABLE add_ln270_1 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_1_fu_733_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_1 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U594 SOURCE receiver.cpp:269 VARIABLE mul_ln269_4 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U626 SOURCE receiver.cpp:269 VARIABLE mul_ln269_5 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U626 SOURCE receiver.cpp:269 VARIABLE sub_ln269_2 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U627 SOURCE receiver.cpp:270 VARIABLE mul_ln270_4 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U595 SOURCE receiver.cpp:270 VARIABLE mul_ln270_5 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U627 SOURCE receiver.cpp:270 VARIABLE add_ln270_2 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_2_fu_744_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_2 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U596 SOURCE receiver.cpp:269 VARIABLE mul_ln269_6 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U628 SOURCE receiver.cpp:269 VARIABLE mul_ln269_7 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U628 SOURCE receiver.cpp:269 VARIABLE sub_ln269_3 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U629 SOURCE receiver.cpp:270 VARIABLE mul_ln270_6 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U597 SOURCE receiver.cpp:270 VARIABLE mul_ln270_7 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U629 SOURCE receiver.cpp:270 VARIABLE add_ln270_3 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_3_fu_791_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_3 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U598 SOURCE receiver.cpp:269 VARIABLE mul_ln269_8 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U630 SOURCE receiver.cpp:269 VARIABLE mul_ln269_9 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U630 SOURCE receiver.cpp:269 VARIABLE sub_ln269_4 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U631 SOURCE receiver.cpp:270 VARIABLE mul_ln270_8 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U599 SOURCE receiver.cpp:270 VARIABLE mul_ln270_9 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U631 SOURCE receiver.cpp:270 VARIABLE add_ln270_4 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_4_fu_802_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_4 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U600 SOURCE receiver.cpp:269 VARIABLE mul_ln269_10 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U632 SOURCE receiver.cpp:269 VARIABLE mul_ln269_11 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U632 SOURCE receiver.cpp:269 VARIABLE sub_ln269_5 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U633 SOURCE receiver.cpp:270 VARIABLE mul_ln270_10 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U601 SOURCE receiver.cpp:270 VARIABLE mul_ln270_11 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U633 SOURCE receiver.cpp:270 VARIABLE add_ln270_5 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_5_fu_849_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_5 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U602 SOURCE receiver.cpp:269 VARIABLE mul_ln269_12 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U634 SOURCE receiver.cpp:269 VARIABLE mul_ln269_13 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U634 SOURCE receiver.cpp:269 VARIABLE sub_ln269_6 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U635 SOURCE receiver.cpp:270 VARIABLE mul_ln270_12 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U603 SOURCE receiver.cpp:270 VARIABLE mul_ln270_13 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U635 SOURCE receiver.cpp:270 VARIABLE add_ln270_6 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_6_fu_860_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_6 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U604 SOURCE receiver.cpp:269 VARIABLE mul_ln269_14 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U636 SOURCE receiver.cpp:269 VARIABLE mul_ln269_15 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U636 SOURCE receiver.cpp:269 VARIABLE sub_ln269_7 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U637 SOURCE receiver.cpp:270 VARIABLE mul_ln270_14 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U605 SOURCE receiver.cpp:270 VARIABLE mul_ln270_15 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U637 SOURCE receiver.cpp:270 VARIABLE add_ln270_7 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_7_fu_907_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_7 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U606 SOURCE receiver.cpp:269 VARIABLE mul_ln269_16 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U638 SOURCE receiver.cpp:269 VARIABLE mul_ln269_17 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U638 SOURCE receiver.cpp:269 VARIABLE sub_ln269_8 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U639 SOURCE receiver.cpp:270 VARIABLE mul_ln270_16 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U607 SOURCE receiver.cpp:270 VARIABLE mul_ln270_17 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U639 SOURCE receiver.cpp:270 VARIABLE add_ln270_8 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_8_fu_918_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_8 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U608 SOURCE receiver.cpp:269 VARIABLE mul_ln269_18 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U640 SOURCE receiver.cpp:269 VARIABLE mul_ln269_19 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U640 SOURCE receiver.cpp:269 VARIABLE sub_ln269_9 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U641 SOURCE receiver.cpp:270 VARIABLE mul_ln270_18 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U609 SOURCE receiver.cpp:270 VARIABLE mul_ln270_19 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U641 SOURCE receiver.cpp:270 VARIABLE add_ln270_9 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_9_fu_965_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_9 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U610 SOURCE receiver.cpp:269 VARIABLE mul_ln269_20 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U642 SOURCE receiver.cpp:269 VARIABLE mul_ln269_21 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U642 SOURCE receiver.cpp:269 VARIABLE sub_ln269_10 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U643 SOURCE receiver.cpp:270 VARIABLE mul_ln270_20 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U611 SOURCE receiver.cpp:270 VARIABLE mul_ln270_21 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U643 SOURCE receiver.cpp:270 VARIABLE add_ln270_10 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_10_fu_976_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_10 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U612 SOURCE receiver.cpp:269 VARIABLE mul_ln269_22 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U644 SOURCE receiver.cpp:269 VARIABLE mul_ln269_23 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U644 SOURCE receiver.cpp:269 VARIABLE sub_ln269_11 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U645 SOURCE receiver.cpp:270 VARIABLE mul_ln270_22 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U613 SOURCE receiver.cpp:270 VARIABLE mul_ln270_23 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U645 SOURCE receiver.cpp:270 VARIABLE add_ln270_11 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_11_fu_1096_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_11 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U614 SOURCE receiver.cpp:269 VARIABLE mul_ln269_24 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U646 SOURCE receiver.cpp:269 VARIABLE mul_ln269_25 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U646 SOURCE receiver.cpp:269 VARIABLE sub_ln269_12 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U647 SOURCE receiver.cpp:270 VARIABLE mul_ln270_24 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U615 SOURCE receiver.cpp:270 VARIABLE mul_ln270_25 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U647 SOURCE receiver.cpp:270 VARIABLE add_ln270_12 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_12_fu_1107_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_12 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U616 SOURCE receiver.cpp:269 VARIABLE mul_ln269_26 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U648 SOURCE receiver.cpp:269 VARIABLE mul_ln269_27 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U648 SOURCE receiver.cpp:269 VARIABLE sub_ln269_13 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U649 SOURCE receiver.cpp:270 VARIABLE mul_ln270_26 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U617 SOURCE receiver.cpp:270 VARIABLE mul_ln270_27 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U649 SOURCE receiver.cpp:270 VARIABLE add_ln270_13 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_13_fu_1216_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_13 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U618 SOURCE receiver.cpp:269 VARIABLE mul_ln269_28 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U650 SOURCE receiver.cpp:269 VARIABLE mul_ln269_29 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U650 SOURCE receiver.cpp:269 VARIABLE sub_ln269_14 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U651 SOURCE receiver.cpp:270 VARIABLE mul_ln270_28 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U619 SOURCE receiver.cpp:270 VARIABLE mul_ln270_29 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U651 SOURCE receiver.cpp:270 VARIABLE add_ln270_14 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_14_fu_1227_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_14 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U620 SOURCE receiver.cpp:269 VARIABLE mul_ln269_30 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U652 SOURCE receiver.cpp:269 VARIABLE mul_ln269_31 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U652 SOURCE receiver.cpp:269 VARIABLE sub_ln269_15 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U653 SOURCE receiver.cpp:270 VARIABLE mul_ln270_30 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_18s_40_3_1_U621 SOURCE receiver.cpp:270 VARIABLE mul_ln270_31 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U653 SOURCE receiver.cpp:270 VARIABLE add_ln270_15 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln271_fu_1238_p2 SOURCE receiver.cpp:271 VARIABLE add_ln271 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_15_fu_1686_p2 SOURCE receiver.cpp:265 VARIABLE add_ln265_15 LOOP VITIS_LOOP_265_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_276_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_fu_235_p2 SOURCE receiver.cpp:276 VARIABLE add_ln276 LOOP VITIS_LOOP_276_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME real_output_U SOURCE receiver.cpp:50 VARIABLE real_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME imag_output_U SOURCE receiver.cpp:51 VARIABLE imag_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_U SOURCE receiver.cpp:87 VARIABLE filt_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_1_U SOURCE receiver.cpp:87 VARIABLE filt_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_2_U SOURCE receiver.cpp:87 VARIABLE filt_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_3_U SOURCE receiver.cpp:87 VARIABLE filt_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_4_U SOURCE receiver.cpp:87 VARIABLE filt_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_5_U SOURCE receiver.cpp:87 VARIABLE filt_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_6_U SOURCE receiver.cpp:87 VARIABLE filt_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_7_U SOURCE receiver.cpp:87 VARIABLE filt_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_U SOURCE receiver.cpp:88 VARIABLE filt_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_1_U SOURCE receiver.cpp:88 VARIABLE filt_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_2_U SOURCE receiver.cpp:88 VARIABLE filt_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_3_U SOURCE receiver.cpp:88 VARIABLE filt_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_4_U SOURCE receiver.cpp:88 VARIABLE filt_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_5_U SOURCE receiver.cpp:88 VARIABLE filt_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_6_U SOURCE receiver.cpp:88 VARIABLE filt_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_7_U SOURCE receiver.cpp:88 VARIABLE filt_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_U SOURCE receiver.cpp:96 VARIABLE filt_1_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_1_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_2_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_3_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_4_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_5_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_6_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_7_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_1_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_2_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_3_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_4_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_5_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_6_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_7_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_3_I_U SOURCE receiver.cpp:116 VARIABLE filt_3_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_3_Q_U SOURCE receiver.cpp:117 VARIABLE filt_3_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_4_I_U SOURCE receiver.cpp:122 VARIABLE filt_4_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_4_Q_U SOURCE receiver.cpp:123 VARIABLE filt_4_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_I_U SOURCE receiver.cpp:155 VARIABLE arr_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_I_1_U SOURCE receiver.cpp:155 VARIABLE arr_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_I_2_U SOURCE receiver.cpp:155 VARIABLE arr_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_I_3_U SOURCE receiver.cpp:155 VARIABLE arr_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_I_4_U SOURCE receiver.cpp:155 VARIABLE arr_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_I_5_U SOURCE receiver.cpp:155 VARIABLE arr_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_I_6_U SOURCE receiver.cpp:155 VARIABLE arr_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_I_7_U SOURCE receiver.cpp:155 VARIABLE arr_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_Q_U SOURCE receiver.cpp:156 VARIABLE arr_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_Q_1_U SOURCE receiver.cpp:156 VARIABLE arr_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_Q_2_U SOURCE receiver.cpp:156 VARIABLE arr_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_Q_3_U SOURCE receiver.cpp:156 VARIABLE arr_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_Q_4_U SOURCE receiver.cpp:156 VARIABLE arr_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_Q_5_U SOURCE receiver.cpp:156 VARIABLE arr_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_Q_6_U SOURCE receiver.cpp:156 VARIABLE arr_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME arr_Q_7_U SOURCE receiver.cpp:156 VARIABLE arr_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_U SOURCE receiver.cpp:166 VARIABLE arr_1_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_1_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_2_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_3_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_4_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_5_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_6_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_7_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_8_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_9_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_10_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_11_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_12_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_13_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_14_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_15_U SOURCE receiver.cpp:166 VARIABLE arr_1_I_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_1_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_2_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_3_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_4_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_5_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_6_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_7_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_8_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_9_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_10_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_11_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_12_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_13_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_14_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_15_U SOURCE receiver.cpp:167 VARIABLE arr_1_Q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_U SOURCE receiver.cpp:176 VARIABLE arr_2_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_1_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_2_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_3_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_4_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_5_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_6_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_7_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_8_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_9_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_10_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_11_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_12_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_13_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_14_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_15_U SOURCE receiver.cpp:176 VARIABLE arr_2_I_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_1_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_2_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_3_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_4_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_5_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_6_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_7_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_8_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_9_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_10_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_11_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_12_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_13_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_14_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_15_U SOURCE receiver.cpp:177 VARIABLE arr_2_Q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_U SOURCE receiver.cpp:186 VARIABLE arr_3_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_1_U SOURCE receiver.cpp:186 VARIABLE arr_3_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_2_U SOURCE receiver.cpp:186 VARIABLE arr_3_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_3_U SOURCE receiver.cpp:186 VARIABLE arr_3_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_4_U SOURCE receiver.cpp:186 VARIABLE arr_3_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_5_U SOURCE receiver.cpp:186 VARIABLE arr_3_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_6_U SOURCE receiver.cpp:186 VARIABLE arr_3_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_7_U SOURCE receiver.cpp:186 VARIABLE arr_3_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_U SOURCE receiver.cpp:187 VARIABLE arr_3_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_1_U SOURCE receiver.cpp:187 VARIABLE arr_3_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_2_U SOURCE receiver.cpp:187 VARIABLE arr_3_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_3_U SOURCE receiver.cpp:187 VARIABLE arr_3_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_4_U SOURCE receiver.cpp:187 VARIABLE arr_3_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_5_U SOURCE receiver.cpp:187 VARIABLE arr_3_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_6_U SOURCE receiver.cpp:187 VARIABLE arr_3_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_7_U SOURCE receiver.cpp:187 VARIABLE arr_3_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_U SOURCE receiver.cpp:196 VARIABLE arr_4_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_1_U SOURCE receiver.cpp:196 VARIABLE arr_4_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_2_U SOURCE receiver.cpp:196 VARIABLE arr_4_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_3_U SOURCE receiver.cpp:196 VARIABLE arr_4_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_4_U SOURCE receiver.cpp:196 VARIABLE arr_4_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_5_U SOURCE receiver.cpp:196 VARIABLE arr_4_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_6_U SOURCE receiver.cpp:196 VARIABLE arr_4_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_7_U SOURCE receiver.cpp:196 VARIABLE arr_4_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_U SOURCE receiver.cpp:197 VARIABLE arr_4_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_1_U SOURCE receiver.cpp:197 VARIABLE arr_4_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_2_U SOURCE receiver.cpp:197 VARIABLE arr_4_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_3_U SOURCE receiver.cpp:197 VARIABLE arr_4_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_4_U SOURCE receiver.cpp:197 VARIABLE arr_4_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_5_U SOURCE receiver.cpp:197 VARIABLE arr_4_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_6_U SOURCE receiver.cpp:197 VARIABLE arr_4_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_7_U SOURCE receiver.cpp:197 VARIABLE arr_4_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_I_U SOURCE receiver.cpp:206 VARIABLE arr_5_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_I_1_U SOURCE receiver.cpp:206 VARIABLE arr_5_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_I_2_U SOURCE receiver.cpp:206 VARIABLE arr_5_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_I_3_U SOURCE receiver.cpp:206 VARIABLE arr_5_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_Q_U SOURCE receiver.cpp:207 VARIABLE arr_5_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_Q_1_U SOURCE receiver.cpp:207 VARIABLE arr_5_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_Q_2_U SOURCE receiver.cpp:207 VARIABLE arr_5_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_Q_3_U SOURCE receiver.cpp:207 VARIABLE arr_5_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_6_I_U SOURCE receiver.cpp:216 VARIABLE arr_6_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_6_Q_U SOURCE receiver.cpp:217 VARIABLE arr_6_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_7_I_U SOURCE receiver.cpp:225 VARIABLE arr_7_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_7_Q_U SOURCE receiver.cpp:226 VARIABLE arr_7_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_18s_34_1_1_U688 SOURCE receiver.cpp:60 VARIABLE mul_ln60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_17s_18s_34_1_1_U689 SOURCE receiver.cpp:61 VARIABLE mul_ln61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_2686_p2 SOURCE receiver.cpp:62 VARIABLE add_ln62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_2753_p2 SOURCE receiver.cpp:105 VARIABLE add_ln105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_2759_p2 SOURCE receiver.cpp:106 VARIABLE add_ln106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_3003_p2 SOURCE receiver.cpp:223 VARIABLE add_ln223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_fu_3013_p2 SOURCE receiver.cpp:224 VARIABLE add_ln224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_3022_p2 SOURCE receiver.cpp:232 VARIABLE add_ln232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_fu_3031_p2 SOURCE receiver.cpp:233 VARIABLE add_ln233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME corr_accum_I_fu_3081_p2 SOURCE receiver.cpp:249 VARIABLE corr_accum_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME corr_accum_Q_fu_3087_p2 SOURCE receiver.cpp:250 VARIABLE corr_accum_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_3_1_U686 SOURCE receiver.cpp:257 VARIABLE mul_ln257 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_3_1_U687 SOURCE receiver.cpp:257 VARIABLE mul_ln257_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_3109_p2 SOURCE receiver.cpp:257 VARIABLE add_ln257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln257_fu_3149_p2 SOURCE receiver.cpp:257 VARIABLE sub_ln257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_1_fu_3163_p2 SOURCE receiver.cpp:257 VARIABLE add_ln257_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln257_3_fu_3184_p2 SOURCE receiver.cpp:257 VARIABLE sub_ln257_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_2_fu_3199_p2 SOURCE receiver.cpp:257 VARIABLE add_ln257_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln257_1_fu_3204_p2 SOURCE receiver.cpp:257 VARIABLE sub_ln257_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_3_fu_3301_p2 SOURCE receiver.cpp:257 VARIABLE add_ln257_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cos_coefficients_table_U SOURCE {} VARIABLE cos_coefficients_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sin_coefficients_table_U SOURCE {} VARIABLE sin_coefficients_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_11_U SOURCE {} VARIABLE samples_I_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_11_U SOURCE {} VARIABLE samples_Q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_U SOURCE {} VARIABLE delay_line_I LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_U SOURCE {} VARIABLE delay_line_Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_1_U SOURCE {} VARIABLE matched_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_2_U SOURCE {} VARIABLE matched_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_3_U SOURCE {} VARIABLE matched_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_4_U SOURCE {} VARIABLE matched_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_5_U SOURCE {} VARIABLE matched_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_6_U SOURCE {} VARIABLE matched_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_7_U SOURCE {} VARIABLE matched_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_8_U SOURCE {} VARIABLE matched_I_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_9_U SOURCE {} VARIABLE matched_I_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_10_U SOURCE {} VARIABLE matched_I_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_11_U SOURCE {} VARIABLE matched_I_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_0_U SOURCE {} VARIABLE matched_I_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_11_U SOURCE {} VARIABLE matched_Q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_1_U SOURCE {} VARIABLE matched_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_0_U SOURCE {} VARIABLE matched_Q_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_2_U SOURCE {} VARIABLE matched_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_3_U SOURCE {} VARIABLE matched_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_4_U SOURCE {} VARIABLE matched_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_5_U SOURCE {} VARIABLE matched_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_6_U SOURCE {} VARIABLE matched_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_7_U SOURCE {} VARIABLE matched_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_8_U SOURCE {} VARIABLE matched_Q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_9_U SOURCE {} VARIABLE matched_Q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_10_U SOURCE {} VARIABLE matched_Q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_12_U SOURCE {} VARIABLE matched_I_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_13_U SOURCE {} VARIABLE matched_I_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_14_U SOURCE {} VARIABLE matched_I_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_15_U SOURCE {} VARIABLE matched_I_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_12_U SOURCE {} VARIABLE matched_Q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_13_U SOURCE {} VARIABLE matched_Q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_14_U SOURCE {} VARIABLE matched_Q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_15_U SOURCE {} VARIABLE matched_Q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 102 BRAM 127 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.384 seconds; current allocated memory: 1.467 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for receiver.
INFO: [VLOG 209-307] Generating Verilog RTL for receiver.
Execute       syn_report -model receiver -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
Command     autosyn done; 35.306 sec.
Command   csynth_design done; 54.55 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 3 seconds. Elapsed time: 54.55 seconds; current allocated memory: 439.305 MB.
Command ap_source done; 58.844 sec.
Execute cleanup_all 
