{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768864382141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768864382141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 16:13:02 2026 " "Processing started: Mon Jan 19 16:13:02 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768864382141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864382141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864382141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768864382407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768864382407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/asher/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/asher/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../Verilog/Asher/register_file.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768864386439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/asher/program_flags.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/asher/program_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_flags " "Found entity 1: program_flags" {  } { { "../Verilog/Asher/program_flags.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/program_flags.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768864386441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/asher/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/asher/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../Verilog/Asher/program_counter.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768864386442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/asher/instruction_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/asher/instruction_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "../Verilog/Asher/instruction_register.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768864386443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/asher/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/asher/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../Verilog/Asher/instruction_memory.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768864386444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/asher/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/asher/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../Verilog/Asher/data_memory.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768864386446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/asher/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/asher/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../Verilog/Asher/cpu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768864386457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/asher/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/asher/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../Verilog/Asher/control_unit.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768864386458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/asher/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/asher/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768864386460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768864386481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc_inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc_inst\"" {  } { { "../Verilog/Asher/cpu.v" "pc_inst" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768864386489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:imem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:imem\"" {  } { { "../Verilog/Asher/cpu.v" "imem" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768864386490 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem instruction_memory.v(7) " "Verilog HDL warning at instruction_memory.v(7): object mem used but never assigned" {  } { { "../Verilog/Asher/instruction_memory.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_memory.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1768864386490 "|cpu|instruction_memory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:ir_inst " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:ir_inst\"" {  } { { "../Verilog/Asher/cpu.v" "ir_inst" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768864386491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "../Verilog/Asher/cpu.v" "rf" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768864386492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "../Verilog/Asher/cpu.v" "alu_inst" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768864386494 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(172) " "Verilog HDL warning at alu.v(172): converting signed shift amount to unsigned" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 172 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(184) " "Verilog HDL warning at alu.v(184): converting signed shift amount to unsigned" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 184 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.v(196) " "Verilog HDL warning at alu.v(196): converting signed shift amount to unsigned" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 196 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(54) " "Verilog HDL Case Statement warning at alu.v(54): incomplete case statement has no default case item" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zFlag alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): inferring latch(es) for variable \"zFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cFlag alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): inferring latch(es) for variable \"cFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fFlag alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): inferring latch(es) for variable \"fFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lFlag alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): inferring latch(es) for variable \"lFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nFlag alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): inferring latch(es) for variable \"nFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Flags alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): inferring latch(es) for variable \"Flags\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negRsrc alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): inferring latch(es) for variable \"negRsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_amt alu.v(54) " "Verilog HDL Always Construct warning at alu.v(54): inferring latch(es) for variable \"shift_amt\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[0\] alu.v(54) " "Inferred latch for \"Flags\[0\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] alu.v(54) " "Inferred latch for \"Flags\[1\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[2\] alu.v(54) " "Inferred latch for \"Flags\[2\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[3\] alu.v(54) " "Inferred latch for \"Flags\[3\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[4\] alu.v(54) " "Inferred latch for \"Flags\[4\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nFlag alu.v(54) " "Inferred latch for \"nFlag\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lFlag alu.v(54) " "Inferred latch for \"lFlag\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386495 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fFlag alu.v(54) " "Inferred latch for \"fFlag\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cFlag alu.v(54) " "Inferred latch for \"cFlag\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zFlag alu.v(54) " "Inferred latch for \"zFlag\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] alu.v(54) " "Inferred latch for \"Result\[0\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] alu.v(54) " "Inferred latch for \"Result\[1\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] alu.v(54) " "Inferred latch for \"Result\[2\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] alu.v(54) " "Inferred latch for \"Result\[3\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] alu.v(54) " "Inferred latch for \"Result\[4\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] alu.v(54) " "Inferred latch for \"Result\[5\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] alu.v(54) " "Inferred latch for \"Result\[6\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] alu.v(54) " "Inferred latch for \"Result\[7\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] alu.v(54) " "Inferred latch for \"Result\[8\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] alu.v(54) " "Inferred latch for \"Result\[9\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] alu.v(54) " "Inferred latch for \"Result\[10\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] alu.v(54) " "Inferred latch for \"Result\[11\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] alu.v(54) " "Inferred latch for \"Result\[12\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] alu.v(54) " "Inferred latch for \"Result\[13\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] alu.v(54) " "Inferred latch for \"Result\[14\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] alu.v(54) " "Inferred latch for \"Result\[15\]\" at alu.v(54)" {  } { { "../Verilog/Asher/alu.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 "|cpu|alu:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dmem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dmem\"" {  } { { "../Verilog/Asher/cpu.v" "dmem" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768864386496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_flags program_flags:psr " "Elaborating entity \"program_flags\" for hierarchy \"program_flags:psr\"" {  } { { "../Verilog/Asher/cpu.v" "psr" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768864386593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "../Verilog/Asher/cpu.v" "cu" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768864386594 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[7\] " "Net \"alu_opcode\[7\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[7\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[6\] " "Net \"alu_opcode\[6\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[6\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[5\] " "Net \"alu_opcode\[5\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[5\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[4\] " "Net \"alu_opcode\[4\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[4\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387040 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1768864387040 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[7\] " "Net \"alu_opcode\[7\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[7\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[6\] " "Net \"alu_opcode\[6\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[6\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[5\] " "Net \"alu_opcode\[5\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[5\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[4\] " "Net \"alu_opcode\[4\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[4\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387041 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1768864387041 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[7\] " "Net \"alu_opcode\[7\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[7\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[6\] " "Net \"alu_opcode\[6\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[6\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[5\] " "Net \"alu_opcode\[5\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[5\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387041 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[4\] " "Net \"alu_opcode\[4\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[4\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387041 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1768864387041 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[7\] " "Net \"alu_opcode\[7\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[7\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[6\] " "Net \"alu_opcode\[6\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[6\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[5\] " "Net \"alu_opcode\[5\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[5\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[4\] " "Net \"alu_opcode\[4\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[4\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387042 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1768864387042 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[7\] " "Net \"alu_opcode\[7\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[7\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[6\] " "Net \"alu_opcode\[6\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[6\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[5\] " "Net \"alu_opcode\[5\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[5\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu_opcode\[4\] " "Net \"alu_opcode\[4\]\" is missing source, defaulting to GND" {  } { { "../Verilog/Asher/cpu.v" "alu_opcode\[4\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1768864387042 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1768864387042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ir_out\[15\] control_unit:cu\|ir\[15\] " "Net \"ir_out\[15\]\", which fans out to \"control_unit:cu\|ir\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_memory:imem\|instr\[15\] " "Net is fed by \"instruction_memory:imem\|instr\[15\]\"" {  } { { "../Verilog/Asher/instruction_memory.v" "instr\[15\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_memory.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_register:ir_inst\|instr_out\[15\] " "Net is fed by \"instruction_register:ir_inst\|instr_out\[15\]\"" {  } { { "../Verilog/Asher/instruction_register.v" "instr_out\[15\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_register.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""}  } { { "../Verilog/Asher/cpu.v" "ir_out\[15\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 13 -1 0 } } { "../Verilog/Asher/control_unit.v" "ir\[15\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/control_unit.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1768864387302 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ir_out\[14\] control_unit:cu\|ir\[14\] " "Net \"ir_out\[14\]\", which fans out to \"control_unit:cu\|ir\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_memory:imem\|instr\[14\] " "Net is fed by \"instruction_memory:imem\|instr\[14\]\"" {  } { { "../Verilog/Asher/instruction_memory.v" "instr\[14\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_memory.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_register:ir_inst\|instr_out\[14\] " "Net is fed by \"instruction_register:ir_inst\|instr_out\[14\]\"" {  } { { "../Verilog/Asher/instruction_register.v" "instr_out\[14\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_register.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""}  } { { "../Verilog/Asher/cpu.v" "ir_out\[14\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 13 -1 0 } } { "../Verilog/Asher/control_unit.v" "ir\[14\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/control_unit.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1768864387302 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ir_out\[13\] control_unit:cu\|ir\[13\] " "Net \"ir_out\[13\]\", which fans out to \"control_unit:cu\|ir\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_memory:imem\|instr\[13\] " "Net is fed by \"instruction_memory:imem\|instr\[13\]\"" {  } { { "../Verilog/Asher/instruction_memory.v" "instr\[13\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_memory.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_register:ir_inst\|instr_out\[13\] " "Net is fed by \"instruction_register:ir_inst\|instr_out\[13\]\"" {  } { { "../Verilog/Asher/instruction_register.v" "instr_out\[13\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_register.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""}  } { { "../Verilog/Asher/cpu.v" "ir_out\[13\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 13 -1 0 } } { "../Verilog/Asher/control_unit.v" "ir\[13\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/control_unit.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1768864387302 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ir_out\[12\] control_unit:cu\|ir\[12\] " "Net \"ir_out\[12\]\", which fans out to \"control_unit:cu\|ir\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_memory:imem\|instr\[12\] " "Net is fed by \"instruction_memory:imem\|instr\[12\]\"" {  } { { "../Verilog/Asher/instruction_memory.v" "instr\[12\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_memory.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_register:ir_inst\|instr_out\[12\] " "Net is fed by \"instruction_register:ir_inst\|instr_out\[12\]\"" {  } { { "../Verilog/Asher/instruction_register.v" "instr_out\[12\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_register.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""}  } { { "../Verilog/Asher/cpu.v" "ir_out\[12\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 13 -1 0 } } { "../Verilog/Asher/control_unit.v" "ir\[12\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/control_unit.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1768864387302 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ir_out\[7\] control_unit:cu\|ir\[7\] " "Net \"ir_out\[7\]\", which fans out to \"control_unit:cu\|ir\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_memory:imem\|instr\[7\] " "Net is fed by \"instruction_memory:imem\|instr\[7\]\"" {  } { { "../Verilog/Asher/instruction_memory.v" "instr\[7\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_memory.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_register:ir_inst\|instr_out\[7\] " "Net is fed by \"instruction_register:ir_inst\|instr_out\[7\]\"" {  } { { "../Verilog/Asher/instruction_register.v" "instr_out\[7\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_register.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""}  } { { "../Verilog/Asher/cpu.v" "ir_out\[7\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 13 -1 0 } } { "../Verilog/Asher/control_unit.v" "ir\[7\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/control_unit.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1768864387302 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ir_out\[6\] control_unit:cu\|ir\[6\] " "Net \"ir_out\[6\]\", which fans out to \"control_unit:cu\|ir\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_memory:imem\|instr\[6\] " "Net is fed by \"instruction_memory:imem\|instr\[6\]\"" {  } { { "../Verilog/Asher/instruction_memory.v" "instr\[6\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_memory.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_register:ir_inst\|instr_out\[6\] " "Net is fed by \"instruction_register:ir_inst\|instr_out\[6\]\"" {  } { { "../Verilog/Asher/instruction_register.v" "instr_out\[6\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_register.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""}  } { { "../Verilog/Asher/cpu.v" "ir_out\[6\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 13 -1 0 } } { "../Verilog/Asher/control_unit.v" "ir\[6\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/control_unit.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1768864387302 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ir_out\[5\] control_unit:cu\|ir\[5\] " "Net \"ir_out\[5\]\", which fans out to \"control_unit:cu\|ir\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_memory:imem\|instr\[5\] " "Net is fed by \"instruction_memory:imem\|instr\[5\]\"" {  } { { "../Verilog/Asher/instruction_memory.v" "instr\[5\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_memory.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_register:ir_inst\|instr_out\[5\] " "Net is fed by \"instruction_register:ir_inst\|instr_out\[5\]\"" {  } { { "../Verilog/Asher/instruction_register.v" "instr_out\[5\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_register.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""}  } { { "../Verilog/Asher/cpu.v" "ir_out\[5\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 13 -1 0 } } { "../Verilog/Asher/control_unit.v" "ir\[5\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/control_unit.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1768864387302 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ir_out\[4\] control_unit:cu\|ir\[4\] " "Net \"ir_out\[4\]\", which fans out to \"control_unit:cu\|ir\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_memory:imem\|instr\[4\] " "Net is fed by \"instruction_memory:imem\|instr\[4\]\"" {  } { { "../Verilog/Asher/instruction_memory.v" "instr\[4\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_memory.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "instruction_register:ir_inst\|instr_out\[4\] " "Net is fed by \"instruction_register:ir_inst\|instr_out\[4\]\"" {  } { { "../Verilog/Asher/instruction_register.v" "instr_out\[4\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/instruction_register.v" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1768864387302 ""}  } { { "../Verilog/Asher/cpu.v" "ir_out\[4\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/cpu.v" 13 -1 0 } } { "../Verilog/Asher/control_unit.v" "ir\[4\]" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Asher/control_unit.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1768864387302 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1768864387302 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768864387367 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 19 16:13:07 2026 " "Processing ended: Mon Jan 19 16:13:07 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768864387367 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768864387367 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768864387367 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768864387367 ""}
