Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 10 14:27:30 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file adder_fnd_timing_summary_routed.rpt -pb adder_fnd_timing_summary_routed.pb -rpx adder_fnd_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_fnd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FndController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.590        0.000                      0                   34        0.292        0.000                      0                   34        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.590        0.000                      0                   34        0.292        0.000                      0                   34        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.828ns (21.189%)  route 3.080ns (78.811%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  U_FndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           1.248     6.844    U_FndController/U_ClkDiv/counter[11]
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.968 f  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.433     7.401    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  U_FndController/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.633     8.158    U_FndController/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  U_FndController/U_ClkDiv/counter[16]_i_1/O
                         net (fo=17, routed)          0.766     9.048    U_FndController/U_ClkDiv/counter[16]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[1]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.638    U_FndController/U_ClkDiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.828ns (21.189%)  route 3.080ns (78.811%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  U_FndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           1.248     6.844    U_FndController/U_ClkDiv/counter[11]
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.968 f  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.433     7.401    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  U_FndController/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.633     8.158    U_FndController/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  U_FndController/U_ClkDiv/counter[16]_i_1/O
                         net (fo=17, routed)          0.766     9.048    U_FndController/U_ClkDiv/counter[16]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[2]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.638    U_FndController/U_ClkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.828ns (21.189%)  route 3.080ns (78.811%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  U_FndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           1.248     6.844    U_FndController/U_ClkDiv/counter[11]
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.968 f  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.433     7.401    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  U_FndController/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.633     8.158    U_FndController/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  U_FndController/U_ClkDiv/counter[16]_i_1/O
                         net (fo=17, routed)          0.766     9.048    U_FndController/U_ClkDiv/counter[16]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[3]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.638    U_FndController/U_ClkDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.828ns (21.189%)  route 3.080ns (78.811%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  U_FndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           1.248     6.844    U_FndController/U_ClkDiv/counter[11]
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.968 f  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.433     7.401    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  U_FndController/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.633     8.158    U_FndController/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  U_FndController/U_ClkDiv/counter[16]_i_1/O
                         net (fo=17, routed)          0.766     9.048    U_FndController/U_ClkDiv/counter[16]_i_1_n_0
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[4]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.429    14.638    U_FndController/U_ClkDiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.312%)  route 3.057ns (78.688%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  U_FndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           1.248     6.844    U_FndController/U_ClkDiv/counter[11]
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.968 f  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.433     7.401    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  U_FndController/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.633     8.158    U_FndController/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  U_FndController/U_ClkDiv/counter[16]_i_1/O
                         net (fo=17, routed)          0.743     9.025    U_FndController/U_ClkDiv/counter[16]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[13]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y27         FDRE (Setup_fdre_C_R)       -0.429    14.655    U_FndController/U_ClkDiv/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.312%)  route 3.057ns (78.688%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  U_FndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           1.248     6.844    U_FndController/U_ClkDiv/counter[11]
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.968 f  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.433     7.401    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  U_FndController/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.633     8.158    U_FndController/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  U_FndController/U_ClkDiv/counter[16]_i_1/O
                         net (fo=17, routed)          0.743     9.025    U_FndController/U_ClkDiv/counter[16]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[14]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y27         FDRE (Setup_fdre_C_R)       -0.429    14.655    U_FndController/U_ClkDiv/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.312%)  route 3.057ns (78.688%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  U_FndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           1.248     6.844    U_FndController/U_ClkDiv/counter[11]
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.968 f  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.433     7.401    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  U_FndController/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.633     8.158    U_FndController/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  U_FndController/U_ClkDiv/counter[16]_i_1/O
                         net (fo=17, routed)          0.743     9.025    U_FndController/U_ClkDiv/counter[16]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[15]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y27         FDRE (Setup_fdre_C_R)       -0.429    14.655    U_FndController/U_ClkDiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.312%)  route 3.057ns (78.688%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  U_FndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           1.248     6.844    U_FndController/U_ClkDiv/counter[11]
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.968 f  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.433     7.401    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  U_FndController/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.633     8.158    U_FndController/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  U_FndController/U_ClkDiv/counter[16]_i_1/O
                         net (fo=17, routed)          0.743     9.025    U_FndController/U_ClkDiv/counter[16]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y27         FDRE (Setup_fdre_C_R)       -0.429    14.655    U_FndController/U_ClkDiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  U_FndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           1.248     6.844    U_FndController/U_ClkDiv/counter[11]
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.968 f  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.433     7.401    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  U_FndController/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.633     8.158    U_FndController/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  U_FndController/U_ClkDiv/counter[16]_i_1/O
                         net (fo=17, routed)          0.605     8.887    U_FndController/U_ClkDiv/counter[16]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.503    14.844    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[10]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    14.676    U_FndController/U_ClkDiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.619     5.140    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  U_FndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           1.248     6.844    U_FndController/U_ClkDiv/counter[11]
    SLICE_X59Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.968 f  U_FndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.433     7.401    U_FndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.525 f  U_FndController/U_ClkDiv/counter[16]_i_3/O
                         net (fo=1, routed)           0.633     8.158    U_FndController/U_ClkDiv/counter[16]_i_3_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.282 r  U_FndController/U_ClkDiv/counter[16]_i_1/O
                         net (fo=17, routed)          0.605     8.887    U_FndController/U_ClkDiv/counter[16]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.503    14.844    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    14.676    U_FndController/U_ClkDiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  5.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.288ns (70.240%)  route 0.122ns (29.760%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  U_FndController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.122     1.727    U_FndController/U_ClkDiv/counter[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.874 r  U_FndController/U_ClkDiv/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.874    U_FndController/U_ClkDiv/data0[1]
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[1]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.105     1.582    U_FndController/U_ClkDiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.308ns (71.624%)  route 0.122ns (28.376%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  U_FndController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.122     1.727    U_FndController/U_ClkDiv/counter[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.894 r  U_FndController/U_ClkDiv/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.894    U_FndController/U_ClkDiv/data0[3]
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[3]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.105     1.582    U_FndController/U_ClkDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.316ns (72.142%)  route 0.122ns (27.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  U_FndController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.122     1.727    U_FndController/U_ClkDiv/counter[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.902 r  U_FndController/U_ClkDiv/counter0_carry/O[1]
                         net (fo=1, routed)           0.000     1.902    U_FndController/U_ClkDiv/data0[2]
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[2]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.105     1.582    U_FndController/U_ClkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.330ns (73.005%)  route 0.122ns (26.995%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  U_FndController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.122     1.727    U_FndController/U_ClkDiv/counter[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     1.916 r  U_FndController/U_ClkDiv/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.916    U_FndController/U_ClkDiv/data0[4]
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[4]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.105     1.582    U_FndController/U_ClkDiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.582     1.465    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U_FndController/U_ClkDiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.194     1.800    U_FndController/U_ClkDiv/counter[12]
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  U_FndController/U_ClkDiv/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.908    U_FndController/U_ClkDiv/data0[12]
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.849     1.976    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[12]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    U_FndController/U_ClkDiv/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U_FndController/U_ClkDiv/counter_reg[16]/Q
                         net (fo=2, routed)           0.195     1.803    U_FndController/U_ClkDiv/counter[16]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.911 r  U_FndController/U_ClkDiv/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.911    U_FndController/U_ClkDiv/data0[16]
    SLICE_X58Y27         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[16]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    U_FndController/U_ClkDiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.368ns (73.742%)  route 0.131ns (26.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  U_FndController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.122     1.727    U_FndController/U_ClkDiv/counter[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.900 r  U_FndController/U_ClkDiv/counter0_carry/CO[3]
                         net (fo=1, routed)           0.009     1.909    U_FndController/U_ClkDiv/counter0_carry_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  U_FndController/U_ClkDiv/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.963    U_FndController/U_ClkDiv/data0[5]
    SLICE_X58Y25         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[5]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.105     1.602    U_FndController/U_ClkDiv/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.379ns (74.309%)  route 0.131ns (25.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  U_FndController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.122     1.727    U_FndController/U_ClkDiv/counter[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.900 r  U_FndController/U_ClkDiv/counter0_carry/CO[3]
                         net (fo=1, routed)           0.009     1.909    U_FndController/U_ClkDiv/counter0_carry_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  U_FndController/U_ClkDiv/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.974    U_FndController/U_ClkDiv/data0[7]
    SLICE_X58Y25         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[7]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.105     1.602    U_FndController/U_ClkDiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.404ns (75.509%)  route 0.131ns (24.491%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  U_FndController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.122     1.727    U_FndController/U_ClkDiv/counter[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.900 r  U_FndController/U_ClkDiv/counter0_carry/CO[3]
                         net (fo=1, routed)           0.009     1.909    U_FndController/U_ClkDiv/counter0_carry_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.999 r  U_FndController/U_ClkDiv/counter0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.999    U_FndController/U_ClkDiv/data0[6]
    SLICE_X58Y25         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[6]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.105     1.602    U_FndController/U_ClkDiv/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.404ns (75.509%)  route 0.131ns (24.491%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  U_FndController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.122     1.727    U_FndController/U_ClkDiv/counter[0]
    SLICE_X58Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     1.900 r  U_FndController/U_ClkDiv/counter0_carry/CO[3]
                         net (fo=1, routed)           0.009     1.909    U_FndController/U_ClkDiv/counter0_carry_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.999 r  U_FndController/U_ClkDiv/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.999    U_FndController/U_ClkDiv/data0[8]
    SLICE_X58Y25         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_FndController/U_ClkDiv/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  U_FndController/U_ClkDiv/counter_reg[8]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.105     1.602    U_FndController/U_ClkDiv/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.397    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   U_FndController/U_ClkDiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   U_FndController/U_ClkDiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   U_FndController/U_ClkDiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   U_FndController/U_ClkDiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   U_FndController/U_ClkDiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   U_FndController/U_ClkDiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   U_FndController/U_ClkDiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   U_FndController/U_ClkDiv/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   U_FndController/U_ClkDiv/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   U_FndController/U_ClkDiv/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   U_FndController/U_ClkDiv/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   U_FndController/U_ClkDiv/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   U_FndController/U_ClkDiv/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   U_FndController/U_ClkDiv/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U_FndController/U_ClkDiv/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U_FndController/U_ClkDiv/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U_FndController/U_ClkDiv/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U_FndController/U_ClkDiv/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U_FndController/U_ClkDiv/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   U_FndController/U_ClkDiv/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   U_FndController/U_ClkDiv/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   U_FndController/U_ClkDiv/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   U_FndController/U_ClkDiv/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   U_FndController/U_ClkDiv/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U_FndController/U_ClkDiv/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U_FndController/U_ClkDiv/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U_FndController/U_ClkDiv/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   U_FndController/U_ClkDiv/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   U_FndController/U_ClkDiv/counter_reg[1]/C



