<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 46128 has been inferred" BundleName="gmem0" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7" LoopName="L1_1" ParentFunc="conv2(float*, float*, float*, float*)" Length="46128" Direction="read" AccessID="inp_img49584seq" OrigID="for.inc.load.161" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:72:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1200 has been inferred" BundleName="gmem0" VarName="filter" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8" LoopName="F1_1" ParentFunc="conv2(float*, float*, float*, float*)" Length="1200" Direction="read" AccessID="scevgepseq" OrigID="for.inc17.load.32" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 93312 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5" LoopName="L4" ParentFunc="conv2(float*, float*, float*, float*)" Length="93312" Direction="write" AccessID="out_img49585seq" OrigID="islist VITIS_LOOP_138_6.store.39 VITIS_LOOP_138_6.store.48 VITIS_LOOP_138_6.store.57 VITIS_LOOP_138_6.store.66 VITIS_LOOP_138_6.store.75 VITIS_LOOP_138_6.store.84 VITIS_LOOP_138_6.store.93 VITIS_LOOP_138_6.store.102 VITIS_LOOP_138_6.store.111 VITIS_LOOP_138_6.store.120 VITIS_LOOP_138_6.store.129 VITIS_LOOP_138_6.store.138 VITIS_LOOP_138_6.store.147 VITIS_LOOP_138_6.store.156 VITIS_LOOP_138_6.store.165 VITIS_LOOP_138_6.store.174 VITIS_LOOP_138_6.store.183 VITIS_LOOP_138_6.store.192 VITIS_LOOP_138_6.store.201 VITIS_LOOP_138_6.store.210 VITIS_LOOP_138_6.store.219 VITIS_LOOP_138_6.store.228 VITIS_LOOP_138_6.store.237 VITIS_LOOP_138_6.store.246 VITIS_LOOP_138_6.store.255 VITIS_LOOP_138_6.store.264 VITIS_LOOP_138_6.store.273" OrigDirection="islist write write write write write write write write write write write write write write write write write write write write write write write write write write write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 46128 has been inferred" BundleName="gmem0" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7" LoopName="L2_1" ParentFunc="conv2(float*, float*, float*, float*)" Length="46128" Direction="read" AccessID="scevgep49586seq" OrigID="for.inc241.load.162" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:159:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1200 has been inferred" BundleName="gmem0" VarName="filter" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8" LoopName="F2_1" ParentFunc="conv2(float*, float*, float*, float*)" Length="1200" Direction="read" AccessID="scevgep49587seq" OrigID="for.inc262.load.32" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 93312 has been inferred" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5" LoopName="L7" ParentFunc="conv2(float*, float*, float*, float*)" Length="93312" Direction="write" AccessID="scevgep49588seq" OrigID="islist VITIS_LOOP_223_12.store.39 VITIS_LOOP_223_12.store.48 VITIS_LOOP_223_12.store.57 VITIS_LOOP_223_12.store.66 VITIS_LOOP_223_12.store.75 VITIS_LOOP_223_12.store.84 VITIS_LOOP_223_12.store.93 VITIS_LOOP_223_12.store.102 VITIS_LOOP_223_12.store.111 VITIS_LOOP_223_12.store.120 VITIS_LOOP_223_12.store.129 VITIS_LOOP_223_12.store.138 VITIS_LOOP_223_12.store.147 VITIS_LOOP_223_12.store.156 VITIS_LOOP_223_12.store.165 VITIS_LOOP_223_12.store.174 VITIS_LOOP_223_12.store.183 VITIS_LOOP_223_12.store.192 VITIS_LOOP_223_12.store.201 VITIS_LOOP_223_12.store.210 VITIS_LOOP_223_12.store.219 VITIS_LOOP_223_12.store.228 VITIS_LOOP_223_12.store.237 VITIS_LOOP_223_12.store.246 VITIS_LOOP_223_12.store.255 VITIS_LOOP_223_12.store.264 VITIS_LOOP_223_12.store.273" OrigDirection="islist write write write write write write write write write write write write write write write write write write write write write write write write write write write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem0" VarName="bias" ParentFunc="conv2(float*, float*, float*, float*)" OrigID="M1.load.987" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem0" VarName="filter" ParentFunc="conv2(float*, float*, float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem0" VarName="bias" ParentFunc="conv2(float*, float*, float*, float*)" OrigID="M2.load.987" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem0" VarName="filter" ParentFunc="conv2(float*, float*, float*, float*)" OrigID="scevgep49587seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221:5" LoopName="M2" ParentFunc="conv2(float*, float*, float*, float*)" OrigID="scevgep49588seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="filter" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8" LoopName="F2_1" ParentFunc="conv2(float*, float*, float*, float*)" OrigID="scevgep49587seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7" LoopName="L2_1" ParentFunc="conv2(float*, float*, float*, float*)" OrigID="scevgep49586seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136:5" LoopName="M1" ParentFunc="conv2(float*, float*, float*, float*)" OrigID="out_img49585seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="filter" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8" LoopName="F1_1" ParentFunc="conv2(float*, float*, float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem0" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7" LoopName="L1_1" ParentFunc="conv2(float*, float*, float*, float*)" OrigID="inp_img49584seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 46128 and bit width 32 in loop 'L1_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:69:7" LoopName="L1_1" Length="46128" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 93312 and bit width 32 in loop 'L4' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:76:5" LoopName="L4" Length="93312" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1200 and bit width 32 in loop 'F1_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79:8" LoopName="F1_1" Length="1200" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 46128 and bit width 32 in loop 'L2_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:156:7" LoopName="L2_1" Length="46128" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 93312 and bit width 32 in loop 'L7' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164:5" LoopName="L7" Length="93312" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1200 and bit width 32 in loop 'F2_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167:8" LoopName="F2_1" Length="1200" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

