// Seed: 91015652
module module_0 (
    output wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wire id_3,
    input uwire id_4,
    output wand id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri id_8,
    output tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    output wand id_13,
    input tri0 id_14
);
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wor id_2,
    output wand id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri id_6,
    input wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input uwire id_12,
    input tri id_13,
    output tri0 id_14
    , id_16
);
  wire id_17;
  module_0(
      id_3, id_5, id_13, id_12, id_1, id_5, id_5, id_12, id_3, id_14, id_9, id_9, id_10, id_5, id_1
  );
endmodule
