// Seed: 1034487256
module module_0 (
    input id_0,
    output id_1,
    input logic id_2
);
  logic id_3;
  logic id_4;
  type_10 id_5 (
      id_4,
      1,
      1,
      1,
      id_3,
      1 & id_4
  );
  assign id_3 = 1;
  assign id_1 = ~1;
  logic id_6;
endmodule
