// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * PCIE/PCI info and capability check functions
 *
 * Author: Xu, Pengfei <pengfei.xu@intel.com>
 *
 */

#include <stdio.h>
#include <stdlib.h>
#include <unistd.h>
#include <string.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <sys/mman.h>
#include <fcntl.h>
#include <stdint.h>

#define MAX_BUS 256
#define MAX_DEV 32
#define MAX_FUN 8
#define PCI_CAP_START 0x34
#define DVSEC_CAP 0x0023
#define CXL_VENDOR 0x1e98
#define CXL_1_1_VENDOR 0x8086
#define LEN_SIZE sizeof(unsigned long)
#define MAPS_LINE_LEN 128
/*
 * (4096 - 256)/32=120, PCIe caps in one PCIe should not more than 120
 */
#define PCIE_CAP_CHECK_MAX 120

#define EXP_CAP 4

static unsigned long BASE_ADDR;
static int check_list, is_pcie, is_cxl, spec_num, dev_id;
static uint32_t sbus, sdev, sfunc, spec_offset[16], *reg_data, reg_value;
static uint32_t check_value, err_num, enum_num;

int usage(void)
{
	printf("Usage: [n|a|s|i|e bus dev func]\n");
	printf("n    Show all PCI and PCIE important capability info\n");
	printf("a    Show all PCI and PCIE info\n");
	printf("c    Check cap register:c 23 8 4 means cap:0x23 offset:8bytes size:4bit\n");
	printf("s    Show all PCi and PCIE speed and bandwidth\n");
	printf("i    Show all or specific PCI info\n");
	printf("I    Show all or specific PCI and binary info\n");
	printf("e    Show all or specific PCIE info\n");
	printf("x    Only check CXL related registers:x 4 16 1e98\n");
	printf("X    Only check CXL related registers value included:X 4 16 8\n");
	printf("v    Verify PCIe register:v 23 4 16 1e98\n");
	printf("V    Verify PCIe register was included:V 23 4 16 8\n");
	printf("w    Write PCIe register if writeable:w 12 8 16 11\n");
	printf("bus  Specific bus number(HEX)\n");
	printf("dev  Specific device number(HEX)\n");
	printf("func Specific function number(HEX-optional)\n");
	printf("Write specific pcie 6b:00.0 reg sample:w 23 20 32 0002 6b 00 0\n");
	exit(2);
}

unsigned long find_base_from_dmesg(void)
{
	FILE *fp;
	unsigned long base_addr = 0;
	char result[256];
	const char *cmd = "dmesg | grep 'MMIO range' | head -n 1";
	char *start;

	fp = popen(cmd, "r");
	if (fp == NULL) {
		printf("Failed to run dmesg command by popen\n" );
		if (pclose(fp) == -1) {
			perror("pclose failed");
			return base_addr;
		}
		return base_addr;
	}

	if (fgets(result, sizeof(result), fp) != NULL) {
		start = strstr(result, "[0x");
		if (start) {
			sscanf(start, "[0x%lx-", &base_addr);
			printf("MMIO BASE from dmesg:0x%lx\n", base_addr);
		} else {
			printf("No MMIO range in dmesg:0x%lx\n", base_addr);
		}
	} else {
		printf("Failed to read dmesg command by fgets\n" );
		if (pclose(fp) == -1) {
			perror("pclose failed");
			return base_addr;
		}
		return base_addr;
	}

	if (pclose(fp) == -1) {
		perror("pclose failed");
		return base_addr;
	}

	return base_addr;
}

int find_bar(void)
{
#ifdef __x86_64__
	FILE *maps;
	int find = 0;
	unsigned long *start = malloc(sizeof(unsigned long) * 5);
	char line[MAPS_LINE_LEN], base_end[MAPS_LINE_LEN];
	char *mmio_bar = "MMCONFIG";

	printf("Try to open /proc/iomem\n");
	maps = fopen("/proc/iomem", "r");
	if (!maps) {
		printf("[WARN]\tCould not open /proc/iomem\n");
		exit(1);
	}

	while (fgets(line, MAPS_LINE_LEN, maps)) {
		if (!strstr(line, mmio_bar))
			continue;

		if (sscanf(line, "%p-%s",
				&start, base_end) != 2) {
			continue;
			}
		printf("start:%p, base_end:%s\n", start, base_end);
		if (!start) {
			printf("BAR(start) is NULL, did you use root to execute?\n");
			exit(1);
		}
		printf("BAR(Base Address Register) for mmio MMCONFIG:%p\n", start);
		BASE_ADDR = (unsigned long)start;
		find = 1;
		break;
	}
	fclose(maps);

	if (find != 1) {
		printf("Could not find mmio base MMCONFIG:%d in /proc/iomem\n", find);
		printf("Check kconfig CONFIG_IO_STRICT_DEVMEM or v6.9 or newer kernel!\n");
		BASE_ADDR=find_base_from_dmesg();
		if (BASE_ADDR == 0) {
			printf("No MMIO range in dmesg, maybe dmesg cleared, check acpidump.\n");
			exit(2);
		}
	}
#endif
	return 0;
}

void typeshow(uint8_t data)
{
	printf("\tpcie type:%02x  - ", data);
	switch (data) {
	case 0x00:
		printf("PCI Express Endpoint device\n");
		break;
	case 0x01:
		printf("Legacy PCI Express Endpoint device\n");
		break;
	case 0x04:
		printf("RootPort of PCI Express Root Complex\n");
		break;
	case 0x05:
		printf("Upstream Port of PCI Express Switch\n");
		break;
	case 0x06:
		printf("Downstream Port of PCI Express Switch\n");
		break;
	case 0x07:
		printf("PCI Express-to-PCI/PCI-x Bridge\n");
		break;
	case 0x08:
		printf("PCI/PCI-xto PCi Express Bridge\n");
		break;
	case 0x09:
		printf("Root Complex Integrated Endpoint Device\n");
		break;
	case 0x0a:
		printf("Root Complex Event Collector\n");
		break;
	default:
		printf("reserved\n");
		break;
	}
}

void speedshow(uint8_t speed)
{
	printf("\tspeed: %x   - ", speed);
	switch (speed) {
	case 0x00:
		printf("2.5GT/S");
		break;
	case 0x02:
		printf("5GT/S");
		break;
	case 0x04:
		printf("8GT/S");
		break;
	default:
		printf("reserved");
		break;
	}
	printf("\n");
}

void linkspeed(uint8_t speed)
{
	printf("\tlink speed:%x   - ", speed);
	switch (speed) {
	case 0x01:
		printf("SupportedLink Speeds Vector filed bit 0");
		break;
	case 0x02:
		printf("SupportedLink Speeds Vector filed bit 1");
		break;
	case 0x03:
		printf("SupportedLink Speeds Vector filed bit 2");
		break;
	case 0x04:
		printf("SupportedLink Speeds Vector filed bit 3");
		break;
	case 0x05:
		printf("SupportedLink Speeds Vector filed bit 4");
		break;
	case 0x06:
		printf("SupportedLink Speeds Vector filed bit 5");
		break;
	case 0x07:
		printf("SupportedLink Speeds Vector filed bit 6");
		break;
	default:
		printf("reserved");
		break;
	}
	printf("\n");
}

void linkwidth(uint8_t width)
{
	printf("\tlink width:%02x - ", width);
	switch (width) {
	case 0x01:
		printf("x1");
		break;
	case 0x02:
		printf("x2");
		break;
	case 0x04:
		printf("x4");
		break;
	case 0x08:
		printf("x8");
		break;
	case 0x0c:
		printf("x12");
		break;
	case 0x10:
		printf("x16");
		break;
	case 0x20:
		printf("x32");
		break;
	default:
		printf("reserved");
		break;
	}
	printf("\n");
}

int check_pcie(uint32_t *ptrdata)
{
	uint8_t ver = 0;
	uint32_t next = 0x100, num = 0;
	uint16_t offset = 0, cap = 0;

	if (is_pcie == 1) {
		cap = (uint16_t)(*(ptrdata + next/4));
		offset = (uint16_t)(*(ptrdata + next/4) >> 20);
		ver = (uint8_t)((*(ptrdata + next/4) >> 16) & 0xf);
		if ((offset == 0) | (offset == 0xfff)) {
			printf("PCIE cap:%04x ver:%01x off:%03x|\n", cap, ver, offset);
			return 0;
		}
		printf("PCIE cap:%04x ver:%01x off:%03x|", cap, ver, offset);

		while (1) {
			num++;
			cap = (uint16_t)(*(ptrdata + offset/4));
			ver = (uint8_t)((*(ptrdata + offset/4) >> 16) & 0xf);
			offset = (uint16_t)(*(ptrdata + offset/4) >> 20);

			if (offset == 0) {
				printf("cap:%04x ver:%01x off:%03x|\n", cap, ver, offset);
				break;
			}
			printf("cap:%04x ver:%01x off:%03x|", cap, ver, offset);
			if (num > PCIE_CAP_CHECK_MAX) {
				printf("PCIE num is more than %d, return\n", PCIE_CAP_CHECK_MAX);
				break;
			}
		}
	} else {
		printf("\n");
	}
	return 0;
}

int check_pci(uint32_t *ptrdata)
{
	uint8_t nextpoint = 0x34;
	uint32_t num = 0;
	uint32_t *ptrsearch;

	nextpoint = (uint8_t)(*(ptrdata + nextpoint/4));
	ptrsearch = ptrdata + nextpoint/4;

	if ((nextpoint == 0) | (nextpoint == 0xff)) {
		printf("off:0x34->%02x|\n", nextpoint);
		return 0;
	}
	printf("off:0x34->%02x cap:%02x|",
			nextpoint, (uint8_t)(*ptrsearch));

	while (1) {
		if ((uint8_t)((*ptrsearch) >> 8) == 0x00) {
			printf("off:%02x|", (uint8_t)((*ptrsearch) >> 8));
			break;
		}
		if (num >= 16)
			break;

		printf("off:%02x ", (uint8_t)(((*ptrsearch) >> 8) & 0x00ff));
		ptrsearch = ptrdata + ((uint8_t)(((*ptrsearch) >> 8) & 0x00ff))/4;
		printf("cap:%02x|", (uint8_t)(*ptrsearch));
		num++;
	}

	if (((check_list >> 3) & 0x1) == 1) {
		printf("\n");
		return 0;
	}
	check_pcie(ptrdata);

	return 0;
}

int pci_show(uint32_t bus, uint32_t dev, uint32_t fun)
{
	uint32_t *ptrdata = malloc(sizeof(unsigned long) * 4096);
	uint32_t addr = 0;
	int fd, offset;

	fd = open("/dev/mem", O_RDWR);
	if (fd < 0) {
		printf("open /dev/mem failed!\n");
		return -1;
	}

	if (BASE_ADDR == 0)
		find_bar();

	addr = BASE_ADDR | (bus << 20) | (dev << 15) | (fun << 12);
	ptrdata = mmap(NULL, LEN_SIZE, PROT_READ | PROT_WRITE,
				MAP_SHARED, fd, addr);

	if ((*ptrdata != 0xffffffff) && (*ptrdata != 0)) {
		printf("%02x:%02x.%01x:", bus, dev, fun);

		if (((check_list >> 1) & 0x1) == 1) {
			for (offset = 0; offset < 64; offset++) {
				if (offset % 4 == 0)
					printf("\n%02x: ", offset * 4);
				printf("%02x ", (uint8_t)(*(ptrdata + offset) >> 0));
				printf("%02x ", (uint8_t)(*(ptrdata + offset) >> 8));
				printf("%02x ", (uint8_t)(*(ptrdata + offset) >> 16));
				printf("%02x ", (uint8_t)(*(ptrdata + offset) >> 24));
			}
			if (is_pcie == 1) {
				for (offset = 64; offset < 1024; offset++) {
					if (offset % 4 == 0)
						printf("\n%02x: ", offset * 4);
					printf("%02x ", (uint8_t)(*(ptrdata + offset) >> 0));
					printf("%02x ", (uint8_t)(*(ptrdata + offset) >> 8));
					printf("%02x ", (uint8_t)(*(ptrdata + offset) >> 16));
					printf("%02x ", (uint8_t)(*(ptrdata + offset) >> 24));
				}
			}
			printf("\n");
		}
		if (is_pcie == 1)
			check_pcie(ptrdata);
		else
			check_pci(ptrdata);
	} else
		printf("*ptrdata:%x, which is 0 or 0xffffffff, ptrdata:%p, return\n",
			*ptrdata, ptrdata);
	munmap(ptrdata, LEN_SIZE);
	close(fd);
	return 0;
}

int recognize_pcie(uint32_t *ptrdata)
{
	int loop_num = 0;
	uint8_t nextpoint;
	uint32_t *ptrsearch;

	is_pcie = 0;
	/* 0x34/4 is capability pointer in PCI */
	nextpoint = (uint8_t)(*(ptrdata + PCI_CAP_START/4));

	if (nextpoint == 0)
		return 0;

	ptrsearch = ptrdata + nextpoint/4;
	while (1) {
		/* 0x10 means PCIE capability */
		if ((uint8_t)(*ptrsearch) == 0x10) {
			is_pcie = 1;
			break;
		}
		if ((uint8_t)(*ptrsearch) == 0xff) {
			printf("*ptrsearch:%x offset is 0xff, ptrsearch:%p, ptrdata:%p\n",
				*ptrsearch, ptrsearch, ptrdata);
			return 2;
		}

		/* no PCIE find */
		if ((uint8_t)((*ptrsearch) >> 8) == 0x00)
			break;
		if (loop_num >= 16)
			break;
		/* next capability */
		ptrsearch = ptrdata + ((uint8_t)(((*ptrsearch) >> 8)
				& 0x00ff))/4;
		loop_num++;
	}
	return 0;
}

int scan_pci(void)
{
	uint32_t addr = 0, ptr_content = 0xffffffff;
	uint32_t bus, dev, fun, *ptrsearch;
	uint32_t *ptrdata = malloc(sizeof(unsigned long) * 4096);
	uint8_t nextpoint;

	int fd;

	fd = open("/dev/mem", O_RDWR);

	if (fd < 0) {
		printf("open /dev/mem failed!\n");
		return -1;
	}
	printf("fd=%d open /dev/mem successfully.\n", fd);

	ptrdata = &ptr_content;
	for (bus = 0; bus < MAX_BUS; ++bus) {
		for (dev = 0; dev < MAX_DEV; ++dev) {
			for (fun = 0; fun < MAX_FUN; ++fun) {
				addr = BASE_ADDR | (bus << 20) | (dev << 15) | (fun << 12);
				ptrdata = mmap(NULL, LEN_SIZE, PROT_READ | PROT_WRITE,
							MAP_SHARED, fd, addr);

				if (ptrdata == (void *)-1) {
					munmap(ptrdata, LEN_SIZE);
					break;
				}

				if ((*ptrdata != 0xffffffff) && (*ptrdata != 0)) {
					if (recognize_pcie(ptrdata) == 2) {
						printf("%02x:%02x.%x debug:'pcie_check a %x %x %x'\n",
								bus, dev, fun, bus, dev, fun);
						return 2;
					}

					if (is_pcie == 0)
						printf("PCI  %02x:%02x.%x: ", bus, dev, fun);
					else
						printf("PCIE %02x:%02x.%x: ", bus, dev, fun);
					printf("vender:0x%04x dev:0x%04x ", (*ptrdata) & 0x0000ffff,
							((*ptrdata) >> 16) & 0x0000ffff);
					if (((check_list >> 2) & 0x1) == 1)
						check_pcie(ptrdata);
					else
						check_pci(ptrdata);

					if ((check_list & 0x1) == 1) {
						nextpoint = (uint8_t)(*(ptrdata + PCI_CAP_START/4));
						ptrsearch = ptrdata + nextpoint/4;
						typeshow((uint8_t)(((*ptrsearch)>>20)&0x0f));
						speedshow((uint8_t)(((*(ptrsearch+0x2c/4))>>1)&0x7f));
						linkspeed((uint8_t)(*(ptrsearch+0x0c/4)&0x0f));
						linkwidth((uint8_t)(((*(ptrsearch+0x0c/4))>>4)&0x3f));
					}
					if (((check_list >> 1) & 0x1) == 1)
						pci_show(bus, dev, fun);
				}
				munmap(ptrdata, LEN_SIZE);
			}
		}
	}
	close(fd);
	return 0;
}

int specific_pcie_cap(uint32_t *ptrdata, uint16_t cap)
{
	uint8_t nextpoint = 0;
	uint32_t next = 0x100, num = 0;
	uint16_t offset = 0, cap_value = 0;
	int ret_result = 0;

	spec_num = 0;
	nextpoint = (uint8_t)(*(ptrdata + PCI_CAP_START/4));
	if (nextpoint == 0xff) {
		printf("PCI cap offset:%x is 0xff, addr:%p ptrdata:%x, return 2\n",
			PCI_CAP_START, ptrdata, *ptrdata);
		return 2;
	}

	cap_value = (uint16_t)(*(ptrdata + next/4));
	offset = (uint16_t)(*(ptrdata + next/4) >> 20);
	if ((offset == 0) | (offset == 0xfff))
		return 0;
	if (cap_value == cap) {
		spec_offset[spec_num] = next;
		spec_num++;
		ret_result = EXP_CAP;
	}

	while (1) {
		num++;
		cap_value = (uint16_t)(*(ptrdata + offset/4));
		if (cap_value == cap) {
			spec_offset[spec_num] = offset;
			spec_num++;
			ret_result = EXP_CAP;
		}
		offset = (uint16_t)(*(ptrdata + offset/4) >> 20);
		if (offset == 0)
			break;
		/* Same cap with cap_id should not more than 15 */
		if (spec_num > 15)
			break;
		/* avoid offset is wrong and in infinite loop set the max loop 30 */
		if (num > 30)
			break;
	}

	return ret_result;
}

int show_pcie_spec_reg(uint32_t offset, uint32_t size, int show, int cap_id)
{
	uint32_t reg_offset = 0, get_size = 0xffffffff, left_off = 0;

	if (size != 32) {
		get_size = get_size >> size;
		get_size = get_size << size;
		get_size = ~get_size;
	}

	reg_offset = spec_offset[cap_id] + offset;
	reg_value = (uint32_t)(*(reg_data + reg_offset/4));
	left_off = reg_offset % 4;
	if (left_off != 0) {
		//printf("(left:%dbyte)", left_off);
		reg_value = reg_value >> (left_off * 8);
	}
	reg_value = reg_value & get_size;
	if (((check_list >> 7) & 0x1) == 1) {
		*(reg_data + reg_offset/4) = check_value << (left_off * 8);
		printf(" Reg_offset:%x, size:%dbit, reg_value:%x->0x%x addr:%p",
			reg_offset, size, reg_value,
			(uint32_t)(((*(reg_data + reg_offset/4) >> (left_off * 8))
				& get_size)),
			reg_data + reg_offset/4 + reg_offset%4);
	} else if (show)
		printf(" Reg_offset:%x, size:%dbit, reg_value:%x.",
			reg_offset, size, reg_value);

	return 0;
}

int verify_pcie_reg(uint32_t val)
{
	if (reg_value == val)
		return 1;
	else
		return 0;
}

int contain_pcie_reg(uint32_t val)
{
	uint32_t compare_value;

	compare_value = reg_value & val;
	if (compare_value == val)
		return 0;
	else
		return 1;
}

int check_pcie_register(uint16_t cap, uint32_t offset, uint32_t size)
{
	int i = 0, vendor = 0, dvsec_id = 0;

	for (i = 0; i < spec_num; i++) {
		if (i == 0)
			printf("Find cap %04x PCIe %02x:%02x.%x DEV:%04x base_offset:%03x.",
				cap, sbus, sdev, sfunc, dev_id, spec_offset[i]);
		else
			printf("                                     base_offset:%x.",
				spec_offset[i]);

		if (((check_list >> 4) & 0x1) == 1) {
			/* Check vendor ID offset 4bytes, size 16bit */
			show_pcie_spec_reg((uint32_t)4, (uint32_t)16, 0, i);
			if (verify_pcie_reg(CXL_VENDOR) | verify_pcie_reg(CXL_1_1_VENDOR)) {
				vendor = reg_value;
				/* Check DVSEC ID in offset 8 bytes with size 16bit */
				show_pcie_spec_reg((uint32_t)8, (uint32_t)16, 0, i);
				dvsec_id = reg_value;
				printf("DVSEC_vendor:%x. DVSEC_ID:%x.", vendor, dvsec_id);

				if ( dvsec_id == 0) {
					/* CXL: DVSEC ID 0 upper 4bits of the CXL length should be 3, len:0x38 */
					show_pcie_spec_reg((uint32_t)7, (uint32_t)4, 0, i);
					if (verify_pcie_reg(3)) {
						printf("<CXL PCI> ");
						is_cxl = 1;
					}
				}
			} else
				printf("Not CXL vendor:0x%x, actual vendor:%x.",
					CXL_VENDOR, vendor);
		}
		enum_num++;
		show_pcie_spec_reg(offset, size, 1, i);
		if (((check_list >> 5) & 0x1) == 1) {
			if (verify_pcie_reg(check_value))
				printf("Match as expected.");
			else {
				printf("reg_value:%x is not equal to check_value:%x.",
					reg_value, check_value);
				if (((check_list >> 4) & 0x1) == 1) {
					if (is_cxl == 1)
						err_num++;
				} else
					err_num++;
			}
		}

		if (((check_list >> 6) & 0x1) == 1) {
			if (contain_pcie_reg(check_value)) {
				printf("reg_value:%x is not included by check_value:%x.",
					reg_value, check_value);
				if (((check_list >> 4) & 0x1) == 1) {
					if (is_cxl == 1)
						err_num++;
				} else
					err_num++;
			} else
				printf("Include as expected.");
		}
		printf("\n");
	}

	return 0;
}

int find_pcie_reg(uint16_t cap, uint32_t offset, uint32_t size)
{
	uint32_t addr = 0, ptr_content = 0xffffffff;
	uint32_t *ptrdata = malloc(sizeof(unsigned long) * 4096);
	uint32_t bus, dev, func;
	int fd, result = 0;

	printf("PCIe specific register-> cap:0x%04x, offset:0x%x, size:%dbit:\n",
		cap, offset, size);

	fd = open("/dev/mem", O_RDWR);
	if (fd < 0) {
		printf("open /dev/mem failed!\n");
		return -1;
	}

	ptrdata = &ptr_content;
	for (bus = 0; bus < MAX_BUS; ++bus) {
		for (dev = 0; dev < MAX_DEV; ++dev) {
			for (func = 0; func < MAX_FUN; ++func) {
				addr = BASE_ADDR | (bus << 20) | (dev << 15) | (func << 12);
				ptrdata = mmap(NULL, LEN_SIZE, PROT_READ | PROT_WRITE,
							MAP_SHARED, fd, addr);
				/* If this bus:fun.dev is all FF will break and check next */
				if (ptrdata == (void *)-1) {
					munmap(ptrdata, LEN_SIZE);
					break;
				}

				if ((*ptrdata != 0xffffffff) && (*ptrdata != 0)) {
					result = specific_pcie_cap(ptrdata, cap);
					if (result == 4) {
						sbus = bus;
						sdev = dev;
						sfunc = func;
						reg_data = ptrdata;
						dev_id = *(ptrdata) >> 16;
						is_cxl = 0;
						check_pcie_register(cap, offset, size);
					} else if (result == 2) {
						/* This PCIe ended with unknow CAP ff so mark it */
						printf("%02x:%02x.%x debug:'pcie_check a %x %x %x'\n",
								bus, dev, func, bus, dev, func);
						munmap(ptrdata, LEN_SIZE);
						close(fd);
						return 2;
					}
				}
				munmap(ptrdata, LEN_SIZE);
			}
		}
	}
	close(fd);
	return 0;
}

int specific_pcie_check(uint16_t cap, uint32_t offset, uint32_t size)
{
	uint32_t addr = 0, ptr_content = 0xffffffff;
	uint32_t *ptrdata = malloc(sizeof(unsigned long) * 4096);
	int fd, result = 0;
	is_cxl = 0;

	printf("PCIe %x:%x.%x: cap:0x%04x, offset:0x%x, size:%dbit:\n",
		sbus, sdev, sfunc, cap, offset, size);

	fd = open("/dev/mem", O_RDWR);
	if (fd < 0) {
		printf("open /dev/mem failed!\n");
		return -1;
	}

	ptrdata = &ptr_content;
	addr = BASE_ADDR | (sbus << 20) | (sdev << 15) | (sfunc << 12);
	ptrdata = mmap(NULL, LEN_SIZE, PROT_READ | PROT_WRITE,
					MAP_SHARED, fd, addr);
	if (ptrdata == (void *)-1) {
		printf("mmap failed\n");
		munmap(ptrdata, LEN_SIZE);
		close(fd);
		return 2;
	}
	if ((*ptrdata != 0xffffffff) && (*ptrdata != 0)) {
		result = specific_pcie_cap(ptrdata, cap);
		if (result == 4) {
			reg_data = ptrdata;
			check_pcie_register(cap, offset, size);
		} else {
			printf("Could not find cap:%x for %x:%x.%x\n",
				cap, sbus, sdev, sfunc);
			munmap(ptrdata, LEN_SIZE);
			close(fd);
			return 1;
		}
	}
	munmap(ptrdata, LEN_SIZE);

	close(fd);
	return 0;
}

int main(int argc, char *argv[])
{
	char parm;
	uint32_t bus, dev, func, offset, size;
	uint16_t cap;

	printf("Remove CONFIG_IO_STRICT_DEVMEM in kconfig when all result 0.\n");
	if (argc == 2) {
		if (sscanf(argv[1], "%c", &parm) != 1) {
			printf("Invalid parm:%c\n", parm);
			usage();
		}
		printf("1 parameters: parm=%c\n", parm);
		find_bar();

		switch (parm) {
		case 'a':
			check_list = (check_list | 0x7);
			break;
		case 's': // speed
			check_list = (check_list | 0x1);
			break;
		case 'x': // pci binary
			check_list = (check_list | 0x2);
			break;
		case 'i': // only check pci capability
			check_list = (check_list | 0x8);
			break;
		case 'e': // only check pcie capability
			check_list = (check_list | 0x4);
			break;
		case 'n':
			check_list = 0;
			break;
		case 'h':
			usage();
			break;
		default:
			usage();
			break;
		}
		scan_pci();
	}  else if ((argc == 4) | (argc == 5) | (argc == 6) | (argc == 9)) {
		if (sscanf(argv[1], "%c", &parm) != 1) {
			printf("Invalid parm:%c\n", parm);
			usage();
		}
		find_bar();
		switch (parm) {
		case 'i':
			is_pcie = 0;
			break;
		case 'I':
			is_pcie = 0;
			check_list = (check_list | 0x2);
			break;
		case 'e':
			is_pcie = 1;
			break;
		case 'a':
			check_list = (check_list | 0x7);
			is_pcie = 1;
			break;
		case 'c':
			is_pcie = 1;
			check_list = (check_list | 0x8);
			break;
		case 'x':
			is_pcie = 1;
			check_list = (check_list | 0x10); // only for CXL PCIe check
			break;
		case 'X':
			is_pcie = 1;
			check_list = (check_list | 0x10);
			check_list = (check_list | 0x40); // contain matched bit
			break;
		case 'v':
			is_pcie = 1;
			check_list = (check_list | 0x8);
			check_list = (check_list | 0x20);  // specific register should same
			break;
		case 'V':
			is_pcie = 1;
			check_list = (check_list | 0x8);
			check_list = (check_list | 0x40);
			break;
		case 'w':
			is_pcie = 1;
			check_list = (check_list | 0x8);
			check_list = (check_list | 0x80);
			break;
		default:
			usage();
			break;
		}

		if (((check_list >> 3) & 0x1) == 1) {
			if (argc == 4)
				usage();
			if (sscanf(argv[2], "%hx", &cap) != 1) {
				printf("Invalid cap:%x", cap);
				usage();
			}
			if (sscanf(argv[3], "%x", &offset) != 1) {
				printf("Invalid offset:%x", offset);
				usage();
			}
			if (sscanf(argv[4], "%d", &size) != 1) {
				printf("Invalid size:%d", size);
				usage();
			}
			if (argc == 5) {
				find_pcie_reg(cap, offset, size);
				if (enum_num == 0) {
					printf("No cap:0x%x PCI/PCIe found\n", cap);
					err_num = 1;
				}
				return err_num;
			} else if (argc == 6) {
				if (sscanf(argv[5], "%x", &check_value) != 1) {
					printf("Invalid check_value:%x", check_value);
					usage();
				}
				printf("Value:%x\n", check_value);
				find_pcie_reg(cap, offset, size);
				if (enum_num == 0) {
					printf("No cap:0x%x PCI/PCIe found\n", cap);
					err_num = 1;
				}
				return err_num;
			} else if (argc == 9) {
				if (sscanf(argv[5], "%x", &check_value) != 1) {
					printf("Invalid check_value:%x", check_value);
					usage();
				}
				printf("Value:%x\n", check_value);
				if (sscanf(argv[6], "%x", &sbus) != 1) {
					printf("Invalid check_value:%x", sbus);
					usage();
				}
				if (sscanf(argv[7], "%x", &sdev) != 1) {
					printf("Invalid check_value:%x", sdev);
					usage();
				}
				if (sscanf(argv[8], "%x", &sfunc) != 1) {
					printf("Invalid check_value:%x", sfunc);
					usage();
				}
				return specific_pcie_check(cap, offset, size);
			}
			usage();
		}

		if (((check_list >> 4) & 0x1) == 1) {
			if (sscanf(argv[2], "%x", &offset) != 1) {
				printf("Invalid offset:%x", offset);
				usage();
			}
			if (sscanf(argv[3], "%d", &size) != 1) {
				printf("Invalid size:%d", size);
				usage();
			}
			if (argc == 4) {
				find_pcie_reg(DVSEC_CAP, offset, size);
				return 0;
			} else if (argc == 5) {
				if (sscanf(argv[4], "%x", &check_value) != 1) {
					printf("Invalid check_value:%x", check_value);
					usage();
				}
				printf("check_value:%x\n", check_value);
				if (((check_list >> 6) & 1) == 0)
					check_list = (check_list | 0x20);

				find_pcie_reg(DVSEC_CAP, offset, size);
				if (enum_num == 0) {
					printf("No CXL with cap:0x%x PCI/PCIe found\n", DVSEC_CAP);
					err_num = 1;
				}
				return err_num;
			}
			usage();
		}

		if (sscanf(argv[2], "%x", &bus) != 1) {
			printf("Invalid bus:%x", bus);
			usage();
		}

		if (sscanf(argv[3], "%x", &dev) != 1) {
			printf("Invalid dev:%x", dev);
			usage();
		}
		if (argc == 5) {
			if (sscanf(argv[4], "%x", &func) != 1) {
				printf("Invalid func:%x", func);
				usage();
			}
		} else {
			printf("No useful input func, will scan all func\n");
			for (func = 0; func < MAX_FUN; ++func)
				pci_show(bus, dev, func);
			return 0;
		}
		printf("parm:%c bus:dev.func: %02x:%02x.%x\n", parm, bus, dev, func);

		pci_show(bus, dev, func);
	} else {
		find_bar();
		usage();
	}

	return 0;
}
