<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Dec 28 20:54:31 2019" VIVADOVERSION="2016.4">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="design_main_project" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="External_Ports_NC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_debouncer_wrapper_0" PORT="X"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="External_Ports_L1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_debouncer_wrapper_1" PORT="X"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="External_Ports_L2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_debouncer_wrapper_2" PORT="X"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="design_debouncer_wrapper_0" PORT="FCLK"/>
        <CONNECTION INSTANCE="design_debouncer_wrapper_1" PORT="FCLK"/>
        <CONNECTION INSTANCE="design_debouncer_wrapper_2" PORT="FCLK"/>
        <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkin"/>
        <CONNECTION INSTANCE="seg7display_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="External_Ports_EN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dff_A00" PORT="en"/>
        <CONNECTION INSTANCE="dff_A21" PORT="en"/>
        <CONNECTION INSTANCE="dff_A10" PORT="en"/>
        <CONNECTION INSTANCE="dff_A22" PORT="en"/>
        <CONNECTION INSTANCE="dff_A11" PORT="en"/>
        <CONNECTION INSTANCE="dff_A20" PORT="en"/>
        <CONNECTION INSTANCE="dff_A01" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RESET" SIGIS="undef" SIGNAME="External_Ports_RESET">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dff_A00" PORT="reset"/>
        <CONNECTION INSTANCE="dff_A10" PORT="reset"/>
        <CONNECTION INSTANCE="dff_A20" PORT="reset"/>
        <CONNECTION INSTANCE="dff_A21" PORT="reset"/>
        <CONNECTION INSTANCE="dff_A22" PORT="reset"/>
        <CONNECTION INSTANCE="dff_A11" PORT="reset"/>
        <CONNECTION INSTANCE="dff_A01" PORT="reset"/>
        <CONNECTION INSTANCE="xup_or2_1" PORT="b"/>
        <CONNECTION INSTANCE="counter_NC" PORT="clr"/>
        <CONNECTION INSTANCE="counters_L2" PORT="clr"/>
        <CONNECTION INSTANCE="xup_or2_LR2" PORT="b"/>
        <CONNECTION INSTANCE="xup_or2_LR1" PORT="b"/>
        <CONNECTION INSTANCE="seg7display_0" PORT="reset"/>
        <CONNECTION INSTANCE="counters_0" PORT="clr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SEL" SIGIS="undef" SIGNAME="External_Ports_SEL">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_2_to_1_mux_vector_0" PORT="sel"/>
        <CONNECTION INSTANCE="xup_2_to_1_mux_vector_1" PORT="sel"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="6" NAME="seg" RIGHT="0" SIGIS="undef" SIGNAME="seg7display_0_a_to_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7display_0" PORT="a_to_g"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="an" RIGHT="0" SIGIS="undef" SIGNAME="seg7display_0_an_l">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7display_0" PORT="an_l"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dp" SIGIS="undef" SIGNAME="seg7display_0_dp_l">
      <CONNECTIONS>
        <CONNECTION INSTANCE="seg7display_0" PORT="dp_l"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SLOW" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CSR1" SIGIS="undef" SIGNAME="xup_or5_0_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or5_0" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CSR2" SIGIS="undef" SIGNAME="xup_or4_0_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or4_0" PORT="y"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/concat_CR1" HWVERSION="2.1" INSTANCE="concat_CR1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="4"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xlconcat_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="xup_and2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="xup_or3_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="concat_CR1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_CR2_and_CR1" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/concat_CR2" HWVERSION="2.1" INSTANCE="concat_CR2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="4"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="xup_and2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="dff_A22_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A22" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="concat_CR2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_CR2_and_CR1" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/concat_CR2_and_CR1" HWVERSION="2.1" INSTANCE="concat_CR2_and_CR1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="8"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xlconcat_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="concat_CR1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_CR1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="concat_CR2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_CR2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="concat_CR2_and_CR1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_vector_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/counter_NC" HWVERSION="1.0" INSTANCE="counter_NC" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="counters" VLNV="xilinx.com:XUP:counters:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="COUNT_SIZE" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_counters_0_1"/>
        <PARAMETER NAME="TYPE" VALUE="2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_or2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clr" SIGIS="undef" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="bcd_count" RIGHT="0" SIGIS="undef" SIGNAME="counter_NC_bcd_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_vector_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/counters_0" HWVERSION="1.0" INSTANCE="counters_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="counters" VLNV="xilinx.com:XUP:counters:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="COUNT_SIZE" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_counters_0_2"/>
        <PARAMETER NAME="TYPE" VALUE="2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_or2_LR1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_LR1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clr" SIGIS="undef" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="bcd_count" RIGHT="0" SIGIS="undef" SIGNAME="counters_0_bcd_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_vector_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/counters_L2" HWVERSION="1.0" INSTANCE="counters_L2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="counters" VLNV="xilinx.com:XUP:counters:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="COUNT_SIZE" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_counters_0_0"/>
        <PARAMETER NAME="TYPE" VALUE="2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_or2_LR2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_LR2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clr" SIGIS="undef" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="bcd_count" RIGHT="0" SIGIS="undef" SIGNAME="counters_L2_bcd_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_vector_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/design_A00_wrapper_0" HWVERSION="1.0" INSTANCE="design_A00_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_A00_wrapper" VLNV="xilinx.com:user:design_A00_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_design_A00_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A00" SIGIS="undef" SIGNAME="dff_A00_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A00" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A01" SIGIS="undef" SIGNAME="dff_A01_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A01" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A10" SIGIS="undef" SIGNAME="dff_A10_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A10" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A11" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="design_debouncer_wrapper_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="design_debouncer_wrapper_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="design_debouncer_wrapper_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_00" SIGIS="undef" SIGNAME="design_A00_wrapper_0_O_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A00" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/design_A01_wrapper_0" HWVERSION="1.0" INSTANCE="design_A01_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_A01_wrapper" VLNV="xilinx.com:user:design_A01_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_design_A01_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A01" SIGIS="undef" SIGNAME="dff_A01_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A01" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A11" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="design_debouncer_wrapper_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="design_debouncer_wrapper_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="design_debouncer_wrapper_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_01" SIGIS="undef" SIGNAME="design_A01_wrapper_0_O_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A01" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/design_A10_wrapper_0" HWVERSION="1.0" INSTANCE="design_A10_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_A10_wrapper" VLNV="xilinx.com:user:design_A10_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_design_A10_wrapper_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A01" SIGIS="undef" SIGNAME="dff_A01_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A01" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A10" SIGIS="undef" SIGNAME="dff_A10_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A10" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A11" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A20" SIGIS="undef" SIGNAME="dff_A20_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A20" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A21" SIGIS="undef" SIGNAME="dff_A21_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A21" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="design_debouncer_wrapper_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="design_debouncer_wrapper_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="design_debouncer_wrapper_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_10" SIGIS="undef" SIGNAME="design_A10_wrapper_0_O_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A10" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/design_A11_wrapper_0" HWVERSION="1.0" INSTANCE="design_A11_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_A11_wrapper" VLNV="xilinx.com:user:design_A11_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_design_A11_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A01" SIGIS="undef" SIGNAME="dff_A01_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A01" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A11" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A21" SIGIS="undef" SIGNAME="dff_A21_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A21" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A22" SIGIS="undef" SIGNAME="dff_A22_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A22" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="design_debouncer_wrapper_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="design_debouncer_wrapper_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="design_debouncer_wrapper_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_11" SIGIS="undef" SIGNAME="design_A11_wrapper_0_O_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/design_A20_wrapper_0" HWVERSION="1.0" INSTANCE="design_A20_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_A20_wrapper" VLNV="xilinx.com:user:design_A20_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_design_A20_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A10" SIGIS="undef" SIGNAME="dff_A10_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A10" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A11" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A20" SIGIS="undef" SIGNAME="dff_A20_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A20" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A21" SIGIS="undef" SIGNAME="dff_A21_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A21" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="design_debouncer_wrapper_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="design_debouncer_wrapper_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="design_debouncer_wrapper_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_20" SIGIS="undef" SIGNAME="design_A20_wrapper_0_O_20">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A20" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/design_A22_wrapper_0" HWVERSION="1.0" INSTANCE="design_A22_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_A22_wrapper" VLNV="xilinx.com:user:design_A22_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_design_A22_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A21" SIGIS="undef" SIGNAME="dff_A21_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A21" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A22" SIGIS="undef" SIGNAME="dff_A22_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A22" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="design_debouncer_wrapper_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="design_debouncer_wrapper_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="design_debouncer_wrapper_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_22" SIGIS="undef" SIGNAME="design_A22_wrapper_0_O_22">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A22" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/design_debouncer_wrapper_0" HWVERSION="1.0" INSTANCE="design_debouncer_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_debouncer_wrapper" VLNV="xilinx.com:user:design_debouncer_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_design_debouncer_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="FCLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLK" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="X" SIGIS="undef" SIGNAME="External_Ports_NC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="NC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="X0" SIGIS="undef" SIGNAME="design_debouncer_wrapper_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A00_wrapper_0" PORT="NC"/>
            <CONNECTION INSTANCE="design_A10_wrapper_0" PORT="NC"/>
            <CONNECTION INSTANCE="design_A20_wrapper_0" PORT="NC"/>
            <CONNECTION INSTANCE="design_A22_wrapper_0" PORT="NC"/>
            <CONNECTION INSTANCE="design_A11_wrapper_0" PORT="NC"/>
            <CONNECTION INSTANCE="design_A01_wrapper_0" PORT="NC"/>
            <CONNECTION INSTANCE="xup_or2_1" PORT="a"/>
            <CONNECTION INSTANCE="design_yeni_wrapper_0" PORT="NC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/design_debouncer_wrapper_1" HWVERSION="1.0" INSTANCE="design_debouncer_wrapper_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_debouncer_wrapper" VLNV="xilinx.com:user:design_debouncer_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_design_debouncer_wrapper_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="FCLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLK" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="X" SIGIS="undef" SIGNAME="External_Ports_L1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="L1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="X0" SIGIS="undef" SIGNAME="design_debouncer_wrapper_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A00_wrapper_0" PORT="L1"/>
            <CONNECTION INSTANCE="design_A10_wrapper_0" PORT="L1"/>
            <CONNECTION INSTANCE="design_A20_wrapper_0" PORT="L1"/>
            <CONNECTION INSTANCE="design_A22_wrapper_0" PORT="L1"/>
            <CONNECTION INSTANCE="design_A11_wrapper_0" PORT="L1"/>
            <CONNECTION INSTANCE="design_A01_wrapper_0" PORT="L1"/>
            <CONNECTION INSTANCE="design_yeni_wrapper_0" PORT="L1"/>
            <CONNECTION INSTANCE="xup_and2_2" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/design_debouncer_wrapper_2" HWVERSION="1.0" INSTANCE="design_debouncer_wrapper_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_debouncer_wrapper" VLNV="xilinx.com:user:design_debouncer_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_design_debouncer_wrapper_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="FCLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLK" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="X" SIGIS="undef" SIGNAME="External_Ports_L2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="L2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="X0" SIGIS="undef" SIGNAME="design_debouncer_wrapper_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A00_wrapper_0" PORT="L2"/>
            <CONNECTION INSTANCE="design_A10_wrapper_0" PORT="L2"/>
            <CONNECTION INSTANCE="design_A20_wrapper_0" PORT="L2"/>
            <CONNECTION INSTANCE="design_A22_wrapper_0" PORT="L2"/>
            <CONNECTION INSTANCE="design_A11_wrapper_0" PORT="L2"/>
            <CONNECTION INSTANCE="design_A01_wrapper_0" PORT="L2"/>
            <CONNECTION INSTANCE="design_yeni_wrapper_0" PORT="L2"/>
            <CONNECTION INSTANCE="xup_and2_3" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/design_yeni_wrapper_0" HWVERSION="1.0" INSTANCE="design_yeni_wrapper_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="design_yeni_wrapper" VLNV="xilinx.com:user:design_yeni_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_design_yeni_wrapper_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="A11" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A20" SIGIS="undef" SIGNAME="dff_A20_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A20" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A21" SIGIS="undef" SIGNAME="dff_A21_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A21" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="A22" SIGIS="undef" SIGNAME="dff_A22_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A22" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L1" SIGIS="undef" SIGNAME="design_debouncer_wrapper_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="L2" SIGIS="undef" SIGNAME="design_debouncer_wrapper_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="NC" SIGIS="undef" SIGNAME="design_debouncer_wrapper_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_A21" SIGIS="undef" SIGNAME="design_yeni_wrapper_0_out_A21">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A21" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dff_A00" HWVERSION="1.0" INSTANCE="dff_A00" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_dff_en_reset_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="design_A00_wrapper_0_O_00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A00_wrapper_0" PORT="O_00"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="dff_A00_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A00_wrapper_0" PORT="A00"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dff_A01" HWVERSION="1.0" INSTANCE="dff_A01" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_dff_A20_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="design_A01_wrapper_0_O_01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A01_wrapper_0" PORT="O_01"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="dff_A01_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A00_wrapper_0" PORT="A01"/>
            <CONNECTION INSTANCE="design_A10_wrapper_0" PORT="A01"/>
            <CONNECTION INSTANCE="design_A11_wrapper_0" PORT="A01"/>
            <CONNECTION INSTANCE="design_A01_wrapper_0" PORT="A01"/>
            <CONNECTION INSTANCE="xup_or3_0" PORT="c"/>
            <CONNECTION INSTANCE="xup_or4_0" PORT="d"/>
            <CONNECTION INSTANCE="xup_or4_1" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dff_A10" HWVERSION="1.0" INSTANCE="dff_A10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_dff_A00_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="design_A10_wrapper_0_O_10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A10_wrapper_0" PORT="O_10"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="dff_A10_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A00_wrapper_0" PORT="A10"/>
            <CONNECTION INSTANCE="design_A10_wrapper_0" PORT="A10"/>
            <CONNECTION INSTANCE="design_A20_wrapper_0" PORT="A10"/>
            <CONNECTION INSTANCE="xup_or2_0" PORT="a"/>
            <CONNECTION INSTANCE="xup_or5_0" PORT="a"/>
            <CONNECTION INSTANCE="xup_or5_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dff_A11" HWVERSION="1.0" INSTANCE="dff_A11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_dff_A20_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="design_A11_wrapper_0_O_11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A11_wrapper_0" PORT="O_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A00_wrapper_0" PORT="A11"/>
            <CONNECTION INSTANCE="design_A10_wrapper_0" PORT="A11"/>
            <CONNECTION INSTANCE="design_A20_wrapper_0" PORT="A11"/>
            <CONNECTION INSTANCE="design_A11_wrapper_0" PORT="A11"/>
            <CONNECTION INSTANCE="design_A01_wrapper_0" PORT="A11"/>
            <CONNECTION INSTANCE="xup_or3_0" PORT="b"/>
            <CONNECTION INSTANCE="xup_or2_0" PORT="b"/>
            <CONNECTION INSTANCE="design_yeni_wrapper_0" PORT="A11"/>
            <CONNECTION INSTANCE="xup_or5_0" PORT="b"/>
            <CONNECTION INSTANCE="xup_or4_0" PORT="b"/>
            <CONNECTION INSTANCE="xup_or5_1" PORT="e"/>
            <CONNECTION INSTANCE="xup_or4_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dff_A20" HWVERSION="1.0" INSTANCE="dff_A20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_dff_A10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="design_A20_wrapper_0_O_20">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A20_wrapper_0" PORT="O_20"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="dff_A20_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A10_wrapper_0" PORT="A20"/>
            <CONNECTION INSTANCE="design_A20_wrapper_0" PORT="A20"/>
            <CONNECTION INSTANCE="xup_or3_1" PORT="a"/>
            <CONNECTION INSTANCE="design_yeni_wrapper_0" PORT="A20"/>
            <CONNECTION INSTANCE="xup_or5_0" PORT="c"/>
            <CONNECTION INSTANCE="xup_or5_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dff_A21" HWVERSION="1.0" INSTANCE="dff_A21" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_dff_A20_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="design_yeni_wrapper_0_out_A21">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_yeni_wrapper_0" PORT="out_A21"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="dff_A21_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A10_wrapper_0" PORT="A21"/>
            <CONNECTION INSTANCE="design_A20_wrapper_0" PORT="A21"/>
            <CONNECTION INSTANCE="design_A22_wrapper_0" PORT="A21"/>
            <CONNECTION INSTANCE="design_A11_wrapper_0" PORT="A21"/>
            <CONNECTION INSTANCE="xup_or3_0" PORT="a"/>
            <CONNECTION INSTANCE="xup_or3_1" PORT="b"/>
            <CONNECTION INSTANCE="design_yeni_wrapper_0" PORT="A21"/>
            <CONNECTION INSTANCE="xup_or5_0" PORT="e"/>
            <CONNECTION INSTANCE="xup_or4_0" PORT="a"/>
            <CONNECTION INSTANCE="xup_or5_1" PORT="a"/>
            <CONNECTION INSTANCE="xup_or4_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dff_A22" HWVERSION="1.0" INSTANCE="dff_A22" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_dff_en_reset" VLNV="xilinx.com:XUP:xup_dff_en_reset:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_dff_A20_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="design_A22_wrapper_0_O_22">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A22_wrapper_0" PORT="O_22"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_clk_divider_0" PORT="clkout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="q" SIGIS="undef" SIGNAME="dff_A22_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_A22_wrapper_0" PORT="A22"/>
            <CONNECTION INSTANCE="design_A11_wrapper_0" PORT="A22"/>
            <CONNECTION INSTANCE="concat_CR2" PORT="In1"/>
            <CONNECTION INSTANCE="xup_or3_1" PORT="c"/>
            <CONNECTION INSTANCE="xup_inv_1" PORT="a"/>
            <CONNECTION INSTANCE="design_yeni_wrapper_0" PORT="A22"/>
            <CONNECTION INSTANCE="xup_or5_0" PORT="d"/>
            <CONNECTION INSTANCE="xup_or4_0" PORT="c"/>
            <CONNECTION INSTANCE="xup_or5_1" PORT="d"/>
            <CONNECTION INSTANCE="xup_or4_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/seg7display_0" HWVERSION="1.0" INSTANCE="seg7display_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="seg7display" VLNV="xilinx.com:XUP:seg7display:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="MODULES" VALUE="1"/>
        <PARAMETER NAME="DP_0" VALUE="1"/>
        <PARAMETER NAME="DP_1" VALUE="1"/>
        <PARAMETER NAME="DP_2" VALUE="1"/>
        <PARAMETER NAME="DP_3" VALUE="1"/>
        <PARAMETER NAME="DP_4" VALUE="1"/>
        <PARAMETER NAME="DP_5" VALUE="1"/>
        <PARAMETER NAME="DP_6" VALUE="1"/>
        <PARAMETER NAME="DP_7" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_seg7display_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="x_l" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="a_to_g" RIGHT="0" SIGIS="undef" SIGNAME="seg7display_0_a_to_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="an_l" RIGHT="0" SIGIS="undef" SIGNAME="seg7display_0_an_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="an"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dp_l" SIGIS="undef" SIGNAME="seg7display_0_dp_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="16"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xlconcat_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="xup_2_to_1_mux_vector_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_vector_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="xup_2_to_1_mux_vector_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_2_to_1_mux_vector_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="seg7display_0" PORT="x_l"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_CR2" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_CR2" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_2" HWVERSION="1.1" INSTANCE="xlconstant_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_CR1" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconstant_3" HWVERSION="1.1" INSTANCE="xlconstant_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xlconstant_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_CR1" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_2_to_1_mux_vector_0" HWVERSION="1.0" INSTANCE="xup_2_to_1_mux_vector_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_2_to_1_mux_vector" VLNV="xilinx.com:XUP:xup_2_to_1_mux_vector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="8"/>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_2_to_1_mux_vector_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="counters_0_bcd_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counters_0" PORT="bcd_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="counter_NC_bcd_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_NC" PORT="bcd_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="External_Ports_SEL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="xup_2_to_1_mux_vector_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_2_to_1_mux_vector_1" HWVERSION="1.0" INSTANCE="xup_2_to_1_mux_vector_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_2_to_1_mux_vector" VLNV="xilinx.com:XUP:xup_2_to_1_mux_vector:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="8"/>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_2_to_1_mux_vector_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="counters_L2_bcd_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counters_L2" PORT="bcd_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="concat_CR2_and_CR1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_CR2_and_CR1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="External_Ports_SEL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="y" RIGHT="0" SIGIS="undef" SIGNAME="xup_2_to_1_mux_vector_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_0" HWVERSION="1.0" INSTANCE="xup_and2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_and2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_or2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_CR1" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_1" HWVERSION="1.0" INSTANCE="xup_and2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_and2_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_or3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_CR2" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_2" HWVERSION="1.0" INSTANCE="xup_and2_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_and2_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_or5_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or5_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="design_debouncer_wrapper_1_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_1" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_LR1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_and2_3" HWVERSION="1.0" INSTANCE="xup_and2_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and2" VLNV="xilinx.com:XUP:xup_and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_and2_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="design_debouncer_wrapper_2_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_2" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="xup_or4_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or4_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_and2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or2_LR2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_clk_divider_0" HWVERSION="1.0" INSTANCE="xup_clk_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_clk_divider" VLNV="xilinx.com:XUP:xup_clk_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SIZE" VALUE="200000000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_clk_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clkin" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clkout" SIGIS="undef" SIGNAME="xup_clk_divider_0_clkout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_2" PORT="SCLK"/>
            <CONNECTION INSTANCE="design_debouncer_wrapper_1" PORT="SCLK"/>
            <CONNECTION INSTANCE="design_debouncer_wrapper_0" PORT="SCLK"/>
            <CONNECTION INSTANCE="dff_A21" PORT="clk"/>
            <CONNECTION INSTANCE="dff_A00" PORT="clk"/>
            <CONNECTION INSTANCE="dff_A10" PORT="clk"/>
            <CONNECTION INSTANCE="dff_A22" PORT="clk"/>
            <CONNECTION INSTANCE="dff_A20" PORT="clk"/>
            <CONNECTION INSTANCE="dff_A11" PORT="clk"/>
            <CONNECTION INSTANCE="dff_A01" PORT="clk"/>
            <CONNECTION INSTANCE="External_Ports" PORT="SLOW"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_inv_0" HWVERSION="1.0" INSTANCE="xup_inv_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_inv_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_or3_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_or3_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_inv_1" HWVERSION="1.0" INSTANCE="xup_inv_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:XUP:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_inv_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="dff_A22_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A22" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or2_0" HWVERSION="1.0" INSTANCE="xup_or2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_or2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="dff_A10_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A10" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or2_1" HWVERSION="1.0" INSTANCE="xup_or2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_or2_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="design_debouncer_wrapper_0_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_debouncer_wrapper_0" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_NC" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or2_LR1" HWVERSION="1.0" INSTANCE="xup_or2_LR1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_or2_LR2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_LR1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counters_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or2_LR2" HWVERSION="1.0" INSTANCE="xup_or2_LR2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or2" VLNV="xilinx.com:XUP:xup_or2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_or2_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xup_and2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_RESET">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESET"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or2_LR2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counters_L2" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or3_0" HWVERSION="1.0" INSTANCE="xup_or3_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_or3_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="dff_A21_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A21" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="dff_A01_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A01" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or3_1" HWVERSION="1.0" INSTANCE="xup_or3_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_or3_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="dff_A20_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A20" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="dff_A21_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A21" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="dff_A22_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A22" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concat_CR1" PORT="In1"/>
            <CONNECTION INSTANCE="xup_inv_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or4_0" HWVERSION="1.0" INSTANCE="xup_or4_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:XUP:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_or4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="dff_A21_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A21" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="dff_A22_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A22" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="dff_A01_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A01" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or4_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CSR2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or4_1" HWVERSION="1.0" INSTANCE="xup_or4_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:XUP:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_or4_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="dff_A21_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A21" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="dff_A22_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A22" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="dff_A01_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A01" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or4_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_3" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or5_0" HWVERSION="1.0" INSTANCE="xup_or5_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or5" VLNV="xilinx.com:XUP:xup_or5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_or5_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="dff_A10_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A10" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="dff_A20_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A20" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="dff_A22_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A22" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="dff_A21_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A21" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or5_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CSR1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xup_or5_1" HWVERSION="1.0" INSTANCE="xup_or5_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or5" VLNV="xilinx.com:XUP:xup_or5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_main_project_xup_or5_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="dff_A21_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A21" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="dff_A10_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A10" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="dff_A20_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A20" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="dff_A22_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A22" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="dff_A11_q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dff_A11" PORT="q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or5_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xup_and2_2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
