Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM (64x12),Chip Globals
FUNCTIONAL_OUTPUTS/Primitives,12,36,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/Primitives,50,0,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/Primitives,1,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/Primitives,19,15,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/Primitives,330,330,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/Primitives,22,15,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Primitives,558,528,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/Primitives,283,840,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/Primitives,56,54,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/Primitives,4,0,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/Primitives,0,0,12,12,0,1,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/Primitives,0,0,12,12,0,1,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/Primitives,0,0,12,12,0,1,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/Primitives,0,0,12,12,0,1,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/Primitives,0,0,12,12,0,1,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/Primitives,0,0,12,12,0,1,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/Primitives,132,0,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/Primitives,154,18,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/Primitives,2,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/Primitives,3,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/Primitives,488,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/Primitives,2,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/Primitives,2,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/Primitives,2,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/Primitives,129,96,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[0].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,2,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[1].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,2,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/Primitives,61,90,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/Primitives,4,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/Primitives,23,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/Primitives,74,96,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute/Primitives,2,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/Primitives,64,96,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_meie/Primitives,2,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_msie/Primitives,2,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_mtie/Primitives,2,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/Primitives,17,15,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/Primitives,22,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/Primitives,96,93,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/Primitives,64,96,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/Primitives,507,96,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/Primitives,4,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/Primitives,4,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/Primitives,65,0,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/Primitives,8,0,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/Primitives,9,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/Primitives,9,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/Primitives,2151,606,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/Primitives,1207,0,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/Primitives,40,0,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/Primitives,211,15,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/Primitives,776,642,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/Primitives,235,66,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/Primitives,149,0,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/Primitives,49,87,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/Primitives,29,45,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/Primitives,13,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/Primitives,17,15,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/Primitives,0,0,12,12,0,1,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/Primitives,2,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_irq_reg/Primitives,2,3,0,0,0,0,0
MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/Primitives,7,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/Primitives,51,0,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/Primitives,19,15,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/gen_apb.u_apb_initiator_0/Primitives,330,330,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/Primitives,22,15,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/gen_mtime.u_mtime_irq/Primitives,558,528,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/Primitives,283,840,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/Primitives,56,54,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/Primitives,4,0,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/Primitives,0,0,12,12,0,1,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/Primitives,0,0,12,12,0,1,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/Primitives,0,0,12,12,0,1,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/Primitives,0,0,12,12,0,1,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/Primitives,0,0,12,12,0,1,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/Primitives,0,0,12,12,0,1,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/Primitives,132,0,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/Primitives,154,18,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/Primitives,3,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/Primitives,488,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/Primitives,129,96,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[0].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[1].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/Primitives,61,90,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/Primitives,4,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/Primitives,23,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/Primitives,74,96,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/Primitives,64,96,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_meie/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_msie/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_mtie/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/Primitives,17,15,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/Primitives,22,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/Primitives,96,93,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/Primitives,64,96,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/Primitives,507,96,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/Primitives,4,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/Primitives,4,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/Primitives,65,0,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/Primitives,8,0,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/Primitives,9,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/Primitives,9,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/Primitives,2151,606,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/Primitives,1207,0,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/Primitives,40,0,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/Primitives,208,15,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/Primitives,762,642,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_hart_0/u_lsu_0/Primitives,243,66,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_subsys_interconnect_0/Primitives,144,0,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/Primitives,55,87,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/Primitives,29,45,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/Primitives,13,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/Primitives,17,15,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/Primitives,0,0,12,12,0,1,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_irq_reg/Primitives,2,3,0,0,0,0,0
MIV_RV32_B/MIV_RV32_CORE_B_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/Primitives,7,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/Primitives,51,0,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/Primitives,20,15,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/gen_apb.u_apb_initiator_0/Primitives,330,330,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/Primitives,19,15,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/gen_mtime.u_mtime_irq/Primitives,559,528,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/Primitives,283,840,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/Primitives,56,54,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/Primitives,4,0,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/Primitives,0,0,12,12,0,1,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/Primitives,0,0,12,12,0,1,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/Primitives,0,0,12,12,0,1,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/Primitives,0,0,12,12,0,1,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/Primitives,0,0,12,12,0,1,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/Primitives,0,0,12,12,0,1,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/Primitives,132,0,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/Primitives,154,18,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/Primitives,3,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/Primitives,488,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/Primitives,129,96,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[0].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[1].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/Primitives,61,90,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/Primitives,4,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/Primitives,23,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/Primitives,74,96,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/Primitives,64,96,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_meie/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_msie/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_mtie/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/Primitives,17,15,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/Primitives,22,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/Primitives,96,93,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/Primitives,64,96,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/Primitives,507,96,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/Primitives,4,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/Primitives,4,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/Primitives,65,0,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/Primitives,8,0,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/Primitives,9,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/Primitives,9,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/Primitives,2151,606,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/Primitives,1207,0,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/Primitives,40,0,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/Primitives,206,15,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/Primitives,776,642,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_hart_0/u_lsu_0/Primitives,244,66,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_subsys_interconnect_0/Primitives,146,0,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/Primitives,55,87,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/Primitives,30,45,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/Primitives,12,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/Primitives,18,15,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop[0].buff_data_gen_buff_loop[0].buff_data_0_0/Primitives,0,0,12,12,0,1,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_irq_reg/Primitives,2,3,0,0,0,0,0
MIV_RV32_C/MIV_RV32_CORE_C_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/Primitives,7,3,0,0,0,0,0
Primitives/Primitives,0,0,0,0,16,0,2
VOTER_EXT_RESETN/Primitives,1,3,0,0,0,0,0
VOTER_TIME_COUNT/Primitives,299,36,0,0,0,0,0
