{
  "design": {
    "design_info": {
      "boundary_crc": "0xF7986F78EB3698C4",
      "device": "xcvc1902-vsva2197-2MP-e-S",
      "gen_directory": "../../../../my_project.gen/sources_1/bd/vitis_design",
      "name": "vitis_design",
      "pfm_name": "xilinx.com:xd:xilinx_vck190_base_202410_1:202410.1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "CIPS_0": "",
      "cips_noc": "",
      "noc_ddr4": "",
      "noc_lpddr4": "",
      "ai_engine_0": "",
      "axi_intc_cascaded_1": "",
      "axi_intc_parent": "",
      "xlconcat_0": "",
      "clk_wizard_0": "",
      "psr_104mhz": "",
      "psr_156mhz": "",
      "psr_312mhz": "",
      "psr_78mhz": "",
      "psr_208mhz": "",
      "psr_416mhz": "",
      "psr_625mhz": "",
      "icn_ctrl_1": "",
      "icn_ctrl_2": "",
      "dummy_slave_0": "",
      "dummy_slave_1": "",
      "dummy_slave_2": "",
      "dummy_slave_3": "",
      "icn_ctrl_3": "",
      "icn_ctrl_4": "",
      "icn_ctrl_5": "",
      "xlconstant_0": ""
    },
    "interface_ports": {
      "ddr4_dimm1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "ddr4_dimm1_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "ddr4_dimm1_dqs_t",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "ddr4_dimm1_dqs_c",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ADR": {
            "physical_name": "ddr4_dimm1_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr4_dimm1_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "ddr4_dimm1_bg",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ACT_N": {
            "physical_name": "ddr4_dimm1_act_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "ddr4_dimm1_reset_n",
            "direction": "O"
          },
          "CK_T": {
            "physical_name": "ddr4_dimm1_ck_t",
            "direction": "O"
          },
          "CK_C": {
            "physical_name": "ddr4_dimm1_ck_c",
            "direction": "O"
          },
          "CKE": {
            "physical_name": "ddr4_dimm1_cke",
            "direction": "O"
          },
          "CS_N": {
            "physical_name": "ddr4_dimm1_cs_n",
            "direction": "O"
          },
          "DM_N": {
            "physical_name": "ddr4_dimm1_dm_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr4_dimm1_odt",
            "direction": "O"
          }
        }
      },
      "ddr4_dimm1_sma_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "ddr4_dimm1_sma_clk_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "ddr4_dimm1_sma_clk_clk_n",
            "direction": "I"
          }
        }
      },
      "ch0_lpddr4_c0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch0_lpddr4_c0_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch0_lpddr4_c0_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch0_lpddr4_c0_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch0_lpddr4_c0_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch0_lpddr4_c0_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch0_lpddr4_c0_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch0_lpddr4_c0_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CA_B": {
            "physical_name": "ch0_lpddr4_c0_ca_b",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch0_lpddr4_c0_cs_a",
            "direction": "O"
          },
          "CS_B": {
            "physical_name": "ch0_lpddr4_c0_cs_b",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch0_lpddr4_c0_ck_t_a",
            "direction": "O"
          },
          "CK_T_B": {
            "physical_name": "ch0_lpddr4_c0_ck_t_b",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch0_lpddr4_c0_ck_c_a",
            "direction": "O"
          },
          "CK_C_B": {
            "physical_name": "ch0_lpddr4_c0_ck_c_b",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch0_lpddr4_c0_cke_a",
            "direction": "O"
          },
          "CKE_B": {
            "physical_name": "ch0_lpddr4_c0_cke_b",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch0_lpddr4_c0_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch0_lpddr4_c0_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch0_lpddr4_c0_reset_n",
            "direction": "O"
          }
        }
      },
      "ch0_lpddr4_c1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch0_lpddr4_c1_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch0_lpddr4_c1_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch0_lpddr4_c1_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch0_lpddr4_c1_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch0_lpddr4_c1_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch0_lpddr4_c1_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch0_lpddr4_c1_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CA_B": {
            "physical_name": "ch0_lpddr4_c1_ca_b",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch0_lpddr4_c1_cs_a",
            "direction": "O"
          },
          "CS_B": {
            "physical_name": "ch0_lpddr4_c1_cs_b",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch0_lpddr4_c1_ck_t_a",
            "direction": "O"
          },
          "CK_T_B": {
            "physical_name": "ch0_lpddr4_c1_ck_t_b",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch0_lpddr4_c1_ck_c_a",
            "direction": "O"
          },
          "CK_C_B": {
            "physical_name": "ch0_lpddr4_c1_ck_c_b",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch0_lpddr4_c1_cke_a",
            "direction": "O"
          },
          "CKE_B": {
            "physical_name": "ch0_lpddr4_c1_cke_b",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch0_lpddr4_c1_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch0_lpddr4_c1_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch0_lpddr4_c1_reset_n",
            "direction": "O"
          }
        }
      },
      "ch1_lpddr4_c0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch1_lpddr4_c0_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch1_lpddr4_c0_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch1_lpddr4_c0_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch1_lpddr4_c0_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch1_lpddr4_c0_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch1_lpddr4_c0_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch1_lpddr4_c0_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CA_B": {
            "physical_name": "ch1_lpddr4_c0_ca_b",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch1_lpddr4_c0_cs_a",
            "direction": "O"
          },
          "CS_B": {
            "physical_name": "ch1_lpddr4_c0_cs_b",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch1_lpddr4_c0_ck_t_a",
            "direction": "O"
          },
          "CK_T_B": {
            "physical_name": "ch1_lpddr4_c0_ck_t_b",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch1_lpddr4_c0_ck_c_a",
            "direction": "O"
          },
          "CK_C_B": {
            "physical_name": "ch1_lpddr4_c0_ck_c_b",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch1_lpddr4_c0_cke_a",
            "direction": "O"
          },
          "CKE_B": {
            "physical_name": "ch1_lpddr4_c0_cke_b",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch1_lpddr4_c0_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch1_lpddr4_c0_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch1_lpddr4_c0_reset_n",
            "direction": "O"
          }
        }
      },
      "ch1_lpddr4_c1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
        "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ_A": {
            "physical_name": "ch1_lpddr4_c1_dq_a",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQ_B": {
            "physical_name": "ch1_lpddr4_c1_dq_b",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_T_A": {
            "physical_name": "ch1_lpddr4_c1_dqs_t_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T_B": {
            "physical_name": "ch1_lpddr4_c1_dqs_t_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_A": {
            "physical_name": "ch1_lpddr4_c1_dqs_c_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_C_B": {
            "physical_name": "ch1_lpddr4_c1_dqs_c_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "CA_A": {
            "physical_name": "ch1_lpddr4_c1_ca_a",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CA_B": {
            "physical_name": "ch1_lpddr4_c1_ca_b",
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "CS_A": {
            "physical_name": "ch1_lpddr4_c1_cs_a",
            "direction": "O"
          },
          "CS_B": {
            "physical_name": "ch1_lpddr4_c1_cs_b",
            "direction": "O"
          },
          "CK_T_A": {
            "physical_name": "ch1_lpddr4_c1_ck_t_a",
            "direction": "O"
          },
          "CK_T_B": {
            "physical_name": "ch1_lpddr4_c1_ck_t_b",
            "direction": "O"
          },
          "CK_C_A": {
            "physical_name": "ch1_lpddr4_c1_ck_c_a",
            "direction": "O"
          },
          "CK_C_B": {
            "physical_name": "ch1_lpddr4_c1_ck_c_b",
            "direction": "O"
          },
          "CKE_A": {
            "physical_name": "ch1_lpddr4_c1_cke_a",
            "direction": "O"
          },
          "CKE_B": {
            "physical_name": "ch1_lpddr4_c1_cke_b",
            "direction": "O"
          },
          "DMI_A": {
            "physical_name": "ch1_lpddr4_c1_dmi_a",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DMI_B": {
            "physical_name": "ch1_lpddr4_c1_dmi_b",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ch1_lpddr4_c1_reset_n",
            "direction": "O"
          }
        }
      },
      "lpddr4_sma_clk1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "lpddr4_sma_clk1_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "lpddr4_sma_clk1_clk_n",
            "direction": "I"
          }
        }
      },
      "lpddr4_sma_clk2": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "lpddr4_sma_clk2_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "lpddr4_sma_clk2_clk_n",
            "direction": "I"
          }
        }
      }
    },
    "components": {
      "CIPS_0": {
        "vlnv": "xilinx.com:ip:versal_cips:3.4",
        "ip_revision": "2",
        "xci_name": "vitis_design_CIPS_0_0",
        "xci_path": "ip/vitis_design_CIPS_0_0/vitis_design_CIPS_0_0.xci",
        "inst_hier_path": "CIPS_0",
        "parameters": {
          "BOOT_MODE": {
            "value": "Custom"
          },
          "CLOCK_MODE": {
            "value": "Custom"
          },
          "DDR_MEMORY_MODE": {
            "value": "Custom"
          },
          "DEBUG_MODE": {
            "value": "Custom"
          },
          "DESIGN_MODE": {
            "value": "1"
          },
          "DEVICE_INTEGRITY_MODE": {
            "value": "Custom"
          },
          "IO_CONFIG_MODE": {
            "value": "Custom"
          },
          "PS_BOARD_INTERFACE": {
            "value": "ps_pmc_fixed_io"
          },
          "PS_PL_CONNECTIVITY_MODE": {
            "value": "Custom"
          },
          "PS_PMC_CONFIG": {
            "value": [
              "AURORA_LINE_RATE_GPBS 12.5",
              "BOOT_MODE Custom",
              "BOOT_SECONDARY_PCIE_ENABLE 0",
              "CLOCK_MODE Custom",
              "COHERENCY_MODE Custom",
              "DDR_MEMORY_MODE Custom",
              "DEBUG_MODE Custom",
              "DESIGN_MODE 0",
              "DEVICE_INTEGRITY_MODE Custom",
              "DIS_AUTO_POL_CHECK 0",
              "GT_REFCLK_MHZ 156.25",
              "INIT_CLK_MHZ 125",
              "INV_POLARITY 0",
              "IO_CONFIG_MODE Custom",
              "PERFORMANCE_MODE Custom",
              "PL_SEM_GPIO_ENABLE 0",
              "PMC_ALT_REF_CLK_FREQMHZ 33.333",
              "PMC_BANK_0_IO_STANDARD LVCMOS1.8",
              "PMC_BANK_1_IO_STANDARD LVCMOS1.8",
              "PMC_CIPS_MODE ADVANCE",
              "PMC_CORE_SUBSYSTEM_LOAD 0.0",
              "PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 400.000000",
              "PMC_CRP_CFU_REF_CTRL_DIVISOR0 3",
              "PMC_CRP_CFU_REF_CTRL_FREQMHZ 400",
              "PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400",
              "PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3",
              "PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400",
              "PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000",
              "PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000",
              "PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4",
              "PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 33.333332",
              "PMC_CRP_HSM0_REF_CTRL_DIVISOR0 36",
              "PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.334",
              "PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 133.333328",
              "PMC_CRP_HSM1_REF_CTRL_DIVISOR0 9",
              "PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.334",
              "PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 100.000000",
              "PMC_CRP_I2C_REF_CTRL_DIVISOR0 12",
              "PMC_CRP_I2C_REF_CTRL_FREQMHZ 100",
              "PMC_CRP_I2C_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 150.000000",
              "PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 8",
              "PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150",
              "PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.999939",
              "PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000",
              "PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL",
              "PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 300.000000",
              "PMC_CRP_NPI_REF_CTRL_DIVISOR0 4",
              "PMC_CRP_NPI_REF_CTRL_FREQMHZ 300",
              "PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_NPLL_CTRL_CLKOUTDIV 4",
              "PMC_CRP_NPLL_CTRL_FBDIV 120",
              "PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK",
              "PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 4",
              "PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200",
              "PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4",
              "PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200",
              "PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 100.000000",
              "PMC_CRP_PL0_REF_CTRL_DIVISOR0 12",
              "PMC_CRP_PL0_REF_CTRL_FREQMHZ 100",
              "PMC_CRP_PL0_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 100",
              "PMC_CRP_PL1_REF_CTRL_DIVISOR0 3",
              "PMC_CRP_PL1_REF_CTRL_FREQMHZ 334",
              "PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL",
              "PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100",
              "PMC_CRP_PL2_REF_CTRL_DIVISOR0 3",
              "PMC_CRP_PL2_REF_CTRL_FREQMHZ 334",
              "PMC_CRP_PL2_REF_CTRL_SRCSEL NPLL",
              "PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100",
              "PMC_CRP_PL3_REF_CTRL_DIVISOR0 3",
              "PMC_CRP_PL3_REF_CTRL_FREQMHZ 334",
              "PMC_CRP_PL3_REF_CTRL_SRCSEL NPLL",
              "PMC_CRP_PL5_REF_CTRL_FREQMHZ 400",
              "PMC_CRP_PPLL_CTRL_CLKOUTDIV 2",
              "PMC_CRP_PPLL_CTRL_FBDIV 72",
              "PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK",
              "PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 1",
              "PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 300.000000",
              "PMC_CRP_QSPI_REF_CTRL_DIVISOR0 4",
              "PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300",
              "PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200",
              "PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6",
              "PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200",
              "PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 200.000000",
              "PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 6",
              "PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200",
              "PMC_CRP_SDIO1_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1200.000000",
              "PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1",
              "PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200",
              "PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000",
              "PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100",
              "PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1",
              "PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4",
              "PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 300.000000",
              "PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 300.000000",
              "PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK",
              "PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200",
              "PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6",
              "PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200",
              "PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL",
              "PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000",
              "PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500",
              "PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2",
              "PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4",
              "PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO NONE}}",
              "PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}}",
              "PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}}",
              "PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0",
              "PMC_GPIO_EMIO_WIDTH_HDL 64",
              "PMC_HSM0_CLK_ENABLE 1",
              "PMC_HSM1_CLK_ENABLE 1",
              "PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}}",
              "PMC_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO1 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO10 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO11 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO14 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO15 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO16 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO17 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO19 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO2 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO20 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO21 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO22 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO26 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO27 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO29 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO3 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO30 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO31 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO32 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO33 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO34 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO35 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO36 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO38 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO39 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO4 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO43 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO44 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO45 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO46 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO47 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}}",
              "PMC_MIO51 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO8 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO9 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 12mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO_EN_FOR_PL_PCIE 0",
              "PMC_MIO_TREE_PERIPHERALS {",
              "QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#Loopback Clk#QSPI#QSPI#QSPI#QSPI#QSPI#QSPI#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB 2.0#USB",
              "2.0#SD1/eMMC1#SD1/eMMC1#SD1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#SD1/eMMC1#GPIO 1###CANFD1#CANFD1#UART 0#UART",
              "0#LPD_I2C1#LPD_I2C1#pmc_i2c#pmc_i2c####SD1/eMMC1#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem0#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem1#Gem0#Gem0",
              "}",
              "PMC_MIO_TREE_SIGNALS ",
              "qspi0_clk#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_io[0]#qspi0_cs_b#qspi_lpbk#qspi1_cs_b#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#qspi1_clk#usb2phy_reset#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_tx_data[2]#ulpi_tx_data[3]#ulpi_clk#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_dir#ulpi_stp#ulpi_nxt#clk#dir1/data[7]#detect#cmd#data[0]#data[1]#data[2]#data[3]#sel/data[4]#dir_cmd/data[5]#dir0/data[6]#gpio_1_pin[37]###phy_tx#phy_rx#rxd#txd#scl#sda#scl#sda####buspwr/rst#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem0_mdc#gem0_mdio",
              "PMC_NOC_PMC_ADDR_WIDTH 64",
              "PMC_NOC_PMC_DATA_WIDTH 128",
              "PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}}",
              "PMC_PL_ALT_REF_CLK_FREQMHZ 33.333",
              "PMC_PMC_NOC_ADDR_WIDTH 64",
              "PMC_PMC_NOC_DATA_WIDTH 128",
              "PMC_QSPI_COHERENCY 0",
              "PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}}",
              "PMC_QSPI_PERIPHERAL_DATA_MODE x4",
              "PMC_QSPI_PERIPHERAL_ENABLE 1",
              "PMC_QSPI_PERIPHERAL_MODE {Dual Parallel}",
              "PMC_QSPI_ROUTE_THROUGH_FPD 0",
              "PMC_REF_CLK_FREQMHZ 33.333333",
              "PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}}",
              "PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}}",
              "PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}}",
              "PMC_SD1_COHERENCY 0",
              "PMC_SD1_DATA_TRANSFER_MODE 8Bit",
              "PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}}",
              "PMC_SD1_ROUTE_THROUGH_FPD 0",
              "PMC_SD1_SLOT_TYPE {SD 3.0}",
              "PMC_SD1_SPEED_MODE {high speed}",
              "PMC_SHOW_CCI_SMMU_SETTINGS 0",
              "PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}}",
              "PMC_TAMPER_EXTMIO_ENABLE 0",
              "PMC_TAMPER_GLITCHDETECT_ENABLE 0",
              "PMC_TAMPER_JTAGDETECT_ENABLE 0",
              "PMC_TAMPER_TEMPERATURE_ENABLE 0",
              "PMC_USE_CFU_SEU 0",
              "PMC_USE_NOC_PMC_AXI0 0",
              "PMC_USE_PL_PMC_AUX_REF_CLK 0",
              "PMC_USE_PMC_NOC_AXI0 1",
              "POWER_REPORTING_MODE Custom",
              "PSPMC_MANUAL_CLK_ENABLE 0",
              "PS_A72_ACTIVE_BLOCKS 0",
              "PS_A72_LOAD 0.0",
              "PS_BANK_2_IO_STANDARD LVCMOS1.8",
              "PS_BANK_3_IO_STANDARD LVCMOS1.8",
              "PS_BOARD_INTERFACE Custom",
              "PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}}",
              "PS_CAN0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 8 .. 9}}}",
              "PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}}",
              "PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}}",
              "PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1350.000000",
              "PS_CRF_ACPU_CTRL_DIVISOR0 1",
              "PS_CRF_ACPU_CTRL_FREQMHZ 1350",
              "PS_CRF_ACPU_CTRL_SRCSEL APLL",
              "PS_CRF_APLL_CTRL_CLKOUTDIV 2",
              "PS_CRF_APLL_CTRL_FBDIV 81",
              "PS_CRF_APLL_CTRL_SRCSEL REF_CLK",
              "PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 4",
              "PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 400.000000",
              "PS_CRF_DBG_FPD_CTRL_DIVISOR0 3",
              "PS_CRF_DBG_FPD_CTRL_FREQMHZ 400",
              "PS_CRF_DBG_FPD_CTRL_SRCSEL PPLL",
              "PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300",
              "PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3",
              "PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300",
              "PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL",
              "PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 150.000000",
              "PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 8",
              "PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150",
              "PS_CRF_FPD_LSBUS_CTRL_SRCSEL PPLL",
              "PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 824.999939",
              "PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1",
              "PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825",
              "PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL",
              "PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100",
              "PS_CRL_CAN0_REF_CTRL_DIVISOR0 12",
              "PS_CRL_CAN0_REF_CTRL_FREQMHZ 100",
              "PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 100.000000",
              "PS_CRL_CAN1_REF_CTRL_DIVISOR0 12",
              "PS_CRL_CAN1_REF_CTRL_FREQMHZ 100",
              "PS_CRL_CAN1_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 824.999939",
              "PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 1",
              "PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 825",
              "PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL RPLL",
              "PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 600.000000",
              "PS_CRL_CPU_R5_CTRL_DIVISOR0 2",
              "PS_CRL_CPU_R5_CTRL_FREQMHZ 600",
              "PS_CRL_CPU_R5_CTRL_SRCSEL PPLL",
              "PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 400.000000",
              "PS_CRL_DBG_LPD_CTRL_DIVISOR0 3",
              "PS_CRL_DBG_LPD_CTRL_FREQMHZ 400",
              "PS_CRL_DBG_LPD_CTRL_SRCSEL PPLL",
              "PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 400.000000",
              "PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 3",
              "PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400",
              "PS_CRL_DBG_TSTMP_CTRL_SRCSEL PPLL",
              "PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 124.999992",
              "PS_CRL_GEM0_REF_CTRL_DIVISOR0 2",
              "PS_CRL_GEM0_REF_CTRL_FREQMHZ 125",
              "PS_CRL_GEM0_REF_CTRL_SRCSEL NPLL",
              "PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 124.999992",
              "PS_CRL_GEM1_REF_CTRL_DIVISOR0 2",
              "PS_CRL_GEM1_REF_CTRL_FREQMHZ 125",
              "PS_CRL_GEM1_REF_CTRL_SRCSEL NPLL",
              "PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 249.999985",
              "PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 1",
              "PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250",
              "PS_CRL_GEM_TSU_REF_CTRL_SRCSEL NPLL",
              "PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100",
              "PS_CRL_I2C0_REF_CTRL_DIVISOR0 12",
              "PS_CRL_I2C0_REF_CTRL_FREQMHZ 100",
              "PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 100.000000",
              "PS_CRL_I2C1_REF_CTRL_DIVISOR0 12",
              "PS_CRL_I2C1_REF_CTRL_FREQMHZ 100",
              "PS_CRL_I2C1_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.999985",
              "PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 1",
              "PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250",
              "PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL",
              "PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 150.000000",
              "PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 8",
              "PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150",
              "PS_CRL_LPD_LSBUS_CTRL_SRCSEL PPLL",
              "PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 600.000000",
              "PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 2",
              "PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600",
              "PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL",
              "PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 400.000000",
              "PS_CRL_PSM_REF_CTRL_DIVISOR0 3",
              "PS_CRL_PSM_REF_CTRL_FREQMHZ 400",
              "PS_CRL_PSM_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_RPLL_CTRL_CLKOUTDIV 4",
              "PS_CRL_RPLL_CTRL_FBDIV 99",
              "PS_CRL_RPLL_CTRL_SRCSEL REF_CLK",
              "PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 1",
              "PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200",
              "PS_CRL_SPI0_REF_CTRL_DIVISOR0 6",
              "PS_CRL_SPI0_REF_CTRL_FREQMHZ 200",
              "PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200",
              "PS_CRL_SPI1_REF_CTRL_DIVISOR0 6",
              "PS_CRL_SPI1_REF_CTRL_FREQMHZ 200",
              "PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 100.000000",
              "PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 12",
              "PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100",
              "PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 100.000000",
              "PS_CRL_UART0_REF_CTRL_DIVISOR0 12",
              "PS_CRL_UART0_REF_CTRL_FREQMHZ 100",
              "PS_CRL_UART0_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100",
              "PS_CRL_UART1_REF_CTRL_DIVISOR0 12",
              "PS_CRL_UART1_REF_CTRL_FREQMHZ 100",
              "PS_CRL_UART1_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 20.000000",
              "PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 60",
              "PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20",
              "PS_CRL_USB0_BUS_REF_CTRL_SRCSEL PPLL",
              "PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20",
              "PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60",
              "PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10",
              "PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL",
              "PS_DDRC_ENABLE 1",
              "PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000",
              "PS_DDR_RAM_LOWADDR_OFFSET 0x80000000",
              "PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}}",
              "PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}}",
              "PS_ENET1_MDIO {{ENABLE 0} {IO {PMC_MIO 50 .. 51}}}",
              "PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}}",
              "PS_EN_AXI_STATUS_PORTS 0",
              "PS_EN_PORTS_CONTROLLER_BASED 0",
              "PS_EXPAND_CORESIGHT 0",
              "PS_EXPAND_FPD_SLAVES 0",
              "PS_EXPAND_GIC 0",
              "PS_EXPAND_LPD_SLAVES 0",
              "PS_FPD_INTERCONNECT_LOAD 0.0",
              "PS_FTM_CTI_IN0 0",
              "PS_FTM_CTI_IN1 0",
              "PS_FTM_CTI_IN2 0",
              "PS_FTM_CTI_IN3 0",
              "PS_FTM_CTI_OUT0 0",
              "PS_FTM_CTI_OUT1 0",
              "PS_FTM_CTI_OUT2 0",
              "PS_FTM_CTI_OUT3 0",
              "PS_GEM0_COHERENCY 0",
              "PS_GEM0_ROUTE_THROUGH_FPD 0",
              "PS_GEM1_COHERENCY 0",
              "PS_GEM1_ROUTE_THROUGH_FPD 0",
              "PS_GEM_TSU {{ENABLE 0} {IO {PS_MIO 24}}}",
              "PS_GEM_TSU_CLK_PORT_PAIR 0",
              "PS_GEN_IPI0_ENABLE 1",
              "PS_GEN_IPI0_MASTER A72",
              "PS_GEN_IPI1_ENABLE 1",
              "PS_GEN_IPI1_MASTER A72",
              "PS_GEN_IPI2_ENABLE 1",
              "PS_GEN_IPI2_MASTER A72",
              "PS_GEN_IPI3_ENABLE 1",
              "PS_GEN_IPI3_MASTER A72",
              "PS_GEN_IPI4_ENABLE 1",
              "PS_GEN_IPI4_MASTER A72",
              "PS_GEN_IPI5_ENABLE 1",
              "PS_GEN_IPI5_MASTER A72",
              "PS_GEN_IPI6_ENABLE 1",
              "PS_GEN_IPI6_MASTER A72",
              "PS_GEN_IPI_PMCNOBUF_ENABLE 1",
              "PS_GEN_IPI_PMCNOBUF_MASTER PMC",
              "PS_GEN_IPI_PMC_ENABLE 1",
              "PS_GEN_IPI_PMC_MASTER PMC",
              "PS_GEN_IPI_PSM_ENABLE 1",
              "PS_GEN_IPI_PSM_MASTER PSM",
              "PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}}",
              "PS_GPIO_EMIO_PERIPHERAL_ENABLE 0",
              "PS_HSDP0_REFCLK 0",
              "PS_HSDP1_REFCLK 0",
              "PS_HSDP_EGRESS_TRAFFIC JTAG",
              "PS_HSDP_INGRESS_TRAFFIC JTAG",
              "PS_HSDP_MODE NONE",
              "PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1",
              "PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 46 .. 47}}}",
              "PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}}",
              "PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 23 .. 24}}}",
              "PS_IRQ_USAGE {{CH0 1} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}}",
              "PS_LPDMA0_COHERENCY 0",
              "PS_LPDMA0_ROUTE_THROUGH_FPD 1",
              "PS_LPDMA1_COHERENCY 0",
              "PS_LPDMA1_ROUTE_THROUGH_FPD 1",
              "PS_LPDMA2_COHERENCY 0",
              "PS_LPDMA2_ROUTE_THROUGH_FPD 1",
              "PS_LPDMA3_COHERENCY 0",
              "PS_LPDMA3_ROUTE_THROUGH_FPD 1",
              "PS_LPDMA4_COHERENCY 0",
              "PS_LPDMA4_ROUTE_THROUGH_FPD 1",
              "PS_LPDMA5_COHERENCY 0",
              "PS_LPDMA5_ROUTE_THROUGH_FPD 1",
              "PS_LPDMA6_COHERENCY 0",
              "PS_LPDMA6_ROUTE_THROUGH_FPD 1",
              "PS_LPDMA7_COHERENCY 0",
              "PS_LPDMA7_ROUTE_THROUGH_FPD 1",
              "PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}}",
              "PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}}",
              "PS_LPD_DMA_ENABLE 0",
              "PS_LPD_INTERCONNECT_LOAD 0.0",
              "PS_MIO0 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO1 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO14 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO15 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO16 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO17 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO18 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO2 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO20 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO22 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO23 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO25 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO3 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO4 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO5 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO6 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_M_AXI_FPD_DATA_WIDTH 128",
              "PS_M_AXI_GP4_DATA_WIDTH 128",
              "PS_NOC_PS_CCI_DATA_WIDTH 128",
              "PS_NOC_PS_NCI_DATA_WIDTH 128",
              "PS_NOC_PS_PCI_DATA_WIDTH 128",
              "PS_NOC_PS_PMC_DATA_WIDTH 128",
              "PS_NUM_F2P0_INTR_INPUTS 1",
              "PS_NUM_F2P1_INTR_INPUTS 1",
              "PS_NUM_FABRIC_RESETS 1",
              "PS_OCM_ACTIVE_BLOCKS 0",
              "PS_PCIE1_PERIPHERAL_ENABLE 0",
              "PS_PCIE2_PERIPHERAL_ENABLE 0",
              "PS_PCIE_EP_RESET1_IO None",
              "PS_PCIE_EP_RESET2_IO None",
              "PS_PCIE_PERIPHERAL_ENABLE 0",
              "PS_PCIE_RESET {ENABLE 0}",
              "PS_PCIE_ROOT_RESET1_IO None",
              "PS_PCIE_ROOT_RESET1_POLARITY {Active Low}",
              "PS_PCIE_ROOT_RESET2_IO None",
              "PS_PCIE_ROOT_RESET2_POLARITY {Active Low}",
              "PS_PL_CONNECTIVITY_MODE Custom",
              "PS_PL_DONE 0",
              "PS_PMCPL_CLK0_BUF 1",
              "PS_PMCPL_CLK1_BUF 1",
              "PS_PMCPL_CLK2_BUF 1",
              "PS_PMCPL_CLK3_BUF 1",
              "PS_PMCPL_IRO_CLK_BUF 1",
              "PS_PMU_PERIPHERAL_ENABLE 0",
              "PS_PS_ENABLE 0",
              "PS_PS_NOC_CCI_DATA_WIDTH 128",
              "PS_PS_NOC_NCI_DATA_WIDTH 128",
              "PS_PS_NOC_PCI_DATA_WIDTH 128",
              "PS_PS_NOC_PMC_DATA_WIDTH 128",
              "PS_PS_NOC_RPU_DATA_WIDTH 128",
              "PS_R5_ACTIVE_BLOCKS 0",
              "PS_R5_LOAD 0.0",
              "PS_RPU_COHERENCY 0",
              "PS_SLR_TYPE master",
              "PS_SMON_PL_PORTS_ENABLE 0",
              "PS_SPI0 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PMC_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PMC_MIO 12 .. 17}}}",
              "PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}}",
              "PS_S_AXI_ACE_DATA_WIDTH 128",
              "PS_S_AXI_ACP_DATA_WIDTH 128",
              "PS_TCM_ACTIVE_BLOCKS 0",
              "PS_TRACE_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 30 .. 47}}}",
              "PS_TRISTATE_INVERTED 0",
              "PS_TTC0_CLK {{ENABLE 0} {IO {PS_MIO 6}}}",
              "PS_TTC0_PERIPHERAL_ENABLE 0",
              "PS_TTC0_REF_CTRL_ACT_FREQMHZ 50",
              "PS_TTC0_REF_CTRL_FREQMHZ 50",
              "PS_TTC0_WAVEOUT {{ENABLE 0} {IO {PS_MIO 7}}}",
              "PS_TTC1_CLK {{ENABLE 0} {IO {PS_MIO 12}}}",
              "PS_TTC1_PERIPHERAL_ENABLE 0",
              "PS_TTC1_REF_CTRL_ACT_FREQMHZ 50",
              "PS_TTC1_REF_CTRL_FREQMHZ 50",
              "PS_TTC1_WAVEOUT {{ENABLE 0} {IO {PS_MIO 13}}}",
              "PS_TTC2_CLK {{ENABLE 0} {IO {PS_MIO 2}}}",
              "PS_TTC2_PERIPHERAL_ENABLE 0",
              "PS_TTC2_REF_CTRL_ACT_FREQMHZ 50",
              "PS_TTC2_REF_CTRL_FREQMHZ 50",
              "PS_TTC2_WAVEOUT {{ENABLE 0} {IO {PS_MIO 3}}}",
              "PS_TTC3_CLK {{ENABLE 0} {IO {PS_MIO 16}}}",
              "PS_TTC3_PERIPHERAL_ENABLE 0",
              "PS_TTC3_REF_CTRL_ACT_FREQMHZ 50",
              "PS_TTC3_REF_CTRL_FREQMHZ 50",
              "PS_TTC3_WAVEOUT {{ENABLE 0} {IO {PS_MIO 17}}}",
              "PS_TTC_APB_CLK_TTC0_SEL APB",
              "PS_TTC_APB_CLK_TTC1_SEL APB",
              "PS_TTC_APB_CLK_TTC2_SEL APB",
              "PS_TTC_APB_CLK_TTC3_SEL APB",
              "PS_UART0_BAUD_RATE 115200",
              "PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}}",
              "PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}}",
              "PS_UART1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 4 .. 5}}}",
              "PS_UART1_RTS_CTS {{ENABLE 0} {IO {PMC_MIO 6 .. 7}}}",
              "PS_UNITS_MODE Custom",
              "PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}}",
              "PS_USB_COHERENCY 0",
              "PS_USB_ROUTE_THROUGH_FPD 0",
              "PS_USE_ACE_LITE 0",
              "PS_USE_APU_EVENT_BUS 0",
              "PS_USE_APU_INTERRUPT 0",
              "PS_USE_AXI4_EXT_USER_BITS 0",
              "PS_USE_BSCAN_USER1 0",
              "PS_USE_BSCAN_USER2 0",
              "PS_USE_BSCAN_USER3 0",
              "PS_USE_BSCAN_USER4 0",
              "PS_USE_CAPTURE 0",
              "PS_USE_CLK 0",
              "PS_USE_DEBUG_TEST 0",
              "PS_USE_DIFF_RW_CLK_S_AXI_FPD 0",
              "PS_USE_DIFF_RW_CLK_S_AXI_GP2 0",
              "PS_USE_DIFF_RW_CLK_S_AXI_LPD 0",
              "PS_USE_ENET0_PTP 0",
              "PS_USE_ENET1_PTP 0",
              "PS_USE_FIFO_ENET0 0",
              "PS_USE_FIFO_ENET1 0",
              "PS_USE_FIXED_IO 0",
              "PS_USE_FPD_AXI_NOC0 1",
              "PS_USE_FPD_AXI_NOC1 1",
              "PS_USE_FPD_CCI_NOC 1",
              "PS_USE_FPD_CCI_NOC0 0",
              "PS_USE_FPD_CCI_NOC1 0",
              "PS_USE_FPD_CCI_NOC2 0",
              "PS_USE_FPD_CCI_NOC3 0",
              "PS_USE_FTM_GPI 0",
              "PS_USE_FTM_GPO 0",
              "PS_USE_HSDP_PL 0",
              "PS_USE_M_AXI_FPD 1",
              "PS_USE_M_AXI_LPD 0",
              "PS_USE_NOC_FPD_AXI0 0",
              "PS_USE_NOC_FPD_AXI1 0",
              "PS_USE_NOC_FPD_CCI0 0",
              "PS_USE_NOC_FPD_CCI1 0",
              "PS_USE_NOC_LPD_AXI0 1",
              "PS_USE_NOC_PS_PCI_0 0",
              "PS_USE_NOC_PS_PMC_0 0",
              "PS_USE_NPI_CLK 0",
              "PS_USE_NPI_RST 0",
              "PS_USE_PL_FPD_AUX_REF_CLK 0",
              "PS_USE_PL_LPD_AUX_REF_CLK 0",
              "PS_USE_PMC 0",
              "PS_USE_PMCPL_CLK0 1",
              "PS_USE_PMCPL_CLK1 0",
              "PS_USE_PMCPL_CLK2 0",
              "PS_USE_PMCPL_CLK3 0",
              "PS_USE_PMCPL_IRO_CLK 0",
              "PS_USE_PSPL_IRQ_FPD 0",
              "PS_USE_PSPL_IRQ_LPD 0",
              "PS_USE_PSPL_IRQ_PMC 0",
              "PS_USE_PS_NOC_PCI_0 0",
              "PS_USE_PS_NOC_PCI_1 0",
              "PS_USE_PS_NOC_PMC_0 0",
              "PS_USE_PS_NOC_PMC_1 0",
              "PS_USE_RPU_EVENT 0",
              "PS_USE_RPU_INTERRUPT 0",
              "PS_USE_RTC 0",
              "PS_USE_SMMU 0",
              "PS_USE_STARTUP 0",
              "PS_USE_STM 0",
              "PS_USE_S_ACP_FPD 0",
              "PS_USE_S_AXI_ACE 0",
              "PS_USE_S_AXI_FPD 0",
              "PS_USE_S_AXI_GP2 0",
              "PS_USE_S_AXI_LPD 0",
              "PS_USE_TRACE_ATB 0",
              "PS_WDT0_REF_CTRL_ACT_FREQMHZ 100",
              "PS_WDT0_REF_CTRL_FREQMHZ 100",
              "PS_WDT0_REF_CTRL_SEL NONE",
              "PS_WDT1_REF_CTRL_ACT_FREQMHZ 100",
              "PS_WDT1_REF_CTRL_FREQMHZ 100",
              "PS_WDT1_REF_CTRL_SEL NONE",
              "PS_WWDT0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}}",
              "PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 5}}}",
              "PS_WWDT1_CLK {{ENABLE 0} {IO {PMC_MIO 6}}}",
              "PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 6 .. 11}}}",
              "SEM_ERROR_HANDLE_OPTIONS {Detect & Correct}",
              "SEM_MEM_GOLDEN_ECC 0",
              "SEM_MEM_GOLDEN_ECC_SW 0",
              "SEM_MEM_SCAN 0",
              "SEM_NPI_SCAN 0",
              "SEM_TIME_INTERVAL_BETWEEN_SCANS 80",
              "SMON_ALARMS Set_Alarms_On",
              "SMON_ENABLE_INT_VOLTAGE_MONITORING 0",
              "SMON_ENABLE_TEMP_AVERAGING 0",
              "SMON_INTERFACE_TO_USE None",
              "SMON_MEAS0 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS1 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_104} {SUPPLY_NUM 0}}",
              "SMON_MEAS10 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_206} {SUPPLY_NUM 0}}",
              "SMON_MEAS100 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS101 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS102 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS103 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS104 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS105 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS106 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS107 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS108 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS109 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS11 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS110 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS111 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS112 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS113 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS114 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS115 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS116 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS117 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS118 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS119 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS12 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_104} {SUPPLY_NUM 0}}",
              "SMON_MEAS120 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS121 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS122 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS123 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS124 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS125 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS126 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS127 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS128 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS129 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS13 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_105} {SUPPLY_NUM 0}}",
              "SMON_MEAS130 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS131 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS132 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS133 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS134 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS135 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS136 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS137 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS138 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS139 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS14 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_106} {SUPPLY_NUM 0}}",
              "SMON_MEAS140 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS141 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS142 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS143 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS144 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS145 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS146 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS147 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS148 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS149 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS15 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_200} {SUPPLY_NUM 0}}",
              "SMON_MEAS150 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS151 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS152 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS153 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS154 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS155 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS156 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS157 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS158 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS159 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS16 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_201} {SUPPLY_NUM 0}}",
              "SMON_MEAS160 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS161 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS162 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT}}",
              "SMON_MEAS163 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX}}",
              "SMON_MEAS164 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM}}",
              "SMON_MEAS165 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC}}",
              "SMON_MEAS166 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP}}",
              "SMON_MEAS167 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP}}",
              "SMON_MEAS168 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC}}",
              "SMON_MEAS169 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC}}",
              "SMON_MEAS17 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_202} {SUPPLY_NUM 0}}",
              "SMON_MEAS170 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS171 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS172 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS173 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS174 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS175 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103}}",
              "SMON_MEAS18 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_203} {SUPPLY_NUM 0}}",
              "SMON_MEAS19 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_204} {SUPPLY_NUM 0}}",
              "SMON_MEAS2 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_105} {SUPPLY_NUM 0}}",
              "SMON_MEAS20 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_205} {SUPPLY_NUM 0}}",
              "SMON_MEAS21 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCC_206} {SUPPLY_NUM 0}}",
              "SMON_MEAS22 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS23 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_104} {SUPPLY_NUM 0}}",
              "SMON_MEAS24 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_105} {SUPPLY_NUM 0}}",
              "SMON_MEAS25 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_106} {SUPPLY_NUM 0}}",
              "SMON_MEAS26 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_200} {SUPPLY_NUM 0}}",
              "SMON_MEAS27 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_201} {SUPPLY_NUM 0}}",
              "SMON_MEAS28 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_202} {SUPPLY_NUM 0}}",
              "SMON_MEAS29 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_203} {SUPPLY_NUM 0}}",
              "SMON_MEAS3 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_106} {SUPPLY_NUM 0}}",
              "SMON_MEAS30 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_204} {SUPPLY_NUM 0}}",
              "SMON_MEAS31 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_205} {SUPPLY_NUM 0}}",
              "SMON_MEAS32 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVTT_206} {SUPPLY_NUM 0}}",
              "SMON_MEAS33 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 0}}",
              "SMON_MEAS34 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 0}}",
              "SMON_MEAS35 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 0}}",
              "SMON_MEAS36 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 0}}",
              "SMON_MEAS37 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_306} {SUPPLY_NUM 0}}",
              "SMON_MEAS38 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_406} {SUPPLY_NUM 0}}",
              "SMON_MEAS39 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 0}}",
              "SMON_MEAS4 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_200} {SUPPLY_NUM 0}}",
              "SMON_MEAS40 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 0}}",
              "SMON_MEAS41 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 0}}",
              "SMON_MEAS42 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 0}}",
              "SMON_MEAS43 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 0}}",
              "SMON_MEAS44 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 0}}",
              "SMON_MEAS45 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 0}}",
              "SMON_MEAS46 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_703} {SUPPLY_NUM 0}}",
              "SMON_MEAS47 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_704} {SUPPLY_NUM 0}}",
              "SMON_MEAS48 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_705} {SUPPLY_NUM 0}}",
              "SMON_MEAS49 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_706} {SUPPLY_NUM 0}}",
              "SMON_MEAS5 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_201} {SUPPLY_NUM 0}}",
              "SMON_MEAS50 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_707} {SUPPLY_NUM 0}}",
              "SMON_MEAS51 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_708} {SUPPLY_NUM 0}}",
              "SMON_MEAS52 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_709} {SUPPLY_NUM 0}}",
              "SMON_MEAS53 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_710} {SUPPLY_NUM 0}}",
              "SMON_MEAS54 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCCO_711} {SUPPLY_NUM 0}}",
              "SMON_MEAS55 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_BATT} {SUPPLY_NUM 0}}",
              "SMON_MEAS56 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}}",
              "SMON_MEAS57 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 0}}",
              "SMON_MEAS58 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 0}}",
              "SMON_MEAS59 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 0}}",
              "SMON_MEAS6 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_202} {SUPPLY_NUM 0}}",
              "SMON_MEAS60 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 0}}",
              "SMON_MEAS61 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 1.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {1 V unipolar}} {NAME VP_VN} {SUPPLY_NUM 0}}",
              "SMON_MEAS62 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS63 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS64 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS65 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS66 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS67 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS68 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS69 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS7 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_203} {SUPPLY_NUM 0}}",
              "SMON_MEAS70 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS71 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS72 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS73 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS74 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS75 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS76 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS77 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS78 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS79 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS8 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_204} {SUPPLY_NUM 0}}",
              "SMON_MEAS80 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS81 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS82 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS83 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS84 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS85 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS86 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS87 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS88 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS89 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS9 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE {2 V unipolar}} {NAME GTY_AVCCAUX_205} {SUPPLY_NUM 0}}",
              "SMON_MEAS90 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS91 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS92 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS93 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS94 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS95 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS96 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS97 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS98 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEAS99 {{ALARM_ENABLE 0} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 0} {MODE None} {NAME GT_AVAUX_PKG_103} {SUPPLY_NUM 0}}",
              "SMON_MEASUREMENT_COUNT 62",
              "SMON_MEASUREMENT_LIST ",
              "BANK_VOLTAGE:GTY_AVTT-GTY_AVTT_103,GTY_AVTT_104,GTY_AVTT_105,GTY_AVTT_106,GTY_AVTT_200,GTY_AVTT_201,GTY_AVTT_202,GTY_AVTT_203,GTY_AVTT_204,GTY_AVTT_205,GTY_AVTT_206#VCC-GTY_AVCC_103,GTY_AVCC_104,GTY_AVCC_105,GTY_AVCC_106,GTY_AVCC_200,GTY_AVCC_201,GTY_AVCC_202,GTY_AVCC_203,GTY_AVCC_204,GTY_AVCC_205,GTY_AVCC_206#VCCAUX-GTY_AVCCAUX_103,GTY_AVCCAUX_104,GTY_AVCCAUX_105,GTY_AVCCAUX_106,GTY_AVCCAUX_200,GTY_AVCCAUX_201,GTY_AVCCAUX_202,GTY_AVCCAUX_203,GTY_AVCCAUX_204,GTY_AVCCAUX_205,GTY_AVCCAUX_206#VCCO-VCCO_306,VCCO_406,VCCO_500,VCCO_501,VCCO_502,VCCO_503,VCCO_700,VCCO_701,VCCO_702,VCCO_703,VCCO_704,VCCO_705,VCCO_706,VCCO_707,VCCO_708,VCCO_709,VCCO_710,VCCO_711|DEDICATED_PAD:VP-VP_VN|SUPPLY_VOLTAGE:VCC-VCC_BATT,VCC_PMC,VCC_PSFP,VCC_PSLP,VCC_RAM,VCC_SOC#VCCAUX-VCCAUX,VCCAUX_PMC,VCCAUX_SMON#VCCINT-VCCINT",
              "SMON_OT {{THRESHOLD_LOWER -55} {THRESHOLD_UPPER 125}}",
              "SMON_REFERENCE_SOURCE Internal",
              "SMON_TEMP_AVERAGING_SAMPLES 0",
              "SMON_TEMP_THRESHOLD 0",
              "SMON_USER_TEMP {{THRESHOLD_LOWER 0} {THRESHOLD_UPPER 125} {USER_ALARM_TYPE window}}",
              "SMON_VAUX_CH0 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH0} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH1 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH1} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH10 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH10} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH11 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH11} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH12 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH12} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH13 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH13} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH14 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH14} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH15 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH15} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH2 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH2} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH3 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH3} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH4 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH4} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH5 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH5} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH6 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH6} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH7 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH7} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH8 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH8} {SUPPLY_NUM 0}}",
              "SMON_VAUX_CH9 {{ALARM_ENABLE 0} {ALARM_LOWER 0} {ALARM_UPPER 1} {AVERAGE_EN 0} {ENABLE 0} {IO_N PMC_MIO1_500} {IO_P PMC_MIO0_500} {MODE {1 V unipolar}} {NAME VAUX_CH9} {SUPPLY_NUM 0}}",
              "SMON_VAUX_IO_BANK MIO_BANK0",
              "SMON_VOLTAGE_AVERAGING_SAMPLES None",
              "SPP_PSPMC_FROM_CORE_WIDTH 12000",
              "SPP_PSPMC_TO_CORE_WIDTH 12000",
              "SUBPRESET1 Custom",
              "USE_UART0_IN_DEVICE_BOOT 0"
            ]
          },
          "PS_PMC_CONFIG_APPLIED": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_FPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "master_id": {
                "value": "1"
              }
            },
            "address_space_ref": "M_AXI_FPD",
            "base_address": {
              "minimum": "0xA4000000",
              "maximum": "0x04FFFFFFFFFF",
              "width": "44"
            }
          },
          "FPD_CCI_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_CCI_NOC_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_CCI_NOC_2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_2",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_CCI_NOC_3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_CCI_NOC_3",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_AXI_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_AXI_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "FPD_AXI_NOC_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "FPD_AXI_NOC_1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "LPD_AXI_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "LPD_AXI_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          },
          "PMC_NOC_AXI_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "PMC_NOC_AXI_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "FPD_AXI_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_AXI_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_AXI_NOC_0:APERTURE_0": {
                    "name": "FPD_AXI_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_1": {
                    "name": "FPD_AXI_NOC_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_2": {
                    "name": "FPD_AXI_NOC_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_3": {
                    "name": "FPD_AXI_NOC_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_4": {
                    "name": "FPD_AXI_NOC_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_5": {
                    "name": "FPD_AXI_NOC_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_0:APERTURE_6": {
                    "name": "FPD_AXI_NOC_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_AXI_NOC_1": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_AXI_NOC_1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_AXI_NOC_1:APERTURE_0": {
                    "name": "FPD_AXI_NOC_1:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_1": {
                    "name": "FPD_AXI_NOC_1:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_2": {
                    "name": "FPD_AXI_NOC_1:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_3": {
                    "name": "FPD_AXI_NOC_1:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_4": {
                    "name": "FPD_AXI_NOC_1:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_5": {
                    "name": "FPD_AXI_NOC_1:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_AXI_NOC_1:APERTURE_6": {
                    "name": "FPD_AXI_NOC_1:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_0:APERTURE_0": {
                    "name": "FPD_CCI_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_1": {
                    "name": "FPD_CCI_NOC_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_2": {
                    "name": "FPD_CCI_NOC_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_3": {
                    "name": "FPD_CCI_NOC_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_4": {
                    "name": "FPD_CCI_NOC_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_5": {
                    "name": "FPD_CCI_NOC_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_0:APERTURE_6": {
                    "name": "FPD_CCI_NOC_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_1": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_1:APERTURE_0": {
                    "name": "FPD_CCI_NOC_1:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_1": {
                    "name": "FPD_CCI_NOC_1:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_2": {
                    "name": "FPD_CCI_NOC_1:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_3": {
                    "name": "FPD_CCI_NOC_1:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_4": {
                    "name": "FPD_CCI_NOC_1:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_5": {
                    "name": "FPD_CCI_NOC_1:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_1:APERTURE_6": {
                    "name": "FPD_CCI_NOC_1:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_2": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_2",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_2:APERTURE_0": {
                    "name": "FPD_CCI_NOC_2:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_1": {
                    "name": "FPD_CCI_NOC_2:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_2": {
                    "name": "FPD_CCI_NOC_2:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_3": {
                    "name": "FPD_CCI_NOC_2:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_4": {
                    "name": "FPD_CCI_NOC_2:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_5": {
                    "name": "FPD_CCI_NOC_2:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_2:APERTURE_6": {
                    "name": "FPD_CCI_NOC_2:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "FPD_CCI_NOC_3": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "FPD_CCI_NOC_3",
                "description": "Address Space Segments",
                "address_blocks": {
                  "FPD_CCI_NOC_3:APERTURE_0": {
                    "name": "FPD_CCI_NOC_3:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_1": {
                    "name": "FPD_CCI_NOC_3:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_2": {
                    "name": "FPD_CCI_NOC_3:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000800000000",
                    "range": "32G",
                    "width": "36",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_3": {
                    "name": "FPD_CCI_NOC_3:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "256G",
                    "width": "39",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_4": {
                    "name": "FPD_CCI_NOC_3:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x00C000000000",
                    "range": "990G",
                    "width": "41",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_5": {
                    "name": "FPD_CCI_NOC_3:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "FPD_CCI_NOC_3:APERTURE_6": {
                    "name": "FPD_CCI_NOC_3:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "LPD_AXI_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "LPD_AXI_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "LPD_AXI_NOC_0:APERTURE_0": {
                    "name": "LPD_AXI_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_1": {
                    "name": "LPD_AXI_NOC_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0xE0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_2": {
                    "name": "LPD_AXI_NOC_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000600000000",
                    "range": "40G",
                    "width": "36",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_3": {
                    "name": "LPD_AXI_NOC_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "1502G",
                    "width": "41",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_4": {
                    "name": "LPD_AXI_NOC_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_5": {
                    "name": "LPD_AXI_NOC_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "M_AXI_FPD": {
              "range": "16T",
              "width": "44",
              "local_memory_map": {
                "name": "M_AXI_FPD",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_FPD:APERTURE_0": {
                    "name": "M_AXI_FPD:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0xA4000000",
                    "range": "448M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_1": {
                    "name": "M_AXI_FPD:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0x000400000000",
                    "range": "8G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_FPD:APERTURE_2": {
                    "name": "M_AXI_FPD:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x040000000000",
                    "range": "1T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            },
            "PMC_NOC_AXI_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "PMC_NOC_AXI_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "PMC_NOC_AXI_0:APERTURE_0": {
                    "name": "PMC_NOC_AXI_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_1": {
                    "name": "PMC_NOC_AXI_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0xE0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_2": {
                    "name": "PMC_NOC_AXI_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000100000000",
                    "range": "128M",
                    "width": "33",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_3": {
                    "name": "PMC_NOC_AXI_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x000600000000",
                    "range": "40G",
                    "width": "36",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_4": {
                    "name": "PMC_NOC_AXI_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x004000000000",
                    "range": "1502G",
                    "width": "41",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_5": {
                    "name": "PMC_NOC_AXI_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_6": {
                    "name": "PMC_NOC_AXI_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "cips_noc": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "0",
        "xci_name": "vitis_design_cips_noc_0",
        "xci_path": "ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0.xci",
        "inst_hier_path": "cips_noc",
        "parameters": {
          "NUM_CLKS": {
            "value": "10"
          },
          "NUM_MC": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_NMI": {
            "value": "8"
          },
          "NUM_NSI": {
            "value": "0"
          },
          "NUM_SI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": " M04_INI { read_bw {128} write_bw {128}} M00_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "DEST_IDS": {
                "value": "M00_AXI:0x0"
              }
            },
            "bridges": [
              "M00_AXI",
              "M00_INI",
              "M04_INI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": " M01_INI { read_bw {128} write_bw {128}} M05_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "DEST_IDS": {
                "value": "M00_AXI:0x0"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_INI",
              "M05_INI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": " M02_INI { read_bw {128} write_bw {128}} M06_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "DEST_IDS": {
                "value": "M00_AXI:0x0"
              }
            },
            "bridges": [
              "M00_AXI",
              "M02_INI",
              "M06_INI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_cci"
              },
              "CONNECTIONS": {
                "value": " M07_INI { read_bw {128} write_bw {128}} M03_INI { read_bw {128} write_bw {128}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "DEST_IDS": {
                "value": "M00_AXI:0x0"
              }
            },
            "bridges": [
              "M00_AXI",
              "M03_INI",
              "M07_INI"
            ]
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_nci"
              },
              "CONNECTIONS": {
                "value": " M00_INI { read_bw {5} write_bw {5}} "
              },
              "DATA_WIDTH": {
                "value": "128"
              }
            },
            "bridges": [
              "M00_INI"
            ]
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_nci"
              },
              "CONNECTIONS": {
                "value": " M00_INI { read_bw {5} write_bw {5}} "
              },
              "DATA_WIDTH": {
                "value": "128"
              }
            },
            "bridges": [
              "M00_INI"
            ]
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_rpu"
              },
              "CONNECTIONS": {
                "value": " M00_INI { read_bw {5} write_bw {5}} "
              },
              "DATA_WIDTH": {
                "value": "128"
              }
            },
            "bridges": [
              "M00_INI"
            ]
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_pmc"
              },
              "CONNECTIONS": {
                "value": " M00_INI { read_bw {5} write_bw {5}} M04_INI { read_bw {5} write_bw {5}} M00_AXI { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}}"
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "DEST_IDS": {
                "value": "M00_AXI:0x0"
              }
            },
            "bridges": [
              "M00_AXI",
              "M00_INI",
              "M04_INI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "aie"
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "REGION": {
                "value": "768"
              }
            },
            "base_address": {
              "minimum": "0x020000000000",
              "maximum": "0x0200FFFFFFFF",
              "width": "64"
            }
          },
          "M00_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0"
          },
          "M01_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "auto"
              }
            }
          },
          "M02_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "auto"
              }
            }
          },
          "M03_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "auto"
              }
            }
          },
          "M04_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "INI_STRATEGY": {
                "value": "auto"
              }
            }
          },
          "M05_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0"
          },
          "M06_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0"
          },
          "M07_INI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0"
          }
        }
      },
      "noc_ddr4": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "0",
        "xci_name": "vitis_design_noc_ddr4_0",
        "xci_path": "ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0.xci",
        "inst_hier_path": "noc_ddr4",
        "parameters": {
          "CH0_DDR4_0_BOARD_INTERFACE": {
            "value": "ddr4_dimm1"
          },
          "MC_CHAN_REGION0": {
            "value": "DDR_LOW0"
          },
          "MC_CHAN_REGION1": {
            "value": "DDR_LOW1"
          },
          "MC_DDR4_2T": {
            "value": "Disable"
          },
          "MC_F1_LPDDR4_MR1": {
            "value": "0x0000"
          },
          "MC_F1_LPDDR4_MR2": {
            "value": "0x0000"
          },
          "MC_F1_TRCD": {
            "value": "13750"
          },
          "MC_F1_TRCDMIN": {
            "value": "13750"
          },
          "MC_PRE_DEF_ADDR_MAP_SEL": {
            "value": "ROW_COLUMN_BANK"
          },
          "MC_TRC": {
            "value": "45750"
          },
          "MC_TRCD": {
            "value": "13750"
          },
          "MC_TRCDMIN": {
            "value": "13750"
          },
          "MC_TRCMIN": {
            "value": "45750"
          },
          "MC_TRP": {
            "value": "13750"
          },
          "MC_TRPMIN": {
            "value": "13750"
          },
          "NUM_CLKS": {
            "value": "0"
          },
          "NUM_MC": {
            "value": "1"
          },
          "NUM_MCP": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "0"
          },
          "NUM_NSI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "0"
          },
          "sys_clk0_BOARD_INTERFACE": {
            "value": "ddr4_dimm1_sma_clk"
          }
        },
        "interface_ports": {
          "S00_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_0 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
              },
              "INI_STRATEGY": {
                "value": "auto"
              }
            },
            "memory_map_ref": "S00_INI"
          },
          "S01_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_1 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
              },
              "INI_STRATEGY": {
                "value": "auto"
              }
            },
            "memory_map_ref": "S01_INI"
          },
          "S02_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_2 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
              },
              "INI_STRATEGY": {
                "value": "auto"
              }
            },
            "memory_map_ref": "S02_INI"
          },
          "S03_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_3 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
              },
              "INI_STRATEGY": {
                "value": "auto"
              }
            },
            "memory_map_ref": "S03_INI"
          },
          "sys_clk0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CH0_DDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_INI": {
              "address_blocks": {
                "C0_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_INI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S00_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_INI;C0_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S00_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_INI": {
              "address_blocks": {
                "C1_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_INI;C1_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S01_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C1_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_INI;C1_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S01_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S02_INI": {
              "address_blocks": {
                "C2_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S02_INI;C2_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S02_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C2_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S02_INI;C2_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S02_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S03_INI": {
              "address_blocks": {
                "C3_DDR_LOW0": {
                  "base_address": "0x000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S03_INI;C3_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S03_INI;NONE;NONE": {
                      "base_address": "0x000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C3_DDR_LOW1": {
                  "base_address": "0x800000000",
                  "range": "32G",
                  "width": "36",
                  "usage": "memory",
                  "bank_blocks": {
                    "S03_INI;C3_DDR_LOW1;xilinx.com:boundary:axi_slave:1.0;/;S03_INI;NONE;NONE": {
                      "base_address": "0x800000000",
                      "range": "32G",
                      "width": "35",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S00_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S01_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S02_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S03_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S04_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S05_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S06_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S07_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S08_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S09_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S10_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S11_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S12_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S13_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S14_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S15_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S16_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S17_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S18_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S19_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S20_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S21_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S22_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S23_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S24_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S25_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S26_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"} S27_AXI {memport \"S_AXI_NOC\" sptag \"DDR\"}"
        }
      },
      "noc_lpddr4": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "0",
        "xci_name": "vitis_design_noc_lpddr4_0",
        "xci_path": "ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0.xci",
        "inst_hier_path": "noc_lpddr4",
        "parameters": {
          "CH0_LPDDR4_0_BOARD_INTERFACE": {
            "value": "ch0_lpddr4_c0"
          },
          "CH0_LPDDR4_1_BOARD_INTERFACE": {
            "value": "ch0_lpddr4_c1"
          },
          "CH1_LPDDR4_0_BOARD_INTERFACE": {
            "value": "ch1_lpddr4_c0"
          },
          "CH1_LPDDR4_1_BOARD_INTERFACE": {
            "value": "ch1_lpddr4_c1"
          },
          "MC_CHAN_REGION0": {
            "value": "DDR_CH1"
          },
          "MC_CHAN_REGION1": {
            "value": "NONE"
          },
          "NUM_CLKS": {
            "value": "0"
          },
          "NUM_MCP": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "0"
          },
          "NUM_NSI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "0"
          },
          "sys_clk0_BOARD_INTERFACE": {
            "value": "lpddr4_sma_clk1"
          },
          "sys_clk1_BOARD_INTERFACE": {
            "value": "lpddr4_sma_clk2"
          }
        },
        "interface_ports": {
          "S00_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_0 { read_bw {128} write_bw {128} read_avg_burst {4} write_avg_burst {4}} "
              }
            },
            "memory_map_ref": "S00_INI"
          },
          "S01_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_1 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
              },
              "INI_STRATEGY": {
                "value": "auto"
              }
            },
            "memory_map_ref": "S01_INI"
          },
          "S02_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_2 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
              },
              "INI_STRATEGY": {
                "value": "auto"
              }
            },
            "memory_map_ref": "S02_INI"
          },
          "S03_INI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:inimm:1.0",
            "vlnv": "xilinx.com:interface:inimm_rtl:1.0",
            "parameters": {
              "CONNECTIONS": {
                "value": "MC_3 { read_bw {5} write_bw {5} read_avg_burst {4} write_avg_burst {4}} "
              },
              "INI_STRATEGY": {
                "value": "auto"
              }
            },
            "memory_map_ref": "S03_INI"
          },
          "sys_clk0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CH0_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          },
          "CH1_LPDDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          },
          "sys_clk1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CH0_LPDDR4_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          },
          "CH1_LPDDR4_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:lpddr4:1.0",
            "vlnv": "xilinx.com:interface:lpddr4_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_INI": {
              "address_blocks": {
                "C0_DDR_CH1x2": {
                  "base_address": "0x50000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_INI;C0_DDR_CH1x2;xilinx.com:boundary:axi_slave:1.0;/;S00_INI;NONE;NONE": {
                      "base_address": "0x50000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_INI": {
              "address_blocks": {
                "C1_DDR_CH1x2": {
                  "base_address": "0x50000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_INI;C1_DDR_CH1x2;xilinx.com:boundary:axi_slave:1.0;/;S01_INI;NONE;NONE": {
                      "base_address": "0x50000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S02_INI": {
              "address_blocks": {
                "C2_DDR_CH1x2": {
                  "base_address": "0x50000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S02_INI;C2_DDR_CH1x2;xilinx.com:boundary:axi_slave:1.0;/;S02_INI;NONE;NONE": {
                      "base_address": "0x50000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S03_INI": {
              "address_blocks": {
                "C3_DDR_CH1x2": {
                  "base_address": "0x50000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S03_INI;C3_DDR_CH1x2;xilinx.com:boundary:axi_slave:1.0;/;S03_INI;NONE;NONE": {
                      "base_address": "0x50000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S00_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S01_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S02_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S03_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S04_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S05_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S06_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S07_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S08_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S09_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S10_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S11_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S12_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S13_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S14_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S15_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S16_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S17_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S18_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S19_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S20_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S21_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S22_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S23_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S24_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S25_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S26_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"} S27_AXI {memport \"S_AXI_NOC\" sptag \"LPDDR\"}"
        }
      },
      "ai_engine_0": {
        "vlnv": "xilinx.com:ip:ai_engine:2.0",
        "ip_revision": "11",
        "xci_name": "vitis_design_ai_engine_0_0",
        "xci_path": "ip/vitis_design_ai_engine_0_0/vitis_design_ai_engine_0_0.xci",
        "inst_hier_path": "ai_engine_0",
        "parameters": {
          "AIE_CORE_REF_CTRL_FREQMHZ": {
            "value": "1250"
          },
          "NAME_SI_AXI": {
            "value": "S00_AXI,"
          },
          "NUM_CLKS": {
            "value": "0"
          },
          "NUM_MI_AXI": {
            "value": "0"
          },
          "NUM_MI_AXIS": {
            "value": "0"
          },
          "NUM_SI_AXI": {
            "value": "1"
          },
          "NUM_SI_AXIS": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "NOC"
              }
            },
            "memory_map_ref": "S00_AXI"
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_AXI": {
              "address_blocks": {
                "AIE_ARRAY_0": {
                  "base_address": "0x20000000000",
                  "range": "4G",
                  "width": "42",
                  "usage": "memory",
                  "bank_blocks": {
                    "AIE_ARRAY_0;/noc_ai_mm_0/S_AXI/Reg;xilinx.com:ip:ai_noc:1.0;/noc_ai_mm_0;S_AXI;NONE;NONE": {
                      "base_address": "0x20000000000",
                      "range": "4G",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "axi_intc_cascaded_1": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "19",
        "xci_name": "vitis_design_axi_intc_cascaded_1_0",
        "xci_path": "ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0.xci",
        "inst_hier_path": "axi_intc_cascaded_1",
        "parameters": {
          "C_ASYNC_INTR": {
            "value": "0xFFFFFFFF"
          },
          "C_IRQ_CONNECTION": {
            "value": "1"
          }
        },
        "pfm_attributes": {
          "IRQ": "intr {id 0 range 32}"
        }
      },
      "axi_intc_parent": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "19",
        "xci_name": "vitis_design_axi_intc_parent_0",
        "xci_path": "ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0.xci",
        "inst_hier_path": "axi_intc_parent",
        "parameters": {
          "C_ASYNC_INTR": {
            "value": "0xFFFFFFFF"
          },
          "C_IRQ_CONNECTION": {
            "value": "1"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "vitis_design_xlconcat_0_0",
        "xci_path": "ip/vitis_design_xlconcat_0_0/vitis_design_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "32"
          }
        },
        "pfm_attributes": {
          "IRQ": "In0 {id 32} In1 {id 33} In2 {id 34} In3 {id 35} In4 {id 36} In5 {id 37} In6 {id 38} In7 {id 39} In8 {id 40}  In9 {id 41} In10 {id 42} In11 {id 43} In12 {id 44} In13 {id 45} In14 {id 46} In15 {id 47} In16 {id 48} In17 {id 49} In18 {id 50}  In19 {id 51} In20 {id 52} In21 {id 53} In22 {id 54} In23 {id 55} In24 {id 56} In25 {id 57} In26 {id 58} In27 {id 59} In28 {id 60}  In29 {id 61} In30 {id 62}"
        }
      },
      "clk_wizard_0": {
        "vlnv": "xilinx.com:ip:clk_wizard:1.0",
        "ip_revision": "13",
        "xci_name": "vitis_design_clk_wizard_0_0",
        "xci_path": "ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0.xci",
        "inst_hier_path": "clk_wizard_0",
        "parameters": {
          "CE_TYPE": {
            "value": "HARDSYNC"
          },
          "CLKOUT_DRIVES": {
            "value": "BUFG,BUFG,BUFG,MBUFGCE,BUFG,BUFG,BUFG"
          },
          "CLKOUT_DYN_PS": {
            "value": "None,None,None,None,None,None,None"
          },
          "CLKOUT_GROUPING": {
            "value": "Auto,Auto,Auto,Auto,Auto,Auto,Auto"
          },
          "CLKOUT_MATCHED_ROUTING": {
            "value": "false,false,false,false,false,false,false"
          },
          "CLKOUT_PORT": {
            "value": "clk_out1,clk_out2,clk_out3,clk_out4_o1,clk_out4_o2,clk_out4_o3,clk_out4_o4"
          },
          "CLKOUT_REQUESTED_DUTY_CYCLE": {
            "value": "50.000,50.000,50.000,50.000,50.000,50.000,50.000"
          },
          "CLKOUT_REQUESTED_OUT_FREQUENCY": {
            "value": "104.167,208.33,416.67,625,312.5,156.25,78.125"
          },
          "CLKOUT_REQUESTED_PHASE": {
            "value": "0.000,0.000,0.000,0.000,0.000,0.000,0.000"
          },
          "CLKOUT_USED": {
            "value": "true,true,true,true,false,false,false"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "PRIM_IN_FREQ": {
            "value": "100.000"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          }
        },
        "pfm_attributes": {
          "CLOCK": "clk_out1 {id \"1\" is_default \"false\" proc_sys_reset \"psr_104mhz\" status \"fixed\" freq_hz \"104166666\"} clk_out2 {id \"4\" is_default \"false\" proc_sys_reset \"/psr_208mhz\" status \"fixed\" freq_hz \"208333333\"} clk_out3 {id \"5\" is_default \"false\" proc_sys_reset \"/psr_416mhz\" status \"fixed\" freq_hz \"416666666\"} clk_out4_o1_o1 {id \"6\" is_default \"false\" proc_sys_reset \"/psr_625mhz\" status \"fixed_non_ref\" freq_hz \"625000000\"} clk_out4_o1_o2 {id \"2\" is_default \"true\" proc_sys_reset \"/psr_312mhz\" status \"fixed_non_ref\" freq_hz \"312500000\"} clk_out4_o1_o3 {id \"0\" is_default \"false\" proc_sys_reset \"/psr_156mhz\" status \"fixed_non_ref\" freq_hz \"156250000\"} clk_out4_o1_o4 {id \"3\" is_default \"false\" proc_sys_reset \"/psr_78mhz\" status \"fixed_non_ref\" freq_hz \"78125000\"}"
        }
      },
      "psr_104mhz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "vitis_design_psr_104mhz_0",
        "xci_path": "ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0.xci",
        "inst_hier_path": "psr_104mhz"
      },
      "psr_156mhz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "vitis_design_psr_156mhz_0",
        "xci_path": "ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0.xci",
        "inst_hier_path": "psr_156mhz"
      },
      "psr_312mhz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "vitis_design_psr_312mhz_0",
        "xci_path": "ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0.xci",
        "inst_hier_path": "psr_312mhz"
      },
      "psr_78mhz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "vitis_design_psr_78mhz_0",
        "xci_path": "ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0.xci",
        "inst_hier_path": "psr_78mhz"
      },
      "psr_208mhz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "vitis_design_psr_208mhz_0",
        "xci_path": "ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0.xci",
        "inst_hier_path": "psr_208mhz"
      },
      "psr_416mhz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "vitis_design_psr_416mhz_0",
        "xci_path": "ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0.xci",
        "inst_hier_path": "psr_416mhz"
      },
      "psr_625mhz": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "vitis_design_psr_625mhz_0",
        "xci_path": "ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0.xci",
        "inst_hier_path": "psr_625mhz"
      },
      "icn_ctrl_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "23",
        "xci_name": "vitis_design_icn_ctrl_1_0",
        "xci_path": "ip/vitis_design_icn_ctrl_1_0/vitis_design_icn_ctrl_1_0.xci",
        "inst_hier_path": "icn_ctrl_1",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "6"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M06_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M07_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M08_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"}"
        }
      },
      "icn_ctrl_2": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "23",
        "xci_name": "vitis_design_icn_ctrl_2_0",
        "xci_path": "ip/vitis_design_icn_ctrl_2_0/vitis_design_icn_ctrl_2_0.xci",
        "inst_hier_path": "icn_ctrl_2",
        "parameters": {
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M02_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M03_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M04_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M05_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M06_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M07_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M08_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M09_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M10_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M11_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M12_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M13_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M14_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M15_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"}"
        }
      },
      "dummy_slave_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "ip_revision": "17",
        "xci_name": "vitis_design_dummy_slave_0_0",
        "xci_path": "ip/vitis_design_dummy_slave_0_0/vitis_design_dummy_slave_0_0.xci",
        "inst_hier_path": "dummy_slave_0",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          }
        }
      },
      "dummy_slave_1": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "ip_revision": "17",
        "xci_name": "vitis_design_dummy_slave_1_0",
        "xci_path": "ip/vitis_design_dummy_slave_1_0/vitis_design_dummy_slave_1_0.xci",
        "inst_hier_path": "dummy_slave_1",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          }
        }
      },
      "dummy_slave_2": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "ip_revision": "17",
        "xci_name": "vitis_design_dummy_slave_2_0",
        "xci_path": "ip/vitis_design_dummy_slave_2_0/vitis_design_dummy_slave_2_0.xci",
        "inst_hier_path": "dummy_slave_2",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          }
        }
      },
      "dummy_slave_3": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "ip_revision": "17",
        "xci_name": "vitis_design_dummy_slave_3_0",
        "xci_path": "ip/vitis_design_dummy_slave_3_0/vitis_design_dummy_slave_3_0.xci",
        "inst_hier_path": "dummy_slave_3",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          }
        }
      },
      "icn_ctrl_3": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "23",
        "xci_name": "vitis_design_icn_ctrl_3_0",
        "xci_path": "ip/vitis_design_icn_ctrl_3_0/vitis_design_icn_ctrl_3_0.xci",
        "inst_hier_path": "icn_ctrl_3",
        "parameters": {
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M02_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M03_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M04_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M05_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M06_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M07_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M08_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M09_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M10_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M11_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M12_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M13_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M14_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M15_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"}"
        }
      },
      "icn_ctrl_4": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "23",
        "xci_name": "vitis_design_icn_ctrl_4_0",
        "xci_path": "ip/vitis_design_icn_ctrl_4_0/vitis_design_icn_ctrl_4_0.xci",
        "inst_hier_path": "icn_ctrl_4",
        "parameters": {
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M02_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M03_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M04_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M05_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M06_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M07_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M08_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M09_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M10_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M11_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M12_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M13_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M14_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M15_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"}"
        }
      },
      "icn_ctrl_5": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "23",
        "xci_name": "vitis_design_icn_ctrl_5_0",
        "xci_path": "ip/vitis_design_icn_ctrl_5_0/vitis_design_icn_ctrl_5_0.xci",
        "inst_hier_path": "icn_ctrl_5",
        "parameters": {
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M02_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M03_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M04_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M05_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M06_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M07_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M08_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M09_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M10_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M11_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M12_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M13_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M14_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M15_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"}"
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "vitis_design_xlconstant_0_0",
        "xci_path": "ip/vitis_design_xlconstant_0_0/vitis_design_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      }
    },
    "interface_nets": {
      "CIPS_0_IF_PMC_NOC_AXI_0": {
        "interface_ports": [
          "CIPS_0/PMC_NOC_AXI_0",
          "cips_noc/S07_AXI"
        ]
      },
      "CIPS_0_IF_PS_NOC_CCI_0": {
        "interface_ports": [
          "CIPS_0/FPD_CCI_NOC_0",
          "cips_noc/S00_AXI"
        ]
      },
      "CIPS_0_IF_PS_NOC_CCI_1": {
        "interface_ports": [
          "CIPS_0/FPD_CCI_NOC_1",
          "cips_noc/S01_AXI"
        ]
      },
      "CIPS_0_IF_PS_NOC_CCI_2": {
        "interface_ports": [
          "CIPS_0/FPD_CCI_NOC_2",
          "cips_noc/S02_AXI"
        ]
      },
      "CIPS_0_IF_PS_NOC_CCI_3": {
        "interface_ports": [
          "CIPS_0/FPD_CCI_NOC_3",
          "cips_noc/S03_AXI"
        ]
      },
      "CIPS_0_IF_PS_NOC_NCI_0": {
        "interface_ports": [
          "CIPS_0/FPD_AXI_NOC_0",
          "cips_noc/S04_AXI"
        ]
      },
      "CIPS_0_IF_PS_NOC_NCI_1": {
        "interface_ports": [
          "CIPS_0/FPD_AXI_NOC_1",
          "cips_noc/S05_AXI"
        ]
      },
      "CIPS_0_IF_PS_NOC_RPU_0": {
        "interface_ports": [
          "CIPS_0/LPD_AXI_NOC_0",
          "cips_noc/S06_AXI"
        ]
      },
      "CIPS_0_M_AXI_GP0": {
        "interface_ports": [
          "CIPS_0/M_AXI_FPD",
          "icn_ctrl_1/S00_AXI"
        ]
      },
      "axi_noc_0_CH0_LPDDR4_0": {
        "interface_ports": [
          "ch0_lpddr4_c0",
          "noc_lpddr4/CH0_LPDDR4_0"
        ]
      },
      "axi_noc_0_CH0_LPDDR4_1": {
        "interface_ports": [
          "ch0_lpddr4_c1",
          "noc_lpddr4/CH0_LPDDR4_1"
        ]
      },
      "axi_noc_0_CH1_LPDDR4_0": {
        "interface_ports": [
          "ch1_lpddr4_c0",
          "noc_lpddr4/CH1_LPDDR4_0"
        ]
      },
      "axi_noc_0_CH1_LPDDR4_1": {
        "interface_ports": [
          "ch1_lpddr4_c1",
          "noc_lpddr4/CH1_LPDDR4_1"
        ]
      },
      "cips_noc_M00_AXI": {
        "interface_ports": [
          "ai_engine_0/S00_AXI",
          "cips_noc/M00_AXI"
        ]
      },
      "cips_noc_M00_INI": {
        "interface_ports": [
          "noc_ddr4/S00_INI",
          "cips_noc/M00_INI"
        ]
      },
      "cips_noc_M01_INI": {
        "interface_ports": [
          "noc_ddr4/S01_INI",
          "cips_noc/M01_INI"
        ]
      },
      "cips_noc_M02_INI": {
        "interface_ports": [
          "noc_ddr4/S02_INI",
          "cips_noc/M02_INI"
        ]
      },
      "cips_noc_M03_INI": {
        "interface_ports": [
          "noc_ddr4/S03_INI",
          "cips_noc/M03_INI"
        ]
      },
      "cips_noc_M04_INI": {
        "interface_ports": [
          "noc_lpddr4/S00_INI",
          "cips_noc/M04_INI"
        ]
      },
      "cips_noc_M05_INI": {
        "interface_ports": [
          "noc_lpddr4/S01_INI",
          "cips_noc/M05_INI"
        ]
      },
      "cips_noc_M06_INI": {
        "interface_ports": [
          "noc_lpddr4/S02_INI",
          "cips_noc/M06_INI"
        ]
      },
      "cips_noc_M07_INI": {
        "interface_ports": [
          "noc_lpddr4/S03_INI",
          "cips_noc/M07_INI"
        ]
      },
      "ddr4_dimm1_sma_clk_1": {
        "interface_ports": [
          "ddr4_dimm1_sma_clk",
          "noc_ddr4/sys_clk0"
        ]
      },
      "icn_ctrl_1_M00_AXI": {
        "interface_ports": [
          "axi_intc_cascaded_1/s_axi",
          "icn_ctrl_1/M00_AXI"
        ]
      },
      "icn_ctrl_1_M01_AXI": {
        "interface_ports": [
          "axi_intc_parent/s_axi",
          "icn_ctrl_1/M01_AXI"
        ]
      },
      "icn_ctrl_1_M02_AXI": {
        "interface_ports": [
          "icn_ctrl_1/M02_AXI",
          "icn_ctrl_2/S00_AXI"
        ]
      },
      "icn_ctrl_1_M03_AXI": {
        "interface_ports": [
          "icn_ctrl_1/M03_AXI",
          "icn_ctrl_3/S00_AXI"
        ]
      },
      "icn_ctrl_1_M04_AXI": {
        "interface_ports": [
          "icn_ctrl_1/M04_AXI",
          "icn_ctrl_4/S00_AXI"
        ]
      },
      "icn_ctrl_1_M05_AXI": {
        "interface_ports": [
          "icn_ctrl_1/M05_AXI",
          "icn_ctrl_5/S00_AXI"
        ]
      },
      "icn_ctrl_2_M00_AXI": {
        "interface_ports": [
          "icn_ctrl_2/M00_AXI",
          "dummy_slave_0/S_AXI"
        ]
      },
      "icn_ctrl_3_M00_AXI": {
        "interface_ports": [
          "icn_ctrl_3/M00_AXI",
          "dummy_slave_1/S_AXI"
        ]
      },
      "icn_ctrl_4_M00_AXI": {
        "interface_ports": [
          "icn_ctrl_4/M00_AXI",
          "dummy_slave_2/S_AXI"
        ]
      },
      "icn_ctrl_5_M00_AXI": {
        "interface_ports": [
          "icn_ctrl_5/M00_AXI",
          "dummy_slave_3/S_AXI"
        ]
      },
      "lpddr4_sma_clk1_1": {
        "interface_ports": [
          "lpddr4_sma_clk1",
          "noc_lpddr4/sys_clk0"
        ]
      },
      "lpddr4_sma_clk2_1": {
        "interface_ports": [
          "lpddr4_sma_clk2",
          "noc_lpddr4/sys_clk1"
        ]
      },
      "noc_ddr4_CH0_DDR4_0": {
        "interface_ports": [
          "ddr4_dimm1",
          "noc_ddr4/CH0_DDR4_0"
        ]
      }
    },
    "nets": {
      "CIPS_0_pl_clk0": {
        "ports": [
          "CIPS_0/pl0_ref_clk",
          "clk_wizard_0/clk_in1"
        ]
      },
      "CIPS_0_pl_resetn1": {
        "ports": [
          "CIPS_0/pl0_resetn",
          "clk_wizard_0/resetn",
          "psr_104mhz/ext_reset_in",
          "psr_156mhz/ext_reset_in",
          "psr_208mhz/ext_reset_in",
          "psr_312mhz/ext_reset_in",
          "psr_416mhz/ext_reset_in",
          "psr_625mhz/ext_reset_in",
          "psr_78mhz/ext_reset_in"
        ]
      },
      "CIPS_0_ps_pmc_noc_axi0_clk": {
        "ports": [
          "CIPS_0/pmc_axi_noc_axi0_clk",
          "cips_noc/aclk8"
        ]
      },
      "CIPS_0_ps_ps_noc_cci_axi0_clk": {
        "ports": [
          "CIPS_0/fpd_cci_noc_axi0_clk",
          "cips_noc/aclk1"
        ]
      },
      "CIPS_0_ps_ps_noc_cci_axi1_clk": {
        "ports": [
          "CIPS_0/fpd_cci_noc_axi1_clk",
          "cips_noc/aclk2"
        ]
      },
      "CIPS_0_ps_ps_noc_cci_axi2_clk": {
        "ports": [
          "CIPS_0/fpd_cci_noc_axi2_clk",
          "cips_noc/aclk3"
        ]
      },
      "CIPS_0_ps_ps_noc_cci_axi3_clk": {
        "ports": [
          "CIPS_0/fpd_cci_noc_axi3_clk",
          "cips_noc/aclk4"
        ]
      },
      "CIPS_0_ps_ps_noc_nci_axi0_clk": {
        "ports": [
          "CIPS_0/fpd_axi_noc_axi0_clk",
          "cips_noc/aclk5"
        ]
      },
      "CIPS_0_ps_ps_noc_nci_axi1_clk": {
        "ports": [
          "CIPS_0/fpd_axi_noc_axi1_clk",
          "cips_noc/aclk6"
        ]
      },
      "CIPS_0_ps_ps_noc_rpu_axi0_clk": {
        "ports": [
          "CIPS_0/lpd_axi_noc_clk",
          "cips_noc/aclk7"
        ]
      },
      "ai_engine_0_s00_axi_aclk": {
        "ports": [
          "ai_engine_0/s00_axi_aclk",
          "cips_noc/aclk9"
        ]
      },
      "axi_intc_3_irq": {
        "ports": [
          "axi_intc_parent/irq",
          "CIPS_0/pl_ps_irq0"
        ]
      },
      "axi_intc_cascaded_1_irq": {
        "ports": [
          "axi_intc_cascaded_1/irq",
          "xlconcat_0/In31"
        ]
      },
      "clk_wizard_0_clk_out1": {
        "ports": [
          "clk_wizard_0/clk_out1",
          "CIPS_0/m_axi_fpd_aclk",
          "axi_intc_cascaded_1/s_axi_aclk",
          "axi_intc_parent/s_axi_aclk",
          "cips_noc/aclk0",
          "icn_ctrl_1/aclk",
          "icn_ctrl_1/aclk1",
          "icn_ctrl_2/aclk",
          "icn_ctrl_3/aclk",
          "icn_ctrl_4/aclk",
          "icn_ctrl_5/aclk",
          "psr_104mhz/slowest_sync_clk",
          "dummy_slave_0/aclk",
          "dummy_slave_1/aclk",
          "dummy_slave_2/aclk",
          "dummy_slave_3/aclk"
        ]
      },
      "clk_wizard_0_clk_out2": {
        "ports": [
          "clk_wizard_0/clk_out2",
          "psr_208mhz/slowest_sync_clk"
        ]
      },
      "clk_wizard_0_clk_out3": {
        "ports": [
          "clk_wizard_0/clk_out3",
          "psr_416mhz/slowest_sync_clk"
        ]
      },
      "clk_wizard_0_clk_out4_o1_o1": {
        "ports": [
          "clk_wizard_0/clk_out4_o1_o1",
          "psr_625mhz/slowest_sync_clk"
        ]
      },
      "clk_wizard_0_clk_out4_o1_o2": {
        "ports": [
          "clk_wizard_0/clk_out4_o1_o2",
          "psr_312mhz/slowest_sync_clk"
        ]
      },
      "clk_wizard_0_clk_out4_o1_o3": {
        "ports": [
          "clk_wizard_0/clk_out4_o1_o3",
          "psr_156mhz/slowest_sync_clk"
        ]
      },
      "clk_wizard_0_clk_out4_o1_o4": {
        "ports": [
          "clk_wizard_0/clk_out4_o1_o4",
          "psr_78mhz/slowest_sync_clk"
        ]
      },
      "clk_wizard_0_locked": {
        "ports": [
          "clk_wizard_0/locked",
          "psr_104mhz/dcm_locked",
          "psr_156mhz/dcm_locked",
          "psr_208mhz/dcm_locked",
          "psr_416mhz/dcm_locked",
          "psr_625mhz/dcm_locked",
          "psr_78mhz/dcm_locked",
          "psr_312mhz/dcm_locked"
        ]
      },
      "psr_104mhz_peripheral_aresetn": {
        "ports": [
          "psr_104mhz/peripheral_aresetn",
          "axi_intc_cascaded_1/s_axi_aresetn",
          "axi_intc_parent/s_axi_aresetn",
          "icn_ctrl_1/aresetn",
          "icn_ctrl_2/aresetn",
          "icn_ctrl_3/aresetn",
          "icn_ctrl_4/aresetn",
          "icn_ctrl_5/aresetn",
          "dummy_slave_0/aresetn",
          "dummy_slave_1/aresetn",
          "dummy_slave_2/aresetn",
          "dummy_slave_3/aresetn"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "axi_intc_parent/intr"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "clk_wizard_0/clk_out4_o1_ce",
          "clk_wizard_0/clk_out4_o1_clr_n"
        ]
      }
    },
    "addressing": {
      "/CIPS_0": {
        "address_spaces": {
          "FPD_AXI_NOC_0": {
            "segments": {
              "SEG_noc_ddr4_C0_DDR_LOW0": {
                "address_block": "/noc_ddr4/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_ddr4_C0_DDR_LOW1": {
                "address_block": "/noc_ddr4/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              }
            }
          },
          "FPD_AXI_NOC_1": {
            "segments": {
              "SEG_noc_ddr4_C0_DDR_LOW0": {
                "address_block": "/noc_ddr4/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_ddr4_C0_DDR_LOW1": {
                "address_block": "/noc_ddr4/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              }
            }
          },
          "FPD_CCI_NOC_0": {
            "segments": {
              "SEG_ai_engine_0_AIE_ARRAY_0": {
                "address_block": "/ai_engine_0/S00_AXI/AIE_ARRAY_0",
                "offset": "0x0000020000000000",
                "range": "4G"
              },
              "SEG_noc_ddr4_C0_DDR_LOW0": {
                "address_block": "/noc_ddr4/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_ddr4_C0_DDR_LOW1": {
                "address_block": "/noc_ddr4/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              },
              "SEG_noc_lpddr4_C0_DDR_CH1x2": {
                "address_block": "/noc_lpddr4/S00_INI/C0_DDR_CH1x2",
                "offset": "0x0000050000000000",
                "range": "8G"
              }
            }
          },
          "FPD_CCI_NOC_1": {
            "segments": {
              "SEG_ai_engine_0_AIE_ARRAY_0": {
                "address_block": "/ai_engine_0/S00_AXI/AIE_ARRAY_0",
                "offset": "0x0000020000000000",
                "range": "4G"
              },
              "SEG_noc_ddr4_C1_DDR_LOW0": {
                "address_block": "/noc_ddr4/S01_INI/C1_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_ddr4_C1_DDR_LOW1": {
                "address_block": "/noc_ddr4/S01_INI/C1_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              },
              "SEG_noc_lpddr4_C1_DDR_CH1x2": {
                "address_block": "/noc_lpddr4/S01_INI/C1_DDR_CH1x2",
                "offset": "0x0000050000000000",
                "range": "8G"
              }
            }
          },
          "FPD_CCI_NOC_2": {
            "segments": {
              "SEG_ai_engine_0_AIE_ARRAY_0": {
                "address_block": "/ai_engine_0/S00_AXI/AIE_ARRAY_0",
                "offset": "0x0000020000000000",
                "range": "4G"
              },
              "SEG_noc_ddr4_C2_DDR_LOW0": {
                "address_block": "/noc_ddr4/S02_INI/C2_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_ddr4_C2_DDR_LOW1": {
                "address_block": "/noc_ddr4/S02_INI/C2_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              },
              "SEG_noc_lpddr4_C2_DDR_CH1x2": {
                "address_block": "/noc_lpddr4/S02_INI/C2_DDR_CH1x2",
                "offset": "0x0000050000000000",
                "range": "8G"
              }
            }
          },
          "FPD_CCI_NOC_3": {
            "segments": {
              "SEG_ai_engine_0_AIE_ARRAY_0": {
                "address_block": "/ai_engine_0/S00_AXI/AIE_ARRAY_0",
                "offset": "0x0000020000000000",
                "range": "4G"
              },
              "SEG_noc_ddr4_C3_DDR_LOW0": {
                "address_block": "/noc_ddr4/S03_INI/C3_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_ddr4_C3_DDR_LOW1": {
                "address_block": "/noc_ddr4/S03_INI/C3_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              },
              "SEG_noc_lpddr4_C3_DDR_CH1x2": {
                "address_block": "/noc_lpddr4/S03_INI/C3_DDR_CH1x2",
                "offset": "0x0000050000000000",
                "range": "8G"
              }
            }
          },
          "LPD_AXI_NOC_0": {
            "segments": {
              "SEG_noc_ddr4_C0_DDR_LOW0": {
                "address_block": "/noc_ddr4/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_ddr4_C0_DDR_LOW1": {
                "address_block": "/noc_ddr4/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              }
            }
          },
          "M_AXI_FPD": {
            "segments": {
              "SEG_axi_intc_cascaded_1_Reg": {
                "address_block": "/axi_intc_cascaded_1/S_AXI/Reg",
                "offset": "0x000A4000000",
                "range": "64K"
              },
              "SEG_axi_intc_parent_Reg": {
                "address_block": "/axi_intc_parent/S_AXI/Reg",
                "offset": "0x000A5000000",
                "range": "64K"
              },
              "SEG_dummy_slave_0_Reg": {
                "address_block": "/dummy_slave_0/S_AXI/Reg",
                "offset": "0x000A4010000",
                "range": "64K"
              },
              "SEG_dummy_slave_1_Reg": {
                "address_block": "/dummy_slave_1/S_AXI/Reg",
                "offset": "0x000A4020000",
                "range": "64K"
              },
              "SEG_dummy_slave_2_Reg": {
                "address_block": "/dummy_slave_2/S_AXI/Reg",
                "offset": "0x000A4030000",
                "range": "64K"
              },
              "SEG_dummy_slave_3_Reg": {
                "address_block": "/dummy_slave_3/S_AXI/Reg",
                "offset": "0x000A4040000",
                "range": "64K"
              }
            }
          },
          "PMC_NOC_AXI_0": {
            "segments": {
              "SEG_ai_engine_0_AIE_ARRAY_0": {
                "address_block": "/ai_engine_0/S00_AXI/AIE_ARRAY_0",
                "offset": "0x0000020000000000",
                "range": "4G"
              },
              "SEG_noc_ddr4_C0_DDR_LOW0": {
                "address_block": "/noc_ddr4/S00_INI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_noc_ddr4_C0_DDR_LOW1": {
                "address_block": "/noc_ddr4/S00_INI/C0_DDR_LOW1",
                "offset": "0x0000000800000000",
                "range": "6G"
              },
              "SEG_noc_lpddr4_C0_DDR_CH1x2": {
                "address_block": "/noc_lpddr4/S00_INI/C0_DDR_CH1x2",
                "offset": "0x0000050000000000",
                "range": "8G"
              }
            }
          }
        }
      }
    }
  }
}