Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr  3 17:38:36 2024
| Host         : Mingyi_TX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.964        0.000                      0                18618        0.037        0.000                      0                18618        8.750        0.000                       0                  6697  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.964        0.000                      0                18618        0.037        0.000                      0                18618        8.750        0.000                       0                  6697  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/tmp1_fu_713_p2/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.330ns  (logic 1.126ns (9.938%)  route 10.204ns (90.062%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.709     3.003    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X58Y24         FDRE                                         r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/Q
                         net (fo=29, routed)          3.725     7.246    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/p_mid2_reg_1425_reg[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.370 f  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[13]_i_2/O
                         net (fo=6, routed)           0.824     8.195    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp0_stage6_subdone1_out
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.152     8.347 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp_22_reg_1481_pp0_iter1_reg[29]_i_1/O
                         net (fo=94, routed)          1.715    10.061    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332    10.393 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp1_fu_713_p2_i_2/O
                         net (fo=139, routed)         3.940    14.333    design_1_i/max_pool2_0/inst/gmem_addr_1_reg_14690
    DSP48_X4Y2           DSP48E1                                      r  design_1_i/max_pool2_0/inst/tmp1_fu_713_p2/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.715    22.894    design_1_i/max_pool2_0/inst/ap_clk
    DSP48_X4Y2           DSP48E1                                      r  design_1_i/max_pool2_0/inst/tmp1_fu_713_p2/CLK
                         clock pessimism              0.230    23.124    
                         clock uncertainty           -0.302    22.821    
    DSP48_X4Y2           DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524    22.297    design_1_i/max_pool2_0/inst/tmp1_fu_713_p2
  -------------------------------------------------------------------
                         required time                         22.297    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             8.182ns  (required time - arrival time)
  Source:                 design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg__0/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.108ns  (logic 1.126ns (10.137%)  route 9.982ns (89.863%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.709     3.003    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X58Y24         FDRE                                         r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/Q
                         net (fo=29, routed)          3.725     7.246    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/p_mid2_reg_1425_reg[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.370 f  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[13]_i_2/O
                         net (fo=6, routed)           0.824     8.195    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp0_stage6_subdone1_out
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.152     8.347 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp_22_reg_1481_pp0_iter1_reg[29]_i_1/O
                         net (fo=94, routed)          1.715    10.061    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332    10.393 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp1_fu_713_p2_i_2/O
                         net (fo=139, routed)         3.718    14.111    design_1_i/max_pool2_0/inst/gmem_addr_1_reg_14690
    DSP48_X3Y3           DSP48E1                                      r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg__0/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.711    22.890    design_1_i/max_pool2_0/inst/ap_clk
    DSP48_X3Y3           DSP48E1                                      r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg__0/CLK
                         clock pessimism              0.230    23.120    
                         clock uncertainty           -0.302    22.817    
    DSP48_X3Y3           DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.524    22.293    design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg__0
  -------------------------------------------------------------------
                         required time                         22.293    
                         arrival time                         -14.111    
  -------------------------------------------------------------------
                         slack                                  8.182    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.849ns  (logic 1.126ns (10.379%)  route 9.723ns (89.621%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.709     3.003    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X58Y24         FDRE                                         r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/Q
                         net (fo=29, routed)          3.725     7.246    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/p_mid2_reg_1425_reg[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.370 f  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[13]_i_2/O
                         net (fo=6, routed)           0.824     8.195    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp0_stage6_subdone1_out
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.152     8.347 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp_22_reg_1481_pp0_iter1_reg[29]_i_1/O
                         net (fo=94, routed)          1.715    10.061    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332    10.393 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp1_fu_713_p2_i_2/O
                         net (fo=139, routed)         3.458    13.852    design_1_i/max_pool2_0/inst/gmem_addr_1_reg_14690
    SLICE_X93Y9          FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.620    22.799    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X93Y9          FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[0]__0/C
                         clock pessimism              0.230    23.029    
                         clock uncertainty           -0.302    22.727    
    SLICE_X93Y9          FDRE (Setup_fdre_C_CE)      -0.205    22.522    design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[0]__0
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[16]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.849ns  (logic 1.126ns (10.379%)  route 9.723ns (89.621%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.709     3.003    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X58Y24         FDRE                                         r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/Q
                         net (fo=29, routed)          3.725     7.246    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/p_mid2_reg_1425_reg[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.370 f  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[13]_i_2/O
                         net (fo=6, routed)           0.824     8.195    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp0_stage6_subdone1_out
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.152     8.347 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp_22_reg_1481_pp0_iter1_reg[29]_i_1/O
                         net (fo=94, routed)          1.715    10.061    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332    10.393 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp1_fu_713_p2_i_2/O
                         net (fo=139, routed)         3.458    13.852    design_1_i/max_pool2_0/inst/gmem_addr_1_reg_14690
    SLICE_X93Y9          FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[16]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.620    22.799    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X93Y9          FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[16]__0/C
                         clock pessimism              0.230    23.029    
                         clock uncertainty           -0.302    22.727    
    SLICE_X93Y9          FDRE (Setup_fdre_C_CE)      -0.205    22.522    design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[16]__0
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.849ns  (logic 1.126ns (10.379%)  route 9.723ns (89.621%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.709     3.003    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X58Y24         FDRE                                         r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/Q
                         net (fo=29, routed)          3.725     7.246    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/p_mid2_reg_1425_reg[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.370 f  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[13]_i_2/O
                         net (fo=6, routed)           0.824     8.195    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp0_stage6_subdone1_out
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.152     8.347 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp_22_reg_1481_pp0_iter1_reg[29]_i_1/O
                         net (fo=94, routed)          1.715    10.061    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332    10.393 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp1_fu_713_p2_i_2/O
                         net (fo=139, routed)         3.458    13.852    design_1_i/max_pool2_0/inst/gmem_addr_1_reg_14690
    SLICE_X93Y9          FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.620    22.799    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X93Y9          FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[1]__0/C
                         clock pessimism              0.230    23.029    
                         clock uncertainty           -0.302    22.727    
    SLICE_X93Y9          FDRE (Setup_fdre_C_CE)      -0.205    22.522    design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[1]__0
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.849ns  (logic 1.126ns (10.379%)  route 9.723ns (89.621%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.709     3.003    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X58Y24         FDRE                                         r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/Q
                         net (fo=29, routed)          3.725     7.246    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/p_mid2_reg_1425_reg[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.370 f  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[13]_i_2/O
                         net (fo=6, routed)           0.824     8.195    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp0_stage6_subdone1_out
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.152     8.347 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp_22_reg_1481_pp0_iter1_reg[29]_i_1/O
                         net (fo=94, routed)          1.715    10.061    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332    10.393 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp1_fu_713_p2_i_2/O
                         net (fo=139, routed)         3.458    13.852    design_1_i/max_pool2_0/inst/gmem_addr_1_reg_14690
    SLICE_X93Y9          FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.620    22.799    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X93Y9          FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[3]__0/C
                         clock pessimism              0.230    23.029    
                         clock uncertainty           -0.302    22.727    
    SLICE_X93Y9          FDRE (Setup_fdre_C_CE)      -0.205    22.522    design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[3]__0
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -13.852    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[10]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.699ns  (logic 1.126ns (10.524%)  route 9.573ns (89.476%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.709     3.003    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X58Y24         FDRE                                         r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/Q
                         net (fo=29, routed)          3.725     7.246    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/p_mid2_reg_1425_reg[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.370 f  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[13]_i_2/O
                         net (fo=6, routed)           0.824     8.195    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp0_stage6_subdone1_out
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.152     8.347 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp_22_reg_1481_pp0_iter1_reg[29]_i_1/O
                         net (fo=94, routed)          1.715    10.061    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332    10.393 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp1_fu_713_p2_i_2/O
                         net (fo=139, routed)         3.309    13.702    design_1_i/max_pool2_0/inst/gmem_addr_1_reg_14690
    SLICE_X93Y10         FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[10]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.620    22.799    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X93Y10         FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[10]__0/C
                         clock pessimism              0.230    23.029    
                         clock uncertainty           -0.302    22.727    
    SLICE_X93Y10         FDRE (Setup_fdre_C_CE)      -0.205    22.522    design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[10]__0
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[11]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.699ns  (logic 1.126ns (10.524%)  route 9.573ns (89.476%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.709     3.003    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X58Y24         FDRE                                         r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/Q
                         net (fo=29, routed)          3.725     7.246    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/p_mid2_reg_1425_reg[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.370 f  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[13]_i_2/O
                         net (fo=6, routed)           0.824     8.195    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp0_stage6_subdone1_out
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.152     8.347 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp_22_reg_1481_pp0_iter1_reg[29]_i_1/O
                         net (fo=94, routed)          1.715    10.061    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332    10.393 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp1_fu_713_p2_i_2/O
                         net (fo=139, routed)         3.309    13.702    design_1_i/max_pool2_0/inst/gmem_addr_1_reg_14690
    SLICE_X93Y10         FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[11]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.620    22.799    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X93Y10         FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[11]__0/C
                         clock pessimism              0.230    23.029    
                         clock uncertainty           -0.302    22.727    
    SLICE_X93Y10         FDRE (Setup_fdre_C_CE)      -0.205    22.522    design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[11]__0
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[2]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.699ns  (logic 1.126ns (10.524%)  route 9.573ns (89.476%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.709     3.003    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X58Y24         FDRE                                         r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/Q
                         net (fo=29, routed)          3.725     7.246    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/p_mid2_reg_1425_reg[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.370 f  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[13]_i_2/O
                         net (fo=6, routed)           0.824     8.195    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp0_stage6_subdone1_out
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.152     8.347 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp_22_reg_1481_pp0_iter1_reg[29]_i_1/O
                         net (fo=94, routed)          1.715    10.061    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332    10.393 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp1_fu_713_p2_i_2/O
                         net (fo=139, routed)         3.309    13.702    design_1_i/max_pool2_0/inst/gmem_addr_1_reg_14690
    SLICE_X93Y10         FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[2]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.620    22.799    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X93Y10         FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[2]__0/C
                         clock pessimism              0.230    23.029    
                         clock uncertainty           -0.302    22.727    
    SLICE_X93Y10         FDRE (Setup_fdre_C_CE)      -0.205    22.522    design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[2]__0
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[4]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.699ns  (logic 1.126ns (10.524%)  route 9.573ns (89.476%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 22.799 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.709     3.003    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X58Y24         FDRE                                         r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.518     3.521 r  design_1_i/max_pool2_0/inst/exitcond_flatten1_reg_1344_reg[0]/Q
                         net (fo=29, routed)          3.725     7.246    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/p_mid2_reg_1425_reg[0]
    SLICE_X15Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.370 f  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm[13]_i_2/O
                         net (fo=6, routed)           0.824     8.195    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_block_pp0_stage6_subdone1_out
    SLICE_X17Y26         LUT2 (Prop_lut2_I1_O)        0.152     8.347 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp_22_reg_1481_pp0_iter1_reg[29]_i_1/O
                         net (fo=94, routed)          1.715    10.061    design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[12]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332    10.393 r  design_1_i/max_pool2_0/inst/max_pool2_gmem_m_axi_U/bus_read/rs_rreq/tmp1_fu_713_p2_i_2/O
                         net (fo=139, routed)         3.309    13.702    design_1_i/max_pool2_0/inst/gmem_addr_1_reg_14690
    SLICE_X93Y10         FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[4]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        1.620    22.799    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X93Y10         FDRE                                         r  design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[4]__0/C
                         clock pessimism              0.230    23.029    
                         clock uncertainty           -0.302    22.727    
    SLICE_X93Y10         FDRE (Setup_fdre_C_CE)      -0.205    22.522    design_1_i/max_pool2_0/inst/tmp1_reg_1487_reg[4]__0
  -------------------------------------------------------------------
                         required time                         22.522    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                  8.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.576     0.912    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y53         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.108    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X30Y53         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.844     1.210    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X30Y53         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.072    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/max_pool2_0/inst/p_mid2_reg_1425_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/p_mid2_reg_1425_pp0_iter3_reg_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.553     0.889    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X39Y20         FDRE                                         r  design_1_i/max_pool2_0/inst/p_mid2_reg_1425_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/max_pool2_0/inst/p_mid2_reg_1425_reg[15]/Q
                         net (fo=3, routed)           0.128     1.158    design_1_i/max_pool2_0/inst/p_mid2_reg_1425[15]
    SLICE_X42Y20         SRL16E                                       r  design_1_i/max_pool2_0/inst/p_mid2_reg_1425_pp0_iter3_reg_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.818     1.184    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X42Y20         SRL16E                                       r  design_1_i/max_pool2_0/inst/p_mid2_reg_1425_pp0_iter3_reg_reg[15]_srl3/CLK
                         clock pessimism             -0.263     0.921    
    SLICE_X42Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.104    design_1_i/max_pool2_0/inst/p_mid2_reg_1425_pp0_iter3_reg_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1078]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.135%)  route 0.239ns (62.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.591     0.927    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1078]/Q
                         net (fo=2, routed)           0.239     1.306    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/Q[20]
    SLICE_X29Y52         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1078]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X29Y52         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1078]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.070     1.251    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1078]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.876%)  route 0.241ns (63.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.565     0.901    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X33Y47         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1076]/Q
                         net (fo=2, routed)           0.241     1.283    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/Q[18]
    SLICE_X32Y52         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.826     1.192    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X32Y52         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1076]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.059     1.221    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1076]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1080]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.912%)  route 0.193ns (60.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.562     0.898    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X44Y46         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1080]/Q
                         net (fo=2, routed)           0.193     1.218    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[22]
    SLICE_X43Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.825     1.191    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X43Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1080]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)        -0.007     1.154    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1080]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.160%)  route 0.249ns (63.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.590     0.926    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X28Y46         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1072]/Q
                         net (fo=2, routed)           0.249     1.315    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/Q[14]
    SLICE_X29Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X29Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1072]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.070     1.251    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1072]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.538%)  route 0.265ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.563     0.899    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X44Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1076]/Q
                         net (fo=1, routed)           0.265     1.292    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA1
    SLICE_X42Y54         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.824     1.190    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y54         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
                         clock pessimism             -0.030     1.160    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.227    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1083]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1083]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.871%)  route 0.252ns (64.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.591     0.927    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X28Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1083]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1083]/Q
                         net (fo=2, routed)           0.252     1.320    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/Q[25]
    SLICE_X31Y56         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1083]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.844     1.210    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X31Y56         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1083]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.070     1.250    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1083]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1091]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.544%)  route 0.250ns (54.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.562     0.898    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X46Y44         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]/Q
                         net (fo=3, routed)           0.250     1.311    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[33]
    SLICE_X46Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.356 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1091]_i_1/O
                         net (fo=1, routed)           0.000     1.356    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1091]_i_1_n_0
    SLICE_X46Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1091]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.825     1.191    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X46Y51         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1091]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.120     1.281    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1091]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/max_pool2_0/inst/n_1_reg_1459_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/max_pool2_0/inst/n_reg_261_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.961%)  route 0.218ns (63.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.559     0.895    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X47Y12         FDRE                                         r  design_1_i/max_pool2_0/inst/n_1_reg_1459_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/max_pool2_0/inst/n_1_reg_1459_reg[30]/Q
                         net (fo=5, routed)           0.218     1.241    design_1_i/max_pool2_0/inst/n_1_reg_1459_reg_n_2_[30]
    SLICE_X51Y12         FDRE                                         r  design_1_i/max_pool2_0/inst/n_reg_261_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6705, routed)        0.821     1.187    design_1_i/max_pool2_0/inst/ap_clk
    SLICE_X51Y12         FDRE                                         r  design_1_i/max_pool2_0/inst/n_reg_261_reg[30]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y12         FDRE (Hold_fdre_C_D)         0.013     1.165    design_1_i/max_pool2_0/inst/n_reg_261_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y4    design_1_i/max_pool2_0/inst/tmp_13_fu_570_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y7    design_1_i/max_pool2_0/inst/tmp_5_mid1_fu_1090_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y4    design_1_i/max_pool2_0/inst/max_pool2_mul_64ncud_U2/max_pool2_mul_64ncud_MulnS_0_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y9    design_1_i/max_pool2_0/inst/bound_reg_1302_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y7    design_1_i/max_pool2_0/inst/bound_reg_1302_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y6    design_1_i/max_pool2_0/inst/tmp_5_mid1_reg_1590_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y4    design_1_i/max_pool2_0/inst/tmp_24_fu_521_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y8    design_1_i/max_pool2_0/inst/tmp_19_fu_665_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y2    design_1_i/max_pool2_0/inst/tmp1_fu_713_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y5    design_1_i/max_pool2_0/inst/tmp_29_reg_1503_reg__0/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y44  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y44  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y42  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y42  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y42  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y42  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y42  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y42  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y42  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y42  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y52  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y52  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK



