<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › pci › pcxhr › pcxhr_core.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pcxhr_core.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Driver for Digigram pcxhr compatible soundcards</span>
<span class="cm"> *</span>
<span class="cm"> * low level interface with interrupt and message handling</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004 by Digigram &lt;alsa@digigram.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *   GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *   You should have received a copy of the GNU General Public License</span>
<span class="cm"> *   along with this program; if not, write to the Free Software</span>
<span class="cm"> *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __SOUND_PCXHR_CORE_H</span>
<span class="cp">#define __SOUND_PCXHR_CORE_H</span>

<span class="k">struct</span> <span class="n">firmware</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">pcxhr_mgr</span><span class="p">;</span>

<span class="cm">/* init and firmware download commands */</span>
<span class="kt">void</span> <span class="n">pcxhr_reset_xilinx_com</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcxhr_mgr</span> <span class="o">*</span><span class="n">mgr</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">pcxhr_reset_dsp</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcxhr_mgr</span> <span class="o">*</span><span class="n">mgr</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">pcxhr_enable_dsp</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcxhr_mgr</span> <span class="o">*</span><span class="n">mgr</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">pcxhr_load_xilinx_binary</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcxhr_mgr</span> <span class="o">*</span><span class="n">mgr</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">xilinx</span><span class="p">,</span> <span class="kt">int</span> <span class="n">second</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">pcxhr_load_eeprom_binary</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcxhr_mgr</span> <span class="o">*</span><span class="n">mgr</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">eeprom</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">pcxhr_load_boot_binary</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcxhr_mgr</span> <span class="o">*</span><span class="n">mgr</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">boot</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">pcxhr_load_dsp_binary</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcxhr_mgr</span> <span class="o">*</span><span class="n">mgr</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">dsp</span><span class="p">);</span>

<span class="cm">/* DSP time available on MailBox4 register : 24 bit time samples() */</span>
<span class="cp">#define PCXHR_DSP_TIME_MASK		0x00ffffff</span>
<span class="cp">#define PCXHR_DSP_TIME_INVALID		0x10000000</span>


<span class="cp">#define PCXHR_SIZE_MAX_CMD		8</span>
<span class="cp">#define PCXHR_SIZE_MAX_STATUS		16</span>
<span class="cp">#define PCXHR_SIZE_MAX_LONG_STATUS	256</span>

<span class="k">struct</span> <span class="n">pcxhr_rmh</span> <span class="p">{</span>
	<span class="n">u16</span>	<span class="n">cmd_len</span><span class="p">;</span>		<span class="cm">/* length of the command to send (WORDs) */</span>
	<span class="n">u16</span>	<span class="n">stat_len</span><span class="p">;</span>		<span class="cm">/* length of the status received (WORDs) */</span>
	<span class="n">u16</span>	<span class="n">dsp_stat</span><span class="p">;</span>		<span class="cm">/* status type, RMP_SSIZE_XXX */</span>
	<span class="n">u16</span>	<span class="n">cmd_idx</span><span class="p">;</span>		<span class="cm">/* index of the command */</span>
	<span class="n">u32</span>	<span class="n">cmd</span><span class="p">[</span><span class="n">PCXHR_SIZE_MAX_CMD</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">stat</span><span class="p">[</span><span class="n">PCXHR_SIZE_MAX_STATUS</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CMD_VERSION</span><span class="p">,</span>			<span class="cm">/* cmd_len = 2	stat_len = 1 */</span>
	<span class="n">CMD_SUPPORTED</span><span class="p">,</span>			<span class="cm">/* cmd_len = 1	stat_len = 4 */</span>
	<span class="n">CMD_TEST_IT</span><span class="p">,</span>			<span class="cm">/* cmd_len = 1	stat_len = 1 */</span>
	<span class="n">CMD_SEND_IRQA</span><span class="p">,</span>			<span class="cm">/* cmd_len = 1	stat_len = 0 */</span>
	<span class="n">CMD_ACCESS_IO_WRITE</span><span class="p">,</span>		<span class="cm">/* cmd_len &gt;= 1	stat_len &gt;= 1 */</span>
	<span class="n">CMD_ACCESS_IO_READ</span><span class="p">,</span>		<span class="cm">/* cmd_len &gt;= 1	stat_len &gt;= 1 */</span>
	<span class="n">CMD_ASYNC</span><span class="p">,</span>			<span class="cm">/* cmd_len = 1	stat_len = 1 */</span>
	<span class="n">CMD_MODIFY_CLOCK</span><span class="p">,</span>		<span class="cm">/* cmd_len = 3	stat_len = 0 */</span>
	<span class="n">CMD_RESYNC_AUDIO_INPUTS</span><span class="p">,</span>	<span class="cm">/* cmd_len = 1	stat_len = 0 */</span>
	<span class="n">CMD_GET_DSP_RESOURCES</span><span class="p">,</span>		<span class="cm">/* cmd_len = 1	stat_len = 4 */</span>
	<span class="n">CMD_SET_TIMER_INTERRUPT</span><span class="p">,</span>	<span class="cm">/* cmd_len = 1	stat_len = 0 */</span>
	<span class="n">CMD_RES_PIPE</span><span class="p">,</span>			<span class="cm">/* cmd_len &gt;=2	stat_len = 0 */</span>
	<span class="n">CMD_FREE_PIPE</span><span class="p">,</span>			<span class="cm">/* cmd_len = 1	stat_len = 0 */</span>
	<span class="n">CMD_CONF_PIPE</span><span class="p">,</span>			<span class="cm">/* cmd_len = 2	stat_len = 0 */</span>
	<span class="n">CMD_STOP_PIPE</span><span class="p">,</span>			<span class="cm">/* cmd_len = 1	stat_len = 0 */</span>
	<span class="n">CMD_PIPE_SAMPLE_COUNT</span><span class="p">,</span>		<span class="cm">/* cmd_len = 2	stat_len = 2 */</span>
	<span class="n">CMD_CAN_START_PIPE</span><span class="p">,</span>		<span class="cm">/* cmd_len &gt;= 1	stat_len = 1 */</span>
	<span class="n">CMD_START_STREAM</span><span class="p">,</span>		<span class="cm">/* cmd_len = 2	stat_len = 0 */</span>
	<span class="n">CMD_STREAM_OUT_LEVEL_ADJUST</span><span class="p">,</span>	<span class="cm">/* cmd_len &gt;= 1	stat_len = 0 */</span>
	<span class="n">CMD_STOP_STREAM</span><span class="p">,</span>		<span class="cm">/* cmd_len = 2	stat_len = 0 */</span>
	<span class="n">CMD_UPDATE_R_BUFFERS</span><span class="p">,</span>		<span class="cm">/* cmd_len = 4	stat_len = 0 */</span>
	<span class="n">CMD_FORMAT_STREAM_OUT</span><span class="p">,</span>		<span class="cm">/* cmd_len &gt;= 2	stat_len = 0 */</span>
	<span class="n">CMD_FORMAT_STREAM_IN</span><span class="p">,</span>		<span class="cm">/* cmd_len &gt;= 4	stat_len = 0 */</span>
	<span class="n">CMD_STREAM_SAMPLE_COUNT</span><span class="p">,</span>	<span class="cm">/* cmd_len = 2	stat_len = (2 * nb_stream) */</span>
	<span class="n">CMD_AUDIO_LEVEL_ADJUST</span><span class="p">,</span>		<span class="cm">/* cmd_len = 3	stat_len = 0 */</span>
	<span class="n">CMD_LAST_INDEX</span>
<span class="p">};</span>

<span class="cp">#define MASK_DSP_WORD		0x00ffffff</span>
<span class="cp">#define MASK_ALL_STREAM		0x00ffffff</span>
<span class="cp">#define MASK_DSP_WORD_LEVEL	0x000001ff</span>
<span class="cp">#define MASK_FIRST_FIELD	0x0000001f</span>
<span class="cp">#define FIELD_SIZE		5</span>

<span class="cm">/*</span>
<span class="cm"> init the rmh struct; by default cmd_len is set to 1</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">pcxhr_init_rmh</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcxhr_rmh</span> <span class="o">*</span><span class="n">rmh</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">pcxhr_set_pipe_cmd_params</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcxhr_rmh</span><span class="o">*</span> <span class="n">rmh</span><span class="p">,</span> <span class="kt">int</span> <span class="n">capture</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">param1</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">param2</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">param3</span><span class="p">);</span>

<span class="cp">#define DSP_EXT_CMD_SET(x) (x-&gt;dsp_version &gt; 0x012800)</span>

<span class="cm">/*</span>
<span class="cm"> send the rmh</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">pcxhr_send_msg</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcxhr_mgr</span> <span class="o">*</span><span class="n">mgr</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pcxhr_rmh</span> <span class="o">*</span><span class="n">rmh</span><span class="p">);</span>


<span class="cm">/* values used for CMD_ACCESS_IO_WRITE and CMD_ACCESS_IO_READ */</span>
<span class="cp">#define IO_NUM_REG_CONT			0</span>
<span class="cp">#define IO_NUM_REG_GENCLK		1</span>
<span class="cp">#define IO_NUM_REG_MUTE_OUT		2</span>
<span class="cp">#define IO_NUM_SPEED_RATIO		4</span>
<span class="cp">#define IO_NUM_REG_STATUS		5</span>
<span class="cp">#define IO_NUM_REG_CUER			10</span>
<span class="cp">#define IO_NUM_UER_CHIP_REG		11</span>
<span class="cp">#define IO_NUM_REG_CONFIG_SRC		12</span>
<span class="cp">#define IO_NUM_REG_OUT_ANA_LEVEL	20</span>
<span class="cp">#define IO_NUM_REG_IN_ANA_LEVEL		21</span>


<span class="cp">#define REG_CONT_UNMUTE_INPUTS		0x020000</span>

<span class="cm">/* parameters used with register IO_NUM_REG_STATUS */</span>
<span class="cp">#define REG_STATUS_OPTIONS		0</span>
<span class="cp">#define REG_STATUS_AES_SYNC		8</span>
<span class="cp">#define REG_STATUS_AES_1		9</span>
<span class="cp">#define REG_STATUS_AES_2		10</span>
<span class="cp">#define REG_STATUS_AES_3		11</span>
<span class="cp">#define REG_STATUS_AES_4		12</span>
<span class="cp">#define REG_STATUS_WORD_CLOCK		13</span>
<span class="cp">#define REG_STATUS_INTER_SYNC		14</span>
<span class="cp">#define REG_STATUS_CURRENT		0x80</span>
<span class="cm">/* results */</span>
<span class="cp">#define REG_STATUS_OPT_NO_VIDEO_SIGNAL	0x01</span>
<span class="cp">#define REG_STATUS_OPT_DAUGHTER_MASK	0x1c</span>
<span class="cp">#define REG_STATUS_OPT_ANALOG_BOARD	0x00</span>
<span class="cp">#define REG_STATUS_OPT_NO_DAUGHTER	0x1c</span>
<span class="cp">#define REG_STATUS_OPT_COMPANION_MASK	0xe0</span>
<span class="cp">#define REG_STATUS_OPT_NO_COMPANION	0xe0</span>
<span class="cp">#define REG_STATUS_SYNC_32000		0x00</span>
<span class="cp">#define REG_STATUS_SYNC_44100		0x01</span>
<span class="cp">#define REG_STATUS_SYNC_48000		0x02</span>
<span class="cp">#define REG_STATUS_SYNC_64000		0x03</span>
<span class="cp">#define REG_STATUS_SYNC_88200		0x04</span>
<span class="cp">#define REG_STATUS_SYNC_96000		0x05</span>
<span class="cp">#define REG_STATUS_SYNC_128000		0x06</span>
<span class="cp">#define REG_STATUS_SYNC_176400		0x07</span>
<span class="cp">#define REG_STATUS_SYNC_192000		0x08</span>

<span class="kt">int</span> <span class="n">pcxhr_set_pipe_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcxhr_mgr</span> <span class="o">*</span><span class="n">mgr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">playback_mask</span><span class="p">,</span> <span class="kt">int</span> <span class="n">capture_mask</span><span class="p">,</span> <span class="kt">int</span> <span class="n">start</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">pcxhr_write_io_num_reg_cont</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcxhr_mgr</span> <span class="o">*</span><span class="n">mgr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">changed</span><span class="p">);</span>

<span class="cm">/* codec parameters */</span>
<span class="cp">#define CS8416_RUN		0x200401</span>
<span class="cp">#define CS8416_FORMAT_DETECT	0x200b00</span>
<span class="cp">#define CS8416_CSB0		0x201900</span>
<span class="cp">#define CS8416_CSB1		0x201a00</span>
<span class="cp">#define CS8416_CSB2		0x201b00</span>
<span class="cp">#define CS8416_CSB3		0x201c00</span>
<span class="cp">#define CS8416_CSB4		0x201d00</span>
<span class="cp">#define CS8416_VERSION		0x207f00</span>

<span class="cp">#define CS8420_DATA_FLOW_CTL	0x200301</span>
<span class="cp">#define CS8420_CLOCK_SRC_CTL	0x200401</span>
<span class="cp">#define CS8420_RECEIVER_ERRORS	0x201000</span>
<span class="cp">#define CS8420_SRC_RATIO	0x201e00</span>
<span class="cp">#define CS8420_CSB0		0x202000</span>
<span class="cp">#define CS8420_CSB1		0x202100</span>
<span class="cp">#define CS8420_CSB2		0x202200</span>
<span class="cp">#define CS8420_CSB3		0x202300</span>
<span class="cp">#define CS8420_CSB4		0x202400</span>
<span class="cp">#define CS8420_VERSION		0x207f00</span>

<span class="cp">#define CS4271_MODE_CTL_1	0x200101</span>
<span class="cp">#define CS4271_DAC_CTL		0x200201</span>
<span class="cp">#define CS4271_VOLMIX		0x200301</span>
<span class="cp">#define CS4271_VOLMUTE_LEFT	0x200401</span>
<span class="cp">#define CS4271_VOLMUTE_RIGHT	0x200501</span>
<span class="cp">#define CS4271_ADC_CTL		0x200601</span>
<span class="cp">#define CS4271_MODE_CTL_2	0x200701</span>

<span class="cp">#define CHIP_SIG_AND_MAP_SPI	0xff7f00</span>

<span class="cm">/* codec selection */</span>
<span class="cp">#define CS4271_01_CS		0x160018</span>
<span class="cp">#define CS4271_23_CS		0x160019</span>
<span class="cp">#define CS4271_45_CS		0x16001a</span>
<span class="cp">#define CS4271_67_CS		0x16001b</span>
<span class="cp">#define CS4271_89_CS		0x16001c</span>
<span class="cp">#define CS4271_AB_CS		0x16001d</span>
<span class="cp">#define CS8420_01_CS		0x080090</span>
<span class="cp">#define CS8420_23_CS		0x080092</span>
<span class="cp">#define CS8420_45_CS		0x080094</span>
<span class="cp">#define CS8420_67_CS		0x080096</span>
<span class="cp">#define CS8416_01_CS		0x080098</span>


<span class="cm">/* interrupt handling */</span>
<span class="n">irqreturn_t</span> <span class="n">pcxhr_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">pcxhr_msg_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __SOUND_PCXHR_CORE_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
