                                                | Core 0    
  Instructions                                  |  249999876
  Cycles                                        |  335952148
  IPC                                           |      0.744
  Time (ns)                                     |  126297800
  Idle time (ns)                                |        -60
  Idle time (%)                                 |      -0.0%
  Write to Read Transition Count at an Eviction |          5
  Read to Write Transition Count at an Eviction |    2073387
  Read Intense Block Counter                    |         64
  Write Intense Block Counter                   |       2029
  Deadblock Counter                             |       2832
  Valid Blocks Evicted                          |    8270554
  Read Intense Blocks M                         |          1
  Write Intense Blocks M                        |       4354
  Read Intense Blocks MDuringMigrate            |          1
  Write Intense Blocks MDuringMigrate           |          1
  M Count                                       |       4643
  Migrate During Write Count                    |          1
  SRAM Read Before Migration                    |     179904
  SRAM Read After Migration                     |          1
  SRAM Write Before Migration                   |     306976
  SRAM Write After Migration                    |          1
  STTRAM Read Before Migration                  |    6709475
  STTRAM Read After Migration                   |       4143
  STTRAM Write Before Migration                 |   10837557
  STTRAM Write After Migration                  |       4143
  living SRAM Blocks Evicted                    |       7752
  dead SRAM Blocks Evicted                      |      57672
  single Migration Count                        |       4354
  double Migration Count                        |          1
  no Migration Count                            |    4359316
  g STTr Write                                  |   13093473
  g STTr Reads                                  |    2026719
  g Sram Write                                  |     341624
  g Sram Reads                                  |          8
  a SRAM                                        |          1
  b SRAM                                        |          1
  c SRAM                                        |          1
  d SRAM                                        |      25773
  e SRAM                                        |          1
  f SRAM                                        |        230
  g SRAM                                        |       5006
  a STTR                                        |          1
  b STTR                                        |          1
  c STTR                                        |          1
  d STTR                                        |     131846
  e STTR                                        |          1
  f STTR                                        |     286342
  g STTR                                        |    1312665
  force Migration SramToSTTram                  |      24041
  force Migration STTramToSram                  |      13989
Branch predictor stats                          |           
  num correct                                   |    2243783
  num incorrect                                 |      26170
  misprediction rate                            |      1.15%
  mpki                                          |       0.10
TLB Summary                                     |           
  I-TLB                                         |           
    num accesses                                |   21740946
    num misses                                  |          1
    miss rate                                   |      0.00%
    mpki                                        |       0.00
  D-TLB                                         |           
    num accesses                                |   74611109
    num misses                                  |     121686
    miss rate                                   |      0.16%
    mpki                                        |       0.49
  L2 TLB                                        |           
    num accesses                                |     121687
    num misses                                  |     121586
    miss rate                                   |     99.92%
    mpki                                        |       0.49
Cache Summary                                   |           
  Cache L1-I                                    |           
    num cache accesses                          |   21740946
    num cache misses                            |      73762
    miss rate                                   |      0.34%
    mpki                                        |       0.30
  Cache L1-D                                    |           
    num cache accesses                          |   74611109
    num cache misses                            |   12853482
    miss rate                                   |     17.23%
    mpki                                        |      51.41
  Cache L2                                      |           
    num cache accesses                          |   12927245
    num cache misses                            |    7941503
    miss rate                                   |     61.43%
    mpki                                        |      31.77
  Cache L3                                      |           
    num cache accesses                          |    7941504
    num cache misses                            |    4494742
    miss rate                                   |     56.60%
    mpki                                        |      17.98
DRAM summary                                    |           
  num dram accesses                             |    6920925
  average dram access latency (ns)              |      93.74
  average dram queueing delay                   |      40.31
  average dram bandwidth utilization            |     46.00%
Coherency Traffic                               |           
  num loads from dram                           |    1946655
  num loads from dram cache                     |          0
  num loads from remote cache                   |          0
