{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465598420529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465598420578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 17:40:20 2016 " "Processing started: Fri Jun 10 17:40:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465598420578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465598420578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_practica_nios2 -c DE0_NANO_SOC_practica_nios2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_practica_nios2 -c DE0_NANO_SOC_practica_nios2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465598420578 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465598422772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mono_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mono_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono_dac " "Found entity 1: mono_dac" {  } { { "modules/mono_dac.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/modules/mono_dac.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dac_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_nano " "Found entity 1: dac_nano" {  } { { "modules/dac_nano.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/modules/dac_nano.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/nios_practica.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/nios_practica.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica " "Found entity 1: nios_practica" {  } { { "nios_practica/synthesis/nios_practica.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_practica/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_practica/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_irq_mapper " "Found entity 1: nios_practica_irq_mapper" {  } { { "nios_practica/synthesis/submodules/nios_practica_irq_mapper.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0 " "Found entity 1: nios_practica_mm_interconnect_0" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_practica_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios_practica/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios_practica/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_practica/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457886 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_practica_mm_interconnect_0_rsp_mux_001" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_rsp_mux " "Found entity 1: nios_practica_mm_interconnect_0_rsp_mux" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_practica_mm_interconnect_0_rsp_demux_003" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_rsp_demux " "Found entity 1: nios_practica_mm_interconnect_0_rsp_demux" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_practica_mm_interconnect_0_cmd_mux_001" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_cmd_mux " "Found entity 1: nios_practica_mm_interconnect_0_cmd_mux" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_practica_mm_interconnect_0_cmd_demux_001" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_cmd_demux " "Found entity 1: nios_practica_mm_interconnect_0_cmd_demux" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598457966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598457966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_practica_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465598457988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_practica_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465598458001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_practica_mm_interconnect_0_router_003_default_decode" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458001 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_mm_interconnect_0_router_003 " "Found entity 2: nios_practica_mm_interconnect_0_router_003" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_practica_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465598458001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_practica_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465598458001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_practica_mm_interconnect_0_router_002_default_decode" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458001 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_mm_interconnect_0_router_002 " "Found entity 2: nios_practica_mm_interconnect_0_router_002" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_practica_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465598458011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_practica_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465598458011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_practica_mm_interconnect_0_router_001_default_decode" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458011 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_mm_interconnect_0_router_001 " "Found entity 2: nios_practica_mm_interconnect_0_router_001" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_practica_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465598458011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_practica_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1465598458011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_router_default_decode " "Found entity 1: nios_practica_mm_interconnect_0_router_default_decode" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458011 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_mm_interconnect_0_router " "Found entity 2: nios_practica_mm_interconnect_0_router" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_practica/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_practica/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_practica/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_practica/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_practica/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_practica/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_practica/synthesis/submodules/nios_practica_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_uart_tx " "Found entity 1: nios_practica_uart_tx" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458091 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_uart_rx_stimulus_source " "Found entity 2: nios_practica_uart_rx_stimulus_source" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458091 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_practica_uart_rx " "Found entity 3: nios_practica_uart_rx" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458091 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_practica_uart_regs " "Found entity 4: nios_practica_uart_regs" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458091 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_practica_uart " "Found entity 5: nios_practica_uart" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_uart.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_sys_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_sys_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_sys_clk " "Found entity 1: nios_practica_sys_clk" {  } { { "nios_practica/synthesis/submodules/nios_practica_sys_clk.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_sys_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_sw " "Found entity 1: nios_practica_sw" {  } { { "nios_practica/synthesis/submodules/nios_practica_sw.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_sel_nota.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_sel_nota.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_sel_nota " "Found entity 1: nios_practica_sel_nota" {  } { { "nios_practica/synthesis/submodules/nios_practica_sel_nota.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_sel_nota.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_pll " "Found entity 1: nios_practica_pll" {  } { { "nios_practica/synthesis/submodules/nios_practica_pll.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_noise_en.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_noise_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_noise_en " "Found entity 1: nios_practica_noise_en" {  } { { "nios_practica/synthesis/submodules/nios_practica_noise_en.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_noise_en.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_noise.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_noise.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_noise " "Found entity 1: nios_practica_noise" {  } { { "nios_practica/synthesis/submodules/nios_practica_noise.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_noise.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_leds " "Found entity 1: nios_practica_leds" {  } { { "nios_practica/synthesis/submodules/nios_practica_leds.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_jtag_uart_sim_scfifo_w " "Found entity 1: nios_practica_jtag_uart_sim_scfifo_w" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458132 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_jtag_uart_scfifo_w " "Found entity 2: nios_practica_jtag_uart_scfifo_w" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458132 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_practica_jtag_uart_sim_scfifo_r " "Found entity 3: nios_practica_jtag_uart_sim_scfifo_r" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458132 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_practica_jtag_uart_scfifo_r " "Found entity 4: nios_practica_jtag_uart_scfifo_r" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458132 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_practica_jtag_uart " "Found entity 5: nios_practica_jtag_uart" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_div_freq " "Found entity 1: nios_practica_div_freq" {  } { { "nios_practica/synthesis/submodules/nios_practica_div_freq.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_div_freq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_cpu " "Found entity 1: nios_practica_cpu" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_cpu_cpu_register_bank_a_module " "Found entity 1: nios_practica_cpu_cpu_register_bank_a_module" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_cpu_cpu_register_bank_b_module " "Found entity 2: nios_practica_cpu_cpu_register_bank_b_module" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_practica_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_practica_cpu_cpu_nios2_oci_debug" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_practica_cpu_cpu_nios2_oci_break " "Found entity 4: nios_practica_cpu_cpu_nios2_oci_break" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_practica_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_practica_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_practica_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_practica_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_practica_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_practica_cpu_cpu_nios2_oci_itrace" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_practica_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_practica_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_practica_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_practica_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_practica_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_practica_cpu_cpu_nios2_oci_fifo" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_practica_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_practica_cpu_cpu_nios2_oci_pib" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_practica_cpu_cpu_nios2_oci_im " "Found entity 15: nios_practica_cpu_cpu_nios2_oci_im" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_practica_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_practica_cpu_cpu_nios2_performance_monitors" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_practica_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_practica_cpu_cpu_nios2_avalon_reg" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_practica_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_practica_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_practica_cpu_cpu_nios2_ocimem " "Found entity 19: nios_practica_cpu_cpu_nios2_ocimem" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_practica_cpu_cpu_nios2_oci " "Found entity 20: nios_practica_cpu_cpu_nios2_oci" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_practica_cpu_cpu " "Found entity 21: nios_practica_cpu_cpu" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_practica_cpu_cpu_debug_slave_sysclk" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_cpu_cpu_debug_slave_tck " "Found entity 1: nios_practica_cpu_cpu_debug_slave_tck" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_practica_cpu_cpu_debug_slave_wrapper" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_cpu_cpu_test_bench " "Found entity 1: nios_practica_cpu_cpu_test_bench" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_test_bench.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_ram_jesus.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_ram_jesus.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_RAM_jesus " "Found entity 1: nios_practica_RAM_jesus" {  } { { "nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "modules/div_freq.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/modules/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_dac " "Found entity 1: pll_dac" {  } { { "pll_dac.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/pll_dac.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_dac/pll_dac_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_dac/pll_dac_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_dac_0002 " "Found entity 1: pll_dac_0002" {  } { { "pll_dac/pll_dac_0002.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/pll_dac/pll_dac_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/karplus_strong_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/karplus_strong_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 karplus_strong_nios " "Found entity 1: karplus_strong_nios" {  } { { "modules/karplus_strong_nios.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/modules/karplus_strong_nios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598458237 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_nano_soc_practica_nios2.v 1 1 " "Using design file de0_nano_soc_practica_nios2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_practica_nios2 " "Found entity 1: DE0_NANO_SOC_practica_nios2" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598458768 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1465598458768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_SOC_practica_nios2 " "Elaborating entity \"DE0_NANO_SOC_practica_nios2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465598458849 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de0_nano_soc_practica_nios2.v(9) " "Output port \"ADC_CONVST\" at de0_nano_soc_practica_nios2.v(9) has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465598459018 "|DE0_NANO_SOC_practica_nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK de0_nano_soc_practica_nios2.v(10) " "Output port \"ADC_SCK\" at de0_nano_soc_practica_nios2.v(10) has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465598459018 "|DE0_NANO_SOC_practica_nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI de0_nano_soc_practica_nios2.v(11) " "Output port \"ADC_SDI\" at de0_nano_soc_practica_nios2.v(11) has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1465598459018 "|DE0_NANO_SOC_practica_nios2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica nios_practica:u0 " "Elaborating entity \"nios_practica\" for hierarchy \"nios_practica:u0\"" {  } { { "de0_nano_soc_practica_nios2.v" "u0" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598459944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_RAM_jesus nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus " "Elaborating entity \"nios_practica_RAM_jesus\" for hierarchy \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\"" {  } { { "nios_practica/synthesis/nios_practica.v" "ram_jesus" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598460050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" "the_altsyncram" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598462629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_practica_RAM_jesus.hex " "Parameter \"init_file\" = \"nios_practica_RAM_jesus.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 55000 " "Parameter \"maximum_depth\" = \"55000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 55000 " "Parameter \"numwords_a\" = \"55000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598462649 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465598462649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acj1 " "Found entity 1: altsyncram_acj1" {  } { { "db/altsyncram_acj1.tdf" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/altsyncram_acj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598463089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598463089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_acj1 nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\|altsyncram_acj1:auto_generated " "Elaborating entity \"altsyncram_acj1\" for hierarchy \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\|altsyncram_acj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598463090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/decode_cla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598467217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598467217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\|altsyncram_acj1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\|altsyncram_acj1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_acj1.tdf" "decode3" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/altsyncram_acj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598467219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598467351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598467351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\|altsyncram_acj1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\|altsyncram_acj1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_acj1.tdf" "mux2" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/altsyncram_acj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598467352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu nios_practica:u0\|nios_practica_cpu:cpu " "Elaborating entity \"nios_practica_cpu\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\"" {  } { { "nios_practica/synthesis/nios_practica.v" "cpu" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598467841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu " "Elaborating entity \"nios_practica_cpu_cpu\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu.v" "cpu" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598467865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_test_bench nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_test_bench:the_nios_practica_cpu_cpu_test_bench " "Elaborating entity \"nios_practica_cpu_cpu_test_bench\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_test_bench:the_nios_practica_cpu_cpu_test_bench\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_test_bench" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_register_bank_a_module nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a " "Elaborating entity \"nios_practica_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "nios_practica_cpu_cpu_register_bank_a" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598468662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468710 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465598468710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598468820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598468820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_register_bank_b_module nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_b_module:nios_practica_cpu_cpu_register_bank_b " "Elaborating entity \"nios_practica_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_b_module:nios_practica_cpu_cpu_register_bank_b\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "nios_practica_cpu_cpu_register_bank_b" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598468922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_debug nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_debug" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598469173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469201 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465598469201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_break nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_break:the_nios_practica_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_break:the_nios_practica_cpu_cpu_nios2_oci_break\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_break" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_xbrk nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_xbrk:the_nios_practica_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_xbrk:the_nios_practica_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_dbrk nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_dbrk:the_nios_practica_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_dbrk:the_nios_practica_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_itrace nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_itrace:the_nios_practica_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_itrace:the_nios_practica_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_dtrace nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_dtrace:the_nios_practica_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_dtrace:the_nios_practica_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_td_mode nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_dtrace:the_nios_practica_cpu_cpu_nios2_oci_dtrace\|nios_practica_cpu_cpu_nios2_oci_td_mode:nios_practica_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_dtrace:the_nios_practica_cpu_cpu_nios2_oci_dtrace\|nios_practica_cpu_cpu_nios2_oci_td_mode:nios_practica_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "nios_practica_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_fifo nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\|nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\|nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\|nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\|nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\|nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\|nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_pib nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_pib:the_nios_practica_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_pib:the_nios_practica_cpu_cpu_nios2_oci_pib\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_pib" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_im nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_im:the_nios_practica_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_im:the_nios_practica_cpu_cpu_nios2_oci_im\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_im" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_avalon_reg nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_avalon_reg:the_nios_practica_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_practica_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_avalon_reg:the_nios_practica_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_ocimem nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_practica_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_ocimem" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_ociram_sp_ram_module nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_practica_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "nios_practica_cpu_cpu_ociram_sp_ram" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598469873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469887 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465598469887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598469993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598469993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598469995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_debug_slave_wrapper nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_practica_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_debug_slave_tck nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|nios_practica_cpu_cpu_debug_slave_tck:the_nios_practica_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_practica_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|nios_practica_cpu_cpu_debug_slave_tck:the_nios_practica_cpu_cpu_debug_slave_tck\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "the_nios_practica_cpu_cpu_debug_slave_tck" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_debug_slave_sysclk nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|nios_practica_cpu_cpu_debug_slave_sysclk:the_nios_practica_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_practica_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|nios_practica_cpu_cpu_debug_slave_sysclk:the_nios_practica_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "the_nios_practica_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "nios_practica_cpu_cpu_debug_slave_phy" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598470321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470325 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465598470325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470329 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598470344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598472180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598472400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_div_freq nios_practica:u0\|nios_practica_div_freq:div_freq " "Elaborating entity \"nios_practica_div_freq\" for hierarchy \"nios_practica:u0\|nios_practica_div_freq:div_freq\"" {  } { { "nios_practica/synthesis/nios_practica.v" "div_freq" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598472428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_jtag_uart nios_practica:u0\|nios_practica_jtag_uart:jtag_uart " "Elaborating entity \"nios_practica_jtag_uart\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\"" {  } { { "nios_practica/synthesis/nios_practica.v" "jtag_uart" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598472448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_jtag_uart_scfifo_w nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w " "Elaborating entity \"nios_practica_jtag_uart_scfifo_w\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "the_nios_practica_jtag_uart_scfifo_w" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598472474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "wfifo" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598473349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473412 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465598473412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598473531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598473531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598473571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598473571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598473624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598473624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598473733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598473733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598473925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598473925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598473927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598474029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598474029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598474137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598474137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_jtag_uart_scfifo_r nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_r:the_nios_practica_jtag_uart_scfifo_r " "Elaborating entity \"nios_practica_jtag_uart_scfifo_r\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_r:the_nios_practica_jtag_uart_scfifo_r\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "the_nios_practica_jtag_uart_scfifo_r" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "nios_practica_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598474543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474555 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465598474555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474680 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474774 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_leds nios_practica:u0\|nios_practica_leds:leds " "Elaborating entity \"nios_practica_leds\" for hierarchy \"nios_practica:u0\|nios_practica_leds:leds\"" {  } { { "nios_practica/synthesis/nios_practica.v" "leds" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_noise nios_practica:u0\|nios_practica_noise:noise " "Elaborating entity \"nios_practica_noise\" for hierarchy \"nios_practica:u0\|nios_practica_noise:noise\"" {  } { { "nios_practica/synthesis/nios_practica.v" "noise" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_noise_en nios_practica:u0\|nios_practica_noise_en:noise_en " "Elaborating entity \"nios_practica_noise_en\" for hierarchy \"nios_practica:u0\|nios_practica_noise_en:noise_en\"" {  } { { "nios_practica/synthesis/nios_practica.v" "noise_en" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_pll nios_practica:u0\|nios_practica_pll:pll " "Elaborating entity \"nios_practica_pll\" for hierarchy \"nios_practica:u0\|nios_practica_pll:pll\"" {  } { { "nios_practica/synthesis/nios_practica.v" "pll" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_pll.v" "altera_pll_i" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598474985 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1465598475019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_pll.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598475148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 150.000000 MHz " "Parameter \"output_clock_frequency0\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475247 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_pll.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465598475247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_sel_nota nios_practica:u0\|nios_practica_sel_nota:sel_nota " "Elaborating entity \"nios_practica_sel_nota\" for hierarchy \"nios_practica:u0\|nios_practica_sel_nota:sel_nota\"" {  } { { "nios_practica/synthesis/nios_practica.v" "sel_nota" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_sw nios_practica:u0\|nios_practica_sw:sw " "Elaborating entity \"nios_practica_sw\" for hierarchy \"nios_practica:u0\|nios_practica_sw:sw\"" {  } { { "nios_practica/synthesis/nios_practica.v" "sw" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_sys_clk nios_practica:u0\|nios_practica_sys_clk:sys_clk " "Elaborating entity \"nios_practica_sys_clk\" for hierarchy \"nios_practica:u0\|nios_practica_sys_clk:sys_clk\"" {  } { { "nios_practica/synthesis/nios_practica.v" "sys_clk" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_uart nios_practica:u0\|nios_practica_uart:uart " "Elaborating entity \"nios_practica_uart\" for hierarchy \"nios_practica:u0\|nios_practica_uart:uart\"" {  } { { "nios_practica/synthesis/nios_practica.v" "uart" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_uart_tx nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_tx:the_nios_practica_uart_tx " "Elaborating entity \"nios_practica_uart_tx\" for hierarchy \"nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_tx:the_nios_practica_uart_tx\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "the_nios_practica_uart_tx" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_uart.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_uart_rx nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_rx:the_nios_practica_uart_rx " "Elaborating entity \"nios_practica_uart_rx\" for hierarchy \"nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_rx:the_nios_practica_uart_rx\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "the_nios_practica_uart_rx" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_uart.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_uart_rx_stimulus_source nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_rx:the_nios_practica_uart_rx\|nios_practica_uart_rx_stimulus_source:the_nios_practica_uart_rx_stimulus_source " "Elaborating entity \"nios_practica_uart_rx_stimulus_source\" for hierarchy \"nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_rx:the_nios_practica_uart_rx\|nios_practica_uart_rx_stimulus_source:the_nios_practica_uart_rx_stimulus_source\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "the_nios_practica_uart_rx_stimulus_source" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_uart_regs nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_regs:the_nios_practica_uart_regs " "Elaborating entity \"nios_practica_uart_regs\" for hierarchy \"nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_regs:the_nios_practica_uart_regs\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "the_nios_practica_uart_regs" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_uart.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_practica_mm_interconnect_0\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_practica/synthesis/nios_practica.v" "mm_interconnect_0" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598475510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598476569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598476677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598476713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598476751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_jesus_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_jesus_s1_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "ram_jesus_s1_translator" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598476788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "sw_s1_translator" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598476836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "uart_s1_translator" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598476914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_s1_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "sys_clk_s1_translator" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598476954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 2029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 2113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_practica/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 2154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "sw_s1_agent_rdata_fifo" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 2570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router:router " "Elaborating entity \"nios_practica_mm_interconnect_0_router\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router:router\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "router" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 3873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_default_decode nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router:router\|nios_practica_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_practica_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router:router\|nios_practica_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_001 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_practica_mm_interconnect_0_router_001\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "router_001" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 3889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_001_default_decode nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_001:router_001\|nios_practica_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_practica_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_001:router_001\|nios_practica_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_002 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_practica_mm_interconnect_0_router_002\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "router_002" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 3905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_002_default_decode nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_002:router_002\|nios_practica_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_practica_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_002:router_002\|nios_practica_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_003 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_practica_mm_interconnect_0_router_003\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "router_003" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 3921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_003_default_decode nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_003:router_003\|nios_practica_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_practica_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_003:router_003\|nios_practica_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_cmd_demux nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_practica_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_cmd_demux_001 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_practica_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_cmd_mux nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_practica_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_cmd_mux_001 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_practica_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598477974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_rsp_demux nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_practica_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_rsp_demux_003 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios_practica_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_rsp_mux nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_practica_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_rsp_mux_001 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_practica_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "crosser" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios_practica/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_avalon_st_adapter nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_practica_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 5298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_irq_mapper nios_practica:u0\|nios_practica_irq_mapper:irq_mapper " "Elaborating entity \"nios_practica_irq_mapper\" for hierarchy \"nios_practica:u0\|nios_practica_irq_mapper:irq_mapper\"" {  } { { "nios_practica/synthesis/nios_practica.v" "irq_mapper" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "nios_practica/synthesis/nios_practica.v" "irq_synchronizer" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598478883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478883 ""}  } { { "nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465598478883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_practica:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_practica:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_practica/synthesis/nios_practica.v" "rst_controller" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_practica:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_practica:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_practica/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_practica:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_practica:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_practica/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_practica:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_practica:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_practica/synthesis/nios_practica.v" "rst_controller_001" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_practica:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_practica:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "nios_practica/synthesis/nios_practica.v" "rst_controller_002" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/nios_practica.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598478975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karplus_strong_nios karplus_strong_nios:karplus_strong_nios_inst " "Elaborating entity \"karplus_strong_nios\" for hierarchy \"karplus_strong_nios:karplus_strong_nios_inst\"" {  } { { "de0_nano_soc_practica_nios2.v" "karplus_strong_nios_inst" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598479005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq karplus_strong_nios:karplus_strong_nios_inst\|div_freq:div_freq_inst " "Elaborating entity \"div_freq\" for hierarchy \"karplus_strong_nios:karplus_strong_nios_inst\|div_freq:div_freq_inst\"" {  } { { "modules/karplus_strong_nios.v" "div_freq_inst" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/modules/karplus_strong_nios.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598491454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_nano dac_nano:dac_nano_inst " "Elaborating entity \"dac_nano\" for hierarchy \"dac_nano:dac_nano_inst\"" {  } { { "de0_nano_soc_practica_nios2.v" "dac_nano_inst" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465598491471 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1465598499102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.06.10.17:42:04 Progress: Loading sldda532b42/alt_sld_fab_wrapper_hw.tcl " "2016.06.10.17:42:04 Progress: Loading sldda532b42/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1465598525881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1465598542770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1465598543765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1465598561986 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1465598562119 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1465598562284 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1465598562545 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1465598563053 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1465598563120 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1465598564708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldda532b42/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldda532b42/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldda532b42/alt_sld_fab.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/ip/sldda532b42/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598565221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598565221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598565338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598565338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598565371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598565371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598565412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598565412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598565592 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598565592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598565592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465598565648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465598565648 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "karplus_strong_nios:karplus_strong_nios_inst\|clock " "Found clock multiplexer karplus_strong_nios:karplus_strong_nios_inst\|clock" {  } { { "modules/karplus_strong_nios.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/modules/karplus_strong_nios.v" 17 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1465598577158 "|DE0_NANO_SOC_practica_nios2|karplus_strong_nios:karplus_strong_nios_inst|clock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1465598577158 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_dac " "Ignored assignments for entity \"pll_dac\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465598618692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465598618692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465598618692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465598618692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465598618692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465598618692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465598618692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465598618692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465598618692 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1465598618692 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_dac_0002 " "Ignored assignments for entity \"pll_dac_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465598618692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465598618692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1465598618692 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1465598618692 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1465598623782 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1465598635108 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1465598635108 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1465598635292 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1465598635292 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598635292 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 0 1465598635292 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/nios_practica/synthesis/submodules/nios_practica_uart.v" 685 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1465598635348 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1465598635348 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1465598636209 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1465598636209 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1465598637143 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 0 1465598637143 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598638313 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598638313 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598638313 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1465598638313 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465598638390 "|DE0_NANO_SOC_practica_nios2|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465598638390 "|DE0_NANO_SOC_practica_nios2|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1465598638390 "|DE0_NANO_SOC_practica_nios2|ADC_SDI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1465598638390 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598640205 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "163 " "163 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1465598651397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598653742 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_dac " "Ignored assignments for entity \"pll_dac\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465598654269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465598654269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465598654269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465598654269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465598654269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465598654269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465598654269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465598654269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465598654269 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1465598654269 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_dac_0002 " "Ignored assignments for entity \"pll_dac_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465598654271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465598654271 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1465598654271 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1465598654271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/DE0_NANO_SOC_practica_nios2.map.smsg " "Generated suppressed messages file C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/DE0_NANO_SOC_practica_nios2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1465598655175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465598662662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598662662 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1465598665306 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1465598665306 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598667263 "|DE0_NANO_SOC_practica_nios2|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598667263 "|DE0_NANO_SOC_practica_nios2|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598667263 "|DE0_NANO_SOC_practica_nios2|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598667263 "|DE0_NANO_SOC_practica_nios2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "C:/Users/hogar/Documents/Trabajo_FPGAs/Proyectos/Practica_Guitarra/de0_nano_soc_practica_nios2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465598667263 "|DE0_NANO_SOC_practica_nios2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1465598667263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17848 " "Implemented 17848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465598667435 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465598667435 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1465598667435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17413 " "Implemented 17413 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465598667435 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1465598667435 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1465598667435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465598667435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "935 " "Peak virtual memory: 935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465598667771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 17:44:27 2016 " "Processing ended: Fri Jun 10 17:44:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465598667771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:07 " "Elapsed time: 00:04:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465598667771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:49 " "Total CPU time (on all processors): 00:02:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465598667771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465598667771 ""}
