// Seed: 492662886
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7 = (id_1);
  assign module_1.type_1 = 0;
  assign id_3 = 1;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    inout wire id_2,
    input wire id_3,
    output wand id_4,
    output tri0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri0 id_8
    , id_10
);
  integer id_11;
  tri1 id_12 = 1;
  if (1'd0) begin : LABEL_0
    wire id_13;
  end else begin : LABEL_0
    assign id_4 = id_11;
  end
  module_0 modCall_1 (
      id_13,
      id_10,
      id_13,
      id_12,
      id_13,
      id_12
  );
endmodule
