Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Maestria/EDA/VHDL_Maestria/Proyect1/Especific_Output/TB_Especific_Output_isim_beh.exe -prj D:/Maestria/EDA/VHDL_Maestria/Proyect1/Especific_Output/TB_Especific_Output_beh.prj work.TB_Especific_Output 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Maestria/EDA/VHDL_Maestria/Proyect1/Especific_Output/ipcore_dir/counter.vhd" into library work
Parsing VHDL file "D:/Maestria/EDA/VHDL_Maestria/Proyect1/Especific_Output/Especific_Output.vhd" into library work
Parsing VHDL file "D:/Maestria/EDA/VHDL_Maestria/Proyect1/Especific_Output/TB_Especific_Output.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 152568 KB
Fuse CPU Usage: 155 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Using precompiled package textio from library std
Using precompiled package numeric_std from library ieee
Compiling package bip_utils_pkg_v2_0
Compiling package xbip_counter_v2_0_pkg
Compiling package c_counter_binary_v11_0_pkg
Compiling package xbip_counter_v2_0_xst_comp
Compiling package bip_usecase_utils_pkg_v2_0
Compiling package c_addsub_pkg_v11_0
Compiling package c_compare_v11_0_comp
Compiling package c_mux_bus_v11_0_comp
Compiling package c_reg_fd_v11_0_comp
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(20,"0","0",1,0,0...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(20,20,20,...]
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(1,"0","0",1,0,0,...]
Compiling architecture behavioral of entity c_compare_v11_0 [\c_compare_v11_0(20,"0",1,1,"111...]
Compiling architecture behavioral of entity c_counter_binary_v11_0_legacy [\c_counter_binary_v11_0_legacy("...]
Compiling architecture behavioral of entity c_counter_binary_v11_0 [\c_counter_binary_v11_0(0,0,"spa...]
Compiling architecture counter_a of entity counter [counter_default]
Compiling architecture behavioral of entity especific_output [especific_output_default]
Compiling architecture behavior of entity tb_especific_output
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 32 VHDL Units
Built simulation executable D:/Maestria/EDA/VHDL_Maestria/Proyect1/Especific_Output/TB_Especific_Output_isim_beh.exe
Fuse Memory Usage: 183132 KB
Fuse CPU Usage: 358 ms
