                                                                                                                     Datasheet
24bit Audio CODEC series
3W+3W Class AB/D Speaker AMP
Stereo Audio CODEC
 BU26156RFS
General Description                                                      Important Characteristic
    BU26156RFS is Low Power Stereo Audio CODECs with                          Supply Voltage
    built-in various acoustic effects. BU26156RFS has stereo                    SPLVDD,SPRVDD:                               2.7V to 5.5V
    line and monaural mic inputs that can input to 2Vrms,                       HVDD1:                                       2.7V to 3.6V
    stereo speaker amplifier that can change Class AB / D                       HPVDD:                                       2.7V to 3.6V
    and stereo Headphone Outputs.BU26156 also has                               IOVDD:                                      1.65V to 5.5V
    built-in voltage regulator for the stability of CODEC                     Mic-ADC SNR:                                  87[dB](Typ.)
    characteristic that is sensitive to the outside noise.                    Line-ADC SNR:                                 93[dB](Typ.)
                                                                              DAC-SP SNR:                                   86[dB](Typ.)
                                                                              DAC-LOUT SNR:                                 95[dB](Typ.)
Features                                                                      Operating Temperature:                     -20℃ to +85℃
    24bit Stereo ADC, DAC
    2Vrms Input available, Stereo Line Input with ALC                   Package                            W(Typ.) x D(Typ.) x H(Max.)
    Monoraul MIC Input with ALC                                              HTSSOP-A44R                 18.50mm x 9.50mm x 1.00mm
    Switch Class AB/D 3W Stereo Speaker Amplifier
    AM Avoidance Function
    Stereo Headphone Output Amplifier
    Digital signal processing
    High Power Supply Rejection Ratio characteristic
Applications
    Radio cassette recorder
    PC Speaker
                                                                                                Figure 1. HTSSOP-A44R
Basic Block Diagram
                                                                Figure 2.
○Product structure：Silicon monolithic integrated circuit ○This product is not designed protection against radioactive rays
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                           TSZ02201-0V1V0E502570-1-2
                                                                  1/92
TSZ22111・14・001                                                                                                     Jul.1.2014 Rev.001


BU26156RFS                                                                                                           Datasheet
Pin Layout HTSSOP-A44R
                                                               Top View
                                             1                                          44
                                               HPOUTL                          HPVDD
                                             2                                          43
                                               HPOUTR                            LIN 3R
                                             3                                          42
                                               HPGND                             LIN 3L
                                             4                                          41
                                               HPOUTCAP                          LIN2R
                                             5                                          40
                                               NC                                LIN 2L
                                             6                                          39
                                               SPLVDD                            LIN 1R
                                             7                                          38
                                               SPLM                              LIN 1L
                                             8                                          37
                                               SPLP                               VMID
                                             9                                          36
                                               SPLGND                            AGND
                                            10                                          35
                                               SPRGND                             MINP
                                            11                                          34
                                               SPRP                              MINM
                                            12                                          33
                                               SPRM                              PLLC
                                            13                                          32
                                               SPRVDD                           MCLKI
                                            14                                          31
                                               SPMUTE                            BCLK
                                            15                                          30
                                               BEEPIN                          LRCLK
                                            16                                          29
                                               MICBIASREF                         SDIN
                                            17                                          28
                                               MICBIAS                         SDOUT
                                            18                                          27
                                               HVDD 1                           IOVDD
                                            19                                          26
                                               AGND                               IRQB
                                            20                                          25
                                               REGOUT                         RESETB
                                            21                                          24
                                               DGND                           CSB/SCL
                                            22                                          23
                                               SCLK/SAD                    SDATA/SDA
                                                               Figure 3.
Pin Description
   No           Name             I/O     Power   Function                                             Reset           No use
                                                 Reset pin
    25     RESETB                  I     IOVDD   “L” level : Reset enable.                            (input)            -
                                                 “H” level : Reset disable.
                                                 3 wire interface: data input output pin
                                                  It is indicated as SDATA on the description
           SDATA                                 of AC characteristics.
    23                            IO     IOVDD                                                        (input)            -
           /SDA                                   2 wire interface : data input output pin(Note1)
                                                    It is indicated as SDA on the description
                                                 of AC characteristics.
                                                 3 wire interface : Serial clock input pin
                                                  It is indicated as SCLK on the description
                                                 of AC characteristics.
           SCLK
    22                             I     IOVDD      2 wire interface: Slave address pin               (input)         DGND
           /SAD
                                                    Future explanation indicates SAD.
                                                    Choose from the following two kinds.
                                                    SAD Pin=HGND : ”0011010”
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                        TSZ02201-0V1V0E502570-1-2
                                                                 2/92
TSZ22111・15・001                                                                                              Jul.1.2014 Rev.001


BU26156RFS                                                                                                           Datasheet
                                                   SAD Pin=IOVDD : ”0011011”
                                               3 wire interface : chip select input pin
                                                 It is indicated as CSB on the description of
          CSB                                  AC characteristics.
    24                             I     IOVDD                                           (Note1)      (input)             -
          /SCL                                 2 wire interface : Serial clock input pin
                                                 It is indicated as SCL on the description of
                                               AC characteristics.
    30    LRCLK                   IO     IOVDD SAI LR clock input/output pin                          (input)          DGND
    31    BCLK                    IO     IOVDD SAI bit clock input/output pin                         (input)          DGND
    29    SDIN                     I     IOVDD SAI serial data input pin                              (input)          DGND
    28    SDOUT                   O      IOVDD SAI serial data output pin                            DGND               Open
    32    MCLKI                    I     IOVDD Master Clock pin                                       (input)          DGND
    26    IRQB                    O      IOVDD Interrupt output Pin                                  IOVDD              Open
    38    LIN1L                    I   REGOUT  Line analog input Lch pin 1                            (input)
    39    LIN1R                    I   REGOUT  Line analog input Rch pin 1                            (input)
    40    LIN2L                    I   REGOUT  Line analog input Lch pin 2                            (input)           Open,
    41    LIN2R                    I   REGOUT  Line analog input Rch pin 2                            (input)        or coupling
    42    LIN3L                    I   REGOUT  Line analog input Lch pin 3                            (input)         capacitor
    43    LIN3R                    I   REGOUT  Line analog input Rch pin 3                            (input)       connected to
    35    MINP                     I   REGOUT  Analog microphone + input                              (input)      AGND near by
    34    MINM                     I   REGOUT  Analog microphone - input                              (input)         BU26156
                                               Line input pin.
                                               The input signal for this pin can output
    15    BEEPIN                   I   REGOUT                                                         (input)
                                               Headphone output pins or Speaker output
                                               pins.
                                               External filter pin for microphone bias.
    16    MICBIASREF              O      HVDD1 A capacitor is connected between                       ANGD              Open
                                               MICBIASREF and AGND.
                                               Microphone bias voltage output pin
     1    MICBIAS                 O      HVDD1 A capacitor is connected between                       AGND              Open
                                               MICBIASCAP and AGND.
                                               Analog reference voltage pin
    37    VMID                    O    REGOUT  A capacitor is connected between VMID                  AGND                -
                                               and AGND.
                                               Regulator output pin
                                               A capacitor is connected between
    20    REGOUT                  O      HVDD1 REGOUT and HGND1.                                      AGND                -
                                               Please put in the chip close as much as
                                               possible.
     8    SPLP                    O     SPLVDD speaker Lch output + pin                             SPLGND              Open
     7    SPLM                    O     SPLVDD speaker Lch output - pin                             SPLGND              Open
    11    SPRP                    O     SPRVDD speaker Rch output + pin                             SPRGND              Open
    12    SPRM                    O     SPRVDD speaker Rch output - pin                             SPRGND              Open
                                               Test control pin “L” level : Release MUTE
    14    SPMUTE                   I     IOVDD                                                       DGND               Open
                                               “H” level : MUTE
     1    HPOUTL                  O     HPVDD  Headphone Lch output pin                              HPGND              Open
     2    HPOUTR                  O     HPVDD  Headphone Rch output pin                              HPGND              Open
    32    LOUTCAP                 O      HVDD1 Headphone Output capacitance pin                       AGND              Open
                                               PLL filter pin
    33    PLLC                     O   REGOUT  The width of the clock frequency to input              AGND              Open
                                               can be expanded.
                                               Interface Power Supply pin
    27    IOVDD                    P        -  A capacitor is connected between IOVDD                    -                -
                                               and HGND1.
                                               Speaker Lch Power Supply pin
                                               It is used on the same voltage as SPRVDD.
     6    SPLVDD                   P        -                                                            -                -
                                               A capacitor is connected between SPLVDD
                                               and SPLGND.
     9    SPLGND                   P        -  Speaker Lch ground pin                                    -                -
                                               Speaker Rch Power Supply pin
                                               It is used on the same voltage as SPLVDD.
    13    SPRVDD                   P        -                                                            -                -
                                               A capacitor is connected between SPRVDD
                                               and SPRGND.
    10    SPRGND                   P        -  Speaker Rch ground pin                                    -                -
                                               High voltage power supply 1 pin
    18    HVDD1                    P        -  A capacitor is connected between HVDD1                    -                -
                                               and HGND1.
  19, 36  AGND                     P        -  Analog ground pin                                         -                -
    21    DGND                     P           Digital ground pin
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                       TSZ02201-0V1V0E502570-1-2
                                                               3/92
TSZ22111・15・001                                                                                              Jul.1.2014 Rev.001


BU26156RFS                                                                                                                                             Datasheet
                                                                 Headphone Power Supply pin.
   44       HPVDD                        P                       A capacitor is connected between HPVDD
                                                                 and HPGND.
    3       HPGND                        P                      Headphone ground pin.
    5       NC                            -                      No Connection pin. Set open this pin.                                                    Open
     (Note1)In case of 2 wire serial, if this pin is used with external pull-up resistor, it possibly gets noise from power. Therefore tamper noise design is required in
        the noisy environment.
Application Examples
                                              Figure 4. Application Examples1(Use internal speaker amplifier)
                                            Figure 5. Application Examples2 (Use external speaker amplifier)
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                                                   TSZ02201-0V1V0E502570-1-2
                                                                                   4/92
TSZ22111・15・001                                                                                                                             Jul.1.2014 Rev.001


BU26156RFS                                                                                                                                           Datasheet
Absolute Maximum Ratings
             Parameter                        Symbol                           Condition                                     Rating                  Unit
 SPLVDD,       SPRVDD          Supply        SPLVDD
                                                                                     -                                    -0.3 to 7.0                  V
 Voltage                                     SPRVDD
 HPVDD Supply Voltage                         HPVDD                                  -                                    -0.3 to 4.5                  V
 HVDD1 Supply Voltage                         HVDD1                                  -                                    -0.3 to 4.5                  V
 IOVDD Supply Voltage                         IOVDD                                  -                                    -0.3 to 7.0                  V
                                                                 MCLKI, LRCLK, BCLK, SDIN,
                                                                    SDATA/SDA, SCLK/SAD,                            -0.3 to IOVDD+0.3                  V
 Input Voltage                                   VIN                    CSB/SCL, SPMUTE
                                                                  LIN1L, LIN1R, LIN2L, LIN2R,
                                                                                                                   -0.3 to REGOUT+0.3                  V
                                                                        MINL, MINR, BEEPIN
 Storage Temperature                            Tstg                                 -                                   -55 to +150                  °C
                                                                                                                                2
 Package power dissipation                      Θjc                         HTSSOP-A44R                                                              ℃/W
                                                                                                                      (Tjmax=+125℃)
 Output Current 1                                                            SPLM, SPLP,
                                               IOSP                                                                      -1.0 to +1.0                  A
                                                                             SPRM, SPRP
 Output Current 2                              IOLO                      HPOUTL, HPOUTR                                 -100 to +100                  mA
 Output Current 3                            IOREGO                            REGOUT                                       -30 to 0                  mA
 Output Current 4                               IOO                          All digital pins                               -8 to +8                  mA
    Do not short the output pin to another output pin, power supply pin or GND pin.
    (Output pin includes an IO pin which is in output mode)
    Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit
    between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over
    the absolute maximum ratings.
Recommended Operating Condition
             Parameter                         Symbol                            Condition                                   Rating                  Unit
 SPLVDD,       SPRVDD          Supply         SPLVDD
                                                                          SPLVDD=SPRVDD                                    2.7 to 5.5                  V
 Voltage                                      SPRVDD
 HPVDD Supply Voltage                          HPVDD                                   -                                   2.7 to 3.6                  V
 HVDD1 Supply Voltage                          HVDD1                                   -                                   2.7 to 3.6                  V
 IOVDD Supply Voltage                          IOVDD                                   -                                  1.65 to 5.5                  V
 Operating Temperature                           Top                                   -                                  -20 to +85                  °C
    *The radiation-proof design is not carried out.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                                               TSZ02201-0V1V0E502570-1-2
                                                                                 5/92
TSZ22111・15・001                                                                                                                          Jul.1.2014 Rev.001


BU26156RFS                                                                                                 Datasheet
Electrical Characteristics
DC Characteristics
                             (ALL GND terminals=0V, HVDD1=3.3V, IOVDD=3.3V, SPLVDD=SPRVDD=HPVDD=3.3V, Ta=25°C)
                                                                                                   Uni
     Parameter             Symbol              Condition            Min.    Typ.      Max.                Related Pin
                                                                                                    t
                                                                                                           RESETB,
                                                                                                          SDATA/SDA,
       “H” Input                                                                                          SCLK/SAD,
                            VIH1              DGND=0V            IOVDD×0.8    -    IOVDD+0.3        V
      Voltage 1                                                                                            CSB/SCL,
                                                                                                         SPMUTE and
                                                                                                          MCLKI pins.
                                                                                                         LRCLK, BCLK
       “H” Input
                            VIH2              DGND=0V            IOVDD×0.7    -    IOVDD+0.3        V      and SDIN
      Voltage 2
                                                                                                              pins.
       “L” Input                                                                                           All Digital
        Voltage               VIL             DGND=0V                -0.3     -    IOVDD×0.2        V
                                                                                                             Input
     “H” Output
        Voltage             VOH               IOH=-1mA          IOVDD×0.85    -          -          V     Except SDA
     “L” Output
      Voltage 1             VOL1               IOL=1mA                 -      -   IOVDD×0.15        V     Except SDA
                                        IOL=3mA,
     “L” Output
                            VOL2            IOVDD ≧2V                  -      -        0.4          V         SDA
      Voltage 2
                                             IOVDD <2V                 -      -    IOVDD×0.2
       “H” Input
                                                                                                            Except
       Leakage               IIH1           VIH= IOVDD                 -      -         10         µA
                                                                                                           SPMUTE
      Current 1
       “L” Input
                                                                                                           All Digital
       Leakage                IIL            VIL=DGND                -10      -          -         µA
                                                                                                             Input
        Current
     “Z” Output
       Leakage              IOZH            VOH=IOVDD                  -      -         10         µA         SDA
        Current
     “Z” Output
       Leakage              IOZL             VOL=DGND                -10      -          -         µA         SDA
        Current
                                                             Stanby Current
        HVDD1             IDDSH1                                       -     0.1        10         µA
   SPLVDD+SPR
                          IDDSSP                                       -     0.1        10         µA
         VDD                                RESETB=”L”
        HPVDD             IDDSHP                                       -     0.1        10         µA
        IOVDD              IDDSIO                                      -     0.1        10         µA
          Operating Current 1, DAC→mixvol→Headphone Output ( fs48kHz, No Load, No signal input, Sound effect off )
        HVDD1           IDDO1H1                                        -     6.2       9.5         mA
   SPLVDD+SPR                            Headphone Output,
                        IDDO1SP                No Load,                -    0.02       0.1         mA
         VDD
                                            No signal input,
        HPVDD           IDDO1HP                                        -     1.0       1.3         mA
                                           Sound effect off
        IOVDD            IDDO1IO                                       -    0.03       0.1         mA
       Operating Current 2, DAC→mixvol→D-class Speaker Output ( fs48kHz, No Load, No signal input, Sound effect off )
        HVDD1           IDDO2H1                                        -     6.2       8.2         mA
   SPLVDD+SPR                              D-class Speaker
                        IDDO2SP                 Output,                -     3.3       7.4         mA    SPVDD=3.3V
         VDD
   SPLVDD+SPR                                  No Load,
                      IDDO2SP_5            No signal input,            -     5.0         -         mA     SPVDD=5V
         VDD
        HPVDD           IDDO2HP            Sound effect off            -    0.03       0.1         mA
        IOVDD            IDDO2IO                                       -    0.03       0.1         mA
      Operating Current 3, DAC→mixvol→AB-class Speaker Output ( fs48kHz, No Load, No signal input, Sound effect off )
        HVDD1           IDDO3H1           AB-class Speaker             -     6.2       8.2         mA
   SPLVDD+SPR                                   Output,
                        IDDO3SP                No Load,                -     5.0       9.6         mA    SPVDD=3.3V
         VDD
   SPLVDD+SPR                              No signal input,
                      IDDO3SP_5            Sound effect off            -     6.0         -         mA     SPVDD=5V
         VDD
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                           TSZ02201-0V1V0E502570-1-2
                                                                  6/92
TSZ22111・15・001                                                                                    Jul.1.2014 Rev.001


BU26156RFS                                                                                                     Datasheet
       HPVDD           IDDO3HP                                          -     0.03          0.1       mA
        IOVDD           IDDO3IO                                         -     0.03          0.1       mA
  Operating Current 4, MicIN→linemix→ADC ( fs48kHz, Sin1kHz-Full Scale input, Micbias Enable, Mic ALC off, Sound Effect
                                                                  off )
       HVDD1            IDDO4H1           fs48kHz, No signal            -     12.3         16.9       mA
    SPLVDD+SPR                                   input,,
                       IDDO4SP                                          -     0.02          0.1       mA
         VDD                               Micbias Enable,
       HPVDD           IDDO4HP               Mic ALC off,               -     0.03          0.1       mA
                                           Sound Effect off
        IOVDD           IDDO4IO                                         -     0.03          0.1       mA
         Operating Current 5, LineIn→llinemix→ADC ( fs48kHz, Sin1kHz-Full Scale input, LineALC off, Sound Effect off )
       HVDD1            IDDO5H1                                         -     11.2         13.8       mA
    SPLVDD+SPR                           fs48kHz, No signal
                       IDDO5SP                    input,                -     0.02          0.1       mA
         VDD
                                             Line ALC off,
       HPVDD           IDDO5HP             Sound Effect off             -     0.03          0.1       mA
        IOVDD           IDDO5IO                                         -     0.03          0.1       mA
Operating Power
                        (ALL GND terminals=0V, IOVDD=3.3V, HVDD1=3.3V, SPLVDD=SPRVDD=5.0V, HPVDD=3.3V, Ta=25°C)
               Parameter                      Symbol            Condition        Min          Typ          Max         Unit
   Regulator Output
   REGOUT Output Level                      VREGOUT                  -           1.7          1.8          1.9           V
   BEEP Input
   Full Scale Input Signal Level              VBINFS                 -             -            -            1         Vpp
   Line Input ( RLIN=22 kΩ / Line Gain=-9dB / Digital Volume=0.0dB / Line ALC=OFF )
                                                              LIN1L, LIN2L,
   Full Scale Input Signal Level              VLINFS          LIN3L, LIN1R,        -            -          2.0         Vrms
                                                              LIN2R, LIN3R
   Mic Input (MIC Gain=20.25dB / Digital Volume=0.0dB / Mic ALC=OFF)
   Full Scale Input Signal Level             VMINFS1           MINP,MINM           -            -         0.124        Vp-p
   Input Resistance                           RMIN1            MINP,MINM          20           30           40          kΩ
   Mic Input (MIC Gain=9.0dB / Digital Volume=0.0dB / Mic ALC=OFF)
   Full Scale Input Signal Level             VMINFS2           MINP,MINM           -            -         0.454        Vp-p
   Input Resistance                           RMIN2            MINP,MINM          20           30           40          kΩ
   Analog Reference Level(VMID-pin)
                                                                                 0.9x         1.0x         1.1x
   Analog Reference Voltage                    VREF                  -                                                   V
                                                                             REGOUT/2     REGOUT/2     REGOUT/2
   Microphone Bias(MICBIAS-pin)
                                                              IMIC = -2mA,   1.51x        1.67x        1.83x             V
                                                              MICBCON=0      REGOUT/2     REGOUT/2     REGOUT/2
                                                              IMIC = -2mA,   2.00x        2.22x        2.44x             V
   Output Voltage                                             MICBCON=1      REGOUT/2     REGOUT/2     REGOUT/2
                                               VMIC
   (VMIC<HVDD1*0.85)                                          IMIC = -2mA,   2.51x        2.78x        3.05x             V
                                                              MICBCON=2      REGOUT/2     REGOUT/2     REGOUT/2
                                                              IMIC = -2mA,   3.00x        3.33x        3.66x             V
                                                              MICBCON=3      REGOUT/2     REGOUT/2     REGOUT/2
   Output Current                               IMIC                 -             -            -            2          mA
        (HGND1=0V, IOVDD=3.3V, HVDD1=3.3V, SPLVDD=SPRVDD=5.0V, HPVDD=3.3V, Ta=25°C, 1kHz signal, fs=48kHz)
                Parameter                   Symbol             Condition         Min          Typ          Max         Unit
   Analog Line Input to ADC out (RLIN=22kΩ/ Line Gain=0dB / LineMix Gain = 0dB / Digital Volume=0.0dB / Line ALC=OFF)
   S/(N+D)                                   SND1         -1dBFS/ A-weighted       -           81            -          dB
   S/N                                       SNR1             A-weighted           -           93            -          dB
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                TSZ02201-0V1V0E502570-1-2
                                                                 7/92
TSZ22111・15・001                                                                                       Jul.1.2014 Rev.001


BU26156RFS                                                                                                Datasheet
                                                  HVDD1 on 100mVp-p,
   Power Supply Rejection Ratio            PSRR1         1kHz ripple,          -           90           -        dB
                                                       no signal input
   Analog Mic Inputs to ADC out (MIC Gain=20.25dB / Line Mix Gain = 0dB / Digital Volume=0.0dB / Mic ALC=OFF)
   S/(N+D)                                  SND2    -1dBFS/ A-weighted         -           79           -        dB
   S/N                                      SNR2          A-weighted           -           81           -        dB
                                                  HVDD1 on 100mVp-p,
   Power Supply Rejection Ratio            PSRR2         1kHz ripple,          -           89           -        dB
                                                       no signal input
   Analog Mic Inputs to ADC out (MIC Gain=9.0dB / Digital Volume=0.0dB / Mic ALC=OFF)
   S/(N+D)                                  SND3    -1dBFS/ A-weighted         -           80           -        dB
   S/N                                      SNR3          A-weighted           -           87           -        dB
                                                  HVDD1 on 100mVp-p,
   Power Supply Rejection Ratio            PSRR3         1kHz ripple,          -           90           -        dB
                                                       no signal input
   DAC to Headphone OUT (HPOUTL/HPOUTR, with 220µFcuppling 16Ω load)
   Output Power                              Po4   THD+N=1%, RL=16Ω            -           60           -       mW
                                                        -6dBFS input
   Total Harmonic Distortion                THD4                               -           79           -        dB
                                                         / A-weighted
   Signal to Noise Ratio                    SNR4          A-weighted           -           90           -        dB
                                                          HPVDD on
                                                  100mVp-p,1kHz ripple,        -           60           -        dB
   Power Supply Rejection Ratio            PSRR4       no signal input
                                                          HVDD1 on
                                                                               -           80           -        dB
                                                  100mVp-p,1kHz ripple
   DAC to Class-AB Speaker OUT (SPLP/SPLM, SPRP/SPRM, with 8Ω / 50pF load )
                                                      SPMIXG=12dB,
   Output Power                             Po5-1                              -          1.4           -        W
                                                      RL=8Ω,THD=1%
                                                      SPMIXG=12dB,
                                            Po5-2                              -          1.7           -        W
                                                     RL=8Ω,THD=10%
                                                      SPMIXG=12dB,
                                            Po5-3                            1.5          2.5           -        W
                                                      RL=4Ω,THD=1%
                                                      SPMIXG=12dB,
                                            Po5-4                             2             3           -        W
                                                     RL=4Ω,THD=10%
                                                      Po=1W, RL=8Ω
   Total Harmonic Distortion                THD5                               -           62           -        dB
                                                         / A-weighted
   Signal to Noise Ratio                    SNR5          A-weighted           -           91           -        dB
                                                  SPLVDD/SPRVDD on
                                                                               -           60           -        dB
                                                  100mVp-p,1kHz ripple
   Power Supply Rejection Ratio            PSRR5
                                                          HVDD1 on
                                                                               -           80           -        dB
                                                  100mVp-p,1kHz ripple
   DAC to Class-D Speaker OUT (SPLVDD=SPRVDD=5V,SPLP/SPLM, SPRP/SPRM, with 8Ω / 50pF load )
                                                      SPMIXG=12dB,
   Output Power                             Po6-1                              -          1.4           -        W
                                                      RL=8Ω,THD=1%
                                                      SPMIXG=12dB,
                                            Po6-2                              -          1.7           -        W
                                                     RL=8Ω,THD=10%
                                                      SPMIXG=12dB,
                                            Po6-3                            1.5          2.5           -        W
                                                     RL=4Ω,THD=1%
                                                      SPMIXG=12dB,
                                            Po6-4                             2             3           -        W
                                                     RL=4Ω,THD=10%
                                                      Po=1W, RL=8Ω
   Total Harmonic Distortion                THD6                               -           62           -        dB
                                                         / A-weighted
   Signal to Noise Ratio                    SNR6          A-weighted           -           89           -        dB
                                                  SPLVDD/SPRVDD on
                                                                               -           72           -        dB
                                                  100mVp-p,1kHz ripple
   Power Supply Rejection Ratio            PSRR6
                                                          HVDD1 on
                                                                               -           80           -        dB
                                                  100mVp-p,1kHz ripple
   Class D oscillator frequency (AM Avoidance)
                                            AM0       AMA[1:0]=0b00          360          400          440      kHz
   Oscillator frequency                     AM1       AMA[1:0]=0b01          450          500          550      kHz
                                            AM2       AMA[1:0]=0b10          540          600          660      kHz
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                             TSZ02201-0V1V0E502570-1-2
                                                              8/92
TSZ22111・15・001                                                                                   Jul.1.2014 Rev.001


BU26156RFS                                                                                  Datasheet
                                            AM3      AMA[1:0]=0b11     630   700         770      kHz
   Microphone Bias (MICBIAS-pin)
                                                     22Hz to 22kHz,
   Output Noise Voltage                    VMICN7     VMIC =1.67 x      -      5          -        µV
                                                       REGOUT/2
                                                       HVDD1 on
   Power Supply Rejection Ratio            PSRR7  100mVp-p,1kHz ripple  -     80          -        dB
                                                       Load=1mA
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                 TSZ02201-0V1V0E502570-1-2
                                                          9/92
TSZ22111・15・001                                                                     Jul.1.2014 Rev.001


BU26156RFS                                                                                             Datasheet
AC Characteristics
    Clock
    PLL not use
                                                                         (DGND=0V, IOVDD=3.3V, HVDD1=3.3V,Ta=25°C)
               Parameter                      Symbol           Min     Max.       Unit
 MCLKI Frequency                                 fC         2.048M   49.152M       Hz
 MCLKI Period                                    tC            1/fC    1/fC         s
 MCLKI Length                                  tCH           tC*0.4       -         s
 MCLKI Length                                  tCL           tC*0.4       -         s
    PLL use (External Loop back filter not used)
                                                                       (DGND =0V, IOVDD=3.3V, HVDD1=3.3V, Ta=25°C)
                Parameter                      Symbol           Min   Max.        Unit
 MCLKI Frequency                                   fC           2M    54M          Hz
 MCLKI Period                                      tC           1/fC   1/fC         s
 MCLKI Length                                     tCH         tC*0.4     -          s
 MCLKI Length                                     tCL         tC*0.4     -          s
    PLL use (External Loop back filter used)
                                                                       (DGND =0V, IOVDD=3.3V, HVDD1=3.3V, Ta=25°C)
                Parameter                      Symbol           Min   Max.        Unit
 MCLKI Frequency                                   fC           32k    2M          Hz
 MCLKI Period                                      tC           1/fC   1/fC         s
 MCLKI Length                                     tCH         tC*0.4     -          s
 MCLKI Length                                     tCL         tC*0.4     -          s
                                                tC, fC
                 MCLKI
                                            tCH        tCL
                                                           Figure 6.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                            TSZ02201-0V1V0E502570-1-2
                                                            10/92
TSZ22111・15・001                                                                                Jul.1.2014 Rev.001


BU26156RFS                                                                                                             Datasheet
  Reset
                                                                                 (DGND =0V, IOVDD=3.3V, HVDD1=3.3V, Ta=25°C)
                  Parameter                         Symbol           Min          Max.        Unit
 RESETB pulse width                                tW_RST             5              -         µs
                                                         tW_RST
                       RESETB
                                                               Figure 7.
    When Reset pin is made Low level, internal LDO is power down mode.
    It is necessary for 1ms until REGOUT pin becomes Low level. The recommendation of tW_RST is 1ms over.
    2 wire serial interface
                                                                         (DGND =0V, IOVDD=3.3V, HVDD1=3.3V, Ta=25°C, CL=30pF)
                                                                     Standard Mode            Fast Mode
                   Parameter                         Symbol                                                        Unit
                                                                     Min         Max.     Min         Max.
 SCL Frequency                                          fSCL          -          100        -         400          kHz
 SCL “L” Length                                        tLOW          4.7           -       1.3          -           µs
 SCL “H” Length                                        tHIGH         4.0           -       0.6          -           µs
 Hold time under Repeat [Start] Condition             tHD:STA        4.0           -       0.6          -           µs
 Setup Time under Repeat[Start] Condition             tSU:STA        4.0           -       0.6          -           µs
 Data Hold Time                                       tHD:DAT         0          3.45       0         0.9           µs
 Data Setup Time                                      tSU:DAT        250           -      100           -           ns
 Setup Time under [Stop] Condition                    tSU:STO        4.0           -       0.6          -           µs
                                                                                        tHD:STA
  SDA
                            tLOW                    tSU:DAT
  SCL
                                           tHD:DAT        tHIGH             tSU:STA                   tSU:STO
                                                                  Figure 8.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                       TSZ02201-0V1V0E502570-1-2
                                                                   11/92
TSZ22111・15・001                                                                                               Jul.1.2014 Rev.001


BU26156RFS                                                                                                         Datasheet
    3 wire serial interface
                                                                 (DGND=0V, IOVDD=3.3V, HVDD1=3.3V, Ta=25°C, CL=30pF)
                     Parameter                   Symbol        Min            Max.         Unit
   SCLK Low to Chip Select enable                tSLCL         100              -           ns
   Chip Select enable to SCLK Low                tCLSL         100              -           ns
   Chip Select enable to SCLK High              tCLSH          100              -           ns
   SCLK High to Chip Select enable              tSHCL          100              -           ns
   SCLK High Pulse Width                            tSH         50              -           ns
   SCLK Low Pulse Width                             tSL        50               -           ns
   Input Data Setup time                           tIDS         30              -           ns
   Input Data Hold time                            tIDH         30              -           ns
   SCLK last edge to Chip Select disable        tCHS2          100              -           ns
   Chip Select High Pulse Width                     tCH        100              -           ns
   Output Data Valid                              tODV           -             40           ns
   Chip Select High to Data Transition         tCHDTS            -             40           ns
    Two kinds of timing is supported depends on the SCLK pin level at data transfer start. Read or Write is selected by LSB level
    of INDEX.
              CSB
             SCLK
             SCLK
             SDATA
             SDATA
                                                         Figure 9.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                   TSZ02201-0V1V0E502570-1-2
                                                          12/92
TSZ22111・15・001                                                                                           Jul.1.2014 Rev.001


BU26156RFS                                                                                                                      Datasheet
Serial Audio Interface (Slave)
                                                                                  (DGND=0V, IOVDD=3.3V, HVDD1=3.3V, Ta=25°C, CL=30pF)
                                 Parameter                                              Symbol          Min         Max.         Unit
   SAI_BCLK Period                                                                   tC_BCLK           32fs        128fs         Hz
   SAI_BCLK “H” Length                                                             tHW_BCLK             73            -           ns
   SAI_BCLK “L” Length                                                             tLW_BCLK             73            -           ns
   SAI_LRCLK Hold Time                                                              tH_LRCLK            20            -           ns
   SAI_LRCLK Setup Time                                                           tSU_LRCLK             20            -           ns
                                                                                             (Note1)
   SAI_SDOUT Delay Time                                                         tD_SDO                   -           80           ns
   SAI_SDIN Setup Time                                                                tSU_SDI           20            -           ns
   SAI_SDIN Hold Time                                                                  tH_SDI           20            -           ns
    (Note1) tD_SDO is the delay time from later one of SAI_BCLK transition and SAI_LRCLK transition.
                  LRCLK
                                                                                                             tC_BCLK
                                                                  tH_LRCLK               tSU_LRCLK
                  BCLK
                                                                                                     tHW_BCLK tLW_BCLK
                  SDOUT
                                                  tD_SDO
                                                                      SAI Transmit
                                                                         Figure 10.
                  LRCLK
                                                            tH_LRCLK                                        tC_BCLK
                                                                                        tSU_LRCLK
                  BCLK
                                                                                 tH_SDI
                                                         tSU_SDI                                     tHW_BCLK tLW_BCLK
                  SDIN
                                                                       SAI Receive
                                                                         Figure 11.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                                   TSZ02201-0V1V0E502570-1-2
                                                                           13/92
TSZ22111・15・001                                                                                                         Jul.1.2014 Rev.001


BU26156RFS                                                                                                                  Datasheet
    Power Supply Sequence
    Please power on/off the LSI with all kind of power at the same time.
    Each power supply should power up/down in 50ms.Also keep all power supply in the ON state or the OFF state.
    Please avoid partial ON or partial OFF states.Don’t have to keep the sequence of power on/off
    Please keep RESETB pin “L” level until all power supply become ON state. The CPU I/F available when all power supply
    are powered on, exceed tW_PURST, RESET are disabled and exceed tW_REGU. It is regardless that turn of power on and off
    of IOVDD and HVDD.
                                           Parameter                           Symbol    Min    Typ      Max      Unit
                    Power On Delay Time                                       tVDD_ON     0       -       50      ms
                    Power Down Delay Time                                    tVDD_OFF     0       -       50      ms
                    Reset Time after Power ON                                tw_PURST     1       -         -     µs
                    Wait time for Regulator starting after reset
                                                                              tw_REGU     1       -         -     ms
                    release
                   IOVDD                           PowerSupply*0.9
                    Power
                    supply                   tVDD_ON
                                                                                             PowerSupply*0.1
                     Other                                  PowerSupply*0.9                              tVDD_OFF
                    Power
                    supply                             tW_PURST tW_REGU
                                                                                      PowerSupply*0.1
                REGOUT
                 RESETB
                  CPU I/F          not available                             available              not available
                 STATUS            VDD OFF            PowerDown Wait         Operation              VDD OFF
                                                                 Regulator
                                                                  Figure 12.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                           TSZ02201-0V1V0E502570-1-2
                                                                     14/92
TSZ22111・15・001                                                                                                     Jul.1.2014 Rev.001


BU26156RFS                                                                                                          Datasheet
Function Description
    Clock control
    Main modules that make up sound path of the LSI inside operate with 256fs Audio Clock.
    Audio Clock can be selected whether divided clock of 256fs/512fs/1024fs from MCLKI or generated clock from Audio PLL.
    In case of used external loop filter of PLL, input clock must be 2MHz to 54MHz frequency. In case of not used external filter
    of PLL, input clock must be 32 kHz to 2MHz frequency. It is possible to select internal clock either MCLKI port or LRCLK port
    or BCLK port.
    Internal Clock is selected Clock Input/Output Control Register. These frequency mean 512fs and master clock is divided by 2
    from PLL output when sampling frequency is 16 kHz to 24 kHz, and these frequency mean 1024fs and master clock is
    divided by 4 from PLL output when sampling frequency is 8 kHz to 12 kHz.
    ･･PLL condition setting (changing) sequence
    1. Stop PLL output by setting PLLOE bit to “0”
    2. Disable PLL by setting PLLEN bit to “0”
    3. Set FPLLM, FPPNL, FPLLNH, FPLLD, FPLLFL, FPLLFH, FPLLFDL, FPLLFDH
    4. Set PLLEN bit to “1”
    5. Wait for the PLL stabilizing time as the table “PLL Stabilizing Time”
    6. Set PLLOE bit to “1”
    7. Start recording or playback.
   PLL Stabilizing Time
       PLL Stabilizing Time
       10msec
    - Related Register
    Sampling Rate Setting Register
    FPLLM, FPPNL, FPLLNH, FPLLD, FPLLFL, FPLLFH, FPLLFDL, FPLLFDH Register
    Clock Enable Register
    Clock Input/Output Control Register
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                     TSZ02201-0V1V0E502570-1-2
                                                               15/92
TSZ22111・15・001                                                                                            Jul.1.2014 Rev.001


BU26156RFS                                                                                                        Datasheet
    When pll is used.
    The LSI support audio PLL function that can generate precise audio clock from wide range of clock frequency. Then, it can
    be realize audio function without external clock generator for audio. The LSI supports following cases.
    ■ case 1: PLLISEL=0 or 2, MST=0, MCLKOE=0
    Audio PLL generate system clock as 256fs from LRCLK
                                                                               BU26156
                                                                               LRCLK
                                                                               BCLK
                                           CPU                                 SDIN
                                                                               SDOUT
                                                                               MCLKI
                                                           Figure 13.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                    TSZ02201-0V1V0E502570-1-2
                                                             16/92
TSZ22111・15・001                                                                                           Jul.1.2014 Rev.001


BU26156RFS                                                                                                 Datasheet
    When PLL is not used.
    Please generate Audio clock on the CPU and supply to the LSI when PLL is not used. Then CPU and the LSI are
    synchronized.
    ■case 2: MST=“0”, MCLKOE=“0”
    Audio Clock is generated by the CPU and supplied to MCLKI pin of the LSI. LRCLK and BCLK are also provided from the
    CPU.
                                                                         BU26156
                                                                         LRCLK
                                                                         BCLK
                                           CPU                           SDIN
                                                                         SDOUT
                                            CLOCK                        MCLKI
                                                          Figure 14.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                              TSZ02201-0V1V0E502570-1-2
                                                          17/92
TSZ22111・15・001                                                                                   Jul.1.2014 Rev.001


BU26156RFS                                                                                           Datasheet
    Serial Audio Interface
    The LSI supports SAI formats.
    WSLI=“0”, DLYI=“0”, FMTI=“0”
  SAI_                              Left                            Right                      Left
  LRCLK
                      1     2     3 ……………16…………        1 2     3 ……………16…………
  SAI_SDIN           MSB 2SB 3SB               LSB       MSB 2SB 3SB            LSB        MSB 2SB 3SB
  SAI_SDOUT
  SAI_BCLK
                                                       Figure 15.
    WSLI=“1”, DLYI=“0”, FMTI=“0”
 SAI_                                 Left                           Right                     Left
 LRCLK
                      1      2    3 ……………16…………        1 2      3 ……………16…………
 SAI_SDIN
                     MSB 2SB 3SB               LSB        MSB 2SB 3SB           LSB        MSB 2SB 3SB
 SAI_SDOUT
 SAI_BCLK
                                                        Figure 16.
    WSLI=“0”, DLYI=“1”, FMTI=“0”
  SAI_                                                                                        Left
  LRCLK
                                     Left                           Right
                1    2     3 ……………16…………           1 2    3 ……………16…………
  SAI_SDIN
               MSB 2SB 3SB                 LSB      MSB 2SB 3SB            LSB         MSB 2SB 3SB
  SAI_SDOUT
  SAI_BCLK
                                                       Figure 17.
    WSLI=“1”, DLYI=“1”, FMTI=“0”
  SAI_                                Left                          Right                      Left
  LRCLK
                1    2      3 ……………16…………          1 2    3 ……………16…………
  SAI_SDIN
  SAI_SDOUT    MSB 2SB 3SB                 LSB       MSB 2SB 3SB            LSB        MSB 2SB 3SB
  SAI_BCLK
                                                       Figure 18.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                          TSZ02201-0V1V0E502570-1-2
                                                         18/92
TSZ22111・15・001                                                                              Jul.1.2014 Rev.001


BU26156RFS                                                                                                   Datasheet
    DLYI=“0”, FMTI=“1”
    Flame synchronous transfer mode: R channel data is transferred right after L channel data.
 SAI_                       Left                        Right                                          Left
 LRCLK
                      1      2    3 ……………16        1    2    3 ……………16…………
 SAI_SDIN
                     MSB 2SB 3SB                LSB MSB 2SB 3SB             LSB                   MSB 2SB 3SB
 SAI_SDOUT
 SAI_BCLK
                                                           Figure 19.
    DLYI=“1”, FMTI=“1”
    Flame synchronous transfer mode: R channel data is transferred right after L channel data.
  SAI_               Left                            Right                                          Left
  LRCLK
               1     2      3 ……………16         1   2    3 …………16…………
  SAI_SDIN
  SAI_SDOUT    MSB 2SB 3SB                 LSB MSB 2SB 3SB            LSB                      MSB 2SB 3SB
  SAI_BCLK
                                                           Figure 20.
    - Related Register
    SAI Transmitter Control Register
    SAI Receiver Control Register
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                 TSZ02201-0V1V0E502570-1-2
                                                             19/92
TSZ22111・15・001                                                                                      Jul.1.2014 Rev.001


BU26156RFS                                                                                                                                    Datasheet
     2 wire serial interface
     This LSI has 2 wire serial interfaces. The LSI operates as a slave device. The address is fixed at “0011010”.
     - Format
     The followings are the protocol of the LSI.
     Write (MSB first)
             Start Condition (Set SDA level from “H” to “L” during SCL=“H”)
             Slave Address (0011010) +W (0) (8bit)
             Write Address (8bit)
             Write Data (8bit)
            …
             Stop Condition ( Set SDA level from “L” to “H” during SCL=“H”)
     Read (MSB first)
             Start Condition
             Slave Address (0011010) +W (0) (8bit)
             Read Address (8bit)
             (Stop Condition) Start Condition
             Slave Address (0011010) +R (1) (8bit)
             Read Data (8bit)
     The following shows the wave form of the LSI.
     The yellow gridding shows that slave device drives the bus.
     The symbol in the wave form means as following table.
                                        Unit                                       Description
                                   W/R              0: Write 1: Read
                                   A                0: ACK(Acknowledge) 1: NAK(Not Acknowledge)
                                   A[7-0]           Address (8bit)
                                   D[7-0]           Data(8bit)
     Write
                            slave address reception                         Access address reception              Write data reception
  SCL          Start   0      1   2    3   4     5   6   7     8    0     1    2   3    4     5   6  7   8    0      1    2    3    4    5  6  7  8
  SDA                 0    0    1    1     0     1    0 W     A    A7 A6 A5 A4 A3 A2 A1 A0               A D7 D6 D5 D4 D3 D2 D1 D0                A
                           Write data reception                            Write data reception                       Write data reception
    Continued     8   0      1   2    3    4    5    6  7     8    0     1    2   3     4    5   6   7  8     0     1     2   3     4    5  6  7   Stop
    from the
    above         A D7 D6 D5 D4 D3 D2 D1 D0                   A   D7 D6 D5 D4 D3 D2 D1 D0                A D7 D6 D5 D4 D3 D2 D1 D0                A
                Internal write                              Internal write                             Internal write
                                                                              Figure 21.
     In case there is no Stop or Start condition after internal register is written (Above figure: Internal Write), the slave device
     becomes continuous write mode and the next received 8 bits of data will be written into the internal register addressed by
     incremented by two to the current address.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                                          TSZ02201-0V1V0E502570-1-2
                                                                              20/92
TSZ22111・15・001                                                                                                                       Jul.1.2014 Rev.001


BU26156RFS                                                                                                                                   Datasheet
     Read
                        slave address reception                         Access address reception
              Start  0   1     2   3     4     5   6  7     8      0  1    2    3    4    5     6 7     8      S
      SCL
      SDA           0   0     1   1     0     1  0   W      A     A7 A6 A5 A4 A3 A2 A1 A0 A
                        slave address reception                         Read data transmission                      Read data transmission
              Start 0    1    2    3    4     5   6  7     8      0   1   2    3     4    5    6  7    8      0   1    2   3     4     5   6 7  8
    Continued
    fromthe
    above           0  0      1   1     0    1   0   R     A D7 D6 D5 D4 D3 D2 D1 D0 A                      D7 D6 D5 D4 D3 D2 D1 D0 A
                                                        Internal read                               Internal read
                                                                        Figure 22.
     If the Master device returns ACK (acknowledge) after the 8 bit data transferred from the LSI becomes continuous read mode.
     The next received 8 bits of data will be read from the internal register addressed by incremented by two to the current
     address.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                                        TSZ02201-0V1V0E502570-1-2
                                                                          21/92
TSZ22111・15・001                                                                                                                     Jul.1.2014 Rev.001


BU26156RFS                                                                                                                                                                                 Datasheet
Analog Block Gain Diagram
                                                                                                                                                            BEEPIN
            ＜Mic input＞
            MALCMXGAIN (0xbe/0xbf)
             0～+35.25dB / 0.75dB step                                                                                                                                ＜BEEP input＞
            MALC                                                                                                                                                     0dB
             ON/OFF ： MALCEN (0xba/0xbb)
             Limit Level ： 0dBV ( =1Vrms)Fixed
                  → ADC input full scale level
 MINP                                                                                                                         ＜Speaker output＞
                                                                                                          ＜Mixvol＞
                                                                                                          SPVOL (0x3a/0x3b)   SPMIXG(0x52/0x53)
 MINM                                                                                                      -56～+6.0dB          0 / +6 / +12 / +18dB
 LIN1L
                                                                                                                                                                                               SPLP
 LIN2L                                Σ                                                                    Σ                                                                        AB/D
                                                   ADC                                DAC                          VOL                VOL                             Σ
 LIN3L                                                                                                                                                                                         SPLM
                                       (Analog) (Digital)                         (Digital) (Analog)
                                         0dBV → 0dBFS                                0dBFS → 0dBV
 LIN1R                                                                                                                                                                                         SPRP
                                      Σ             ADC                              DAC                   Σ       VOL                VOL                             Σ             AB/D
 LIN2R
                                                                                                                                                                                               SPRM
 LIN3R
           ＜Line input＞
           LALCMXGAIN (0xc8/0xc9)
            -9.0～+6.0dB / 0.75dB step
                                                                                                                                                      Σ              VOL            HP        HPOUTL
           LALC
            ON/OFF ： LALCEN (0xc4/0xc5)
            Limit Level ： 0dBV ( =1Vrms)Fixed
                 → ADC input full scale level
                                                       Serial Audio Interface                                                                         Σ              VOL            HP        HPOUTR
                                                                                                                                                          ＜Line output＞
                                                                                                                                                          HPVOL
                                                                                                                                                          ([mapcon1]0x36/0x37)
                                                                                                                                                            -6 / 0 / +3 / +6dB
                                                                                    SDOUT
                                                                    BCLK
                                                            LRCLK
                                                                           SDIN
                                                                                                       Figure 23.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                                                                                  TSZ02201-0V1V0E502570-1-2
                                                                                                        22/92
TSZ22111・15・001                                                                                                                                                      Jul.1.2014 Rev.001


BU26156RFS                                                                                                           Datasheet
    State transition regarding SAI input and output control.
    The following shows state transition about sound control. A change state is carried out by RECPLAY bit setup.
                                                        stop state
                                                           0x0
                                                   [ADC→SAI]
                                                                                         [SAI→DAC]state
                                                   state
                                                          0x1                                    0x2
                                   [ADC→DAC]state              [ADC→DAC&SAI]state
                                        0x7                                  0x3
                                                             Figure 24.
    (1) Stop STATE (RECPLAY=0x0)
     Sound activity is stopped.
    (2) [ADC→SAI] STATE (RECPLAY =0x1)
     Analog input signal (MIC input/LINE input) is converted to digital data and outputted from SAI terminals.
    (3) [SAI→DAC] STATE (RECPLAY =0x2)
     Digital signal from SAI is converted to analog data and it is outputted from speaker or line amplifier.
    (4) [ADC→DAC] STATE (RECPLAY =0x7)
     Analog input signal (MIC input/LINE input) is converted to digital data and outputed speaker or line amplifier through DAC.
    (5) [ADC→DAC & SAI] STATE (RECPLAY =0x3)
     Analog input signal (MIC input/LINE input) is converted to digital data and outputed from SAI terminals.
     At one time, digital signal inputted from SAI is converted to analog data and it is outputted from speaker or line amplifier.
     Set this state for using SDIN to SDOUT path when LINDACEN bit enable.
    *Please don’t use “DAC output to LIMIX path” with path (4) and path (5).
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                      TSZ02201-0V1V0E502570-1-2
                                                               23/92
TSZ22111・15・001                                                                                              Jul.1.2014 Rev.001


BU26156RFS                                                                                                                                            Datasheet
Signal Flow
     ADC used signal flow
                                                                                                                                      From DAC
                         MALC
            From          Mic                                                                                                            DV
            Mic          VOL                                                                                                            MUTE
                                                                                           Filter Block
          From          LIN                                L/R                    L/R                                        RALC                  Serial
          Line                      LIN MIX      ADC                 HPF1                 HPF2 *1     Filter      LPF *1               RDVOL
                        VOL                               Select                Balance                                       VOL                 Audio IF
                                                                                                          *1 exclusive use
                        LALC
                                                                                Figure 25.
      Name                               Function                                       Related Register                                  Setting
                                                                            MIC ALC Control
 Mic ALC
 MICVOL
                     Analog Microphone volume and ALC                       MIC ALC Max Gain                               0dB to +35.25dB, 0.75dB step
                                                                            Analog Input Power Management
                                                                            Line ALC Control
 LineIN ALC
 LINVOL
                     Analog line input volume and ALC                       Line ALC Max Gain                              -15 to +0dB, 1dB step
                                                                            Analog Input Power Management
                                                                                                                           Analog input control.from Mic, Line
                     Mixing the LINE input, MIC input and                   Line In Control
 LIN MIX                                                                                                                   and DAC.
                     outputted signal from DAC                              Analog Path Control
                                                                                                                           Mixing control
 ADC                 24bit AD Converter                                     Analog Input Power Management                  ADC Enable/Disable
                                                                            [ I2SL / I2SR / MONOREC]
 L/R Select          ADC(Lch/Rch) to Audio Bass                                                                            -6.0dB to 6.0dB(0.1step)
                                                                            Record L/R Balance Volume Control
 HPF1                High path filter for DC cut                            DSP Filter Function Enable                     HPF Enable/Disable
                                                                            [ RBVOLL / RBVOLR ]
 L/R Balance         L/R balance volume control                                                                            -6.0dB to 6.0dB(0.1step)
                                                                            Record L/R Balance Volume Control
                                                                                                                           HPF Enable/DIsable setting
                                                                            DSP Filter Function Enable
 HPF2                High pass filter for ADC                               High Pass Filter2 Cut-off Control
                                                                                                                           order setting
                                                                                                                           Cut-off frequency setting
                                                                            Sound Effect Mode                              Sound effect mode setting.
                                                                            DSP Filter Function Enable                     Each filters Enable/Disable.
 Filter              Sound filters setting                                  EQ Band N Gain Setting                         Each filter gain settings.
                                                                            Programmable                                   Each sound effects characteristics
                                                                            EQ Band N Coeffeicient-a0/1                    setting
                                                                                                                           LPF Enable/DIsable setting
                                                                            Rec Programmable LPF Setting
 LPF                 Programmable LPF setting for ADC                                                                      Order setting.
                                                                            Rec Programmable LPF Cutoff Coef
                                                                                                                           Cut-off frequency setting
                                                                            Recording     Digital   Boost     Volume
 RALCVOL             Digital Boost Volume for ADC                                                                          -12.000d to 35.625dB(0.375Step)
                                                                            Register
                                                                            Record Digital Attenuator Control              Volume setting -71.5dB to 0dB
                                                                            Digital Volume Control                         (0.5dBstep)
 RDVOL               Digital attenuator and fader for ADC
                                                                            Function Enable                                Fader enable/disenable setting
                                                                            Mixer & Volume Control                         (working together DVMUTE)
     *Filter Block can be used for either ADC path or DAC path.
      For example, if Filter Block is connected to DAC, ADC is not effected by filter.
      Regarding the detail of register setting, please refer to selection of [SEMODE] register.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                                                 TSZ02201-0V1V0E502570-1-2
                                                                                  24/92
TSZ22111・15・001                                                                                                                            Jul.1.2014 Rev.001


BU26156RFS                                                                                                                                        Datasheet
      DAC used singal frow
                                                                                                                         From BEEPIN
                                                                                     From Line
                                                                            DV       From Mic                 AV
                                                                  PALC                                                             *2 Class-D only
                                                                           MUTE                              MUTE
                                Filter Block
  Serial      L/R      Effect    Stereo                           PALC               Soft                                                            To
                                             Filter     LPF                PDATT               DAC   MIX1    SPVOL  SPMIXG                   SPMUTE
 Audio IF              VOL      Enhancer                           VOL               Clip                                         MIX2               Speaker
              MIX                                                                                                                               *2
                                               *1 exclusive use
                                                                                                                                  MIX3        HPVOL   To
                                                                                                                                                      Headphone
                                                                               To
                                                                               LIN MIX
                                                                                 Figure 26.
        Name                                Function                                      Related Register                           Setting
  L/R MIX               Lch/Rch mixer for SAI input signal                    Mixer & Volume Control                 Mixer setting
  Effect                Digital volume in front of sound effect
                                                                              Playback Effect Volume                 -71.5dB to 0dB (0.5dBstep)
  Vol                   blocks.
  Stereo
                        Stereo enhancer.                                      Stereo Gain                            3D effect
  Enhancer
                                                                              Sound Effect Mode                      Sound effect mode setting.
                                                                              DSP Filter Function Enable             Each filters Enable/Disable
                        Each sound filters are enabled.
  Filter                                                                      EQ Band N Gain Setting                 Each filters gain setting
                                                                              Programmable EQ Band                   Each sound effects characteristics
                                                                              N Coeffeicient-a0/1                    setting
                                                                                                                     HPF Enable/Disable setting
                                                                              Play Programmable LPF Setting
  LPF                   Programmable LPF for DAC path.
                                                                              Play Programmable LPF Cutoff Coef
                                                                                                                     Order setting
                                                                                                                     Cut-off frequency setting
                                                                              Playback ALC Attack Time Control
                                                                              Playback ALC Decay Time Control
                                                                              Playback Target Level Control
  PALC
                        Digital Playback ALC and Volume                       Playback ALC Min Gain Control          ALC operation settings
  PALCVOL
                                                                              Playback ALC Volume Control
                                                                              Playback ALC Zerocross Timeout
                                                                              Playback Limiter Fast Release Setting
                                                                              Playback Digital Attenuator Control    Volume setting
                        Digital Attenuator for DAC path.
                                                                              Digital Volume Control Function        -71.5dB to 0.5dB (0.5dBstep)
  PDATT                 Fader for noise reduction at changing the
                                                                              Enable                                 Fader ON/OFFsetting
                        digital volume
                                                                              Mixer & Volume Control                 Fade time setting
                                                                              Soft Clip Enable
                                                                                                                     Softclip Enable/Disable
  Soft Clip             Softclip limiter for output suppression               Soft Clip Threshold
                                                                                                                     Threshold level, Gain setting
                                                                              Soft Clip Gain
  DAC                   24bit DA Converter                                    DAC Power Management                   DAC Enable/Disable
                                                                                                                     Gain setting
  MIX1                  Mixing DAC output and analog input.                   Speaker Amplifier Output Control 2
                                                                                                                     Mixing paths setting
                                                                              Speaker Amplifier Volume Control       Volume setting
                        Analog Volume for DAC to analog output                Amplifier Volume Fader Control         -54 to +6dB
  SPVOL
                        path.                                                 Amplifier Volume Control Function      Fader ON/OFF setting
                                                                              Enable                                 Fade time setting
  SPMIXG                Analog Volume for Speaker output path                 Speaker Amplifier Output Control 1     Gain setting
                        Mixing Speaker output                 signal   and    SPAMP input Control
  MIX2                                                                                                               Mixing paths setting
                        BEEPIN input signal.                                  BEEPIN Amp Control
                        Mixing Headphone output signal and                    SPAMP input Control
  MIX3                                                                                                               Mixing paths setting
                        BEEPIN input singlal.                                 BEEPIN Amp Control
                        Analog Volume for Headphone output
  HPVOL                                                                       Headphone output Gain Setting          Gain setting
                        path
      *Filter Block can be used for either ADC path or DAC path.
        For example, if Filter Block is connectd to DAC, ADC is not effcetd by filter.
        Regadrding the detail of register setting, please refer to selection of [SEMDE] register.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                                            TSZ02201-0V1V0E502570-1-2
                                                                                   25/92
TSZ22111・15・001                                                                                                                      Jul.1.2014 Rev.001


BU26156RFS                                                                                                                Datasheet
     Filter (5bands-Programmable IIR Filter)
     A five bands equalizer features a second-order IIR type Band Pass Filter. Volume control of MUTE, -71.5dB+12dB (0.5dB
     step) can be controlled at all paths.
     Each channels of the filter can be selected parallel connection or serial connection
     The followings are block diagrams at parallel connection and serial connection
                                                                               Coefficient(a0, a1)×5ch      gain×5ch
                                                                     Input
                                                                                            Band0-IIR
                                                                                            Band1-IIR
            Coefficient(a0, a1)×5ch         gain×5ch
  Input                                                      Output                         Band2-IIR
                           Band0-IIR
                           Band1-IIR
                                                                                            Band2-IIR
                           Band2-IIR
                           Band3-IIR                                                                                          Output
                           Band4-IIR                                                        Band4-IIR
                                 Parallel connection                                            Serial connection
                                     Figure 27.                                                    Figure 28.
     The filter coefficient is programmable. From required center frequency and band width, Programmable Equalizer
     Coefficient-a0 Control Register and Programmable Notch Filter Coefficient-a1 Control Register value is decided. Followings
     are the setting formula.
     a0 = (1 - tanπfb/fs) / (1 + tanπfb/fs)
     a1 = - 2cos2πf0/fs / (1 + tanπfb/fs)
     f0: Band center frequency [Hz]
     fb: -3dB band width [Hz]
     fs: Sampling frequency [Hz]
                                                                                                       14
     * Actual setting value is an integral number that the result of above formula multiplied by 2        then round up numbers of five
     and above and round down anything under five to an integer.
     DSP filtering function: ON / OFF
     DSP Filter Function Enable register can set ON or OFF of each filter function. Please change this register when RECPLAY
     bit is 0x0. If this register is changed on playback or recording, the noise may be generated.
      Stereo Enhancer
     Please refer the application note “StereoEnhancerApplicationNote””.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                          TSZ02201-0V1V0E502570-1-2
                                                                 26/92
TSZ22111・15・001                                                                                                   Jul.1.2014 Rev.001


BU26156RFS                                                                                                          Datasheet
PALC (ALC fo DAC path)
Function outline
      The PALC adjust a gain automatically from -12dB to 35.625dB in DAC path.
    A small level singal is made easy listening because the small level signal is amplified to a target level and dynamic range is
    compressed when the gain setting is a plus gain
      Or PALC can be used for a limiter when the gain setting is a minus gain. It protects a speaker from destruction.
      Fast release function makes play sound natural by it release the gain fast when a big singal is suddenly input and a volume
    drops.
Operation outline
    When output waveform level of ALC is under the target level, output waveform is increased. Maximum level of gain is
    MALCMXGAIN or LALCMXGAIN. Maximum alc gain is PALCVOL and minimum level is PALCMINGAIN.
    PALCATKC is attack time. It is a time step of decreasing waveform level. PALCDCY is decay time. It is a time step of
    increasing waveform level.
    These operations are the following.
    *Note:When ALC is disable, output signal is also amplified to PALCVOL gain level.
            Input signal
                                                                                                     Maximum gain
                                                                                                     (PALCVOL)
            PALC gain
                                                                                                     Minimum gain
                                                                                                     (PALCMINGAIN)
                                                                                                      Target level
            PALC output                                                                               (PALCLVL)
                                              Attack time cycle           Decay time cycle
                                              (PALCATK)                   (PALCDCY)
                                                              Figure 29.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                    TSZ02201-0V1V0E502570-1-2
                                                              27/92
TSZ22111・15・001                                                                                             Jul.1.2014 Rev.001


BU26156RFS                                                                                                                 Datasheet
         A Peak Limiter function is carried in ALC. The Peak Limitter function short attack time and prevent clipping a wave.
    A threshold level is fixed at 87.5%(-1.16dBFS) and this function is priored the normal ALC operation when input level exceed
    the threshold level. The attack time is a minimum step, 1/fs, when the peak limiter operates.
    And this function cannot be turned off.
    These operations level diagram is the following figure.
                                                                     0dBFS
                                                    Peak Limiter=-1.16dBFS
                                                                                                   ALCLVL
                                                               Output
                                                                (dB)
                                                                                 Input
                                                                                  (dB)
                                                               Figure 30. ALC Level diagram
Zero Cross
    BU26156 combined Zerocross function for MALC, LALC. Zerocross is changed, when input waveform is crossed center
    level. In case of Zero Cross function is not occurred, BU26156 changes gain when time set by PALCZCTM is passed
    BU26156 also changes gain past that time when zerocross is enable (ZCEN=0x0). It is often caused POP noise to change
    gain without zero cross.
                      ALC GAIN
             Output Signal
                                                                                    ALCATK
                              ALCATK  ALCATK
                                                                                           ALCZCTM
                                   Gain changing at
                                      zerocross
                                                                           Figure 31.
    Note:It is possible that a noise of changing the gain occur when ZCEN is disable.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                                TSZ02201-0V1V0E502570-1-2
                                                                           28/92
TSZ22111・15・001                                                                                                    Jul.1.2014 Rev.001


BU26156RFS                                                                                                                   Datasheet
Fast Release
    In case of input impulse waveform is over target level of ALC, fast release function detects impulse waveform and LSI is
    returned until normal waveform level quickly. As result of quick return, output waveform of LSI is kept natural sound.
                                                               Inpulse waveform
                                       4
                                       3
                                       2
                                       1
                                       0
   Input waveform                        0 1 0     2 0     3 0    4 0   5 0  6 0  7 0   8 0  9 0  1 0 0  1 1 0 1 2 0
                                     - 1
                                     - 2
                                     - 3
                                     - 4
                                                             Waveform is low level
 Output waveform
 <Not use fast release>
                                                                       Not use fast release
                                               Attack
                                                             Quick return from low level waveform
 Output waveform
 <Use fast release>
                                                               Return to normal release
                                                       Release time of fast release
                                               Attack
                              Figure 32. Not Fast release waveform and Fast release waveform
    PALCFREN bit is setted enable of fast release function. When impulse waveform is over threshold of PALCFRTH level, fast
    release function is started and is returned waveform until detected level by fast release decay time. This decay time is
    selected PALFRSP bit.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                              TSZ02201-0V1V0E502570-1-2
                                                                       29/92
TSZ22111・15・001                                                                                                      Jul.1.2014 Rev.001


BU26156RFS                                                                                                                Datasheet
MALC (Mic Input ALC)/LALC (Line input ALC)
 Function general description
     MALC can be adjusted mic input gain from 0dB to +35.25dB. LALC can be adjusted line input gain from -15dB to 0dB.
 Operation general description
     MALC and LALC are fixed ADC full-scale level. When output waveform level of ALC is under the target level, output
     waveform is increased. Maximum level of gain is MALCMXGAIN or LALCMXGAIN. Minimum level of gain is 0dB, when
     MALC is used. Minimum level of gain is -15dB, when LALC is used. MALCATK and LALCATK are attack time. It is a time
     step of decreasing waveform level. MALCDCY and LALCDCY is decay time. It is a time step of increasing waveform level.
     These operations are the following.
        * In case of MALC, LALC are disabled, output waveform is effective MALCMXGAIN and LALCMXGAIN setting gain.
                Input waveform
                                                                                                                Maximum gain
                                                                                                                (MALCMXGAIN
                                                                                                                /LALCMXGAIN)
                MALC/LALC
                Gain
                                                                                                                Minimum gain
                                                                                                                (Fix to MALC=0dB
                                                                                                                /LALC=-15dB)
                                                                                                               Target Level
                MALC/LALC                                                                                      (Fix to ADC full-scale
                Output                                                                                         level)
                                                  Attack time period
                                                (MALCATK/LALCATK)
                                                               Figure 33.
Zero Cross
     BU26156 combined Zerocross function for MALC, LALC. Zerocross is changed, when input waveform is crossed center
     level. In case of Zero Cross function is not occurred, BU26156 is changed gain after 2.7ms @Fs=48 kHz.
Clip reduction
     Clip reduction function prevents clip waveform. When BU26156 is entered large waveform, BU26156 is shorted attack time.
     As result of this operaiontion, output waveform is prevented clip waveform. When this function is enabled, attack time is fixed
     2fs and zerocross is disabled. The difference between peak limiter and clip reduction is threshold and attacktime. Threshold
     of Clip deduction is ADC full scale level. Attack time of clip reduction is 2fs. It is possible to select ON/OFF register setting.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                           TSZ02201-0V1V0E502570-1-2
                                                                  30/92
TSZ22111・15・001                                                                                                   Jul.1.2014 Rev.001


BU26156RFS                                                                                                            Datasheet
Soft clip limiter
     Soft clip function is reduced power comsumption. If ALC can not be responded to input waveform, soft clip function is
     reduced input waveform. In case of input waveform is overed threshold level, soft clip reduce output waveform.
                                                                      SCGAIN=2
                                        OUT                                             SCGAIN=1
                                                                                           SCGAIN=1/2
                                                                                            SCGAIN=1/4
                                                                                                  …
                                                                                            SCGAIN=1/64
                                                                      Soft Clip Gain
                                                                       (SCGAIN)
                                         0x000000        Soft Clip Threshold
                                                    (SCTHRH, SCHTRM, SCHTRL)
                                                                                       0xFFFFFF    IN
                                                         Figure 34.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                            TSZ02201-0V1V0E502570-1-2
                                                           31/92
TSZ22111・15・001                                                                                                Jul.1.2014 Rev.001


BU26156RFS                                                                                                            Datasheet
    Analog block
    Analog Reference Voltage (VMID) Generation Circuit
    VMID is used as analog circuit reference voltage for both recording path and playback path. Therefore, both case for
    recording and playback, VMID need to do power up. At the power up, the wait time in proportion to the capacitor value is
    needed to charge external capacitor connected with VMID pin. If recording and playback start before completion of charge, it
    may generate noise. The following is a sequence of recommendation. Refer to the Analog Reference Power Management
    Register for the function of VMIDCON.
               VMID Power UP/DOWN Sequence (External capacitor 1uF)
                                             Power Up                                            Power Down
                                                                            1/2 Regout Level
                           vmid       ( 0V )
                                     Power Down Charge Time                  Record or Playback Power Down
                    VMIDCON                  0x0       0x1        0x2                                   0x0
                                                    Min 5ms     Min 5ms
                                                            Figure 35.
    Interrupt circuit
    It is possible to check BU26156 operation by IRQ port. IRQ port polarity is changed by thermal protection operation and
    speaker short protection operation. IIt is possible to mask Interrupt function and select IRQ interrupt polarity.
    In case of BU26156 detects protection operation, BU26156 keeps interrupt status. In case of clear interrupt status, write to
    “1” to status register.
    IRQB teminal outputs “L” level during RESETB equal “L” level (RESET state). Please mask IRQB signal in this period
     RESETB
     IRQB                                               Valid
                               Min: 1ms
                                                            Figure 36.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                      TSZ02201-0V1V0E502570-1-2
                                                               32/92
TSZ22111・15・001                                                                                             Jul.1.2014 Rev.001


BU26156RFS                                                                                                                  Datasheet
Detailed Description of the Registers
    Register map
    Note: “-” indicates a reserved bit. They return “0” for reads. Write “0” to the bit every time. If “1” is written to this bit, the
    operations cannot be guaranteed.
    Don't write the registers expect the map of below. If these register is written, the operations cannot be guaranteed.
  About the register initial setting after starting this IC
    After starting register access, according to following procedures at start-up, access register.
        Address                              Write Data
                         Read/Write                         Description
         (HEX)                                 (HEX)
           1c                Write                01        MAPCON 1
           39                Write                00        For ADC parameter setting
           3b                Write                01        For ADC / Mic parameter setting
           3d                Write                02        For ADC parameter setting
           1c                Write                00        MAPCON 0
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                        TSZ02201-0V1V0E502570-1-2
                                                                 33/92
TSZ22111・15・001                                                                                                   Jul.1.2014 Rev.001


BU26156RFS                                                                                                                                   Datasheet
     It is available at the MAPCON=0x0(Register Map Control Register 0x1c/0x1d)
以下のレジスタは Register Map Control レジスタ（0x1c/0x1d）の MAPCON=0x0 のときにアクセス可能です。
     INDEX           b07         b06    b05        b04           b03        b02        b01         b00           Register Name               Note
   R        W      (Initial)
 0x00      0x01       -           -      -          -                            SR                                   Sampling
                      -           -      -          -              0         0          0           0               Rate Setting
 0x06      0x07       -                                      STEGAIN                                                Stereo Gain
                      -           0      1          0              0         0          0           0
 0x08      0x09   IRQPOLE         -      -          -             -      SHLIREN    SHRIREN     THRIREN             IRQ control
                      0           -      -          -              -         0          0           0
 0x0a      0x0b       -           -      -          -              -      SHLSTS    SHRSTS      THRSTS               IRQ Status
                      -           -      -          -              -         0          0           0
  0x0c     0x0d       -           -      -          -         MCLKOE       PLLOE     PLLEN      MCLKEN             Clock Enable
                      -           -      -          -              0         0          0           0
 0x0e      0x0f       -           -      -             PLLISEL                       CLKSEL                    Clock Input/Output
                      -           -      -          0              0         0          0           0                  Control
 0x10      0x11       -           -      -          -              -         -          -      SOFTRST            Software Reset
                      -           -      -          -              -         -          -           0
 0x12      0x13       -           -      -          -              -                RECPLAY                      Record/Playback
                      -           -      -          -              -         0          0           0            Running Control
 0x14      0x15       -           -                                  MCTIME                                     Mic Input Charging
                      -           -      0          0              0         0          0           0                   Time
  0x1c     0x1d       -           -      -          -              -         -          -      MAPCON              RegisterMAP
                      -           -      -          -              -         -          -           0                  Control
 0x20      0x21    LOREN        LOLEN  LOSEL        -             -       MICBEN          VMIDCON           Analog Reference Power
                      0           0      0          -              -         0          0           0               Management
 0x22      0x23       -           -      -          -          PGAEN     ADCREN     ADCLEN        LIEN         Analog Input Power
                      -           -      -          -              0         0          0           0               Management
 0x24      0x25       -           -      -          -              -     DACREN     DACLEN          -               DAC Power
                      -           -      -          -              -         0          0           -               Management
 0x26      0x27       -           -      -          -             -       SPDEN     SPABEN      SPMVEN      Speaker Amplifier Power
                      -           -      -          -              -         0          0           0               Management
 0x2a      0x2b     TEST2         -   BP2SPEN MV2SPEN          TEST1       TEST0            AMA             AM avoidance Control /
                      0           -      0          1              1         1          1           1         SPAMP input Control
 0x2e      0x2f       -           -      -          -             -          -        ZCEN          -        Zero Cross Cmparator
                      -           -      -          -              -         -          0           -          Power Management
 0x30      0x31       -           -      -             BPINCON             TEST3        MICBCON18S           BEEPIN Amp Control /
                      -           -      -          0              0         1          0           0       MICBIAS Voltage Control
 0x32      0x33       -           -   MXGAIN    LINMXEN MICMXEN           LIN3EN     LIN2EN      LIN1EN           Line-In Control
                      -           -      0          1              0         0          0           1
 0x3a      0x3b       -           -                                  SPVOL                                  Speaker Amplifier Volume
                      -           -      1          1              0         0          1           1                  Control
 0x3e      0x3f                                         PDATT                                                         Playback
                      1           1      1          1             1          1          1           1       Digital Attenuator Control
 0x48      0x49       -           -      -          -             -          -      AVMUTE      AVFADE      Amplifier Volume Control
                      -           -      -          -             -          -          0           0            Function Enable
 0x4a      0x4b       -           -      -          -              -                AVFCON                       Amplifier Volume
                      -           -      -          -              -         0          0           0              Fader Control
  0x4c     0x4d          PCMFO24       FMTO      MSBO         ISSCKO       AFOO       DLYO       WSLO            SAI Transmitter
                      1           1      0          0              0         0          0           0                  Control
 0x4e      0x4f           PCMFI24       FMTI      MSBI         ISSCKI       AFOI      DLYI        WSLI             SAI Receiver
                      1           1      0          0              0         0          0           0                  Control
 0x50      0x51       -           -      -        BSWP             -         -          -         MST                 SAI Mode
                      -           -      -          0              -         -          -           0                  select
 0x52      0x53       -           -      -          -              -         -             SPMIXG               Speaker Amplifier
                      -           -      -          -              -         -          0           0            output Control1
 0x54      0x55       -           -      -          -           LINOE      MICOE     DACOE      LOMIXG Speaker Amplifier / Lineout Amplifier
                      -           -      -          -              0         0          0           0            output Control2
 0x58      0x59       -           -         OSRSEL                 -         -          -           -           DAC Clock Setting
                      -           -      0          0              -         -          -           -
 0x5a      0x5b       -           -      -          -              -         -       MINDIF         -              Mic Interface
                      -           -      -          -              -         -          1           -                  Control
  0x5c     0x5d   SEMODE          -      -          -             -                 SEMODE                     Sound Effect Mode
                      0           -      -          -              -         0          0           0
 0x5e      0x5f       -           -      -          -              -         -        I2SR        I2SL             Record Path
                      -           -      -          -              -         -          0           0                  select
 0x60      0x61                                         RDVOL                                                          Record
                      1           1      1          1             1          1          1           1       Digital Attenuator Control
 0x62      0x63                                       Effect VOL                                                      Playback
                      1           1      1          1             1          1          1           1        Effect Volume Control
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                                    TSZ02201-0V1V0E502570-1-2
                                                                         34/92
TSZ22111・15・001                                                                                                                  Jul.1.2014 Rev.001


BU26156RFS                                                                                                           Datasheet
     INDEX       b07         b06       b05    b04        b03       b02   b01       b00        Register Name          Note
   R      W    (Initial)
 0x66    0x67  HPF2OD      EQ4EN      EQ3EN  EQ2EN      EQ1EN    EQ0EN  HPF2EN   HPF1EN     DSP Filter Function
                  0           0         0      0          0         0     0         1               Enable
 0x68    0x69     -           -         -   DVMUTE     DVFADE       -     -      PALCEN    Digital Volume Control
                  -           -         -      0          0         -     -         0         Function Enable
 0x6a    0x6b                   DVFCON                       RMCON           LMCON            Mixer & Volume
                  0           0         0      0          0         0     0         0              Control
 0x74    0x75                                    EQGAIN0                                          EQ Band0
                  1           1         1      0          0         1     1         1           Gain Setting
 0x76    0x77                                    EQGAIN1                                          EQ Band1
                  1           1         1      0          0         1     1         1           Gain Setting
 0x78    0x79                                    EQGAIN2                                          EQ Band2
                  1           1         1      0          0         1     1         1           Gain Setting
 0x7a    0x7b                                    EQGAIN3                                          EQ Band3
                  1           1         1      0          0         1     1         1           Gain Setting
  0x7c   0x7d                                    EQGAIN4                                          EQ Band4
                  1           1         1      0          0         1     1         1           Gain Setting
 0x7e    0x7f     -           -         -      -          -            HPF2CUT                High Pass Filter2
                  -           -         -      -          -         0     0         0         Cut-off Control
 0x80    0x81                                     EQ0A0L                                Programable Equalizer Band0
                  0           0         0      0          0         0     0         0        Coefficient-a0 (L)
 0x82    0x83                                     EQ0A0H                                Programable Equalizer Band0
                  0           0         0      0          0         0     0         0        Coefficient-a0 (H)
 0x84    0x85                                     EQ0A1L                                Programable Equalizer Band0
                  0           0         0      0          0         0     0         0        Coefficient-a1 (L)
 0x86    0x87                                     EQ0A1H                                Programable Equalizer Band0
                  0           0         0      0          0         0     0         0        Coefficient-a1 (H)
 0x88    0x89                                     EQ1A0L                                Programable Equalizer Band1
                  0           0         0      0          0         0     0         0        Coefficient-a0 (L)
 0x8a    0x8b                                     EQ1A0H                                Programable Equalizer Band1
                  0           0         0      0          0         0     0         0        Coefficient-a0 (H)
  0x8c   0x8d                                     EQ1A1L                                Programable Equalizer Band1
                  0           0         0      0          0         0     0         0        Coefficient-a1 (L)
 0x8e    0x8f                                     EQ1A1H                                Programable Equalizer Band1
                  0           0         0      0          0         0     0         0        Coefficient-a1 (H)
 0x90    0x91                                     EQ2A0L                                Programable Equalizer Band2
                  0           0         0      0          0         0     0         0        Coefficient-a0 (L)
 0x92    0x93                                     EQ2A0H                                Programable Equalizer Band2
                  0           0         0      0          0         0     0         0        Coefficient-a0 (H)
 0x94    0x95                                     EQ2A1L                                Programable Equalizer Band2
                  0           0         0      0          0         0     0         0        Coefficient-a1 (L)
 0x96    0x97                                     EQ2A1H                                Programable Equalizer Band2
                  0           0         0      0          0         0     0         0        Coefficient-a1 (H)
 0x98    0x99                                     EQ3A0L                                Programable Equalizer Band3
                  0           0         0      0          0         0     0         0        Coefficient-a0 (L)
 0x9a    0x9b                                     EQ3A0H                                Programable Equalizer Band3
                  0           0         0      0          0         0     0         0        Coefficient-a0 (H)
  0x9c   0x9d                                     EQ3A1L                                Programable Equalizer Band3
                  0           0         0      0          0         0     0         0        Coefficient-a1 (L)
 0x9e    0x9f                                     EQ3A1H                                Programable Equalizer Band3
                  0           0         0      0          0         0     0         0        Coefficient-a1 (H)
 0xa0    0xa1                                     EQ4A0L                                Programable Equalizer Band4
                  0           0         0      0          0         0     0         0        Coefficient-a0 (L)
 0xa2    0xa3                                     EQ4A0H                                Programable Equalizer Band4
                  0           0         0      0          0         0     0         0        Coefficient-a0 (H)
 0xa4    0xa5                                     EQ4A1L                                Programable Equalizer Band4
                  0           0         0      0          0         0     0         0        Coefficient-a1 (L)
 0xa6    0xa7                                     EQ4A1H                                Programable Equalizer Band4
                  0           0         0      0          0         0     0         0        Coefficient-a1 (H)
  0xac   0xad     -                                   RALCVOL
                  -           0         1      0          0         0     0         0   Record ALC Volume Control
 0xae    0xaf     -           -         -      -          -         -     -       RPPL  RecPlay Play Limitter Enable
                  -           -         -      -          -         -     -         0
 0xb0    0xb1     -           -         -      -          -         -     -       SCEN        Soft Clip Enable
                  -           -         -      -          -         -     -         0
 0xb2    0xb3     -                                   SCTHRH                               Soft Clip Threshold H
                  -           0         0      0          0         0     0         0
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                 TSZ02201-0V1V0E502570-1-2
                                                                35/92
TSZ22111・15・001                                                                                              Jul.1.2014 Rev.001


BU26156RFS                                                                                                                Datasheet
     INDEX       b07         b06       b05   b04        b03      b02       b01        b00          Register Name          Note
   R      W    (Initial)
 0xb4    0xb5                                   SCTHRM                                         Soft Clip Threshold M
                  0           0          0    0          0        0         0          0
 0xb6    0xb7                                    SCTHRL                                         Soft Clip Threshold L
                  0           0          0    0          0        0         0          0
 0xb8    0xb9     -           -          -    -          -                SCGAIN                    Soft Clip Gain
                  -           -          -    -          -        0         0          1
 0xba    0xbb     -           -          -    -          -        -       MCLEN    MALCEN         MIC ALC Control
                  -           -          -    -          -        -         1          1
  0xbc   0xbd     -                  MALCDCY             -               MALCATK           MIC ALC Attack /Decay Time
                  -           1          0    0          -        1         0          0
 0xbe    0xbf     -           -                          MALCMXGAIN                              MIC ALC Max Gain
                  -           -          0    1          0        0         0          0
  0xc4   0xc5     -           -          -    -          -        -       LCLEN     LALCEN        LINE ALC Control
                  -           -          -    -          -        -         0          0
  0xc6   0xc7     -                  LALCDCY             -               LALCATK           LINE ALC Attack /Decay Time
                  -           1          1    1          -        1         0          0
  0xc8   0xc9     -           -          -    -                   LALCMXGAIN                     LINE ALC Max Gain
                  -           -          -    -          1        1         1          1
  0xdc   0xdd     -           -          -    -                     PALCATK                         Playback ALC          note1
                  -           -          -    -          0        1         0          0        Attack Time Control
 0xde    0xdf     -           -          -    -                     PALCDCY                         Playback ALC          note1
                  -           -          -    -          0        1         0          1         Decay Time Control
 0xe0    0xe1     -           -          -                     PALCLVL                              Playback ALC          note1
                  -           -          -    1          1        0         1          1        Target Level Control
 0xe2    0xe3     -           -          -    -          -             PALCMINGAIN                  Playback ALC          note1
                  -           -          -    -          -        0         0          0          Min Gain Control
 0xe4    0xe5     -                                  PALCVOL                                        Playback ALC          note1
                  -           0          1    0          0        0         0          0           Volume Control
 0xe6    0xe7     -           -          -    -          -        -          PALCZCTM         Playback ALC ZeroCross      note1
                  -           -          -    -          -        -         0          0              TimeOut
 0xea    0xeb                   PALCFRTH            PALCFREN      -           PALCFRSP             Playback Limiter       note1
                  0           0          0    1          0        -         0          1        Fast Release Setting
  0xec   0xed     -           -                 LOPWTIM                     -          -         ＨＰＯＵＴ Power Up
                  -           -          0    0          0        0         -          -               Control
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                     TSZ02201-0V1V0E502570-1-2
                                                              36/92
TSZ22111・15・001                                                                                                   Jul.1.2014 Rev.001


BU26156RFS                                                                                                       Datasheet
     It is available at the MAPCON=0x1(Register Map Control Register 0x1c/0x1d)
     INDEX          b07      b06       b05   b04        b03    b02       b01       b00     Register Name         Note
   R        W     (Initial)
 0x02      0x03      -        -         -     -          -              FPLLM               FPLL M setting
                     -        -         -     -          -      0         0         0
 0x04      0x05                                  FPLLNL                                   FPLL N Setting(L)
                     0        0         0     0          0      0         0         0
 0x06      0x07      -        -         -     -          -      -         -      FPLLNH   FPLL N Setting(H)
                     -        -         -     -          -      -         -         0
 0x08      0x09      -        -         -                     FPLLD                        FPLL D Setting
                     -        -         -     0          0      0         0         0
 0x0a      0x0b                                  FPLLFL                                   FPLL F Setting(L)
                     0        0         0     0          0      0         0         0
  0x0c     0x0d                                  FPLLFH                                   FPLL F Setting(H)
                     0        0         0     0          0      0         0         0
 0x0e      0x0f                                 FPLLFDL                                  FPLL F_D Setting(L)
                     0        0         0     0          0      0         0         0
 0x10      0x11                                 FPLLFDH                                  FPLL F_D Setting(H)
                     0        0         0     0          0      0         0         0
 0x12      0x13      -        -         -     -                    FPLLV                    FPLL V setting
                     -        -         -     -          0      0         0         0
 0x16      0x17      -        -         -  CPMODE        -      -         -         -    PLL CPMODE Setting
                     -        -         -     0          -      -         -         -
  0x1c     0x1d      -        -         -     -          -      -         -      MAPCON      RegisterMAP
                     -        -         -     -          -      -         -         0          Control
 0x36      0x37      -        -         -     -          -      -            HPVOL      HP output Gain Setting
                     -        -         -     -          -      -         0         0
 0x3e      0x3f      -        -       HALF HPBPEN LINDACEN             ADCSET            Analog Path Control
                     -        -         1     0          0      1         1         1
 0x74      0x75      -                               RBLVOLL                              Record L Balance
                     -        1         0     0          0      0         0         0      Volume Control
 0x76      0x77      -                               RBLVOLR                              Record R Balance
                     -        1         0     0          0      0         0         0      Volume Control
 0x86      0x87      -        -         -     -          -      -       STEEN     STEOD    Stereo Enhancer
                     -        -         -     -          -      -         0         0          Control
 0x88      0x89                               STE1CUT[7:0]                              Stereo Enhancer LPF1
                     0        0         0     0          0      0         0         0           CoefL
 0x8a      0x8b                               STE1CUT[15:8]                             Stereo Enhancer LPF1
                     0        0         0     0          0      0         0         0           CoefH
  0x8c     0x8d                               STE2CUT[7:0]                              Stereo Enhancer LPF2
                     0        0         0     0          0      0         0         0           CoefL
 0x8e      0x8f                               STE2CUT[15:8]                             Stereo Enhancer LPF2
                     0        0         0     0          0      0         0         0           CoefH
 0xa0      0xa1      -        -         -     -          -      -      PLPFOD    PLPFEN Play Programable LPF
                     -        -         -     -          -      -         0         0          Setting
 0xa2      0xa3                                 PLPFC0L                                 Play Programable LPF
                     0        0         0     0          0      0         0         0          Coef (L)
 0xa4      0xa5                                 PLPFC0H                                 Play Programable LPF
                     0        0         0     0          0      0         0         0          Coef (H)
 0xa6      0xa7      -        -         -     -          -      -      RLPFOD    RLPFEN Rec Programable LPF
                     -        -         -     -          -      -         0         0          Setting
 0xa8      0xa9                                 RLPFC0L                                 Rec Programable LPF
                     0        0         0     0          0      0         0         0          Coef (L)
 0xaa      0xab                                 RLPFC0H                                 Rec Programable LPF
                     0        0         0     0          0      0         0         0          Coef (H)
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                              TSZ02201-0V1V0E502570-1-2
                                                             37/92
TSZ22111・15・001                                                                                          Jul.1.2014 Rev.001


BU26156RFS                                                                                                                   Datasheet
  Detailed Description of the Registers
     Note: “-” indicates a reserved bit. They return “0” for reads. Write “0” to the bit every time. If “1” is written to this bit, the
     operations cannot be guaranteed.
     Don't write the registers expect the map of below. If these register is written, the operations cannot be guaranteed.
     “*” indicates that the register value is effective immediate without internal clock.
Sampling Rate Setting Register
 MAPCON          INDEX           b07       b06         b05      b04        b03         b02        b01          b00
               R       W       (Initial)
   0x0        0x00    0x01         -         -           -       -                           SR
                                   -         -           -       -           0           0         0            0
     This register is to set the sampling rate of recording and playback. Please change this register value at recording and
     playback operation stop ($12h/$13h: RECPLAY=0h).
  SR [3:0]
    SR [3:0]           Description
       0x0                 8 kHz
       0x1             11.025 kHz
       0x2                12 kHz
       0x3                16 kHz
       0x4              22.05 kHz
       0x5                24 kHz
       0x6                32 kHz
       0x7               44.1 kHz
       0x8                48 kHz
Stereo Gain Register
 MAPCON          INDEX           b07       b06         b05      b04        b03         b02        b01          b00
               R       W       (Initial)
   0x0        0x06    0x07         -                                    STEGAIN
                                   -        0           1        0           0           0         0            0
     This register is to set the amount of effects of stereo emphasis. Please refer to ”StereoEnhancerApplicationNote” for the
     details of setting.
  STEGAIN[3:0]
 STEGAIN Gain[times]            STEGAIN      Gain[times]   STEGAIN      Gain[times]     STEGAIN       Gain[times]
    0x00           0.000            0x10        1.000         0x20         2.000           0x30           3.000
    0x01           0.063            0x11        1.063         0x21         2.063           0x31           3.063
    0x02           0.125            0x12        1.125         0x22         2.125           0x32           3.125
    0x03           0.188            0x13        1.188         0x23         2.188           0x33           3.188
    0x04           0.250            0x14        1.250         0x24         2.250           0x34           3.250
    0x05           0.313            0x15        1.313         0x25         2.313           0x35           3.313
    0x06           0.375            0x16        1.375         0x26         2.375           0x36           3.375
    0x07           0.438            0x17        1.438         0x27         2.438           0x37           3.438
    0x08           0.500            0x18        1.500         0x28         2.500           0x38           3.50
    0x09           0.563            0x19        1.563         0x29         2.563           0x39           3.563
    0x0A           0.625           0x1A         1.625         0x2A         2.625           0x3A           3.625
    0x0B           0.688           0x1B         1.688         0x2B         2.688           0x3B           3.688
    0x0C           0.750           0x1C         1.750         0x2C          2.75           0x3C           3.750
    0x0D           0.813           0x1D         1.813         0x2D         2.813           0x3D           3.813
    0x0E           0.875           0x1E         1.875         0x2E         2.875           0x3E           3.875
    0x0F           0.938            0x1F        1.938         0x2F         2.938           0x3F           3.938
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                         TSZ02201-0V1V0E502570-1-2
                                                                 38/92
TSZ22111・15・001                                                                                                    Jul.1.2014 Rev.001


BU26156RFS                                                                                                       Datasheet
IRQ control Register
 MAPCON         INDEX            b07       b06       b05         b04         b03       b02    b01     b00
              R      W         (Initial)
   0x0      0x08    0x09     IRQPOLE(*)     -          -          -           -     SHLIREN SHRIREN THRIREN
                                  0         -          -          -           -         0      0       0
    This register controls the interrupt enable or disable.
  THRIREN
    This bit controls thermal error interrupt.
     THRIREN                                                 Description
         0            If thermal error occurs, interrupt is not generated.
         1            If thermal error occurs, interrupt is generated.
  SHRIREN
    This bit controls interrupt of left speaker short error.
     SHRIREN                                                 Description
         0            If left speaker short error occurs, interrupt is not generated.
         1            If left speaker short error occurs, interrupt is generated.
  SHLIREN
    This bit controls interrupt of right speaker short error.
     SHLIREN                                                 Description
         0            If right speaker short error occurs, interrupt is not generated.
         1            If right speaker short error occurs, interrupt is generated.
  IRQPOLE
    This bit specifies polarity of interrupt pin (IRQB).
     IRQPOLE                                                 Description
         0            If interrupt occur, IRQB pin output L level.
         1            If interrupt occur, IRQB pin output H level.
IRQ Status Register
 MAPCON         INDEX            b07       b06       b05         b04         b03       b02    b01     b00
              R      W         (Initial)
   0x0      0x0a    0x0b           -        -          -          -           -      SHLSTS SHRSTS  THRSTS
                                   -        -          -          -           -         0      0       0
    This register can check the interrupt status. If writing ”1”, state is clearable.
  THRSTS
    This bit can check thermal error interrupt state.
      THRSTS                                                 Description
         0            No thermal error.
         1            Thermal error occurred.
  SHRSTS
    This bit can check left speaker short error interrupt status.
      SHRSTS                                                 Description
         0            No left speaker short error.
         1            Left speaker short error occurred.
  SHLSTS
    This bit can check right speaker short error interrupt status.
      SHLSTS                                                 Description
         0            No right speaker short error.
         1            Right speaker short error occurred.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                     TSZ02201-0V1V0E502570-1-2
                                                                  39/92
TSZ22111・15・001                                                                                          Jul.1.2014 Rev.001


BU26156RFS                                                                                                                 Datasheet
Clock Enable Register
 MAPCON         INDEX            b07       b06         b05         b04        b03       b02         b01        b00
              R        W       (Initial)
   0x0      0x0c      0x0d         -        -           -           -      MCLKOE(*) PLLOE(*)   PLLEN(*) MCLKEN(*)
                                   -        -           -           -          0         0           0          0
    This register controls clock operation.
  MCLKEN
    This bit is to set the MCLKI pin enable or disable. A clock is not transmitted to an inside in case of the disable.
     MCLKEN                                                       Description
                        MCLKI pin input disabled.
         0
                        The clock stops at the first input buffer of the MCLKI pin.
         1              MCLKI pin input enabled
  PLLEN
    This bit is to set the status of PLL.
       PLLEN                                                      Description
         0              PLL power down
         1              PLL power up
    At the first, set PLL Setting registers.   After that, set PLLEN bit to “1”.
  PLLOE
    This bit is to set the status of PLL output. Set this bit to “1” after PLL operation has stabilized. Also, this bit must be set to “1” if
    PLL is not used, otherwise internal clock can not be provided.
      PLLOE                                                       Description
         0              PLL output disable
         1              PLL output enable
  MCLKOE
    This bit is to set the status of output signal from MCLKO pin.
     MCLKOE                                                       Description
         0              Normally Operation
         1              Prohibited
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                           TSZ02201-0V1V0E502570-1-2
                                                                    40/92
TSZ22111・15・001                                                                                                   Jul.1.2014 Rev.001


BU26156RFS                                                                                                                Datasheet
Clock Input/Output Control Register
 MAPCON          INDEX           b07        b06          b05       b04         b03      b02      b01         b00
               R       W       (Initial)
   0x0       0x0e     0x0f         -         -            -            PLLISEL(*)             CLKSEL(*)
                                   -         -            -         0            0       0         0          0
     This register is to select internal clock. It is to use or not use and to create MCLKI input or internal clock divided PLL.
  CLKSEL[2:0]
     These bits are to select the internal clock.
    CLKSEL[2:0]                                               Description
          0x0           Use PLL output clock.(256fs)
                        Use PLL output clock.(512fs)
          0x2
                        PLL output clock is divided by 2 in the LSI.
                        Use PLL output clock.(1024fs)
          0x3
                        PLL output clock is divided by 4 in the LSI.
                        256fs external clock from MCLKI pin input.
          0x4
                        MCLKI pin input is directly used in the LSI.
                        512fs external clock from MCLKI pin input.
          0x6
                        MCLK pin input is divided by 2 in the LSI.
                        1024fs external clock from MCLKI pin input.
          0x7
                        MCLK pin input is divided by 4 in the LSI.
  PLLISEL[1:0]
     This bit is to select the input clock to Audio PLL. If not use PLL, it is to set 0x0.
    PLLISEL[1:0]                                              Description
          0x0           Use LRCLK input pin
          0x1           Use MCLKI input pin
          0x2           Use BCLK input pin
Software Reset Register
 MAPCON          INDEX           b07        b06          b05       b04         b03      b02      b01         b00
               R       W       (Initial)
   0x0       0x10     0x11         -         -            -          -            -       -        -      SOFTRST(*)
                                   -         -            -          -            -       -        -          0
     This register is for software reset. CPU interface and this register are reset by writing SOFTRST bit to “1”. And then, write “0”
     for releasing reset.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                        TSZ02201-0V1V0E502570-1-2
                                                                    41/92
TSZ22111・15・001                                                                                                  Jul.1.2014 Rev.001


BU26156RFS                                                                                                            Datasheet
Record/Playback Running Control Register
 MAPCON         INDEX           b07        b06     b05        b04         b03        b02         b01     b00
              R      W        (Initial)
   0x0      0x12    0x13          -         -       -          -           -                  RECPLAY
                                  -         -       -          -           -          0           0       0
    This register controls SAI input/output for ADC and DAC.
  RECPLAY[2:0]
    This bit controls SAI input/output for ADC and DAC. ADC and DAC can be executed at same time. ADC output data can be
    directly outputed to DAC path. And about the transition of SAI input/output for ADC and DAC, please refer to Chapter “State
    Transition about Sound Control”. It is prohibited the other direct transition. So it is recommended that transition may be
    changed via Sound Stop (RECPLAY=0x0).
   RECPLAY[2:0]                                                Description
        0x0           SAI input/output for ADC and DAC stop state
                      ADC enable, SAI output state
        0x1           Analog input (Microphone/Line) is converted from analog to digital, and transferred through
                      SAI.
                      DAC enable, SAI input state.
        0x2           SAI received data is converted from digital to analog and output from analog output path
                      (Speaker/Headphone Output).
                      ADC enable, SAI output state and DAC enable, SAI input state.
                      Analog input (Microphone/Line) is converted from analog to digital, and transferred through
        0x3
                      SAI and SAI received data is converted from digital to analog and output from analog
                      output path (Speaker/Headphone Output).
                      ADC enable, SAI output state and DAC enable state.
                      Analog input (Microphone/Line) input is converted from analog to digital, and transferred
        0x7
                      through SAI and this data is converted from digital to analog and output from analog output
                      path (Speaker/Headphone Output).
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                        TSZ02201-0V1V0E502570-1-2
                                                               42/92
TSZ22111・15・001                                                                                             Jul.1.2014 Rev.001


BU26156RFS                                                                                                              Datasheet
Mic Input Charging Time Register
 MAPCON          INDEX          b07           b06     b05       b04        b03        b02       b01         b00
               R       W      (Initial)
   0x0       0x14    0x15         -            -                               MCTIME
                                  -            -       0         0          0           0        0           0
     This register is to select the wait time for microphone input load charge. The LSI work recording signal are mute when from
     RECPLAY is changed from 0x0 until MCTIME. This time contains required time of initializing internal circuit that is 40/fs. It
     must be waited the setting time to start recording or playback.
     In addition the wait time at starting playback is always 40/fs regardless of the setting value of this register.
  MCTIME[5:0]
     These bits are to set the wait time for Mic input charging time at starting recording. The wait time is available 40/fs and 128/fs
     to 8064/fs every 128fs. According to following table, this time is proportional to sampling frequency (fs).
   MCTIME[5:0]                          fs equivalent                   Time(fs=48kHz)
         0x00                                40/fs                            0.8ms
         0x01                               128/fs                            2.7ms
         0x02                               256/fs                            5.3ms
         0x03                               384/fs                            8.0ms
    0x04 - 0x3D                       (128/fs / step)                            :
         0x3E                              7936/fs                          165.3ms
         0x3F                              8064/fs                          168.0ms
     Note) the wait time for microphone input load charge
     The wait time can be optionally to set with Mic Input Charging Time register. It is a recommended value of MIN1 couppling
     capacitor at the charge time.
  Charge time
     Capacity of                 Charge time (minimum)             MCTIME setting time (fs=48kHz)
      Capacitor
         0.1µF                               16ms                                  0x09
        0.22µF                               36ms                                  0x14
     * Charge time is proportional to Capacity of Capacitor.
Register MAP Control Register
 MAPCON          INDEX          b07           b06     b05       b04        b03        b02       b01         b00
               R       W      (Initial)
   ALL       0x1c    0x1d         -            -       -         -          -           -         -     MAPCON(*)
                                  -            -       -         -          -           -         -          0
  MAPCON
     The register is to set register map. Please refer register map about the map of the changing object.
   MAPCON                                                 Description
         0          Register MAP0 access enable
         1          Register MAP1 access enable
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                       TSZ02201-0V1V0E502570-1-2
                                                                 43/92
TSZ22111・15・001                                                                                                Jul.1.2014 Rev.001


BU26156RFS                                                                                                       Datasheet
Analog Reference Power Management Register
 MAPCON         INDEX           b07        b06      b05       b04        b03       b02       b01     b00
              R       W       (Initial)
   0x0       0x20   0x21     LOREN       LOLEN    LOSEL        -          -      MICBEN       VMIDCON(*)
                                 0          0        0         -          -         0         0        0
    This register controls power up and down of the Headphone Output amplifier and the analog reference voltage generation
    circuit.
  VMIDCON[1:0]
    These bits control power up and down of the VMID generation circuit. Power up time can be reduced by using high speed
    power up mode. VMID generation circuit should be changed to normal mode after power up is completed. About the timing of
    setting, please refer to the section of ”Analog Reference Voltage (VMID) generation circuit”.
  VMIDCON[1:0                                           Description
        0x0          VMID generation circuit power down
        0x1          VMID generation circuit power up high speed power up mode
        0x2          VMID generation circuit power up normal mode
  MICBEN
    This bit controls power up and down of the MICBIAS generation circuit.
    MICBEN                                              Description
         0          MICBIAS generation circuit power down
         1          MICBIAS generation circuit power up
  LOSEL
    This bit specify input path to Headphone Output amplifier. It is available DAC output or SPVOL output.
     LOSEL                                              Description
         0          DAC output is directly outputted from HPOUT.
         1          DAC output is outputted from HPOUT through SPVOL block.
  LOLEN
    This bit controls HPOUT left output enable or disable.
     LOLEN                                              Description
         0          HPOUT left output disabled
         1          HPOUT left output enabled
  LOREN
    This bit controls HPOUT right output enable or disable.
     LOREN                                              Description
         0          HPOUT right output disabled
         1          HPOUT right output enabled
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                    TSZ02201-0V1V0E502570-1-2
                                                               44/92
TSZ22111・15・001                                                                                          Jul.1.2014 Rev.001


BU26156RFS                                                                                                        Datasheet
Analog Input Power Management Register
 MAPCON         INDEX           b07        b06        b05       b04       b03     b02      b01       b00
              R        W      (Initial)
   0x0      0x22      0x23        -         -          -         -     PGAEN(*) ADCREN   ADCLEN      LIEN
                                  -         -          -         -         0        0       0          0
    This register controls power up and down of the input part of the analog circuit.
  LIEN
    This bit controls power up and down of the Line input amplifier.
     LIEN                                     Description
       0         Line input amplifier power down
       1         Line input amplifier power up
    This LSI charge the couppling capacitor of LIN pins, when LIEN bit is changed from 0 to 1. This period’s time is counted by
    master clock which is between about 97ms and about 142ms. In this period, the output path of LINVOL amplifier is open, so
    input signal is muted for next part amplifier. It does n’t depend on LIN1EN,LIN2EN,LIN3EN,LINMXEN and MICMXEN
    registers.
    *Pleas set this register to “1” at MIC recording.
  ADCLEN
    This bit controls power up and down of the ADC left.
   ADCLEN                                     Description
       0         ADC left power down
       1         ADC left power up
  ADCREN
    This bit controls power up and down of the ADC right.
   ADCREN                                     Description
       0         ADC right power down
       1         ADC right power up
  PGAEN
    This bit controls power up and down of the MIC input amplifier.
   PGAEN                                      Description
       0         Mic input amplifier power down
       1         Mic input amplifier power up
DAC Power Management Register
 MAPCON         INDEX           b07        b06        b05       b04       b03     b02      b01       b00
              R        W      (Initial)
   0x0      0x24      0x25        -         -          -         -         -    DACREN   DACLEN        -
                                  -         -          -         -         -        0       0          -
    This register controls power up and down of the DAC
  DACLEN
    This bit controls power ON and OFF of the DAC left
   DACLEN                                      Description
       0         DAC left power down
       1         DAC left power up
  DACREN
    This bit controls power ON and OFF of the DAC right
   DACREN                                      Description
       0         DAC right power down
       1         DAC right power up
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                  TSZ02201-0V1V0E502570-1-2
                                                                 45/92
TSZ22111・15・001                                                                                          Jul.1.2014 Rev.001


BU26156RFS                                                                                                    Datasheet
Speaker Amplifier Power Management Register
 MAPCON         INDEX           b07        b06       b05   b04        b03      b02        b01      b00
              R      W        (Initial)
   0x0      0x26    0x27          -         -         -     -          -      SPDEN    SPABEN    SPMVEN
                                  -         -         -     -          -        0           0       0
    This register controls power up and down of the speaker amplifier and volume amplifier.
  SPMVEN
    This bit controls power up and down of the MIXVOL (MIXER and SPVOL volume) block.
     SPMVEN                                    Description
         0          MIXVOL block power down
         1          MIXVOL block power up
  SPABEN
    This bit controls power up and down of the Class-AB speaker amplifier.
     SPABEN                                    Description
         0          Class-AB speaker amplifier power down
         1          Class-AB speaker amplifier power up
  SPDEN
    This bit controls power up and down of the Class-D speaker amplifier.
      SPDEN                                    Description
         0          Class-D speaker amplifier power down
         1          Class-D speaker amplifier power down
    *If SPABEN and SPDEN are set to 1 at once, SPABEN is effective.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                  TSZ02201-0V1V0E502570-1-2
                                                            46/92
TSZ22111・15・001                                                                                       Jul.1.2014 Rev.001


BU26156RFS                                                                                                          Datasheet
AM avoidance Control / SPAMP input Control Register
 MAPCON         INDEX            b07       b06       b05        b04       b03       b02       b01      b00
              R        W       (Initial)
   0x0      0x2a     0x2b      TEST2        -     BP2SPEN MV2SPEN       TEST1      TEST0           AMA
                                  0         -         0          1         1          1        1         1
    This register controls input path of speaker amplifier, select operation frequency of Class-D speaker amplifier, and for
    shipment test.
  AMA
    This bits control operation frequency of Class-D speaker amplifier by AM avoidance function.
     AMA[1:0]                                              Description
        0x0            700kHz
        0x1            600kHz
        0x2            500kHz
        0x3            400kHz
  TEST0
    This bit is for shipment test. Don’t change from initial value.
       TEST0                                               Description
         1             Test register. Use by 1
  TEST1
    This bit is for shipment test. Don’t change from initial value.
       TEST1                                               Description
         1             Test register. Use by 1
  MV2SPEN
    This bit controls the input signal of speaker amplifier from mixer volume.
     MV2SPEN                                               Description
         0             Don’t input the signal from mixer volume to speaker amplifier.
         1             Input the signal from mixer volume to speaker amplifier.
  BP2SPEN
    This bit controls the input signal of speaker amplifier from mixer volume.
     BP2SPEN                                               Description
         0             Don’t input the signal from BEEPIN amplifier to speaker amplifier.
         1             Input the signal from BEEPIN amplifier to speaker amplifier.
  TEST2
    This bit is for shipment test. Don’t change from initial value.
       TEST2                                               Description
         0             Test register. Use by 0.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                     TSZ02201-0V1V0E502570-1-2
                                                                47/92
TSZ22111・15・001                                                                                            Jul.1.2014 Rev.001


BU26156RFS                                                                                                         Datasheet
Zero Cross Comparator Power Management Register
 MAPCON         INDEX           b07        b06        b05       b04       b03      b02      b01       b00
              R       W       (Initial)
   0x0      0x2e     0x2f         -         -          -         -          -       -      ZCEN         -
                                  -         -          -         -          -       -        0          -
    This register is to set ON and OFF of zerocross function about refreshing PLAYVOL setting by PALC controller.
  ZCEN
    The zero cross is applied to refreshing PLAYVOL settings when zero cross detection operation is effective.
   ZCEN                                                    Description
      0        Zerocross detection operation is invalid.
               The gain setting of PLAYVOL is immediately reflected when the settings are changed.
      1        Zerocross detection operation is effective.
               The gain setting of PLAYVOL is reflected after zerocross detection.
BEEPIN Amp Control / MICBIAS Voltage Control Register
 MAPCON         INDEX           b07        b06        b05       b04       b03      b02      b01        b00
              R        W      (Initial)
   0x0      0x30     0x31         -         -           -           BPINCON       TEST3      MICBCON18S
                                  -         -           -         0         0       1         0          0
    This register controls voltage value of microphone bias, and controls BEEPIN amplifier and for shipment test.
    MICBCON18S[1:0]
    These bits are to set the MICBIAS. Set the MICBIAS voltage less than HVDD x 0.85.
   MICBCON18S                              Output Voltage (the case of REGOUT =1.8V)
        0x0            1.50V
        0x1            2.00V
        0x2            2.50V
        0x3            3.00V
    TEST3
    This bit is for shipment test. Don’t change from initial value.
       TEST3                                                Description
          1            Test register. Use by 1
    BPINCON[1:0]
    These bits
     BPINCON                               Output Voltage (the case of REGOUT =1.8V)
        0x0            BEEPIN amplifier power down
        0x1            Prohibited
        0x2            BEEPIN amplifier power up at normal mode
        0x3            BEEPIN amplifier power up at high speed power up mode
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                   TSZ02201-0V1V0E502570-1-2
                                                                 48/92
TSZ22111・15・001                                                                                            Jul.1.2014 Rev.001


BU26156RFS                                                                                                      Datasheet
Line-In Control Register
 MAPCON         INDEX           b07        b06        b05       b04       b03        b02     b01     b00
              R       W       (Initial)
    0x0     0x32     0x33         -         -      MXGAIN   LINMXEN MICMXEN        LIN3EN  LIN2EN  LIN1EN
                                  -         -          0         1         0          0       0       1
     This register controls the operation of Line input amplifier path and Mixer (LineMix)
   LIN1EN
     LIN1EN                                 Description
        0        Line input amplifier LIN1 path is OFF
        1        Line input amplifier LIN1 path is ON
   LIN2EN
     LIN2EN                                 Description
        0        Line input amplifier LIN2 path is OFF
        1        Line input amplifier LIN2 path is ON
   LIN3EN
     LIN3EN                                 Description
        0        Line input amplifier LIN3 path is OFF
        1        Line input amplifier LIN3 path is ON
   MICMXEN
    MICMXEN                                   Description
         0         Mixing of MIC path in LineMix is OFF
         1         Mixing of MIC path in LineMix is ON
   LINMXEN
   LINMXEN                                  Description
        0        Mixing of LIN path in LineMix is OFF
        1        Mixing of LIN path in LineMix is ON
   MXGAIN
    MXGAIN                                  Description
        0        Mixing Gain in LineMix is 0dB
        1        Mixing g Gain in LineMix is -6dB
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                    TSZ02201-0V1V0E502570-1-2
                                                                 49/92
TSZ22111・15・001                                                                                         Jul.1.2014 Rev.001


BU26156RFS                                                                                                 Datasheet
Speaker Amplifier Volume Control Register
 MAPCON        INDEX             b07         b06  b05       b04       b03       b02      b01    b00
             R        W        (Initial)
   0x0     0x3a     0x3b           -          -                           SPVOL
                                   -          -     1        1         0         0        1      1
    This register is to set the Mixvol volume Gain.
  SPVOL[5:0]
    SPVOL[5:0]        Gain[dB)           MEMO         Value        Gain[dB]      MEMO
                                         ↓0.5dB
        0x3F               6.0                        0x1F          -14.0
                                          step
        0x3E               5.5                        0x1E          -15.0
        0x3D               5.0                        0x1D          -16.0
        0x3C               4.5                        0x1C          -17.0
        0x3B               4.0                        0x1B          -18.0
        0x3A               3.5                        0x1A          -19.0
        0x39               3.0                        0x19          -20.0
        0x38               2.5                        0x18          -21.0
        0x37               2.0                        0x17          -22.0
        0x36               1.5                        0x16          -23.0
        0x35               1.0                        0x15          -24.0
        0x34               0.5                        0x14          -25.0
        0x33               0.0                        0x13          -26.0
        0x32              -0.5                        0x12          -27.0
        0x31              -1.0                        0x11          -28.0
        0x30              -1.5                        0x10          -29.0
        0x2F              -2.0                        0x0F          -30.0
        0x2E              -2.5                        0x0E          -31.0
        0x2D              -3.0                        0x0D          -32.0      ↓2dB step
        0x2C              -3.5                        0x0C          -34.0
        0x2B              -4.0                        0x0B          -36.0
        0x2A              -4.5                        0x0A          -38.0
        0x29              -5.0                        0x09          -40.0
        0x28              -5.5                        0x08          -42.0
        0x27              -6.0                        0x07          -44.0
        0x26              -7.0          ↓1dB step     0x06          -46.0
        0x25              -8.0                        0x05          -48.0
        0x24              -9.0                        0x04          -50.0
        0x23             -10.0                        0x03          -52.0
        0x22             -11.0                        0x02          -54.0
        0x21             -12.0                        0x01          -56.0
        0x20             -13.0                        0x00          MUTE
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                TSZ02201-0V1V0E502570-1-2
                                                             50/92
TSZ22111・15・001                                                                                    Jul.1.2014 Rev.001


BU26156RFS                                                                                                       Datasheet
Playback Digital Attenuator Control Register
 MAPCON          INDEX          b07        b06        b05      b04       b03       b02     b01        b00
               R      W       (Initial)
   0x0       0x3e    0x3f                                          PDATT
                                 1          1          1        1         1         1       1          1
    This register is to set the digital VolumeGain on DAC path.
    It is available MUTE and -71.5dB to 0.5dB every 0.5dB.
  PDATT[7:0]
    These bits are to set PLAYDATT : digital VolumeGain.
 PDATT[7:0]        Gain[dB]        Value      Gain[dB]     Value       Gain[dB]      Value    Gain[dB]
   0x00 to        Prohibited
                                    0x93        -54.0       0xB8         -35.5       0xDD       -17.0
    0x6E
    0x6F            MUTE            0x94        -53.5       0xB9         -35.0       0xDE       -16.5
     0x70           -71.5           0x95        -53.0      0xBA          -34.5        0xDF      -16.0
     0x71           -71.0           0x96        -52.5      0xBB          -34.0        0xE0      -15.5
     0x72           -70.5           0x97        -52.0      0xBC          -33.5        0xE1      -15.0
     0x73           -70.0           0x98        -51.5      0xBD          -33.0        0xE2      -14.5
     0x74           -69.5           0x99        -51.0      0xBE          -32.5        0xE3      -14.0
     0x75           -69.0           0x9A        -50.5      0xBF          -32.0        0xE4      -13.5
     0x76           -68.5           0x9B        -50.0      0xC0          -31.5        0xE5      -13.0
     0x77           -68.0           0x9C        -49.5      0xC1          -31.0        0xE6      -12.5
     0x78           -67.5           0x9D        -49.0      0xC2          -30.5        0xE7      -12.0
     0x79           -67.0           0x9E        -48.5      0xC3          -30.0        0xE8      -11.5
    0x7A            -66.5           0x9F        -48.0      0xC4          -29.5        0xE9      -11.0
    0x7B            -66.0           0xA0        -47.5      0xC5          -29.0        0xEA      -10.5
    0x7C            -65.5           0xA1        -47.0      0xC6          -28.5        0xEB      -10.0
    0x7D            -65.0           0xA2        -46.5      0xC7          -28.0       0xEC        -9.5
    0x7E            -64.5           0xA3        -46.0      0xC8          -27.5       0xED        -9.0
    0x7F            -64.0           0xA4        -45.5      0xC9          -27.0        0xEE       -8.5
     0x80           -63.5           0xA5        -45.0      0xCA          -26.5        0xEF       -8.0
     0x81           -63.0           0xA6        -44.5      0xCB          -26.0        0xF0       -7.5
     0x82           -62.5           0xA7        -44.0      0xCC          -25.5        0xF1       -7.0
     0x83           -62.0           0xA8        -43.5      0xCD          -25.0        0xF2       -6.5
     0x84           -61.5           0xA9        -43.0      0xCE          -24.5        0xF3       -6.0
     0x85           -61.0           0xAA        -42.5      0xCF          -24.0        0xF4       -5.5
     0x86           -60.5           0xAB        -42.0      0xD0          -23.5        0xF5       -5.0
     0x87           -60.0          0xAC         -41.5      0xD1          -23.0        0xF6       -4.5
     0x88           -59.5          0xAD         -41.0      0xD2          -22.5        0xF7       -4.0
     0x89           -59.0           0xAE        -40.5      0xD3          -22.0        0xF8       -3.5
    0x8A            -58.5           0xAF        -40.0      0xD4          -21.5        0xF9       -3.0
    0x8B            -58.0           0xB0        -39.5      0xD5          -21.0        0xFA       -2.5
    0x8C            -57.5           0xB1        -39.0      0xD6          -20.5        0xFB       -2.0
    0x8D            -57.0           0xB2        -38.5      0xD7          -20.0        0xFC       -1.5
    0x8E            -56.5           0xB3        -38.0      0xD8          -19.5        0xFD       -1.0
    0x8F            -56.0           0xB4        -37.5      0xD9          -19.0        0xFE       -0.5
                                                                                                  0.0
     0x90           -55.5           0xB5        -37.0      0xDA          -18.5        0xFF
                                                                                              Prohibited
     0x91           -55.0           0xB6        -36.5      0xDB          -18.0
     0x92           -54.5           0xB7        -36.0      0xDC          -17.5
*Set 0xFF is prohibited. It has possibilities that DAC output waveform has distorted.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                  TSZ02201-0V1V0E502570-1-2
                                                                51/92
TSZ22111・15・001                                                                                          Jul.1.2014 Rev.001


BU26156RFS                                                                                                          Datasheet
Amplifier Volume Control Function Enable Register
 MAPCON         INDEX            b07       b06       b05        b04       b03        b02       b01       b00
              R        W       (Initial)
   0x0      0x48     0x49          -        -         -          -         -           -     AVMUTE    AVFADE
                                   -        -         -          -         -           -         0        0
    This register is to set the Mixvol volume fade function and mute function.
  AVFADE
    This bit is to set the ON and OFF of the Mixvol volume fade function.
   AVFADE                                                Description
                 Fade function OFF
       0         The register setting value of SPVOL is used actual volume value as it is. Therefore the
                 value is effective immediate.
                 Fade function ON
       1         The volume is changing to the register setting value of SPVOL with 1 step per
                 AVFCON register step time.
  AVMUTE
    This bit is to set the volume to the mute state. The fade function by AVFADE is effective against the volume change by this bit.
    And MixVol Volume value by SPVOL is held and return to setting Volume on release AVMUTE
    Value                                                Description
                 MixVol volume is set to MUTE OFF.
       0
                 Register value of SPVOL is effective for MixVol volume.
                 MixVol volume is set to MUTE.
       1         Register value of SPVOL cannot be changed by this bit, the volume is resumed by
                 releasing this bit (AVMUTE=0) to the original setting value of SPVOL.
    * Related Register
    SPVOL: MixVolVolume Control Register (0x3a/0x3b)
    AVFCON: MixVol Volume Fader Control Register (0x4a/0x4b)
Amplifier Volume Fader Control Register
 MAPCON         INDEX            b07       b06       b05        b04       b03        b02       b01       b00
              R        W       (Initial)
   0x0      0x4a     0x4b          -        -         -          -         -                 AVFCON
                                   -        -         -          -         -          0          0        0
    This register controls the MixVol volume fade function.
  AVFCON[2:0]
    These bits are to set the volume change step time of the MixVol volume fade function. The volume changes step by step with
    this setting period. Step time is in proportion to sampling frequency (fs) as following table.
   AVFCON[2:0]           fs equivalent                   Time(fs=48kHz)
         0x0                    1/fs                         20.8µs
         0x1                    4/fs                         83.3µs
         0x2                   16/fs                         333µs
         0x3                   64/fs                        1.33ms
         0x4                  256/fs                        5.33ms
         0x5                 1024/fs                        21.3ms
         0x6                 4096/fs                        85.3ms
         0x7                16384/fs                        341.ms
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                      TSZ02201-0V1V0E502570-1-2
                                                                 52/92
TSZ22111・15・001                                                                                             Jul.1.2014 Rev.001


BU26156RFS                                                                                                                     Datasheet
SAI Transmitter Control Register
 MAPCON          INDEX            b07        b06          b05        b04       b03        b02        b01        b00
               R       W        (Initial)
   0x0       0x4c     0x4d            PCMFO24            FMTO       MSBO     ISSCKO     AFOO        DLYO      WSLO
                                   1           1           0          0         0           0         0          0
     This register controls the SAI transmit format setting. This register setting must not be changed during SAI operation. Set this
     register as same as SAI Receiver Control Register.
  WSLO
     This bit specifies the LRCLK polarity at this LSI’s transmission. This bit must be set at “1” when the Flame synchronous
     transfer mode (FMTO is “1”).
  WSLO                                              Description
             Left channel transmission at LRCLK is “L” level; right channel transmission at
     0
             LRCLK is “H” level.
             Left channel transmission at LRCLK is “H” level; right channel transmission at
     1
             LRCLK is “L” level.
  DLYO
     This bit specifies the existence for serial output data one clock delay of master device.
   DLYO                                              Description
      0       Serial data delay exists
      1       No serial data delay
  AFOO
     This bit specifies left-justify or right-justify. In case of the slave mode, this bit is ignored and fixed at left-justify. This bit must
     be set at “0” when the Flame synchronous transfer mode (FMTO is “1”).
      AFOO                                              Description
         0          Left-justify
         1          Right-justify
  ISSCKO
     This bit specifies 32fs or 64fs.
    ISSCKO                                              Description
         0          32fs
         1          64fs
  MSBO
     This bit specifies MSB-first or LSB-first of the SAI transmission data.
      MSBO                                              Description
         0          MSB-first
         1          LSB-first
  FMTO
     This bit specifies transmission mode.
      FMTO                                              Description
         0          SAI_LRCLK transfer mode
         1          Flame synchronous transfer mode
  PCMFO24
     This bit specifies PCM format of SAI transmission data.
  PCMFO24                                              Description
       0x2         16bit PCM
       0x3         24bit PCM
     Other         Prohibited
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                            TSZ02201-0V1V0E502570-1-2
                                                                      53/92
TSZ22111・15・001                                                                                                     Jul.1.2014 Rev.001


BU26156RFS                                                                                                             Datasheet
SAI Receiver Control Register
 MAPCON          INDEX            b07        b06      b05        b04         b03        b02      b01        b00
               R        W       (Initial)
   0x0        0x4e    0x4f            PCMFI24        FMTI       MSBI       ISSCKI      AFOI      DLYI      WSLI
                                   1          1        0          0           0          0        0          0
     This register controls the setting for the SAI receive format. Do not change this register during operation of the SAI. Set this
     register as same as SAI Transmitter Control Register.
  WSLI
     This bit is to select LRCLK polarity of this LSI. This bit must be set at “1” when the Flame synchronous transfer mode (FMTI
     is “1”).
     WSLI                                          Description
                   LEFT channel is received when LRCLK is “L” level, right channel is
        0
                   received at LRCLK is “H” level.
                   LEFT channel is received when LRCLK is “H” level, right channel is
        1
                   received at LRCLK is “L” level.
  DLYI
     This bit specifies the existence for serial input data one clock delay of master device.
      DLYI                                         Description
        0          Serial data delay exists
        1          No serial data delay
  AFOI
     This bit specifies the receiving data of Left-justify or Right-justify. This bit must be set at “0” when the Flame synchronous
     transfer mode (FMTI is “1”).
      AFOI                                         Description
        0          Left-justify
        1          Right-justify
  ISSCKI
     This bit specifies the sampling frequency of SAI_BCLK pin.
    ISSCKI                                         Description
        0          32fs
        1          64fs
  MSBI
     This bit specifies the SAI receiving data of MSB-first or LSB-first.
     Value                                         Description
        0          MSB-first
        1          LSB-first
  FMTI
     This bit specifies the receiving mode
      FMTI                                         Description
        0          LRCLK transfer mode
        1          Flame synchronous transfer mode
  PCMFI24
   This bit specifies the PCM format of SAI receiving.
     Value                                         Description
       0x2         16bit PCM
       0x3         24bit PCM
      other        Prohibited
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                        TSZ02201-0V1V0E502570-1-2
                                                                  54/92
TSZ22111・15・001                                                                                                Jul.1.2014 Rev.001


BU26156RFS                                                                                                        Datasheet
SAI Mode select Register
 MAPCON         INDEX           b07        b06        b05       b04     b03     b02        b01        b00
              R       W       (Initial)
   0x0      0x50     0x51         -         -          -      BSWP       -       -           -       MST(*)
                                  -         -          -          0      -       -           -         0
    This register is to set master mode or slave mode of the SAI. Do not change this register during SAI operation.
  MST
    This bit use by 0.
    MST                                          Description
     0         Slave mode
  BSWP
    This bit is selected of the SAI output data format.
  BSWP                                          Description
              SAI output data format
     0        (16bit Audio Data:15bit-8bit,7bit-0bit)
              (24bit Audio Data:23bit-16bit,15bit-8bit,7bit-0bit)
              SAI output data format
     1        (16bit Audio Data:7bit-0bit,15bit-8bit)
              (24bit Audio Data:7bit-0bit,15bit-8bit 23bit-16bit)
Speaker Amplifier output Control1 Register
 MAPCON         INDEX           b07        b06        b05       b04     b03     b02        b01        b00
              R       W       (Initial)
   0x0      0x52     0x53         -         -          -          -      -       -             SPMIXG
                                  -         -          -          -      -       -           0         0
    This register sets the gain of the speaker amplifier.
  SPMIXG[1:0]
     This bits sets the gain of the speaker amplifier.
 SPMIXG                                     Description
     0        0dB
     1        6dB
     2        12dB
     3        18dB
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                  TSZ02201-0V1V0E502570-1-2
                                                                  55/92
TSZ22111・15・001                                                                                          Jul.1.2014 Rev.001


BU26156RFS                                                                                                    Datasheet
Speaker Amplifier / Lineout Amplifier output Control2 Register
 MAPCON         INDEX           b07        b06        b05        b04      b03        b02   b01     b00
              R       W       (Initial)
    0x0     0x54     0x55         -         -           -          -     LINOE      MICOE DACOE  LOMIXG
                                  -         -           -          -        0         0     0       0
     This register sets the input signal path to a MixVol part mixer
   LOMXG
     This sets a mixing gain of the DAC output and the MIC output.
     The Line-input is 0dB fix.
  LOMXG                                     Description
              The amplitude of a DAC output and the MIC output is added to
      0
              MIXVOL in 0dB.
              The amplitude of a DAC output and the MIC output is added to
      1
              MIXVOL in -6dB.
   DACOE
  DACOE                                     Description
      0       The connection of DAC and MIXVOL is disable
      1       The connection of DAC and MIXVOL is enable
   MICOE
  MICOE                                     Description
      0       The connection of MIC-input and MIXVOL is disable
      1       The connection of MIC-input and MIXVOL is enable
   LINOE
   LINOE                                    Description
      0       The connection of Line-input and MIXVOL is disable
      1       The connection of Line-input and MIXVOL is enable
DAC Clock Setting Register
 MAPCON         INDEX           b07        b06        b05        b04      b03        b02   b01     b00
              R       W       (Initial)
    0x0     0x58     0x59         -         -              OSRSEL           -         -     -       -
                                  -         -          0           0        -         -     -       -
     This register performs clock setting to use in DAC
   OSRSEL[1:0]
                                                          Sampling Frequency
                 PLL use         CLKSEL       8kHz            16kHz        32kHz
                or nonuse                      11.025kHz 22.05kHz          44.1kHz
                                               12kHz          24kHz        48kHz
                 PLL use         0x0           Prohibited     Prohibited   0x00
                                 0x2           Prohibited     0x10         Prohibited
                                 0x3           0xe0           Prohibited   Prohibited
               PLL not use       0x4           Prohibited     0x10         0x00
              (MCLKI input)      0x6           0xa0           0x10         0x00
                                 0x7           0xe0           0x10         0x00
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                  TSZ02201-0V1V0E502570-1-2
                                                                  56/92
TSZ22111・15・001                                                                                       Jul.1.2014 Rev.001


BU26156RFS                                                                                                      Datasheet
Mic Interface Control Register
 MAPCON         INDEX           b07         b06        b05   b04        b03        b02     b01      b00
              R       W       (Initial)
    0x0     0x5a     0x5b         -          -          -     -           -         -   MINDIF(*)     -
                                  -          -          -     -           -         -       1         -
     This register controls microphone input interface.
  MINDIF
  MINDIF                                     Description
      0       Use analog microphone as single-ended input.
      1       Use analog microphone as differential input.
Sound Effect Mode Register
 MAPCON         INDEX           b07         b06        b05   b04        b03        b02     b01      b00
              R       W       (Initial)
    0x0     0x5c     0x5d    SEMODE          -          -     -           -             SEMODE
                                 0           -          -     -           -         0       0        0
  This register sets the filter block
  SEMODE[7]
     BU26156 can use the filter block in ADC path or DAC path.Filter Block can set on only ADC path or DAC path.
     Please refer “Single flow section on Function Description about Filter Block.
   SEMODE[7]                                    Description
         0          use Filter Block in Recording
         1          use Filter Block in Playback
  SEMODE[2:0]
     This chooses the number of the Filter bands
 SEMODE[2:0]                                    Description
        0x0         Notch5 band         / EQ0 band
        0x1         Notch4 band         / EQ1 band
        0x2         Notch3 band         / EQ2 band
        0x3         Notch2 band         / EQ3 band
        0x4         Notch1 band         / EQ4 band
        0x5         Notch0 band         / EQ5 band
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                  TSZ02201-0V1V0E502570-1-2
                                                              57/92
TSZ22111・15・001                                                                                         Jul.1.2014 Rev.001


BU26156RFS                                                                                                          Datasheet
Record Path     select Register
 MAPCON         INDEX           b07        b06       b05        b04        b03      b02       b01        b00
              R        W      (Initial)
    0x0     0x5e      0x5f        -         -          -          -         -    MONOREC     I2SR       I2SL
                                  -         -          -          -         -        0         0          0
This register is to control recording path.
In case of changing this register setting, you must stop this LSI by RECPLAY bit in Record/Playback Running Control     Register.
A setup of I2SL=1 and I2SR=1 is prohibition.
   I2SL
           This bit is to select the path to Left channel of SAI transmit data.
     I2SL                                                      Description
       0        SAI left channel data is from left channel analog microphone input.
       1        SAI left channel data is from right channel analog microphone input.
   I2SR
           This bit is to select the path to Right channel of SAI transmit data.
     I2SR                                                      Description
       0        SAI right channel data is from right channel analog microphone input.
       1        SAI right channel data is from left channel analog microphone input.
                                                                      I2SL
                                                   ADC
                  From left channel                                    1
                                                   Lch
                  microphone input
                                                                                        To SAI left channel
                                                                       0
                                                                       0
                                                                                        To SAI right channel
                 From right channel                ADC
                                                                       1
                   microphone input                Rch
                                                                      I2SR
                                                               Figure 37
   MONOREC
           This bit chooses whether ADC output data connects in stereo, or it changes and connects in monaural.
  MONOREC                                                        Description
                  ADC output data connects in stereo
        0
                  Lch Output is Lch-ADC data
                  Rch Output is Rch-ADC data
                  ADC output data changes and connects in monaural.
        1
                  Lch Output is ( Lch-ADC data + Rch-ADC data ) / 2
                  Rch Output is ( Lch-ADC data + Rch-ADC data ) / 2
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                     TSZ02201-0V1V0E502570-1-2
                                                                 58/92
TSZ22111・15・001                                                                                             Jul.1.2014 Rev.001


BU26156RFS                                                                                                 Datasheet
Record Digital Attenuator Control Register
 MAPCON        INDEX            b07        b06       b05       b04       b03   b02    b01       b00
             R        W       (Initial)
   0x0     0x60      0x61                                          RDVOL
                                 1          1          1         1        1     1      1         1
    This register is to set the digital volume of the recording path.
    Their values are 0.5dB step from -71.5dB to 0.0dB, and mute.
  RDVOL[7:0]
   RDVOL        Gain(dB)         RDVOL        Gain(dB)     RDVOL      Gain(dB) RDVOL     Gain(dB)
   0x00 to        Write
                                   0x93        -54.0        0xB8        -35.5   0xDD      -17.0
    0x6E         prohibit
    0x6F          MUTE             0x94        -53.5        0xB9        -35.0    0xDE     -16.5
    0x70           -71.5           0x95        -53.0        0xBA        -34.5    0xDF     -16.0
    0x71           -71.0           0x96        -52.5        0xBB        -34.0    0xE0     -15.5
    0x72           -70.5           0x97        -52.0        0xBC        -33.5    0xE1     -15.0
    0x73           -70.0           0x98        -51.5        0xBD        -33.0    0xE2     -14.5
    0x74           -69.5           0x99        -51.0        0xBE        -32.5    0xE3     -14.0
    0x75           -69.0           0x9A        -50.5        0xBF        -32.0    0xE4     -13.5
    0x76           -68.5           0x9B        -50.0        0xC0        -31.5    0xE5     -13.0
    0x77           -68.0           0x9C        -49.5        0xC1        -31.0    0xE6     -12.5
    0x78           -67.5           0x9D        -49.0        0xC2        -30.5    0xE7     -12.0
    0x79           -67.0           0x9E        -48.5        0xC3        -30.0    0xE8     -11.5
    0x7A           -66.5           0x9F        -48.0        0xC4        -29.5    0xE9     -11.0
    0x7B           -66.0           0xA0        -47.5        0xC5        -29.0    0xEA     -10.5
    0x7C           -65.5           0xA1        -47.0        0xC6        -28.5    0xEB     -10.0
    0x7D           -65.0           0xA2        -46.5        0xC7        -28.0    0xEC      -9.5
    0x7E           -64.5           0xA3        -46.0        0xC8        -27.5    0xED      -9.0
    0x7F           -64.0           0xA4        -45.5        0xC9        -27.0    0xEE      -8.5
    0x80           -63.5           0xA5        -45.0        0xCA        -26.5    0xEF      -8.0
    0x81           -63.0           0xA6        -44.5        0xCB        -26.0    0xF0      -7.5
    0x82           -62.5           0xA7        -44.0        0xCC        -25.5    0xF1      -7.0
    0x83           -62.0           0xA8        -43.5        0xCD        -25.0    0xF2      -6.5
    0x84           -61.5           0xA9        -43.0        0xCE        -24.5    0xF3      -6.0
    0x85           -61.0           0xAA        -42.5        0xCF        -24.0    0xF4      -5.5
    0x86           -60.5           0xAB        -42.0        0xD0        -23.5    0xF5      -5.0
    0x87           -60.0           0xAC        -41.5        0xD1        -23.0    0xF6      -4.5
    0x88           -59.5           0xAD        -41.0        0xD2        -22.5    0xF7      -4.0
    0x89           -59.0           0xAE        -40.5        0xD3        -22.0    0xF8      -3.5
    0x8A           -58.5           0xAF        -40.0        0xD4        -21.5    0xF9      -3.0
    0x8B           -58.0           0xB0        -39.5        0xD5        -21.0    0xFA      -2.5
    0x8C           -57.5           0xB1        -39.0        0xD6        -20.5    0xFB      -2.0
    0x8D           -57.0           0xB2        -38.5        0xD7        -20.0    0xFC      -1.5
    0x8E           -56.5           0xB3        -38.0        0xD8        -19.5    0xFD      -1.0
    0x8F           -56.0           0xB4        -37.5        0xD9        -19.0    0xFE      -0.5
    0x90           -55.5           0xB5        -37.0        0xDA        -18.5    0xFF       0.0
    0x91           -55.0           0xB6        -36.5        0xDB        -18.0
    0x92           -54.5           0xB7        -36.0        0xDC        -17.5
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                             TSZ02201-0V1V0E502570-1-2
                                                                59/92
TSZ22111・15・001                                                                                    Jul.1.2014 Rev.001


BU26156RFS                                                                                                         Datasheet
Playback Effect Volume Control Register
 MAPCON         INDEX            b07        b06       b05        b04        b03    b02        b01       b00
              R        W       (Initial)
   0x0       0x62     0x63                                         Effect VOL
                                  1          1         1          1          1      1          1         1
     This register is to set the digital volume of the playback path.
     Their values are 0.5dB step from -71.5dB to 0.0dB, and mute.
  Effect Vol[7:0]
  Effect Vol      Gain(dB)       Effect Vol    Gain(dB)    Effect Vol     Gain(dB) Effect Vol    Gain(dB)
   0x00 to          Write
                                    0x93        -54.0        0xB8          -35.5     0xDD         -17.0
    0x6E          prohibit
    0x6F           MUTE             0x94        -53.5        0xB9          -35.0     0xDE         -16.5
    0x70            -71.5           0x95        -53.0        0xBA          -34.5     0xDF         -16.0
    0x71            -71.0           0x96        -52.5        0xBB          -34.0     0xE0         -15.5
    0x72            -70.5           0x97        -52.0        0xBC          -33.5     0xE1         -15.0
    0x73            -70.0           0x98        -51.5        0xBD          -33.0     0xE2         -14.5
    0x74            -69.5           0x99        -51.0        0xBE          -32.5     0xE3         -14.0
    0x75            -69.0           0x9A        -50.5        0xBF          -32.0     0xE4         -13.5
    0x76            -68.5           0x9B        -50.0        0xC0          -31.5     0xE5         -13.0
    0x77            -68.0           0x9C        -49.5        0xC1          -31.0     0xE6         -12.5
    0x78            -67.5           0x9D        -49.0        0xC2          -30.5     0xE7         -12.0
    0x79            -67.0           0x9E        -48.5        0xC3          -30.0     0xE8         -11.5
    0x7A            -66.5           0x9F        -48.0        0xC4          -29.5     0xE9         -11.0
    0x7B            -66.0           0xA0        -47.5        0xC5          -29.0     0xEA         -10.5
    0x7C            -65.5           0xA1        -47.0        0xC6          -28.5     0xEB         -10.0
    0x7D            -65.0           0xA2        -46.5        0xC7          -28.0     0xEC          -9.5
    0x7E            -64.5           0xA3        -46.0        0xC8          -27.5     0xED          -9.0
    0x7F            -64.0           0xA4        -45.5        0xC9          -27.0     0xEE          -8.5
    0x80            -63.5           0xA5        -45.0        0xCA          -26.5     0xEF          -8.0
    0x81            -63.0           0xA6        -44.5        0xCB          -26.0     0xF0          -7.5
    0x82            -62.5           0xA7        -44.0        0xCC          -25.5     0xF1          -7.0
    0x83            -62.0           0xA8        -43.5        0xCD          -25.0     0xF2          -6.5
    0x84            -61.5           0xA9        -43.0        0xCE          -24.5     0xF3          -6.0
    0x85            -61.0           0xAA        -42.5        0xCF          -24.0     0xF4          -5.5
    0x86            -60.5           0xAB        -42.0        0xD0          -23.5     0xF5          -5.0
    0x87            -60.0           0xAC        -41.5        0xD1          -23.0     0xF6          -4.5
    0x88            -59.5           0xAD        -41.0        0xD2          -22.5     0xF7          -4.0
    0x89            -59.0           0xAE        -40.5        0xD3          -22.0     0xF8          -3.5
    0x8A            -58.5           0xAF        -40.0        0xD4          -21.5     0xF9          -3.0
    0x8B            -58.0           0xB0        -39.5        0xD5          -21.0     0xFA          -2.5
    0x8C            -57.5           0xB1        -39.0        0xD6          -20.5     0xFB          -2.0
    0x8D            -57.0           0xB2        -38.5        0xD7          -20.0     0xFC          -1.5
    0x8E            -56.5           0xB3        -38.0        0xD8          -19.5     0xFD          -1.0
    0x8F            -56.0           0xB4        -37.5        0xD9          -19.0     0xFE          -0.5
    0x90            -55.5           0xB5        -37.0        0xDA          -18.5     0xFF           0.0
    0x91            -55.0           0xB6        -36.5        0xDB          -18.0
    0x92            -54.5           0xB7        -36.0        0xDC          -17.5
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                     TSZ02201-0V1V0E502570-1-2
                                                                  60/92
TSZ22111・15・001                                                                                            Jul.1.2014 Rev.001


BU26156RFS                                                                                                              Datasheet
DSP Filter Function Enable Register
 MAPCON         INDEX           b07        b06         b05       b04       b03        b02       b01         b00
              R        W      (Initial)
   0x0      0x66     0x67    HPF2OD      EQ4EN       EQ3EN     EQ2EN      EQ1EN     EQ0EN     HPF2EN      HPF1EN
                                 0          0           0         0         0          0          0          1
    This register is to set ON or OFF for DSP filtering function.
  HPF1EN
    This bit is to set ON or OFF of a first-order high pass filter for DC cut. Do not change this bit during operation of the recording
    (0x13/0x14: RECPLAY=0x1, 0x3, or 0x7). If this bit is changed, the noise may be generated.
   HPF1EN                                    Description
       0           DC cut first-order high pass filter OFF
       1           DC cut first-order high pass filter ON
  HPF2EN
    This bit is to set ON or OFF of a second-order high pass filter for noise cut. ($13h/$14h: RECPLAY=1 or 2). If this bit is
  changed, the noise may be generated.
   HPF2EN                                    Description
       0           Noise cut second-order high pass filter OFF
       1           Noise cut second-order high pass filter ON
  EQ0EN
    This bit is to set ON or OFF of equalizer band 0. In case of changing this bit during recording and playback operation
    (0x13/0x14: RECPLAY=0x1, 0x2, 0x3, or 0x7), enables digital volume fade function (0x68/0x69: DVFADE=1) and then
    change the gain to 0dB.
   EQ0EN                                    Description
       0           equalizer band 0 disable
       1           equalizer band 0 enable
  EQ1EN
    This bit is to set ON or OFF of equalizer band 1. In case of changing this bit during recording and playback operation
    (0x13/0x14: RECPLAY=0x1, 0x2, 0x3, or 0x7), enables digital volume fade function (0x68/0x69: DVFADE=1) and then
    change the gain to 0dB.
   EQ1EN                                    Description
       0           equalizer band 1 disable
       1           equalizer band 1 enable
  EQ2EN
    This bit is to set ON or OFF of equalizer band 2. In case of changing this bit during recording and playback operation
    (0x13/0x14: RECPLAY=0x1, 0x2, 0x3, or 0x7), enables digital volume fade function (0x68/0x69: DVFADE=1) and then
    change the gain to 0dB.
   EQ2EN                                    Description
       0           equalizer band 2 disable
       1           equalizer band 2 enable
  EQ3EN
    This bit is to set ON or OFF of equalizer band 3. In case of changing this bit during recording and playback operation
    (0x13/0x14: RECPLAY=0x1, 0x2, 0x3, or 0x7), enables digital volume fade function (0x68/0x69: DVFADE=1) and then
    change the gain to 0dB.
   EQ3EN                                    Description
       0           equalizer band 3 disable
       1           equalizer band 3 enable
  EQ4EN
    This bit is to set ON or OFF of equalizer band 4. In case of changing this bit during recording and playback operation
    (0x13/0x14: RECPLAY=0x1, 0x2, 0x3, or 0x7), enables digital volume fade function (0x68/0x69: DVFADE=1) and then
    change the gain to 0dB.
   EQ4EN                                    Description
       0           equalizer band 4 disable
       1           equalizer band 4 enable
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                       TSZ02201-0V1V0E502570-1-2
                                                                  61/92
TSZ22111・15・001                                                                                                Jul.1.2014 Rev.001


BU26156RFS                                                                                                              Datasheet
  HPF2OD
     This bit is to set number of high pass filter order(HPF2EN bit) for noise cut. In recording or
     playback operation(RECPLAY≠0x0 ), do not change this bit. If this bit is changed, the noise may be generated.
   HPF2OD                                      Description
        0           second-order high pass filter
        1           first-order high pass filter
Digital Volume Control Function Enable Register
 MAPCON          INDEX            b07        b06        b05       b04      b03        b02       b01         b00
               R         W      (Initial)
    0x0       0x68      0x69        -          -         -      DVMUTE   DVFADE        -          -       PALCEN
                                    -          -         -         0        0          -          -           0
  This register is to set ON or OFF for digital volume control function.
  PALCEN
     This bit is to set ON or OFF of limiter at playback.
     Set this register at stop state. (RECPLAY=0x0)
     Set PALCEN register’ value same as RPPL register (0xae/0xaf)
   setting                                            Description
       0         PALC OFF at playback
       1         PALC ON at playback
  DVFADE
        This bit is to set ON or OFF of digital volume fade function. The fade function is effective for the recording and playback
     digital volume and the equalizer gain.
   setting                                            Description
                 Fade function OFF: The register setting value of RDATT, PDATT and EQGAIN0
       0         to 3 is used actual volume value as it is. Therefore the value is effective
                 immediate.
                 Fade function ON: The volume is changing to the register setting value of
       1
                 RDATT, PDATT and EQGAIN0 to 3 with 1 step per DVFCON register step time.
  DVMUTE
     This bit is to set MUTE of the digital volume. This mute function is effective for the recording digital volume at recording and
     effective for playback digital volume at playback. The fade function by DVFADE is effective against the volume change by
     this bit.
   setting                                            Description
       0         Register value of RDVOL and PDATT is effective.
                 Digital volume is set to MUTE.
                 Register value of RDVOL and PDATT cannot be changed by this bit, the
       1
                 volume is resumed by releasing this bit(DVMUTE=0) to the original setting
                 value of RDVOL and PDVOL.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                        TSZ02201-0V1V0E502570-1-2
                                                                   62/92
TSZ22111・15・001                                                                                                 Jul.1.2014 Rev.001


BU26156RFS                                                                                                            Datasheet
Mixer & Volume Control Register
 MAPCON        INDEX            b07        b06       b05        b04       b03      b02         b01        b00
             R        W       (Initial)
   0x0     0x6a     0x6b                      DVFCON                         RMCON                 LMCON
                                 0          0         0          0         0        0            0         0
    This register is to control the SAI receive data L channel plus R channel mixer and the digital volume fade control.
  LMCON[1:0]
    These bits are to control the SAI receive data L channel plus R channel mixer
    LMCON                                       Description
       0x0          Use L Discard R
       0x1          Use R Discard L
       0x2          Use (L+R)
       0x3          Use (L+R)/2
  RMCON[1:0]
    These bits are to control the SAI receive data R channel plus L channel mixer
    RMCON                                       Description
       0x0          Use R Discard L
       0x1          Use L Discard R
       0x2          Use (L+R)
       0x3          Use (L+R)/2
  DVFCON[3:0]
    These bits are to set the volume change step time of the digital volume fade function. The volume changes step by step
  (0.5dB) with this setting period. Step time is in proportion to sampling frequency (fs) as following table.
    DVFCON                    fs equivalent                  Time(fs=48kHz)
       0x0                           1/fs                          20.8µs
       0x1                           2/fs                          41.7µs
       0x2                           4/fs                          83.3µs
       0x3                           8/fs                          167µs
       0x4                          16/fs                          333µs
       0x5                          32/fs                          667µs
       0x6                          64/fs                         1.33ms
       0x7                         128/fs                         2.67ms
       0x8                         256/fs                         5.33ms
       0x9                         512/fs                         10.7ms
       0xA                        1024/fs                         21.3ms
       0xB                        2048/fs                         42.7ms
       0xC                       4096/fs                          85.3ms
       0xD                       8192/fs                           171ms
       0xE                       16384/fs                          341ms
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                       TSZ02201-0V1V0E502570-1-2
                                                                 63/92
TSZ22111・15・001                                                                                               Jul.1.2014 Rev.001


BU26156RFS                                                                                                        Datasheet
EQ Band0 Gain Setting Register
EQ Band1 Gain Setting Register
EQ Band2 Gain Setting Register
EQ Band3 Gain Setting Register
EQ Band4 Gain Setting Register
 MAPCON        INDEX            b07          b06   b05        b04       b03       b02       b01       b00
             R      W         (Initial)
   0x0      0x74   0x75                                          EQGAIN0
                                 1            1     1          0         0         1         1          1
   0x0      0x76   0x77                                          EQGAIN1
                                 1            1     1          0         0         1         1          1
   0x0      0x78   0x79                                          EQGAIN2
                                 1            1     1          0         0         1         1          1
   0x0      0x7a   0x7b                                          EQGAIN3
                                 1            1     1          0         0         1         1          1
   0x0      0x7c   0x7d                                          EQGAIN4
                                 1            1     1          0         0         1         1          1
    These registers are to set the gain of each band equalizer.
    (*)Index values are different by setting sound effect mode register. See Sound Effect Mode register description.
    EQGAIN            Gain           EQGAIN       Gain       EQGAIN         Gain       EQGAIN         Gain
   0 to 4[7:0]       (0dB)          0 to 4[7:0]  (0dB)      0 to 4[7:0]      (dB)     0 to 4[7:0]     (dB)
  0x00 to 0x57      MUTE                0x82     -50.5         0xAD         -29.0        0xD8          -7.5
      0x58           -71.5              0x83     -50.0         0xAE         -28.5        0xD9          -7.0
      0x59           -71.0              0x84     -49.5         0xAF         -28.0        0xDA          -6.5
      0x5A           -70.5              0x85     -49.0         0xB0         -27.5        0xDB          -6.0
      0x5B           -70.0              0x86     -48.5         0xB1         -27.0        0xDC          -5.5
      0x5C           -69.5              0x87     -48.0         0xB2         -26.5        0xDD          -5.0
      0x5D           -69.0              0x88     -47.5         0xB3         -26.0        0xDE          -4.5
      0x5E           -68.5              0x89     -47.0         0xB4         -25.5        0xDF          -4.0
      0x5F           -68.0              0x8A     -46.5         0xB5         -25.0        0xE0          -3.5
      0x60           -67.5              0x8B     -46.0         0xB6         -24.5        0xE1          -3.0
      0x61           -67.0              0x8C     -45.5         0xB7         -24.0        0xE2          -2.5
      0x62           -66.5              0x8D     -45.0         0xB8         -23.5        0xE3          -2.0
      0x63           -66.0              0x8E     -44.5         0xB9         -23.0        0xE4          -1.5
      0x64           -65.5              0x8F     -44.0         0xBA         -22.5        0xE5          -1.0
      0x65           -65.0              0x90     -43.5         0xBB         -22.0        0xE6          -0.5
      0x66           -64.5              0x91     -43.0         0xBC         -21.5        0xE7           0.0
      0x67           -64.0              0x92     -42.5         0xBD         -21.0        0xE8           0.5
      0x68           -63.5              0x93     -42.0         0xBE         -20.5        0xE9           1.0
      0x69           -63.0              0x94     -41.5         0xBF         -20.0        0xEA           1.5
      0x6A           -62.5              0x95     -41.0         0xC0         -19.5        0xEB           2.0
      0x6B           -62.0              0x96     -40.5         0xC1         -19.0        0xEC           2.5
      0x6C           -61.5              0x97     -40.0         0xC2         -18.5        0xED           3.0
      0x6D           -61.0              0x98     -39.5         0xC3         -18.0        0xEE           3.5
      0x6E           -60.5              0x99     -39.0         0xC4         -17.5        0xEF           4.0
      0x6F           -60.0              0x9A     -38.5         0xC5         -17.0        0xF0           4.5
      0x70           -59.5              0x9B     -38.0         0xC6         -16.5        0xF1           5.0
      0x71           -59.0              0x9C     -37.5         0xC7         -16.0        0xF2           5.5
      0x72           -58.5              0x9D     -37.0         0xC8         -15.5        0xF3           6.0
      0x73           -58.0              0x9E     -36.5         0xC9         -15.0        0xF4           6.5
      0x74           -57.5              0x9F     -36.0         0xCA         -14.5        0xF5           7.0
      0x75           -57.0              0xA0     -35.5         0xCB         -14.0        0xF6           7.5
      0x76           -56.5              0xA1     -35.0         0xCC         -13.5        0xF7           8.0
      0x77           -56.0              0xA2     -34.5         0xCD         -13.0        0xF8           8.5
      0x78           -55.5              0xA3     -34.0         0xCE         -12.5        0xF9           9.0
      0x79           -55.0              0xA4     -33.5         0xCF         -12.0        0xFA           9.5
      0x7A           -54.5              0xA5     -33.0         0xD0         -11.5        0xFB         10.0
      0x7B           -54.0              0xA6     -32.5         0xD1         -11.0        0xFC         10.5
      0x7C           -53.5              0xA7     -32.0         0xD2         -10.5        0xFD         11.0
      0x7D           -53.0              0xA8     -31.5         0xD3         -10.0        0xFE         11.5
      0x7E           -52.5              0xA9     -31.0         0xD4          -9.5        0xFF         12.0
      0x7F           -52.0              0xAA     -30.5         0xD5          -9.0
      0x80           -51.5              0xAB     -30.0         0xD6          -8.5
      0x81           -51.0              0xAC     -29.5         0xD7          -8.0
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                   TSZ02201-0V1V0E502570-1-2
                                                               64/92
TSZ22111・15・001                                                                                           Jul.1.2014 Rev.001


BU26156RFS                                                                                                           Datasheet
High Pass Filter2 Cut-off Control Register
 MAPCON          INDEX          b07        b06         b05     b04        b03        b02        b01      b00
               R      W       (Initial)
   0x0       0x7e    0x7f         -         -           -        -          -                HPF2CUT
                                  -         -           -        -          -         0          0        0
  HPF2CUT[2:0]
    This register is to set the cut off frequency of the high pass filter for noise reduction. Do not change this register setting at
    filtering operation.
    These bits are to set the cut-off frequency of noise reduction high pass filter.
    The following table shows that the frequency decreases 3dB at second order filter selected (HPF2OD=0)
    and decreases 1.5dB at first order filter selected (HPF2OD=1).
                                           Cut-off Frequency(Hz)
                         fs=8kHz,              fs=11.025kHz,           fs=12kHz,
    setting
                           16kHz,                22.05kHz,               24kHz,
                           32kHz                  44.1kHz                48kHz
       0x0                   80                      110                  120
       0x1                  100                      138                  150
       0x2                  130                      179                  195
       0x3                  160                      221                  240
       0x4                  200                      276                  300
       0x5                  260                      358                  390
       0x6                  320                      441                  480
       0x7                  400                      551                  600
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                       TSZ02201-0V1V0E502570-1-2
                                                                65/92
TSZ22111・15・001                                                                                             Jul.1.2014 Rev.001


BU26156RFS                                                                                                      Datasheet
Programable Equalizer Band0 Coefficient-a0 (L) Register
Programable Equalizer Band0 Coefficient-a0 (H) Register
Programable Equalizer Band0 Coefficient-a1 (L) Register
Programable Equalizer Band0 Coefficient-a1 (H) Register
Programable Equalizer Band1 Coefficient-a0 (L) Register
Programable Equalizer Band1 Coefficient-a0 (H) Register
Programable Equalizer Band1 Coefficient-a1 (L) Register
Programable Equalizer Band1 Coefficient-a1 (H) Register
Programable Equalizer Band2 Coefficient-a0 (L) Register
Programable Equalizer Band2 Coefficient-a0 (H) Register
Programable Equalizer Band2 Coefficient-a1 (L) Register
Programable Equalizer Band2 Coefficient-a1 (H) Register
Programable Equalizer Band3 Coefficient-a0 (L) Register
Programable Equalizer Band3 Coefficient-a0 (H) Register
Programable Equalizer Band3 Coefficient-a1 (L) Register
Programable Equalizer Band3 Coefficient-a1 (H) Register
Programable Equalizer Band4 Coefficient-a0 (L) Register
Programable Equalizer Band4 Coefficient-a0 (H) Register
Programable Equalizer Band4 Coefficient-a1 (L) Register
Programable Equalizer Band4 Coefficient-a1 (H) Register
 MAPCON        INDEX            b07        b06    b05      b04        b03       b02        b01      b00
             R      W         (Initial)
   0x0      0x80   0x81                                        EQ0A0L
                                 0          0      0         0         0         0          0        0
   0x0      0x82   0x83                                        EQ0A0H
                                 0          0      0         0         0         0          0        0
   0x0      0x84   0x85                                        EQ0A1L
                                 0          0      0         0         0         0          0        0
   0x0      0x86   0x87                                        EQ0A1H
                                 0          0      0         0         0         0          0        0
   0x0      0x88   0x89                                        EQ1A0L
                                 0          0      0         0         0         0          0        0
   0x0      0x8a   0x8b                                        EQ1A0H
                                 0          0      0         0         0         0          0        0
   0x0      0x8c   0x8d                                        EQ1A1L
                                 0          0      0         0         0         0          0        0
   0x0      0x8e   0x8f                                        EQ1A1H
                                 0          0      0         0         0         0          0        0
   0x0      0x90   0x91                                        EQ2A0L
                                 0          0      0         0         0         0          0        0
   0x0      0x92   0x93                                        EQ2A0H
                                 0          0      0         0         0         0          0        0
   0x0      0x94   0x95                                        EQ2A1L
                                 0          0      0         0         0         0          0        0
   0x0      0x96   0x97                                        EQ2A1H
                                 0          0      0         0         0         0          0        0
   0x0      0x98   0x99                                        EQ3A0L
                                 0          0      0         0         0         0          0        0
   0x0      0x9a   0x9b                                        EQ3A0H
                                 0          0      0         0         0         0          0        0
   0x0      0x9c   0x9d                                        EQ3A1L
                                 0          0      0         0         0         0          0        0
   0x0      0x9e   0x9f                                        EQ3A1H
                                 0          0      0         0         0         0          0        0
   0x0      0xa0   0xa1                                        EQ4A0L
                                 0          0      0         0         0         0          0        0
   0x0      0xa2   0xa3                                        EQ4A0H
                                 0          0      0         0         0         0          0        0
   0x0      0xa4   0xa5                                        EQ4A1L
                                 0          0      0         0         0         0          0        0
   0x0      0xa6   0xa7                                        EQ4A1H
                                 0          0      0         0         0         0          0        0
    These registers are to set the coefficients a0 and a1 of each five band programmable equalizer. One coefficients value is
    specified by two bytes data. The centre frequency and band width of the filter can be set by changing these register value.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                  TSZ02201-0V1V0E502570-1-2
                                                            66/92
TSZ22111・15・001                                                                                        Jul.1.2014 Rev.001


BU26156RFS                                                                                                         Datasheet
    Please do not change the register setting during corresponding filter operation (*).The detailed setting value is described in
    the Filter function.
    (*) (RECPLAY is not 0x0) and (EQ0EN=1 or EQ1EN=1 or EQ2EN=1 or EQ3EN=1)
RecPlay Play Limitter Enable Register
 MAPCON         INDEX             b07        b06        b05        b04      b03  b02        b01        b00
              R         W       (Initial)
   0x0      0xae      0xaf          -         -          -          -        -    -          -        RPPL
                                    -         -          -          -        -    -          -          0
RPPL
    This bit is to set ON or OFF of limiter at playback.
    Set this register at stop state. (RECPLAY=0x0)
    Set RPPL register’ value same as PLACEN register (0x68/0x69)
   setting                                            Description
      0         PALC OFF at playback
      1         PALC ON at playback
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                   TSZ02201-0V1V0E502570-1-2
                                                                    67/92
TSZ22111・15・001                                                                                            Jul.1.2014 Rev.001


BU26156RFS                                                                                                             Datasheet
Soft Clip Enable Register
Soft Clip Threshold H Register
Soft Clip Threshold M Register
Soft Clip Threshold L Register
Soft Clip Gain Register
 MAPCON         INDEX            b07       b06         b05        b04       b03        b02      b01       b00
              R        W       (Initial)
   0x0       0xb0    0xb1          -         -          -          -         -          -        -       SCEN
                                   -         -          -          -         -          -        -          0
   0x0       0xb2    0xb3          -                                      SCTHRH
                                   -        0           0          0         0          0        0          0
   0x0       0xb4    0xb5                                            SCTHRM
                                  0         0           0          0         0          0        0          0
   0x0       0xb6    0xb7                                            SCTHRL
                                  0         0           0          0         0          0        0          0
   0x0       0xb8    0xb9          -         -          -          -         -                SCGAIN
                                   -         -          -          -         -          0        0          1
     This register is setting of the "SoftClip" block.
SCEN
     setting                                     Description
        0           SoftClip Function OFF
        1           SoftClip Function ON
SCTHRH
SCTHRM
SCTHRL
     This register sets a soft clip threshold level.
     When PCM signal with more than of this bit is input, the LSI clips it according to a value of SCGAIN and works.
     The value of threshold level is 23bit(SCTHRM[6:0], SCTHRM[7:0], SCTHRL[7:0])
     Please do not change the value of this bit during SoftClip function movement.
SCGAIN[2:0]
     This register is setting the gain at SoftClip. This register setting must not be changed during SoftClip function is active.
     setting                                     Description
       0x0          2 time
       0x1          1 time(default)
       0x2          1/2 time
       0x3          1/4 time
       0x4          1/8 time
       0x5          1/16 time
       0x6          1/32 time
       0x7          1/64 time
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                       TSZ02201-0V1V0E502570-1-2
                                                                   68/92
TSZ22111・15・001                                                                                               Jul.1.2014 Rev.001


BU26156RFS                                                                                                          Datasheet
MIC ALC Control Register
 MAPCON        INDEX            b07         b06    b05         b04        b03      b02        b01        b00
             R        W       (Initial)
   0x0      0xba     0xbb         -          -      -            -         -        -        MCLEN     MALCEN
                                  -          -      -            -         -        -          1          1
    This register sets the ALC for MIC input
    Please refer to function explanation for the details of this function
MALCEN
    This sets the MIC ALC.
    In the case of OFF, MIC ALC suffers from Gain of MICAMP with a value of MALCMXGAIN
  setting                                                Description
      0       MALC Function OFF
      1       MALC Function ON (default)
MCLEN
    This sets the MIC Clip reduction.
  setting                                                Description
      0       MIC Clip reduction OFF
      1       MIC Clip reduction ON (default)
MIC ALC Attack /Decay Time Register
 MAPCON        INDEX            b07         b06    b05         b04        b03      b02        b01        b00
             R        W       (Initial)
   0x0      0xbc     0xbd         -             MALCDCY                    -                MALCATK
                                  -          1      0            0         -        1          0          0
    This register sets Decay Time in Attack Time of the MIC ALC.
MALCATK[2:0]
    MIC ALC Attack Time
  setting      8kHz        11.025k      12kHz     16kHz       22.05kH      24kHz      32kHz      44.1kHz     48kHz      Unit
                              Hz                                    z
     0          0.25         0.18          0.17    0.13          0.09        0.08      0.06        0.05       0.04      ms
     1           0.5         0.36          0.33    0.25          0.18        0.17      0.13        0.09       0.08      ms
     2           1.0         0.73          0.67     0.5          0.36        0.33      0.25        0.18       0.17      ms
     3           2.0         1.45          1.33     1.0          0.73        0.67       0.5        0.36       0.33      ms
     4           4.0          2.9          2.67     2.0          1.45        1.33       1.0        0.73       0.67      ms
     5           8.0          5.8          5.33     4.0            2.9       2.67       2.0        1.45       1.33      ms
     6          16.0         11.61       10.67      8.0            5.8       5.33       4.0         2.9       2.67      ms
     7          32.0         23.22       21.33     16.0          11.61       10.67      8.0         5.8       5.33      ms
MALCDCY[2:0]
    MIC ALC Decay Time
  setting      8kHz        11.025k      12kHz     16kHz       22.05kH      24kHz      32kHz      44.1kHz     48kHz      Unit
                              Hz                                    z
     0            64           46           43       32            23          21        16          12         11      ms
     1           128           93           85       64            46          43        32          23         21      ms
     2           256          186          171      128            93          85        64          46         43      ms
     3           512          372          341      256           186         171       128          93         85      ms
     4          1024          743          683      512           372         341       256         186        171      ms
     5          2048         1486         1365     1024           743         683       512         372        341      ms
     6          4096         2972         2731     2048          1486        1365      1024         743        683      ms
     7          8192         5944         5461     4096          2972        2731      2048        1486       1365      ms
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                     TSZ02201-0V1V0E502570-1-2
                                                                69/92
TSZ22111・15・001                                                                                             Jul.1.2014 Rev.001


BU26156RFS                                                                                                Datasheet
MIC ALC Max Gain Register
 MAPCON         INDEX           b07        b06      b05         b04        b03    b02  b01     b00
              R       W       (Initial)
   0x0      0xbe     0xbf         -         -                              MALCMXGAIN
                                  -         -        0            1         0      0    0       0
     This register sets the ALC MAX GAIN for MIC input
MALCGAIN[5:0]
     MIC ALC Max Gain.
  setting                               Description
    0x3F      35.25dB
    0x3E      34.50dB
      :       (0.75dB/step)
    0x28      18.00dB
      :       (0.75dB/step)
    0x11      0.75dB
    0x10      0.00dB
      :       Prohibited
    0x00      Prohibited
LINE ALC Control Register
 MAPCON         INDEX           b07        b06      b05         b04        b03    b02  b01     b00
              R       W       (Initial)
   0x0      0xc4     0xc5         -         -        -            -         -       - LCLEN  LALCEN
                                  -         -        -            -         -       -   0       0
     This register sets the ALC for Line input
     Please refer to function explanation for the details of this function
LALCEN
     This sets the Line ALC.
  setting                                                 Description
      0       LALC Function OFF (default)
      1       LALC Function ON
LCLEN
     This sets the Line Clip reduction.
  setting                                                 Description
      0       Line Clip reduction OFF (default)
      1       Line Clip reduction ON
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                              TSZ02201-0V1V0E502570-1-2
                                                                 70/92
TSZ22111・15・001                                                                                   Jul.1.2014 Rev.001


BU26156RFS                                                                                                      Datasheet
LINE ALC Attack /Decay Time Register
 MAPCON         INDEX           b07        b06      b05      b04      b03       b02        b01      b00
              R        W      (Initial)
   0x0      0xc6      0xc7        -               LALCDCY              -                LALCATK
                                  -         1         1       1        -         1          0        0
     This register sets Decay Time in Attack Time of the Line ALC.
LALCATK[2:0]
    Line ALC Attack Time
  setting        8kHz       11.025k       12kHz      16kHz    22.05kH     24kHz      32kHz     44.1kHz      48kHz    Unit
                               Hz                                  z
      0           0.5          0.4          0.3         0.3       0.2       0.2        0.1        0.1         0.1    ms
      1           1.0          0.7          0.7         0.5       0.4       0.3        0.3        0.2         0.2    ms
      2           2.0          1.5          1.3         1.0       0.7       0.7        0.5        0.4         0.3    ms
      3           4.0          2.9          2.7         2.0       1.5       1.3        1.0        0.7         0.7    ms
      4           8.0          5.8          5.3         4.0       2.9       2.7        2.0        1.5         1.3    ms
      5           16.0        11.6         10.7         8.0       5.8       5.3        4.0        2.9         2.7    ms
      6           32.0        23.2         21.3        16.0      11.6      10.7        8.0        5.8         5.3    ms
      7           64.0        46.4         42.7        32.0      23.2      21.3       16.0       11.6        10.7    ms
LALCDCY[2:0]
    Line ALC Decay Time
  setting        8kHz       11.025k       12kHz      16kHz    22.05kH     24kHz      32kHz     44.1kHz      48kHz    Unit
                               Hz                                  z
      0            64           46          43           32       23         21        16         12          11     ms
      1           128           93          85           64       46         43        32         23          21     ms
      2           256          186          171         128       93         85        64         46          43     ms
      3           512          372          341         256       186       171        128        93          85     ms
      4          1024          743          683         512       372       341        256       186         171     ms
      5          2048         1486         1365       1024        743       683        512       372         341     ms
      6          4096         2972         2731       2048       1486      1365       1024       743         683     ms
      7            ∞            ∞            ∞           ∞         ∞         ∞          ∞         ∞            ∞     ms
LINE ALC Max Gain Register
 MAPCON         INDEX           b07        b06      b05      b04      b03       b02        b01      b00
              R        W      (Initial)
   0x0      0xc8      0xc9        -          -        -        -                 LALCMXGAIN
                                  -          -        -        -       1         1          1        1
     This register sets the ALC MAX GAIN for Line input
LALCGAIN[3:0]
     Line ALC Max Gain.
  setting                               Description
    0xF       6dB
    0xE       5dB
     :        (1dB/step)
    0x1       -8dB
    0x0       -9dB
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                  TSZ02201-0V1V0E502570-1-2
                                                              71/92
TSZ22111・15・001                                                                                        Jul.1.2014 Rev.001


BU26156RFS                                                                                                         Datasheet
Playback ALC Attack Time Control Register
 MAPCON         INDEX            b07        b06        b05        b04        b03       b02      b01     b00
              R        W       (Initial)
   0x0       0xdc    0xdd          -         -          -          -                      PALCATK
                                   -         -          -          -          0         1         0      0
     This register is to set the attack time that is the step period for the playback ALC volume down.
PALCATK[3:0]
     These bits are to set the playback ALC attack time. The playback ALC volume downs step by step per this attack time period.
     Attack time is in proportion to sampling frequency(fs) as following table.
  setting         fs equivalent           Time(fs=48kHz)
    0x0                 1/fs                   20.8us
    0x1                 2/fs                   41.7us
    0x2                 4/fs                   83.3us
    0x3                 8/fs                   167us
    0x4                16/fs                   333us
    0x5                32/fs                   667us
    0x6                64/fs                   1.33ms
    0x7               128/fs                   2.67ms
    0x8               256/fs                   5.33ms
    0x9               512/fs                   10.7ms
    0xA              1024/fs                   21.3ms
    0xB              2048/fs                   42.7ms
    0xC              4096/fs                   85.3ms
    0xD              8192/fs                   171ms
    0xE             16384/fs                   341ms
    0xF             32768/fs                   683ms
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                        TSZ02201-0V1V0E502570-1-2
                                                                   72/92
TSZ22111・15・001                                                                                            Jul.1.2014 Rev.001


BU26156RFS                                                                                                        Datasheet
Playback ALC Decay Time Control Register
 MAPCON         INDEX            b07        b06        b05       b04        b03        b02      b01    b00
              R        W       (Initial)
   0x0      0xde      0xdf         -         -          -         -                       PALCDCY
                                   -         -          -         -          0          1         0     1
     This register is to set the decay time that is the step period for the playback ALC volume up.
PALCDCY[3:0]
     These bits are to set the playback ALC decay time. The playback ALC volume ups step by step per this decay time period.
     Decay time is in proportion to sampling frequency(fs) as following table.
  setting         fs equivalent           Time(fs=48kHz)
    0x0                 4/fs                   83.3us
    0x1                 8/fs                   167us
    0x2                16/fs                   333us
    0x3                32/fs                   667us
    0x4                64/fs                   1.33ms
    0x5               128/fs                   2.67ms
    0x6               256/fs                   5.33ms
    0x7               512/fs                   10.7ms
    0x8              1024/fs                   21.3ms
    0x9              2048/fs                   42.7ms
    0xA               4096/fs                  85.3ms
    0xB               8192/fs                  171ms
    0xC             16384/fs                   341ms
    0xD             32768/fs                   683ms
    0xE              65536/fs                   1.37s
    0xF             131072/fs                   2.73s
Playback ALC Target Level Control Register
 MAPCON         INDEX            b07        b06        b05       b04        b03        b02      b01    b00
              R        W       (Initial)
   0x0      0xe0      0xe1         -         -          -                            PALCLVL
                                   -         -          -         1          1          0         1     1
     This register is to set the target level of the playback ALC.
PALCLVL[4:0]
     These bits are to set the target level of the playback ALC.
                             Target Level                                  Target Level
       setting                                          setting
                                (dBFS)                                        (dBFS)
        0x00                     -23.25                  0x10                  -11.25
        0x01                     -22.50                  0x11                  -10.50
        0x02                     -21.75                  0x12                   -9.75
        0x03                     -21.00                  0x13                   -9.00
        0x04                     -20.25                  0x14                   -8.25
        0x05                     -19.50                  0x15                   -7.50
        0x06                     -18.75                  0x16                   -6.75
        0x07                     -18.00                  0x17                   -6.00
        0x08                     -17.25                  0x18                   -5.25
        0x09                     -16.50                  0x19                   -4.50
        0x0A                     -15.75                  0x1A                   -3.75
        0x0B                     -15.00                  0x1B                   -3.00
        0x0C                     -14.25                  0x1C                   -2.25
        0x0D                     -13.50                  0x1D                   -1.50
        0x0E                     -12.75
        0x0F                     -12.00
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                       TSZ02201-0V1V0E502570-1-2
                                                                  73/92
TSZ22111・15・001                                                                                           Jul.1.2014 Rev.001


BU26156RFS                                                                                                       Datasheet
Playback ALC Min Gain Control Register
 MAPCON        INDEX            b07        b06       b05        b04        b03      b02        b01    b00
             R        W       (Initial)
   0x0      0xe2    0xe3          -         -         -           -         -            PALCMINGAIN
                                  -         -         -           -         -        0          0      0
    This register is to set the upper limit and the lower limit at the playback ALC operation.
PALCMINGAIN[2:0]
    These bits are to set the lower limit at the playback ALC operation.
                             Min Gain
       setting
                                 (dB)
        0x00                 -12.0
        0x01                  -6.0
        0x02                    0.0
        0x03                  +6.0
        0x04                 +12.0
        0x05                 +18.0
        0x06                 +24.0
        0x07                 +30.0
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                      TSZ02201-0V1V0E502570-1-2
                                                                 74/92
TSZ22111・15・001                                                                                          Jul.1.2014 Rev.001


BU26156RFS                                                                                                            Datasheet
Playback ALC Volume Control Register
 MAPCON         INDEX            b07        b06       b05      b04         b03        b02       b01      b00
              R        W       (Initial)
   0x0      0xe4      0xe5         -                                    PALCVOL
                                   -         0         1        0           0          0         0        0
     This register is to set the volume that is used in the PALC. It can be set the volume up to +35.625dB. Also this volume can be
     used as a playback path boost volume when the PALC is not used.
PALCVOL[6:0]
     PALCVOL becomes a fixed gain at the time of “PALCEN=0”.
     PALCVOL becomes a PALC Maximum gain at the time of “PALCEN=1”.
                 Gain                      Gain                 Gain                     Gain
 PALCVOL                   PALCVOL                 PALCVOL                PALCVOL
                 (dB)                      (dB)                 (dB)                     (dB)
    0x00       -12.000         0x20       0.000       0x40     12.000        0x60       24.000
    0x01       -11.625         0x21       0.375       0x41     12.375        0x61       24.375
    0x02       -11.250         0x22       0.750       0x42     12.750        0x62       24.750
    0x03       -10.875         0x23       1.125       0x43     13.125        0x63       25.125
    0x04       -10.500         0x24       1.500       0x44     13.500        0x64       25.500
    0x05       -10.125         0x25       1.875       0x45     13.875        0x65       25.875
    0x06        -9.750         0x26       2.250       0x46     14.250        0x66       26.250
    0x07        -9.375         0x27       2.625       0x47     14.625        0x67       26.625
    0x08        -9.000         0x28       3.000       0x48     15.000        0x68       27.000
    0x09        -8.625         0x29       3.375       0x49     15.375        0x69       27.375
   0x0A         -8.250        0x2A        3.750      0x4A      15.750        0x6A       27.750
   0x0B         -7.875        0x2B        4.125      0x4B      16.125        0x6B       28.125
   0x0C         -7.500        0x2C        4.500      0x4C      16.500        0x6C       28.500
   0x0D         -7.125        0x2D        4.875      0x4D      16.875        0x6D       28.875
   0x0E         -6.750        0x2E        5.250      0x4E      17.250        0x6E       29.250
   0x0F         -6.375         0x2F       5.625       0x4F     17.625        0x6F       29.625
    0x10        -6.000         0x30       6.000       0x50     18.000        0x70       30.000
    0x11        -5.625         0x31       6.375       0x51     18.375        0x71       30.375
    0x12        -5.250         0x32       6.750       0x52     18.750        0x72       30.750
    0x13        -4.875         0x33       7.125       0x53     19.125        0x73       31.125
    0x14        -4.500         0x34       7.500       0x54     19.500        0x74       31.500
    0x15        -4.125         0x35       7.875       0x55     19.875        0x75       31.875
    0x16        -3.750         0x36       8.250       0x56     20.250        0x76       32.250
    0x17        -3.375         0x37       8.625       0x57     20.625        0x77       32.625
    0x18        -3.000         0x38       9.000       0x58     21.000        0x78       33.000
    0x19        -2.625         0x39       9.375       0x59     21.375        0x79       33.375
   0x1A         -2.250        0x3A        9.750      0x5A      21.750        0x7A       33.750
   0x1B         -1.875        0x3B       10.125      0x5B      22.125        0x7B       34.125
   0x1C         -1.500        0x3C       10.500      0x5C      22.500        0x7C       34.500
   0x1D         -1.125        0x3D       10.875      0x5D      22.875        0x7D       34.875
   0x1E         -0.750        0x3E       11.250      0x5E      23.250        0x7E       35.250
   0x1F         -0.375         0x3F      11.625       0x5F     23.625        0x7F       35.625
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                       TSZ02201-0V1V0E502570-1-2
                                                                75/92
TSZ22111・15・001                                                                                             Jul.1.2014 Rev.001


BU26156RFS                                                                                                       Datasheet
Playback ALC ZeroCross TimeOut Register
 MAPCON         INDEX           b07        b06       b05       b04       b03        b02      b01      b00
              R        W      (Initial)
   0x0      0xe6      0xe7        -         -         -          -        -          -         PALCZCTM
                                  -         -         -          -        -          -        0        0
PALCZCTM[1:0]
    This register is to set the value of Zero Cross time out in Playback ALC.
   setting        fs equivalent          Time(fs=48kHz)
    0x0               128/fs                  2.67ms
    0x1               256/fs                  5.33ms
    0x2               512/fs                  10.7ms
    0x3              1024/fs                  21.3ms
Playback Limiter Fast Release Setting Register
 MAPCON         INDEX           b07        b06       b05       b04       b03        b02      b01      b00
              R        W      (Initial)
   0x0      0xea      0xeb                   PALCFRTH                 PALCFREN       -         PALCFRSP
                                 0          0         0         1         0          -        0        1
    This register is to set the fast release in Playback ALC.
PALCFREN
    This is to set the Fast Release enable in Playback ALC.
   setting                               Description
      0       Disable
      1       Enable
PALCFRSP[1:0]
    These bits are to set the release speed in Playback ALC.
    Release speed is expressed with PALCDCY.
   setting                              Release Speed
    0x0       (1 / 4) * PALCDCY
    0x1       (1 / 8) * PALCDCY
    0x2       (1 / 16) * PALCDCY
    0x3       (1 / 32) * PALCDCY
PALCFRTH[3:0]
    This bit can set the threshold in Fast Release (Playback ALC).
    Whether to make Fast Release effective by the gain down in which extent.
                                Threshold                                      Threshold
         setting                                         setting
                            (1Step=0.375dB)                                 (1Step=0.375dB)
           0x0              13step = 4.875dB              0x8               24step = 9.000dB
           0x1              15step = 5.625dB              0x9               25step = 9.375dB
           0x2              16step = 6.000dB              0xA              27step = 10.125dB
           0x3              17step = 6.375dB              0xB              28step = 10.500dB
           0x4              19step = 7.125dB              0xC              29step = 10.875dB
           0x5              20step = 7.500dB              0xD              31step = 11.625dB
           0x6              21step = 7.875dB              0xE              32step = 12.000dB
           0x7              23step = 8.625dB              0xF              33step = 12.375dB
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                    TSZ02201-0V1V0E502570-1-2
                                                                76/92
TSZ22111・15・001                                                                                          Jul.1.2014 Rev.001


BU26156RFS                                                                                                            Datasheet
LOUT Power Up Control Register
 MAPCON           INDEX           b07          b06           b05   b04       b03      b02        b01     b00
                R       W       (Initial)
    0x0       0xec     0xed         -            -                    LOPWTIM                     -        -
                                    -            -             0    0          0       0          -        -
     This register controls function for pop noise reducer of line amplifier power up and down.
  LOPWTIM [3:0]
     It is the setting for start/stop time of pop noise reducer. This register setting must not be changed during line amplifier
     active.
     According to LOPWTIM setting and sampling frequency, the start/stop time of lineamp is changed as below.
     Please change LOPWTIM when it changes sampling frequency.
     Evaluate it enough for the decision of the value.
                                          Start-up/shut-down time [ms]
                        fs=8kHz                    fs=11.025kHz           fs=12kHz
                        / 16kHz                      / 22.05kHz            / 24kHz
                        / 32kHz                       / 44.1kHz            / 48kHz
      0x0                  0.2                            0.3                 0.3
      0x1                  0.4                            0.6                 0.5
      0x2                  0.8                            1.1                 1.0
      0x3                  1.6                            2.3                 2.1
      0x4                  3.1                            4.6                 4.2
      0x5                  6.3                            9.1                 8.4
      0x6                 12.6                            18.2                16.8
      0x7                 25.1                            36.5                33.5
      0x8                 50.3                            72.9                67.0
      0x9                 100.5                          145.9               134.0
      0xA                 201.1                          291.8               268.1
      0xB
                                                    Write prohibit
   to 0xF
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                        TSZ02201-0V1V0E502570-1-2
                                                                    77/92
TSZ22111・15・001                                                                                              Jul.1.2014 Rev.001


BU26156RFS                                                                                                         Datasheet
FPLL M setting Register
FPLL N Setting(L) Register
FPLL N Setting(H) Register
FPLL D Setting Register
FPLL F Setting(L) Register
FPLL F Setting(H) Register
FPLL F_D Setting(L) Register
FPLL F_D Setting(H) Register
FPLL V setting Register
 MAPCON         INDEX            b07        b06        b05      b04         b03    b02        b01       b00
              R         W      (Initial)
   0x1      0x02       0x03        -          -          -        -           -            FPLLM(*)
                                   -          -          -        -           -     0           0        0
   0x1      0x04       0x05                                         FPLLNL(*)
                                  0           0         0        0            0     0           0        0
   0x1      0x06       0x07        -          -          -        -           -     -           -    FPLLNH(*)
                                   -          -          -        -           -     -           -        0
   0x1      0x08       0x09        -          -          -                       FPLLD(*)
                                   -          -          -       0            0     0           0        0
   0x1      0x0a       0x0b                                         FPLLFL(*)
                                  0           0         0        0            0     0           0        0
   0x1      0x0c       0x0d                                         FPLLFH(*)
                                  0           0         0        0            0     0           0        0
   0x1      0x0e       0x0f                                        FPLLFDL(*)
                                  0           0         0        0            0     0           0        0
   0x1      0x10       0x11                                        FPLLFDH(*)
                                  0           0         0        0            0     0           0        0
   0x1      0x12       0x13        -          -          -        -                   FPLLV(*)
                                   -          -          -        -           0     0           0        0
    This register is to set PLL output clock frequency.
    Please use PLL Setting Calculation program. The program outputs PLL register setting values.
    PLL output frequency gets decided by FPLL Registers as the following expression.
    PLL output frequency (Hz)=PLL input frequency / FPLLM × (FPLLN+FPLLD/16+FPLLF/FPLLF_D/16) × 2 / FPLLV
PLL CPMODE setting Register
 MAPCON         INDEX            b07        b06        b05      b04         b03    b02        b01       b00
              R         W      (Initial)
   0x1      0x16       0x17        -          -          -                      CPMODE(*)
                                   -          -          -       0            0     1           1        0
CPMODE[4:0]
    This bit is to set the ON and OFF of the PLL external loop-filter function.
    If PLL is used on condition input frequency is lower than 2MHz, the external loop-filter is necessary.
    Set this bit ,if the external loop-filter is necessary.
    Recommended external circuit of the loop-filter is decided by PLL frequency. Please ask recommended circuit, if you need.
    Setting                                      Description
   0x00110         Not use PLL chip external loop-filter (Default)
   0x10110         Use PLL chip external loop-filter
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                     TSZ02201-0V1V0E502570-1-2
                                                                 78/92
TSZ22111・15・001                                                                                            Jul.1.2014 Rev.001


BU26156RFS                                                                                                        Datasheet
Headphone Output Gain Setting Register
 MAPCON         INDEX            b07        b06        b05       b04     b03      b02      b01        b00
              R        W       (Initial)
   0x1      0x36      0x37         -         -          -          -      -         -          HPVOL
                                   -          -         -          -      -         -       0          0
    This register is to set the gain of Headphone Output.
HPVOL[1:0]
    This bit is to set the gain of Headphone Output. When beep input is used, please set data to 0x3.
    Setting                                      Description
      0x0           -6dB (It is prohibition to use with beep input)
      0x1           0dB (It is prohibition to use with beep input)
      0x2           3dB (It is prohibition to use with beep input)
      0x3           6dB
Analog Path Control Register
 MAPCON         INDEX            b07        b06        b05       b04     b03       b02     b01         b00
              R        W       (Initial)
   0x1      0x3e      0x3f         -          -       HALF     HPBPEN LINDACEN           ADCSET
                                   -          -         1          0      0         1        1          1
    This register adjusts ADC characteristics, and set signal path of analog section.
  ADCSET
    This register adjust ADC characteristics. Use by 0x7
     ADCSET                                                 Description
        0x7            Use by 0x7
  LINDACEN
    Set signal path about from DAC to LINMIX amplifier.
  *Please set to “0” with recording monitor mode (0x13=0x07)
    LINDACEN                                                Description
         0             Don’t connect DAC output to LINMIX amplifier.
         1             Connect DAC output to LINMIX amplifier.
  HPBPEN
    Set signal path about from BEEPIN amplifier to Head phone amplifier.
      HPBPIN                                                Description
         0             Don’t connect BEEPIN amplifier output to Head phone amplifier.
         1             Connect BEEPIN amplifier output to Head phone amplifier.
  HALF
    Set the gain of MIC amplifier on input block.
       HALF                                                 Description
         0             0dB
         1             -6dB
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                  TSZ02201-0V1V0E502570-1-2
                                                                  79/92
TSZ22111・15・001                                                                                           Jul.1.2014 Rev.001


BU26156RFS                                                                                                        Datasheet
Record L Balance Volume Control Register
Record R Balance Volume Control Register
 MAPCON        INDEX            b07        b06        b05       b04        b03      b02        b01    b00
             R        W       (Initial)
   0x1     0x74     0x75          -                                      RBLVOLL
                                  -         1          0         0          0        0          0       0
   0x1     0x76     0x77          -                                      RBLVOLR
                                  -         1          0         0          0        0          0       0
    This register is to set “L/R Balance” block in digital signal flow, when ADC-path is used.
    Left and Right volume are available to be set from -6.0dB to 6.0dB at 0.1dB step each.
  RBLVOLL, RBLVOLR[6:0]
   Setting      Gain(dB)          Setting      Gain(dB)       Setting      Gain(dB)      Setting    Gain(dB)
    0x04           -6.0             0x24         -2.8          0x44           0.4         0x64         3.6
    0x05           -5.9             0x25         -2.7          0x45           0.5         0x65         3.7
    0x06           -5.8             0x26         -2.6          0x46           0.6         0x66         3.8
    0x07           -5.7             0x27         -2.5          0x47           0.7         0x67         3.9
    0x08           -5.6             0x28         -2.4          0x48           0.8         0x68         4.0
    0x09           -5.5             0x29         -2.3          0x49           0.9         0x69         4.1
    0x0A           -5.4             0x2A         -2.2          0x4A           1.0         0x6A         4.2
    0x0B           -5.3             0x2B         -2.1          0x4B           1.1         0x6B         4.3
    0x0C           -5.2             0x2C         -2.0          0x4C           1.2         0x6C         4.4
    0x0D           -5.1             0x2D         -1.9          0x4D           1.3         0x6D         4.5
    0x0E           -5.0             0x2E         -1.8          0x4E           1.4         0x6E         4.6
    0x0F           -4.9             0x2F         -1.7          0x4F           1.5         0x6F         4.7
    0x10           -4.8             0x30         -1.6          0x50           1.6         0x70         4.8
    0x11           -4.7             0x31         -1.5          0x51           1.7         0x71         4.9
    0x12           -4.6             0x32         -1.4          0x52           1.8         0x72         5.0
    0x13           -4.5             0x33         -1.3          0x53           1.9         0x73         5.1
    0x14           -4.4             0x34         -1.2          0x54           2.0         0x74         5.2
    0x15           -4.3             0x35         -1.1          0x55           2.1         0x75         5.3
    0x16           -4.2             0x36         -1.0          0x56           2.2         0x76         5.4
    0x17           -4.1             0x37         -0.9          0x57           2.3         0x77         5.5
    0x18           -4.0             0x38         -0.8          0x58           2.4         0x78         5.6
    0x19           -3.9             0x39         -0.7          0x59           2.5         0x79         5.7
    0x1A           -3.8             0x3A         -0.6          0x5A           2.6         0x7A         5.8
    0x1B           -3.7             0x3B         -0.5          0x5B           2.7         0x7B         5.9
    0x1C           -3.6             0x3C         -0.4          0x5C           2.8         0x7C         6.0
    0x1D           -3.5             0x3D         -0.3          0x5D           2.9
    0x1E           -3.4             0x3E         -0.2          0x5E           3.0
    0x1F           -3.3             0x3F         -0.1          0x5F           3.1
    0x20           -3.2             0x40          0.0          0x60           3.2
    0x21           -3.1             0x41          0.1          0x61           3.3
    0x22           -3.0             0x42          0.2          0x62           3.4
    0x23           -2.9             0x43          0.3          0x63           3.5
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                      TSZ02201-0V1V0E502570-1-2
                                                                 80/92
TSZ22111・15・001                                                                                           Jul.1.2014 Rev.001


BU26156RFS                                                                                                             Datasheet
Stereo Enhancer Control Register
 MAPCON         INDEX            b07        b06          b05       b04       b03        b02       b01      b00
              R        W       (Initial)
   0x1      0x86     0x87          -          -            -         -         -         -      STEEN     STEOD
                                   -          -            -         -         -         -         0        0
    This register is to set “Stereo Enhancer” block in digital signal flow. This is to control Stereo enhancer function.
    This function is effective for DAC-path(playback) at “STEEN=1” and “SEMODE[7]=1”.
STEOD
    This bit is to set number of low pass filter order for Stereo enhancer.
     setting                                     Description
        0            second-order , LPF1and LPF2 are effective.
        1            first-order , only LPF1 is effective.
STEEN
    This bit is to set Enable/Disable of low pass filter for Stereo enhancer.
     setting                                     Description
        0            Stereo enhancer Disable
        1            Stereo enhancer Enable
Stereo Enhancer LPF1 CoefL Register
Stereo Enhancer LPF1 CoefH Register
Stereo Enhancer LPF2 CoefL Register
Stereo Enhancer LPF2 CoefH Register
 MAPCON         INDEX            b07        b06          b05       b04       b03        b02       b01      b00
              R        W       (Initial)
   0x1      0x88     0x89                                           STE1CUT[7:0]
                                   0          0           0         0          0         0         0        0
   0x1      0x8a     0x8b                                          STE1CUT[15:8]
                                   0          0           0         0          0         0         0        0
   0x1      0x8c     0x8d                                           STE2CUT[7:0]
                                   0          0           0         0          0         0         0        0
   0x1      0x8e      0x8f                                         STE2CUT[15:8]
                                   0          0           0         0          0         0         0        0
    This register is to set “Stereo Enhancer” block in digital signal flow. This is to set LPF of Stereo enhancer function.
STE1CUT[15:0]
    This bit is to set the first low pass filter cut off frequency for Stereo enhancer.
STE2CUT[15:0]
    This bit is to set the second low pass filter cut off frequency for Stereo enhancer.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                         TSZ02201-0V1V0E502570-1-2
                                                                    81/92
TSZ22111・15・001                                                                                               Jul.1.2014 Rev.001


BU26156RFS                                                                                                            Datasheet
Play Programable LPF Setting Register
 MAPCON         INDEX           b07        b06        b05       b04       b03        b02         b01       b00
              R        W      (Initial)
   0x1      0xa0     0xa1         -          -         -          -         -         -       PLPFOD     PLPFEN
                                  -          -         -          -         -         -           0         0
    This register is to set “LPF” block for DAC-path(playback) in digital signal flow. This is to set Enable/Disable and filter order.
    This function is effective for DAC-path(playback) at “PLPFEN=1” and “SEMODE[7]=1”.
PLPFEN
    This bit is to set Enable/Disable of low pass filter for DAC-path.
      setting                                               Description
         0             LPF for DAC-path is Disable
         1             LPF for DAC-path is Enable
PLPFOD
    This bit is to set number of low pass filter order for DAC-path.
      setting                                               Description
         0            LPF for DAC-path is second-order
         1            LPF for DAC-path is first-order
Play Programable LPF Coef (L) Register
Play Programable LPF Coef (H) Register
 MAPCON         INDEX           b07        b06        b05       b04       b03        b02         b01       b00
              R        W      (Initial)
   0x1      0xa2     0xa3                                           PLPFC0L
                                 0           0         0         0          0         0           0         0
   0x1      0xa4     0xa5                                           PLPFC0H
                                 0           0         0         0          0         0           0         0
    This register is to set “LPF” block for DAC-path(playback) in digital signal flow. This is to set Enable/Disable and filter order.
PLPFC0L [7:0] / PLPFCOH [7:0]
    This bit is to set low pass filter cut off frequency for DAC-path.
    This value has to change by Sampling frequency.
    Please use Filter Setting Calculation program for *PLPFC0L / PLPFC0H setting.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                        TSZ02201-0V1V0E502570-1-2
                                                                 82/92
TSZ22111・15・001                                                                                               Jul.1.2014 Rev.001


BU26156RFS                                                                                                             Datasheet
Rec Programable LPF Setting Register
 MAPCON         INDEX           b07        b06        b05       b04       b03         b02        b01       b00
              R        W      (Initial)
   0x1      0xa6     0xa7         -          -         -         -         -           -       RLPFOD    RLPFEN
                                  -          -         -         -         -           -          0         0
    This register is to set “LPF” block for ADC-path(record) in digital signal flow. This is to set Enable/Disable and filter order.
    This function is exclusive to “HPF2” controlled by HPF2EN of DSP Filter Function Enable register.
    This function is effective for ADC-path(record) at “RLPFEN=1” and “SEMODE[7]=1”.
RLPFEN
    This bit is to set Enable/Disable of low pass filter for ADC-path.
    RLPFEN                                                    Description
        0           LPF for DAC-path is Disable (HPF2 is available)
        1           LPF for DAC-path is Enable(HPF2 is not available. HPF2EN-bit is not valid)
RLPFOD
    This bit is to set number of low pass filter order for ADC-path.
    RLPFOD                                                    Description
        0           LPF for ADC-path is second-order
        1           LPF for ADC-path is first-order
Rec Programable LPF Coef (L) Register
Rec Programable LPF Coef (H) Register
 MAPCON         INDEX           b07        b06        b05       b04       b03         b02        b01       b00
              R        W      (Initial)
   0x1      0xa8     0xa9                                          RLPFC0L
                                 0           0         0         0         0           0          0         0
   0x1      0xaa     0xab                                          RLPFC0H
                                 0           0         0         0         0           0          0         0
     This register is to set “LPF” block for ADC-path(playback) in digital signal flow.
RLPFC0L [7:0] / RLPFCOH [7:0]
    This bit is to set low pass filter cut off frequency for ADC-path.
    This value has to change by Sampling frequency.
    Please use Filter Setting Calculation program for *RLPFC0L / RLPFC0H setting.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                        TSZ02201-0V1V0E502570-1-2
                                                                 83/92
TSZ22111・15・001                                                                                               Jul.1.2014 Rev.001


BU26156RFS                                                                                                                                                                                    Datasheet
Typical Performance Curves (Reference data)
                                          0                                                                                                  0
                                                        MALCMXGAIN=20.25dB
                                  -10                                                                                                       -10         LALCMXGAIN=6.0dB
                                                        MALCMXGAIN=9.0dB
                                  -20                                                                                                       -20
                                  -30                                                                                                       -30
 Output Level [dBFS]
                                                                                                          O u tp u t L e v e l [d B F S ]
                                  -40                                                                                                       -40
                                  -50                                                                                                       -50
                                  -60                                                                                                       -60
                                                                                                                                                                           LALCMXGAIN=-9.0dB
                                  -70                                                                                                       -70
                                                              HVDD1=IOVDD=HPVDD =3.3V                                                                                  HVDD1=IOVDD=HPVDD =3.3V
                                  -80                         SPLVDD=SPRVDD=5V, 25℃                                                         -80                        SPLVDD=SPRVDD=5V, 25℃,
                                  -90                                                                                                       -90
                                              -80            -60           -40          -20   0                                                   -80        -60           -40          -20          0
                                                                    Input Level [dBV]                                                                               Input Level [dBV]
                                                                       Figure 38.                                                                                    Figure 39.
                                              Input Level [dBV] vs Output Level [dBFS]                                                             Input Level [dBV] vs Output Level [dBFS]
                                              Analog Mic Input tot ADC out, MALCEN=0                                                               Analog Line Input tot ADC out, LALCEN=0
                                              0                                                                                              10
                                                        HVDD1=IOVDD=HPVDD =3.3V                                                                            HVDD1=IOVDD=HPVDD =3.3V
                                          -10           SPLVDD=SPRVDD=5V, 25℃,                                                                0            SPLVDD=SPRVDD=5V, 25℃
                                          -20                                                                                               -10
                                                                                                                                                                   LALCMXGAIN=6.0dB
                                                                                                                                            -20
                                          -30
                       T H D + N [d B ]                                                                                 T H D + N [d B ]
                                                                                                                                            -30
                                          -40
                                                                                                                                            -40
                                          -50
                                                                                                                                            -50
                                          -60
                                                                                                                                            -60
                                          -70
                                                                                                                                            -70
                                                        MALCMXGAIN=9.0dB
                                          -80                                                                                                           LALCMXGAIN=-9.0dB
                                                                                                                                            -80
                                                        MALCMXGAIN=20.25dB
                                          -90                                                                                               -90
                                                  -80         -60           -40         -20   0                                                   -80        -60           -40          -20         0
                                                                    Input Level [dBV]                                                                              Input Level [dBV]
                                                                      Figure 40.                                                                                    Figure 41.
                                                  Input Level [dBV] vs THD+N[dB]                                                                      Input Level [dBV] vs THD+N [dB]
                                              Analog Mic Input tot ADC out, MALCEN=0                                                              Analog Line Input tot ADC out, LALCEN=0
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                                                                                         TSZ02201-0V1V0E502570-1-2
                                                                                                  84/92
TSZ22111・15・001                                                                                                                                                             Jul.1.2014 Rev.001


BU26156RFS                                                                                                                                                   Datasheet
                          0                                                                                     0
                                      SPMIXG=18dB                                                                          SPMIXG=18dB
                        -10                                                                                    -10
                        -20                                                                                    -20
   Output Level [dBV]                                                                     Output Level [dBV]
                                                                    SPMIXG=12dB                                                                        SPMIXG=12dB
                        -30                                                                                    -30
                                                              SPMIXG=6dB                                                                            SPMIXG=6dB
                                                             SPMIXG=0dB                                                                         SPMIXG=0dB
                        -40                                                                                    -40
                                               HVDD1=IOVDD=HPVDD =3.3V                                                             HVDD1=IOVDD=HPVDD =3.3V
                                               SPLVDD=SPRVDD=5V, 25℃,                                                              SPLVDD=SPRVDD=5V, 25℃,
                                               SPVOL=DSP Gain=0dB                                                                  SPVOL=DSP Gain=0dB
                        -50                                                                                    -50
                              -50        -40       -30        -20       -10       0                                  -50     -40      -30        -20       -10       0
                                                Input Level [dBFS]                                                                  Input Level [dBFS]
                                                     Figure 42.                                                                        Figure 43.
                                     Input Level [dBFS] vs Output Level [dBV]                                          Input Level [dBFS] vs Output Level [dBV]
                                    Digital DAC Input to Class-D Speaker output                                      Digital DAC Input to Class-AB Speaker output
                         0                                                                                      0
                                        HVDD1=IOVDD=HPVDD=3.3V                                                             HVDD1=IOVDD=HPVDD =3.3V
                                        SPLVDD=SPRVDD=5V, 25℃,                                                             SPLVDD=SPRVDD=5V, 25℃,
                                                                                                               -10
                        -10             SPVOL=DSP Gain=0dB                                                                 SPVOL=DSP Gain=0dB
                                                         SPMIXG=18dB                                                                   SPMIXG=18dB
                        -20                                                                                    -20
                                                         SPMIXG=12dB                                                                   SPMIXG=12dB
                                                                                          THD+N[dB]
                                                         SPMIXG=6dB                                            -30                     SPMIXG=6dB
 THD+N[dB]
                        -30
                                                         SPMIXG=0dB                                                                      SPMIXG=0dB
                                                                                                               -40
                        -40
                                                                                                               -50
                        -50
                                                                                                               -60
                        -60
                                                                                                               -70
                        -70
                                                                                                                     -50     -40       -30       -20       -10       0
                              -50        -40       -30       -20        -10       0
                                                                                                                                    Input Level [dBFS]
                                                Input Level [dBFS]
                                                     Figure 44.                                                                        Figure 45.
                                     Input Level [dBFS] vs THD+N [dB]                                                      Input Level [dBFS] vs THD+N [dB]
                                Digital DAC Input to Class-D Speaker output                                          Digital DAC Input to Class-AB Speaker output
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                                                             TSZ02201-0V1V0E502570-1-2
                                                                                      85/92
TSZ22111・15・001                                                                                                                                 Jul.1.2014 Rev.001


BU26156RFS                                                                                     Datasheet
 I/O equivalence circuits
       No.            Name                 I/O  Power         I/O equivalence circuits
                                                             HVDD1
        17          MICBIAS                 O   HVDD1
                                                              ＡGND
                                                            REGOUT
        37            VMID                  O  REGOUT
                                                             ＡGND
                                                                                    REGOUT
        33
                      PLLC                  O  REGOUT
                                                                                     ＡGND
                                                             REGOUT
        15           BEEPIN                  I REGOUT
                                                              AGND
                                                                 HVDD1
        16       MICBIASREF                 O   HVDD1
                                                                  AGND
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                TSZ02201-0V1V0E502570-1-2
                                                      86/92
TSZ22111・15・001                                                                        Jul.1.2014 Rev.001


BU26156RFS                                                                                          Datasheet
      No.             Name                 I/O   Power             I/O equivalence circuits
                                                                      IOVDD
       32            MCLKI
       29             SDIN
                                             I  IOVDD
       24          CSB/SCL
       22         SCLK/SAD
                                                                       DGND
                                                             IOVDD
       31             BCLK
       30           LRCLK
       26             IRQB                  IO  IOVDD
       23        SDATA/SDA
       28           SDOUT
                                                             DGND
                                                                   IOVDD
       25          RESETB                    I  IOVDD
                                                                   DGND
                                                                HVDD1
       20          REGOUT                   O   HVDD1
                                                                                   AGND
                                                                     SPRVDD
       11             SPRP
                                             O SPRVDD
       12            SPRM
                                                                                 SPRGND
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                    TSZ02201-0V1V0E502570-1-2
                                                       87/92
TSZ22111・15・001                                                                             Jul.1.2014 Rev.001


BU26156RFS                                                                                        Datasheet
      No.             Name                 I/O   Power           I/O equivalence circuits
                                                                   IOVDD
       14          SPMUTE                    I  IOVDD
                                                                    DGND
                                                                  SPLVDD
        8             SPLP
                                            O  SPLVDD
        7            SPLM
                                                                              SPLGND
                                                                        HPVDD
        2          HPOUTR
                                            O   HPVDD
        1          HPOUTL
                                                                              HPGND
                                                              REGOUT
                                                                                    HPVDD
        4        HPOUTCAP                   O   HPVDD
                                                                                    HPGND
                                                              AGND
                                                               REGOUT
       38             LIN1L
       40             LIN2L
       42             LIN3L
                                             I REGOUT
       39            LIN1R
       41            LIN2R
       43            LIN3R
                                                                AGND
                                                             REGOUT
       35             MINP
                                             I REGOUT
       34             MINM
                                                              AGND
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                  TSZ02201-0V1V0E502570-1-2
                                                       88/92
TSZ22111・15・001                                                                           Jul.1.2014 Rev.001


BU26156RFS                                                                                                            Datasheet
Cautions on use
    1) Absolute Maximum Ratings
        An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc.,
        can break down devices, thus don’t exceed the absolute maximum ratings of supply voltage, temperature. If any special
        mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical safety
        measures including the use of fuses, etc.
    2)  GND voltage
        Make setting of the potential of the GND terminal so that it will be maintained at the minimum in any operating state.
    3)  Short circuit between terminals and erroneous mounting
        In order to mount ICs on a set PCB, pay thorough attention to the direction and offset of the ICs. Erroneous mounting
        can break down the ICs. Furthermore, if a short circuit occurs due to foreign matters entering between terminals or
        between the terminal and the power supply or the GND terminal, the ICs can break down.
    4)  Operation in strong electromagnetic field
        Be noted that using ICs in the strong electromagnetic field can malfunction them.
    5)  Thermal design
        If use speaker amplifier function, please consider power dissipation by an actual using status, and perform the thermal
        design which have a margin enough. If an input signal is made excessive in the state with insufficient heat dissipation,
        desired output power may not only be securable, but the thermal shutdown may operate.
    6)  Thermal shutdown
        This IC has the thermal shutdown circuit. If the thermal shutdown operates, speaker output terminal and Headphone
        Output terminal will stop in the open state(high impedance state).The thermal shutdown is only a function for
        suspending the output operation of IC to the last at the time of the thermal run-away under the abnormal condition in
        which chip temperature(Tjmax) exceeded 170 degrees. It is a circuit to protect IC, and the purpose is not offering
        protection and a guarantee of the set.
    7)  Short protection of output terminals
        This IC has the short protect function for output terminals. If the short protect function operates, output terminal will be
        latched and stop in the open state(high impedance state).After a stop, even if a short state is removed, it does not return
        to normal operation automatically. Please once write speaker amplifier enable register to make it return.
    8)  Operating condition
        Operating voltage and operating temperature are ranges which perform basic function. Electrical characteristics and
        absolute maximum rating are not guaranteed in full voltage range or full temperature range.
    9)  Electrical characteristics specification
        Each audio characteristic specification, such as limit output power, total harmonic distortion, the maximum gain, an ALC
        limit level, and an ALC release level, shows the standard performance of the device, and depends for it on board layout /
        use parts / power supply part greatly.
        Typical specification value is a value when a device and each parts are directly mounted in the board of Rohm's
        standard.
    10) Power supply
        Since the speaker L power supply (SPLVDD) and the speaker R power supply (SPRVDD) are shorted inside IC, please
        use them as a same power supply.
        Moreover, large peak current rushes into a power supply line at the time of ClassD speaker amplifier use.
        The audio characteristic is affected by the value of a power supply decoupling capacitor, and layout.
        The power supply decoupling capacitor should be layouted (1uF or more) with sufficiently low ESR (equivalent series
        resistance) to most close of IC terminal.
        Moreover, in the design of a board pattern, the wiring of a power supply / GND line should become low impedance. In
        that case, even if digital power supply and analog power supply are same potential, please devide the digital power
        pattern and the analog power pattern and reduce a surroundings lump of the digital noise to the analog power supply by
        the common impedance of a wiring pattern.
        Please take the same pattern design into consideration also about a GND line. Moreover, while inserting a capacitor
        between power supply-GND terminals about all the power supply terminals of LSI, and please determine the value of
        capacitor after sufficient confirmation that there is no problem in the characteristics of capacitors to be used (a capacity
        omission happens at low temperature) in the case of electrolytic capacitors use.
    11) External capacitor
        In order to use a ceramic capacitor as the external capacitor, determine the constant with consideration given to a
        degradation in the nominal capacitance due to DC bias and changes in the capacitance due to temperature, etc.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                      TSZ02201-0V1V0E502570-1-2
                                                                89/92
TSZ22111・15・001                                                                                              Jul.1.2014 Rev.001


BU26156RFS                                                                                                          Datasheet
    12) Status of this document
        The Japanese version of this document is formal specification. A customer may use this translation version only for a
        reference to help reading the formal version.
        If there are any differences in translation version of this document formal version takes priority.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                                    TSZ02201-0V1V0E502570-1-2
                                                                90/92
TSZ22111・15・001                                                                                             Jul.1.2014 Rev.001


BU26156RFS                                                                                               Datasheet
Ordering Information
      B      U      2        6       1     5    6    R     F      S           E2
                                                    Package             Packaging and forming specification
                                                    RFS:HTSSOP-A44R     E2: Embossed tape and reel
Physical Dimension Tape and Reel Information
   Package Name                                                  VQFN040V6060
Marking Diagram
          HTSSOP-A44R (TOP VIEW)
                                             Part Number Marking
                                             LOT Number
                                              1PIN MARK
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                         TSZ02201-0V1V0E502570-1-2
                                                            91/92
TSZ22111・15・001                                                                                Jul.1.2014 Rev.001


BU26156RFS                                                                                         Datasheet
Revision History
               Date                     Revision   Page      Item                   Changes
          Jun.24.2014                   Rev.001  -        -       Rev.001. Release.
www.rohm.co.jp
© 2014 ROHM Co., Ltd. All rights reserved.                                      TSZ02201-0V1V0E502570-1-2
                                                       92/92
TSZ22111・15・001                                                                            Jul.1.2014 Rev.001


                                                            Notice
Precaution on using ROHM Products
    1.  Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment,
        OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you
                                                                                                                    (Note 1)
        intend to use our Products in devices requiring extremely high reliability (such as medical equipment                , transport
        equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car
        accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or
        serious damage to property (“Specific Applications”), please consult with the ROHM sales representative in advance.
        Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any
        damages, expenses or losses incurred by you or third parties arising from the use of any ROHM’s Products for Specific
        Applications.
                               (Note1) Medical Equipment Classification of the Specific Applications
                                     JAPAN                USA                EU              CHINA
                                    CLASSⅢ                               CLASSⅡb
                                                       CLASSⅢ                              CLASSⅢ
                                    CLASSⅣ                                CLASSⅢ
    2.  ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor
        products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate
        safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which
        a failure or malfunction of our Products may cause. The following are examples of safety measures:
              [a] Installation of protection circuits or other protective devices to improve system safety
              [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
    3.  Our Products are designed and manufactured for use under standard conditions and not under any special or
        extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way
        responsible or liable for any damages, expenses or losses arising from the use of any ROHM’s Products under any
        special or extraordinary environments or conditions. If you intend to use our Products under any special or
        extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of
        product performance, reliability, etc, prior to use, must be necessary:
              [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
              [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
              [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl2,
                   H2S, NH3, SO2, and NO2
              [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
              [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
              [f] Sealing or coating our Products with resin or other coating materials
              [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of
                 flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning
                 residue after soldering
              [h] Use of the Products in places subject to dew condensation
    4.  The Products are not subject to radiation-proof design.
    5.  Please verify and confirm characteristics of the final or mounted products in using the Products.
    6.  In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied,
        confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power
        exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect
        product performance and reliability.
    7.  De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual
        ambient temperature.
    8.  Confirm that operation temperature is within the specified range described in the product specification.
    9.  ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in
        this document.
Precaution for Mounting / Circuit board design
    1.  When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product
        performance and reliability.
    2.  In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must
        be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products,
        please consult with the ROHM representative in advance.
    For details, please refer to ROHM Mounting specification
Notice-GE                                                                                                                      Rev.003
© 2013 ROHM Co., Ltd. All rights reserved.


Precautions Regarding Application Examples and External Circuits
    1.   If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the
         characteristics of the Products and external components, including transient characteristics, as well as static
         characteristics.
    2.   You agree that application notes, reference designs, and associated data and information contained in this document
         are presented only as guidance for Products use. Therefore, in case you use such information, you are solely
         responsible for it and you must exercise your own independent verification and judgment in the use of such information
         contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses
         incurred by you or third parties arising from the use of such information.
Precaution for Electrostatic
    This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper
    caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be
    applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron,
    isolation from charged objects, setting of Ionizer, friction prevention and temperature / humidity control).
Precaution for Storage / Transportation
    1.   Product performance and soldered connections may deteriorate if the Products are stored in the places where:
               [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
               [b] the temperature or humidity exceeds those recommended by ROHM
               [c] the Products are exposed to direct sunshine or condensation
               [d] the Products are exposed to high Electrostatic
    2.   Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
         may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
         exceeding the recommended storage time period.
    3.   Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads
         may occur due to excessive stress applied when dropping of a carton.
    4.   Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of
         which storage time is exceeding the recommended storage time period.
Precaution for Product Label
    QR code printed on ROHM Products label is for ROHM’s internal use only.
Precaution for Disposition
    When disposing Products please dispose them properly using an authorized industry waste company.
Precaution for Foreign Exchange and Foreign Trade act
    Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act,
    please consult with ROHM representative in case of export.
Precaution Regarding Intellectual Property Rights
    1.   All information and data including but not limited to application example contained in this document is for reference
         only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any
         other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable
         for infringement of any intellectual property rights or other damages arising from use of such information or data.:
    2.   No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any
         third parties with respect to the information contained in this document.
Other Precaution
    1.   This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
    2.   The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written
         consent of ROHM.
    3.   In no event shall you use in any way whatsoever the Products and the related technical information contained in the
         Products or this document for any military purposes, including but not limited to, the development of mass-destruction
         weapons.
    4.   The proper names of companies or products described in this document are trademarks or registered trademarks of
         ROHM, its affiliated companies or third parties.
Notice-GE                                                                                                                 Rev.003
© 2013 ROHM Co., Ltd. All rights reserved.


                                                                                                                    Datasheet
General Precaution
    1. Before you use our Pro ducts, you are requested to care fully read this document and fully understand its contents.
        ROHM shall n ot be in an y way responsible or liabl e for fa ilure, malfunction or acci dent arising from the use of a ny
        ROHM’s Products against warning, caution or note contained in this document.
    2. All information contained in this docume nt is current as of the issuing date and subj ect to change without any prior
        notice. Before purchasing or using ROHM’s Products, please confirm the la test information with a ROHM sale s
        representative.
    3.  The information contained in this doc ument is provi ded on an “as is” basis and ROHM does not warrant that all
        information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or
        liable for an y damages, expenses or losses incurred b y you or third parties resulting from inaccur acy or errors of or
        concerning such information.
Notice – WE                                                                                                             Rev.001
© 2014 ROHM Co., Ltd. All rights reserved.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
ROHM Semiconductor:
 BU26156RFS-E2
