// Seed: 1855510120
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  initial id_5 = 1;
  wire  id_6;
  uwire id_7 = 1 & id_3;
  wire  id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1[1] = 1;
  wire id_4, id_5, id_6;
  module_0(
      id_3, id_6, id_4, id_2, id_6
  );
endmodule
