****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : fpu
Version: E-2010.12-ICC-SP5
Date   : Tue Jun  3 19:43:16 2014
****************************************

  Clock: gclk
  Clock Pin                              Latency             Skew
----------------------------------------------------------------------------
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CLK
                                         0.49                          wrp-+
  fpu_add/fpu_add_frac_dp/clk_gate_i_a3stg_ld0_frac/q_reg/latch/CLK
                                         0.20                0.29      wrpi-
----------------------------------------------------------------------------
