Classic Timing Analyzer report for vhdlb
Thu Nov 04 08:31:05 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.122 ns                                       ; s1    ; qs[5] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.824 ns                                       ; qs[4] ; q[4]  ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.095 ns                                      ; p[6]  ; qs[6] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[6] ; qs[7] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[6] ; qs[7] ; clk        ; clk      ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[0] ; qs[1] ; clk        ; clk      ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[5] ; qs[4] ; clk        ; clk      ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[1] ; qs[0] ; clk        ; clk      ; None                        ; None                      ; 1.211 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[7] ; qs[0] ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[2] ; qs[3] ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[4] ; qs[5] ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[1] ; qs[2] ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[5] ; qs[6] ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[3] ; qs[2] ; clk        ; clk      ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[2] ; qs[1] ; clk        ; clk      ; None                        ; None                      ; 0.934 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[7] ; qs[6] ; clk        ; clk      ; None                        ; None                      ; 0.933 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[4] ; qs[3] ; clk        ; clk      ; None                        ; None                      ; 0.931 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[0] ; qs[7] ; clk        ; clk      ; None                        ; None                      ; 0.929 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[6] ; qs[5] ; clk        ; clk      ; None                        ; None                      ; 0.929 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; qs[3] ; qs[4] ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 6.122 ns   ; s1   ; qs[0] ; clk      ;
; N/A   ; None         ; 6.122 ns   ; s1   ; qs[1] ; clk      ;
; N/A   ; None         ; 6.122 ns   ; s1   ; qs[7] ; clk      ;
; N/A   ; None         ; 6.122 ns   ; s1   ; qs[2] ; clk      ;
; N/A   ; None         ; 6.122 ns   ; s1   ; qs[3] ; clk      ;
; N/A   ; None         ; 6.122 ns   ; s1   ; qs[6] ; clk      ;
; N/A   ; None         ; 6.122 ns   ; s1   ; qs[4] ; clk      ;
; N/A   ; None         ; 6.122 ns   ; s1   ; qs[5] ; clk      ;
; N/A   ; None         ; 5.661 ns   ; s0   ; qs[0] ; clk      ;
; N/A   ; None         ; 5.661 ns   ; s0   ; qs[1] ; clk      ;
; N/A   ; None         ; 5.661 ns   ; s0   ; qs[7] ; clk      ;
; N/A   ; None         ; 5.661 ns   ; s0   ; qs[2] ; clk      ;
; N/A   ; None         ; 5.661 ns   ; s0   ; qs[3] ; clk      ;
; N/A   ; None         ; 5.661 ns   ; s0   ; qs[6] ; clk      ;
; N/A   ; None         ; 5.661 ns   ; s0   ; qs[4] ; clk      ;
; N/A   ; None         ; 5.661 ns   ; s0   ; qs[5] ; clk      ;
; N/A   ; None         ; 4.906 ns   ; p[4] ; qs[4] ; clk      ;
; N/A   ; None         ; 4.898 ns   ; p[1] ; qs[1] ; clk      ;
; N/A   ; None         ; 4.504 ns   ; p[3] ; qs[3] ; clk      ;
; N/A   ; None         ; 4.491 ns   ; p[2] ; qs[2] ; clk      ;
; N/A   ; None         ; 4.086 ns   ; p[0] ; qs[0] ; clk      ;
; N/A   ; None         ; 0.780 ns   ; p[7] ; qs[7] ; clk      ;
; N/A   ; None         ; 0.418 ns   ; p[5] ; qs[5] ; clk      ;
; N/A   ; None         ; 0.361 ns   ; p[6] ; qs[6] ; clk      ;
+-------+--------------+------------+------+-------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+-------+------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To   ; From Clock ;
+-------+--------------+------------+-------+------+------------+
; N/A   ; None         ; 9.824 ns   ; qs[4] ; q[4] ; clk        ;
; N/A   ; None         ; 8.649 ns   ; qs[5] ; q[5] ; clk        ;
; N/A   ; None         ; 8.563 ns   ; qs[3] ; q[3] ; clk        ;
; N/A   ; None         ; 8.500 ns   ; qs[0] ; q[0] ; clk        ;
; N/A   ; None         ; 8.198 ns   ; qs[2] ; q[2] ; clk        ;
; N/A   ; None         ; 8.067 ns   ; qs[6] ; q[6] ; clk        ;
; N/A   ; None         ; 7.715 ns   ; qs[7] ; q[7] ; clk        ;
; N/A   ; None         ; 7.267 ns   ; qs[1] ; q[1] ; clk        ;
+-------+--------------+------------+-------+------+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -0.095 ns ; p[6] ; qs[6] ; clk      ;
; N/A           ; None        ; -0.152 ns ; p[5] ; qs[5] ; clk      ;
; N/A           ; None        ; -0.514 ns ; p[7] ; qs[7] ; clk      ;
; N/A           ; None        ; -3.820 ns ; p[0] ; qs[0] ; clk      ;
; N/A           ; None        ; -4.225 ns ; p[2] ; qs[2] ; clk      ;
; N/A           ; None        ; -4.238 ns ; p[3] ; qs[3] ; clk      ;
; N/A           ; None        ; -4.315 ns ; s0   ; qs[7] ; clk      ;
; N/A           ; None        ; -4.317 ns ; s0   ; qs[1] ; clk      ;
; N/A           ; None        ; -4.632 ns ; p[1] ; qs[1] ; clk      ;
; N/A           ; None        ; -4.640 ns ; p[4] ; qs[4] ; clk      ;
; N/A           ; None        ; -4.744 ns ; s0   ; qs[2] ; clk      ;
; N/A           ; None        ; -4.744 ns ; s0   ; qs[5] ; clk      ;
; N/A           ; None        ; -4.756 ns ; s0   ; qs[3] ; clk      ;
; N/A           ; None        ; -4.757 ns ; s0   ; qs[6] ; clk      ;
; N/A           ; None        ; -4.759 ns ; s0   ; qs[0] ; clk      ;
; N/A           ; None        ; -4.763 ns ; s1   ; qs[0] ; clk      ;
; N/A           ; None        ; -4.763 ns ; s1   ; qs[1] ; clk      ;
; N/A           ; None        ; -4.763 ns ; s1   ; qs[7] ; clk      ;
; N/A           ; None        ; -4.763 ns ; s1   ; qs[2] ; clk      ;
; N/A           ; None        ; -4.763 ns ; s1   ; qs[3] ; clk      ;
; N/A           ; None        ; -4.763 ns ; s1   ; qs[6] ; clk      ;
; N/A           ; None        ; -4.763 ns ; s1   ; qs[4] ; clk      ;
; N/A           ; None        ; -4.763 ns ; s1   ; qs[5] ; clk      ;
; N/A           ; None        ; -4.785 ns ; s0   ; qs[4] ; clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 04 08:31:05 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vhdlb -c vhdlb --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "qs[6]" and destination register "qs[7]"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.249 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N21; Fanout = 3; REG Node = 'qs[6]'
            Info: 2: + IC(0.490 ns) + CELL(0.651 ns) = 1.141 ns; Loc. = LCCOMB_X26_Y2_N14; Fanout = 1; COMB Node = 'qs[7]~31'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.249 ns; Loc. = LCFF_X26_Y2_N15; Fanout = 3; REG Node = 'qs[7]'
            Info: Total cell delay = 0.759 ns ( 60.77 % )
            Info: Total interconnect delay = 0.490 ns ( 39.23 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.758 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X26_Y2_N15; Fanout = 3; REG Node = 'qs[7]'
                Info: Total cell delay = 1.766 ns ( 64.03 % )
                Info: Total interconnect delay = 0.992 ns ( 35.97 % )
            Info: - Longest clock path from clock "clk" to source register is 2.758 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X26_Y2_N21; Fanout = 3; REG Node = 'qs[6]'
                Info: Total cell delay = 1.766 ns ( 64.03 % )
                Info: Total interconnect delay = 0.992 ns ( 35.97 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "qs[0]" (data pin = "s1", clock pin = "clk") is 6.122 ns
    Info: + Longest pin to register delay is 8.920 ns
        Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 9; PIN Node = 's1'
        Info: 2: + IC(6.116 ns) + CELL(0.651 ns) = 7.732 ns; Loc. = LCCOMB_X26_Y2_N24; Fanout = 8; COMB Node = 'qs[0]~32'
        Info: 3: + IC(0.333 ns) + CELL(0.855 ns) = 8.920 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 3; REG Node = 'qs[0]'
        Info: Total cell delay = 2.471 ns ( 27.70 % )
        Info: Total interconnect delay = 6.449 ns ( 72.30 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.758 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 3; REG Node = 'qs[0]'
        Info: Total cell delay = 1.766 ns ( 64.03 % )
        Info: Total interconnect delay = 0.992 ns ( 35.97 % )
Info: tco from clock "clk" to destination pin "q[4]" through register "qs[4]" is 9.824 ns
    Info: + Longest clock path from clock "clk" to source register is 2.758 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X26_Y2_N9; Fanout = 3; REG Node = 'qs[4]'
        Info: Total cell delay = 1.766 ns ( 64.03 % )
        Info: Total interconnect delay = 0.992 ns ( 35.97 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N9; Fanout = 3; REG Node = 'qs[4]'
        Info: 2: + IC(3.696 ns) + CELL(3.066 ns) = 6.762 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'q[4]'
        Info: Total cell delay = 3.066 ns ( 45.34 % )
        Info: Total interconnect delay = 3.696 ns ( 54.66 % )
Info: th for register "qs[6]" (data pin = "p[6]", clock pin = "clk") is -0.095 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.758 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X26_Y2_N21; Fanout = 3; REG Node = 'qs[6]'
        Info: Total cell delay = 1.766 ns ( 64.03 % )
        Info: Total interconnect delay = 0.992 ns ( 35.97 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.159 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'p[6]'
        Info: 2: + IC(1.735 ns) + CELL(0.206 ns) = 3.051 ns; Loc. = LCCOMB_X26_Y2_N20; Fanout = 1; COMB Node = 'qs[6]~30'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.159 ns; Loc. = LCFF_X26_Y2_N21; Fanout = 3; REG Node = 'qs[6]'
        Info: Total cell delay = 1.424 ns ( 45.08 % )
        Info: Total interconnect delay = 1.735 ns ( 54.92 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Thu Nov 04 08:31:05 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


