OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/nguyen2604/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/Random_forest_top_ver2/runs/RUN_2025.05.08_06.07.33/tmp/routing/26-fill.odb'…
Reading design constraints file at '/openlane/designs/Random_forest_top_ver2/src/Random_forest_top_ver2.sdc'…
[WARNING STA-0361] net '*rom_*' not found.
[WARNING STA-0472] no valid objects specified for -through
[WARNING STA-0361] net '*rom_*' not found.
[WARNING STA-0472] no valid objects specified for -through
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   Random_forest_top_ver2
Die area:                 ( 0 0 ) ( 317195 327915 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     14246
Number of terminals:      205
Number of snets:          2
Number of nets:           4204

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 267.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 163219.
[INFO DRT-0033] mcon shape region query size = 43440.
[INFO DRT-0033] met1 shape region query size = 39049.
[INFO DRT-0033] via shape region query size = 10674.
[INFO DRT-0033] met2 shape region query size = 3688.
[INFO DRT-0033] via2 shape region query size = 8302.
[INFO DRT-0033] met3 shape region query size = 3631.
[INFO DRT-0033] via3 shape region query size = 8302.
[INFO DRT-0033] met4 shape region query size = 1438.
[INFO DRT-0033] via4 shape region query size = 210.
[INFO DRT-0033] met5 shape region query size = 250.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 930 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 249 unique inst patterns.
[INFO DRT-0084]   Complete 3803 groups.
#scanned instances     = 14246
#unique  instances     = 267
#stdCellGenAp          = 6957
#stdCellValidPlanarAp  = 56
#stdCellValidViaAp     = 5435
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11950
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:12, memory = 168.99 (MB), peak = 168.99 (MB)

Number of guides:     25196

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 45 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 47 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 9344.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6511.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3188.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 147.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 81.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 12613 vertical wires in 1 frboxes and 6658 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1042 vertical wires in 1 frboxes and 1705 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 222.14 (MB), peak = 222.14 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 224.72 (MB), peak = 224.72 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 304.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 333.50 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:04, memory = 372.35 (MB).
    Completing 40% with 182 violations.
    elapsed time = 00:00:06, memory = 388.48 (MB).
    Completing 50% with 182 violations.
    elapsed time = 00:00:08, memory = 414.91 (MB).
    Completing 60% with 415 violations.
    elapsed time = 00:00:10, memory = 429.98 (MB).
    Completing 70% with 415 violations.
    elapsed time = 00:00:12, memory = 415.31 (MB).
    Completing 80% with 415 violations.
    elapsed time = 00:00:13, memory = 430.84 (MB).
    Completing 90% with 576 violations.
    elapsed time = 00:00:16, memory = 447.23 (MB).
    Completing 100% with 767 violations.
    elapsed time = 00:00:18, memory = 436.23 (MB).
[INFO DRT-0199]   Number of violations = 1735.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      2      0      0      0      0      0
Metal Spacing       27      0    213      0     76      9      0
Min Hole             0      0     18      0      0      0      0
NS Metal             0      0      1      0      0      0      0
Recheck              0      0    643      0    279     33     13
Short                0      0    343      3     73      0      2
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:19, memory = 721.78 (MB), peak = 721.78 (MB)
Total wire length = 80225 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 41768 um.
Total wire length on LAYER met2 = 35032 um.
Total wire length on LAYER met3 = 2066 um.
Total wire length on LAYER met4 = 1356 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 24481.
Up-via summary (total 24481):

------------------------
 FR_MASTERSLICE        0
            li1    12576
           met1    11617
           met2      182
           met3      106
           met4        0
------------------------
                   24481


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1735 violations.
    elapsed time = 00:00:00, memory = 721.78 (MB).
    Completing 20% with 1735 violations.
    elapsed time = 00:00:01, memory = 721.78 (MB).
    Completing 30% with 1735 violations.
    elapsed time = 00:00:03, memory = 727.89 (MB).
    Completing 40% with 1360 violations.
    elapsed time = 00:00:04, memory = 743.21 (MB).
    Completing 50% with 1360 violations.
    elapsed time = 00:00:05, memory = 727.89 (MB).
    Completing 60% with 953 violations.
    elapsed time = 00:00:07, memory = 727.89 (MB).
    Completing 70% with 953 violations.
    elapsed time = 00:00:11, memory = 727.89 (MB).
    Completing 80% with 953 violations.
    elapsed time = 00:00:12, memory = 727.89 (MB).
    Completing 90% with 577 violations.
    elapsed time = 00:00:14, memory = 729.75 (MB).
    Completing 100% with 206 violations.
    elapsed time = 00:00:16, memory = 731.75 (MB).
[INFO DRT-0199]   Number of violations = 208.
Viol/Layer        met1   met2
Metal Spacing       55     19
Min Hole            15      0
Recheck              2      0
Short              109      8
[INFO DRT-0267] cpu time = 00:00:53, elapsed time = 00:00:16, memory = 731.75 (MB), peak = 743.21 (MB)
Total wire length = 79349 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 41516 um.
Total wire length on LAYER met2 = 34469 um.
Total wire length on LAYER met3 = 2053 um.
Total wire length on LAYER met4 = 1309 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 24385.
Up-via summary (total 24385):

------------------------
 FR_MASTERSLICE        0
            li1    12572
           met1    11528
           met2      184
           met3      101
           met4        0
------------------------
                   24385


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 208 violations.
    elapsed time = 00:00:00, memory = 731.75 (MB).
    Completing 20% with 208 violations.
    elapsed time = 00:00:01, memory = 731.75 (MB).
    Completing 30% with 217 violations.
    elapsed time = 00:00:02, memory = 734.26 (MB).
    Completing 40% with 217 violations.
    elapsed time = 00:00:03, memory = 734.26 (MB).
    Completing 50% with 217 violations.
    elapsed time = 00:00:05, memory = 734.26 (MB).
    Completing 60% with 207 violations.
    elapsed time = 00:00:05, memory = 734.26 (MB).
    Completing 70% with 207 violations.
    elapsed time = 00:00:06, memory = 734.26 (MB).
    Completing 80% with 216 violations.
    elapsed time = 00:00:08, memory = 734.26 (MB).
    Completing 90% with 216 violations.
    elapsed time = 00:00:09, memory = 734.26 (MB).
    Completing 100% with 176 violations.
    elapsed time = 00:00:11, memory = 734.26 (MB).
[INFO DRT-0199]   Number of violations = 182.
Viol/Layer        met1   met2
Metal Spacing       37     19
Min Hole             2      0
Recheck              6      0
Short              115      3
[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:11, memory = 737.34 (MB), peak = 743.21 (MB)
Total wire length = 79004 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 41321 um.
Total wire length on LAYER met2 = 34357 um.
Total wire length on LAYER met3 = 2056 um.
Total wire length on LAYER met4 = 1269 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 24342.
Up-via summary (total 24342):

------------------------
 FR_MASTERSLICE        0
            li1    12572
           met1    11487
           met2      186
           met3       97
           met4        0
------------------------
                   24342


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 182 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 20% with 182 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 30% with 182 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 40% with 141 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 50% with 141 violations.
    elapsed time = 00:00:01, memory = 737.34 (MB).
    Completing 60% with 91 violations.
    elapsed time = 00:00:02, memory = 737.34 (MB).
    Completing 70% with 91 violations.
    elapsed time = 00:00:03, memory = 737.34 (MB).
    Completing 80% with 91 violations.
    elapsed time = 00:00:04, memory = 737.34 (MB).
    Completing 90% with 45 violations.
    elapsed time = 00:00:05, memory = 737.34 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:05, memory = 737.34 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met2
Metal Spacing        2      1
Short                3      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:05, memory = 737.34 (MB), peak = 743.21 (MB)
Total wire length = 78980 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 40937 um.
Total wire length on LAYER met2 = 34376 um.
Total wire length on LAYER met3 = 2342 um.
Total wire length on LAYER met4 = 1323 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 24445.
Up-via summary (total 24445):

------------------------
 FR_MASTERSLICE        0
            li1    12572
           met1    11539
           met2      233
           met3      101
           met4        0
------------------------
                   24445


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 737.34 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 737.34 (MB), peak = 743.21 (MB)
Total wire length = 78975 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 40939 um.
Total wire length on LAYER met2 = 34374 um.
Total wire length on LAYER met3 = 2338 um.
Total wire length on LAYER met4 = 1323 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 24437.
Up-via summary (total 24437):

------------------------
 FR_MASTERSLICE        0
            li1    12572
           met1    11533
           met2      231
           met3      101
           met4        0
------------------------
                   24437


[INFO DRT-0198] Complete detail routing.
Total wire length = 78975 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 40939 um.
Total wire length on LAYER met2 = 34374 um.
Total wire length on LAYER met3 = 2338 um.
Total wire length on LAYER met4 = 1323 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 24437.
Up-via summary (total 24437):

------------------------
 FR_MASTERSLICE        0
            li1    12572
           met1    11533
           met2      231
           met3      101
           met4        0
------------------------
                   24437


[INFO DRT-0267] cpu time = 00:03:02, elapsed time = 00:00:54, memory = 737.34 (MB), peak = 743.21 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/Random_forest_top_ver2/runs/RUN_2025.05.08_06.07.33/results/routing/Random_forest_top_ver2.odb'…
Writing netlist to '/openlane/designs/Random_forest_top_ver2/runs/RUN_2025.05.08_06.07.33/results/routing/Random_forest_top_ver2.nl.v'…
Writing powered netlist to '/openlane/designs/Random_forest_top_ver2/runs/RUN_2025.05.08_06.07.33/results/routing/Random_forest_top_ver2.pnl.v'…
Writing layout to '/openlane/designs/Random_forest_top_ver2/runs/RUN_2025.05.08_06.07.33/results/routing/Random_forest_top_ver2.def'…
