Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: IFetch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IFetch.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IFetch"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : IFetch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "pc.v" in library work
Compiling verilog file "mux_pc.v" in library work
Module <pc> compiled
Compiling verilog file "inst_mem.v" in library work
Module <mux_pc> compiled
Compiling verilog file "adder.v" in library work
Module <inst_mem> compiled
Compiling verilog file "IFetch.v" in library work
Module <adder> compiled
Module <IFetch> compiled
No errors in compilation
Analysis of file <"IFetch.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <IFetch> in library <work> with parameters.
	ADDR_BITS = "00000000000000000000000000100000"
	DATA_WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <adder> in library <work> with parameters.
	BUS_WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <inst_mem> in library <work> with parameters.
	RAM_ADDR_BITS = "00000000000000000000000000001010"
	RAM_WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <mux_pc> in library <work> with parameters.
	BUS_WIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for module <pc> in library <work> with parameters.
	BUS_WIDTH = "00000000000000000000000000100000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IFetch>.
	ADDR_BITS = 32'sb00000000000000000000000000100000
	DATA_WIDTH = 32'sb00000000000000000000000000100000
Module <IFetch> is correct for synthesis.
 
Analyzing module <adder> in library <work>.
	BUS_WIDTH = 32'sb00000000000000000000000000100000
Module <adder> is correct for synthesis.
 
Analyzing module <inst_mem> in library <work>.
	RAM_ADDR_BITS = 32'sb00000000000000000000000000001010
	RAM_WIDTH = 32'sb00000000000000000000000000100000
Module <inst_mem> is correct for synthesis.
 
Analyzing module <mux_pc> in library <work>.
	BUS_WIDTH = 32'sb00000000000000000000000000100000
Module <mux_pc> is correct for synthesis.
 
Analyzing module <pc> in library <work>.
	BUS_WIDTH = 32'sb00000000000000000000000000100000
Module <pc> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <adder>.
    Related source file is "adder.v".
    Found 32-bit adder for signal <adder_out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.


Synthesizing Unit <inst_mem>.
    Related source file is "inst_mem.v".
    Found 1024x32-bit single-port RAM <Mram_ram_vec> for signal <ram_vec>.
    Found 32-bit register for signal <out_data>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <inst_mem> synthesized.


Synthesizing Unit <mux_pc>.
    Related source file is "mux_pc.v".
Unit <mux_pc> synthesized.


Synthesizing Unit <pc>.
    Related source file is "pc.v".
    Found 32-bit register for signal <pc_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pc> synthesized.


Synthesizing Unit <IFetch>.
    Related source file is "IFetch.v".
Unit <IFetch> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x32-bit single-port RAM                           : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 2
 32-bit register                                       : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <inst_mem>.
INFO:Xst:3038 - The RAM <Mram_ram_vec> appears to be read-only. If that was not your intent please check the write enable description.
INFO:Xst:3226 - The RAM <Mram_ram_vec> will be implemented as a BLOCK RAM, absorbing the following register(s): <out_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr_data>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out_data>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <inst_mem> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x32-bit single-port block RAM                     : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IFetch> ...

Optimizing unit <pc> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IFetch, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : IFetch.ngr
Top Level Output File Name         : IFetch
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 100

Cell Usage :
# BELS                             : 129
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 30
#      LUT3                        : 32
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 32
#      FDCE                        : 32
# RAMS                             : 2
#      RAMB16_S18                  : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 99
#      IBUF                        : 35
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       34  out of    960     3%  
 Number of Slice Flip Flops:             32  out of   1920     1%  
 Number of 4 input LUTs:                 64  out of   1920     3%  
 Number of IOs:                         100
 Number of bonded IOBs:                 100  out of     83   120% (*) 
 Number of BRAMs:                         2  out of      4    50%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
pc_reset                           | IBUF                   | 32    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.616ns (Maximum Frequency: 178.069MHz)
   Minimum input arrival time before clock: 3.211ns
   Maximum output required time after clock: 7.875ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.616ns (frequency: 178.069MHz)
  Total number of paths / destination ports: 548 / 52
-------------------------------------------------------------------------
Delay:               5.616ns (Levels of Logic = 33)
  Source:            pc_unit/pc_out_1 (FF)
  Destination:       pc_unit/pc_out_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pc_unit/pc_out_1 to pc_unit/pc_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.514   0.603  pc_unit/pc_out_1 (pc_unit/pc_out_1)
     LUT1:I0->O            1   0.612   0.000  adder_unit/Madd_adder_out_cy<1>_rt (adder_unit/Madd_adder_out_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  adder_unit/Madd_adder_out_cy<1> (adder_unit/Madd_adder_out_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<2> (adder_unit/Madd_adder_out_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<3> (adder_unit/Madd_adder_out_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<4> (adder_unit/Madd_adder_out_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<5> (adder_unit/Madd_adder_out_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<6> (adder_unit/Madd_adder_out_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<7> (adder_unit/Madd_adder_out_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<8> (adder_unit/Madd_adder_out_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<9> (adder_unit/Madd_adder_out_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<10> (adder_unit/Madd_adder_out_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<11> (adder_unit/Madd_adder_out_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<12> (adder_unit/Madd_adder_out_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<13> (adder_unit/Madd_adder_out_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<14> (adder_unit/Madd_adder_out_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<15> (adder_unit/Madd_adder_out_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<16> (adder_unit/Madd_adder_out_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<17> (adder_unit/Madd_adder_out_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<18> (adder_unit/Madd_adder_out_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<19> (adder_unit/Madd_adder_out_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<20> (adder_unit/Madd_adder_out_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<21> (adder_unit/Madd_adder_out_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<22> (adder_unit/Madd_adder_out_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<23> (adder_unit/Madd_adder_out_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<24> (adder_unit/Madd_adder_out_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<25> (adder_unit/Madd_adder_out_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<26> (adder_unit/Madd_adder_out_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<27> (adder_unit/Madd_adder_out_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<28> (adder_unit/Madd_adder_out_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  adder_unit/Madd_adder_out_cy<29> (adder_unit/Madd_adder_out_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  adder_unit/Madd_adder_out_cy<30> (adder_unit/Madd_adder_out_cy<30>)
     XORCY:CI->O           2   0.699   0.410  adder_unit/Madd_adder_out_xor<31> (next_pc_out_31_OBUF)
     LUT3:I2->O            1   0.612   0.000  mux_pc_unit/mux_out<31>1 (pc_in<31>)
     FDCE:D                    0.268          pc_unit/pc_out_31
    ----------------------------------------
    Total                      5.616ns (4.603ns logic, 1.013ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 96 / 64
-------------------------------------------------------------------------
Offset:              3.211ns (Levels of Logic = 2)
  Source:            mux_select (PAD)
  Destination:       pc_unit/pc_out_8 (FF)
  Destination Clock: clk rising

  Data Path: mux_select to pc_unit/pc_out_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.106   1.225  mux_select_IBUF (mux_select_IBUF)
     LUT3:I0->O            1   0.612   0.000  mux_pc_unit/mux_out<0>1 (pc_in<0>)
     FDCE:D                    0.268          pc_unit/pc_out_0
    ----------------------------------------
    Total                      3.211ns (1.986ns logic, 1.225ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 560 / 64
-------------------------------------------------------------------------
Offset:              7.875ns (Levels of Logic = 33)
  Source:            pc_unit/pc_out_1 (FF)
  Destination:       next_pc_out<31> (PAD)
  Source Clock:      clk rising

  Data Path: pc_unit/pc_out_1 to next_pc_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.514   0.603  pc_unit/pc_out_1 (pc_unit/pc_out_1)
     LUT1:I0->O            1   0.612   0.000  adder_unit/Madd_adder_out_cy<1>_rt (adder_unit/Madd_adder_out_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  adder_unit/Madd_adder_out_cy<1> (adder_unit/Madd_adder_out_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<2> (adder_unit/Madd_adder_out_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<3> (adder_unit/Madd_adder_out_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<4> (adder_unit/Madd_adder_out_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<5> (adder_unit/Madd_adder_out_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<6> (adder_unit/Madd_adder_out_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<7> (adder_unit/Madd_adder_out_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<8> (adder_unit/Madd_adder_out_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<9> (adder_unit/Madd_adder_out_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<10> (adder_unit/Madd_adder_out_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<11> (adder_unit/Madd_adder_out_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<12> (adder_unit/Madd_adder_out_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<13> (adder_unit/Madd_adder_out_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<14> (adder_unit/Madd_adder_out_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<15> (adder_unit/Madd_adder_out_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<16> (adder_unit/Madd_adder_out_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<17> (adder_unit/Madd_adder_out_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<18> (adder_unit/Madd_adder_out_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<19> (adder_unit/Madd_adder_out_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<20> (adder_unit/Madd_adder_out_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<21> (adder_unit/Madd_adder_out_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<22> (adder_unit/Madd_adder_out_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<23> (adder_unit/Madd_adder_out_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<24> (adder_unit/Madd_adder_out_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<25> (adder_unit/Madd_adder_out_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<26> (adder_unit/Madd_adder_out_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<27> (adder_unit/Madd_adder_out_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<28> (adder_unit/Madd_adder_out_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  adder_unit/Madd_adder_out_cy<29> (adder_unit/Madd_adder_out_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  adder_unit/Madd_adder_out_cy<30> (adder_unit/Madd_adder_out_cy<30>)
     XORCY:CI->O           2   0.699   0.380  adder_unit/Madd_adder_out_xor<31> (next_pc_out_31_OBUF)
     OBUF:I->O                 3.169          next_pc_out_31_OBUF (next_pc_out<31>)
    ----------------------------------------
    Total                      7.875ns (6.892ns logic, 0.983ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.36 secs
 
--> 

Total memory usage is 4534860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

