$date
	Wed Feb 21 22:20:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 64 ! PC_u [63:0] $end
$var reg 1 " Cnd $end
$var reg 1 # clk $end
$var reg 4 $ icode [3:0] $end
$var reg 64 % valC [63:0] $end
$var reg 64 & valM [63:0] $end
$var reg 64 ' valP [63:0] $end
$scope module call $end
$var wire 1 " Cnd $end
$var wire 1 # clk $end
$var wire 4 ( icode [3:0] $end
$var wire 64 ) valC [63:0] $end
$var wire 64 * valM [63:0] $end
$var wire 64 + valP [63:0] $end
$var reg 64 , PC_u [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
1#
x"
b0 !
$end
#5
b100 !
b100 ,
b0 &
b0 *
b1000 %
b1000 )
b100 '
b100 +
0"
b111 $
b111 (
0#
#10
b0 !
b0 ,
1#
#15
b1000 !
b1000 ,
0#
1"
#20
b0 !
b0 ,
1#
#25
b10 !
b10 ,
0#
b11 &
b11 *
b10 %
b10 )
b1 '
b1 +
0"
b1000 $
b1000 (
#30
b0 !
b0 ,
1#
#35
b1001 !
b1001 ,
0#
b1001 &
b1001 *
b110 %
b110 )
b11 '
b11 +
1"
b1001 $
b1001 (
#40
b0 !
b0 ,
1#
#45
b1010 !
b1010 ,
0#
b11110 &
b11110 *
b10100 %
b10100 )
b1010 '
b1010 +
0"
b11 $
b11 (
#50
b0 !
b0 ,
1#
#55
b101 !
b101 ,
0#
b1111 &
b1111 *
b1010 %
b1010 )
b101 '
b101 +
b101 $
b101 (
#60
b0 !
b0 ,
1#
