
f3rc_r1_ashimawari.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081e0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  080083c0  080083c0  000093c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008748  08008748  0000a114  2**0
                  CONTENTS
  4 .ARM          00000008  08008748  08008748  00009748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008750  08008750  0000a114  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008750  08008750  00009750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008754  08008754  00009754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000114  20000000  08008758  0000a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  20000114  0800886c  0000a114  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f8  0800886c  0000a4f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a114  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015ac3  00000000  00000000  0000a144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ab  00000000  00000000  0001fc07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d8  00000000  00000000  000223b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eb0  00000000  00000000  00023690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027c78  00000000  00000000  00024540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015171  00000000  00000000  0004c1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001033e7  00000000  00000000  00061329  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164710  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d6c  00000000  00000000  00164754  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0016a4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000114 	.word	0x20000114
 80001fc:	00000000 	.word	0x00000000
 8000200:	080083a8 	.word	0x080083a8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000118 	.word	0x20000118
 800021c:	080083a8 	.word	0x080083a8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_uldivmod>:
 8000c5c:	b953      	cbnz	r3, 8000c74 <__aeabi_uldivmod+0x18>
 8000c5e:	b94a      	cbnz	r2, 8000c74 <__aeabi_uldivmod+0x18>
 8000c60:	2900      	cmp	r1, #0
 8000c62:	bf08      	it	eq
 8000c64:	2800      	cmpeq	r0, #0
 8000c66:	bf1c      	itt	ne
 8000c68:	f04f 31ff 	movne.w	r1, #4294967295
 8000c6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c70:	f000 b96a 	b.w	8000f48 <__aeabi_idiv0>
 8000c74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c7c:	f000 f806 	bl	8000c8c <__udivmoddi4>
 8000c80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c88:	b004      	add	sp, #16
 8000c8a:	4770      	bx	lr

08000c8c <__udivmoddi4>:
 8000c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c90:	9d08      	ldr	r5, [sp, #32]
 8000c92:	460c      	mov	r4, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14e      	bne.n	8000d36 <__udivmoddi4+0xaa>
 8000c98:	4694      	mov	ip, r2
 8000c9a:	458c      	cmp	ip, r1
 8000c9c:	4686      	mov	lr, r0
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	d962      	bls.n	8000d6a <__udivmoddi4+0xde>
 8000ca4:	b14a      	cbz	r2, 8000cba <__udivmoddi4+0x2e>
 8000ca6:	f1c2 0320 	rsb	r3, r2, #32
 8000caa:	4091      	lsls	r1, r2
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb4:	4319      	orrs	r1, r3
 8000cb6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cbe:	fa1f f68c 	uxth.w	r6, ip
 8000cc2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cc6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cca:	fb07 1114 	mls	r1, r7, r4, r1
 8000cce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd2:	fb04 f106 	mul.w	r1, r4, r6
 8000cd6:	4299      	cmp	r1, r3
 8000cd8:	d90a      	bls.n	8000cf0 <__udivmoddi4+0x64>
 8000cda:	eb1c 0303 	adds.w	r3, ip, r3
 8000cde:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ce2:	f080 8112 	bcs.w	8000f0a <__udivmoddi4+0x27e>
 8000ce6:	4299      	cmp	r1, r3
 8000ce8:	f240 810f 	bls.w	8000f0a <__udivmoddi4+0x27e>
 8000cec:	3c02      	subs	r4, #2
 8000cee:	4463      	add	r3, ip
 8000cf0:	1a59      	subs	r1, r3, r1
 8000cf2:	fa1f f38e 	uxth.w	r3, lr
 8000cf6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cfa:	fb07 1110 	mls	r1, r7, r0, r1
 8000cfe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d02:	fb00 f606 	mul.w	r6, r0, r6
 8000d06:	429e      	cmp	r6, r3
 8000d08:	d90a      	bls.n	8000d20 <__udivmoddi4+0x94>
 8000d0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d12:	f080 80fc 	bcs.w	8000f0e <__udivmoddi4+0x282>
 8000d16:	429e      	cmp	r6, r3
 8000d18:	f240 80f9 	bls.w	8000f0e <__udivmoddi4+0x282>
 8000d1c:	4463      	add	r3, ip
 8000d1e:	3802      	subs	r0, #2
 8000d20:	1b9b      	subs	r3, r3, r6
 8000d22:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d26:	2100      	movs	r1, #0
 8000d28:	b11d      	cbz	r5, 8000d32 <__udivmoddi4+0xa6>
 8000d2a:	40d3      	lsrs	r3, r2
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	e9c5 3200 	strd	r3, r2, [r5]
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	428b      	cmp	r3, r1
 8000d38:	d905      	bls.n	8000d46 <__udivmoddi4+0xba>
 8000d3a:	b10d      	cbz	r5, 8000d40 <__udivmoddi4+0xb4>
 8000d3c:	e9c5 0100 	strd	r0, r1, [r5]
 8000d40:	2100      	movs	r1, #0
 8000d42:	4608      	mov	r0, r1
 8000d44:	e7f5      	b.n	8000d32 <__udivmoddi4+0xa6>
 8000d46:	fab3 f183 	clz	r1, r3
 8000d4a:	2900      	cmp	r1, #0
 8000d4c:	d146      	bne.n	8000ddc <__udivmoddi4+0x150>
 8000d4e:	42a3      	cmp	r3, r4
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0xcc>
 8000d52:	4290      	cmp	r0, r2
 8000d54:	f0c0 80f0 	bcc.w	8000f38 <__udivmoddi4+0x2ac>
 8000d58:	1a86      	subs	r6, r0, r2
 8000d5a:	eb64 0303 	sbc.w	r3, r4, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	2d00      	cmp	r5, #0
 8000d62:	d0e6      	beq.n	8000d32 <__udivmoddi4+0xa6>
 8000d64:	e9c5 6300 	strd	r6, r3, [r5]
 8000d68:	e7e3      	b.n	8000d32 <__udivmoddi4+0xa6>
 8000d6a:	2a00      	cmp	r2, #0
 8000d6c:	f040 8090 	bne.w	8000e90 <__udivmoddi4+0x204>
 8000d70:	eba1 040c 	sub.w	r4, r1, ip
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	fa1f f78c 	uxth.w	r7, ip
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d82:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d86:	fb08 4416 	mls	r4, r8, r6, r4
 8000d8a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d8e:	fb07 f006 	mul.w	r0, r7, r6
 8000d92:	4298      	cmp	r0, r3
 8000d94:	d908      	bls.n	8000da8 <__udivmoddi4+0x11c>
 8000d96:	eb1c 0303 	adds.w	r3, ip, r3
 8000d9a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d9e:	d202      	bcs.n	8000da6 <__udivmoddi4+0x11a>
 8000da0:	4298      	cmp	r0, r3
 8000da2:	f200 80cd 	bhi.w	8000f40 <__udivmoddi4+0x2b4>
 8000da6:	4626      	mov	r6, r4
 8000da8:	1a1c      	subs	r4, r3, r0
 8000daa:	fa1f f38e 	uxth.w	r3, lr
 8000dae:	fbb4 f0f8 	udiv	r0, r4, r8
 8000db2:	fb08 4410 	mls	r4, r8, r0, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb00 f707 	mul.w	r7, r0, r7
 8000dbe:	429f      	cmp	r7, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x148>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x146>
 8000dcc:	429f      	cmp	r7, r3
 8000dce:	f200 80b0 	bhi.w	8000f32 <__udivmoddi4+0x2a6>
 8000dd2:	4620      	mov	r0, r4
 8000dd4:	1bdb      	subs	r3, r3, r7
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0x9c>
 8000ddc:	f1c1 0620 	rsb	r6, r1, #32
 8000de0:	408b      	lsls	r3, r1
 8000de2:	fa22 f706 	lsr.w	r7, r2, r6
 8000de6:	431f      	orrs	r7, r3
 8000de8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dec:	fa04 f301 	lsl.w	r3, r4, r1
 8000df0:	ea43 030c 	orr.w	r3, r3, ip
 8000df4:	40f4      	lsrs	r4, r6
 8000df6:	fa00 f801 	lsl.w	r8, r0, r1
 8000dfa:	0c38      	lsrs	r0, r7, #16
 8000dfc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e00:	fbb4 fef0 	udiv	lr, r4, r0
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	fb00 441e 	mls	r4, r0, lr, r4
 8000e0c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e10:	fb0e f90c 	mul.w	r9, lr, ip
 8000e14:	45a1      	cmp	r9, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	d90a      	bls.n	8000e32 <__udivmoddi4+0x1a6>
 8000e1c:	193c      	adds	r4, r7, r4
 8000e1e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e22:	f080 8084 	bcs.w	8000f2e <__udivmoddi4+0x2a2>
 8000e26:	45a1      	cmp	r9, r4
 8000e28:	f240 8081 	bls.w	8000f2e <__udivmoddi4+0x2a2>
 8000e2c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e30:	443c      	add	r4, r7
 8000e32:	eba4 0409 	sub.w	r4, r4, r9
 8000e36:	fa1f f983 	uxth.w	r9, r3
 8000e3a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e3e:	fb00 4413 	mls	r4, r0, r3, r4
 8000e42:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e46:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e4a:	45a4      	cmp	ip, r4
 8000e4c:	d907      	bls.n	8000e5e <__udivmoddi4+0x1d2>
 8000e4e:	193c      	adds	r4, r7, r4
 8000e50:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e54:	d267      	bcs.n	8000f26 <__udivmoddi4+0x29a>
 8000e56:	45a4      	cmp	ip, r4
 8000e58:	d965      	bls.n	8000f26 <__udivmoddi4+0x29a>
 8000e5a:	3b02      	subs	r3, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e62:	fba0 9302 	umull	r9, r3, r0, r2
 8000e66:	eba4 040c 	sub.w	r4, r4, ip
 8000e6a:	429c      	cmp	r4, r3
 8000e6c:	46ce      	mov	lr, r9
 8000e6e:	469c      	mov	ip, r3
 8000e70:	d351      	bcc.n	8000f16 <__udivmoddi4+0x28a>
 8000e72:	d04e      	beq.n	8000f12 <__udivmoddi4+0x286>
 8000e74:	b155      	cbz	r5, 8000e8c <__udivmoddi4+0x200>
 8000e76:	ebb8 030e 	subs.w	r3, r8, lr
 8000e7a:	eb64 040c 	sbc.w	r4, r4, ip
 8000e7e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e82:	40cb      	lsrs	r3, r1
 8000e84:	431e      	orrs	r6, r3
 8000e86:	40cc      	lsrs	r4, r1
 8000e88:	e9c5 6400 	strd	r6, r4, [r5]
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	e750      	b.n	8000d32 <__udivmoddi4+0xa6>
 8000e90:	f1c2 0320 	rsb	r3, r2, #32
 8000e94:	fa20 f103 	lsr.w	r1, r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa24 f303 	lsr.w	r3, r4, r3
 8000ea0:	4094      	lsls	r4, r2
 8000ea2:	430c      	orrs	r4, r1
 8000ea4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ea8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000eac:	fa1f f78c 	uxth.w	r7, ip
 8000eb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb4:	fb08 3110 	mls	r1, r8, r0, r3
 8000eb8:	0c23      	lsrs	r3, r4, #16
 8000eba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ebe:	fb00 f107 	mul.w	r1, r0, r7
 8000ec2:	4299      	cmp	r1, r3
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x24c>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 36ff 	add.w	r6, r0, #4294967295
 8000ece:	d22c      	bcs.n	8000f2a <__udivmoddi4+0x29e>
 8000ed0:	4299      	cmp	r1, r3
 8000ed2:	d92a      	bls.n	8000f2a <__udivmoddi4+0x29e>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1a5b      	subs	r3, r3, r1
 8000eda:	b2a4      	uxth	r4, r4
 8000edc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ee0:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee8:	fb01 f307 	mul.w	r3, r1, r7
 8000eec:	42a3      	cmp	r3, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x276>
 8000ef0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ef8:	d213      	bcs.n	8000f22 <__udivmoddi4+0x296>
 8000efa:	42a3      	cmp	r3, r4
 8000efc:	d911      	bls.n	8000f22 <__udivmoddi4+0x296>
 8000efe:	3902      	subs	r1, #2
 8000f00:	4464      	add	r4, ip
 8000f02:	1ae4      	subs	r4, r4, r3
 8000f04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f08:	e739      	b.n	8000d7e <__udivmoddi4+0xf2>
 8000f0a:	4604      	mov	r4, r0
 8000f0c:	e6f0      	b.n	8000cf0 <__udivmoddi4+0x64>
 8000f0e:	4608      	mov	r0, r1
 8000f10:	e706      	b.n	8000d20 <__udivmoddi4+0x94>
 8000f12:	45c8      	cmp	r8, r9
 8000f14:	d2ae      	bcs.n	8000e74 <__udivmoddi4+0x1e8>
 8000f16:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f1a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f1e:	3801      	subs	r0, #1
 8000f20:	e7a8      	b.n	8000e74 <__udivmoddi4+0x1e8>
 8000f22:	4631      	mov	r1, r6
 8000f24:	e7ed      	b.n	8000f02 <__udivmoddi4+0x276>
 8000f26:	4603      	mov	r3, r0
 8000f28:	e799      	b.n	8000e5e <__udivmoddi4+0x1d2>
 8000f2a:	4630      	mov	r0, r6
 8000f2c:	e7d4      	b.n	8000ed8 <__udivmoddi4+0x24c>
 8000f2e:	46d6      	mov	lr, sl
 8000f30:	e77f      	b.n	8000e32 <__udivmoddi4+0x1a6>
 8000f32:	4463      	add	r3, ip
 8000f34:	3802      	subs	r0, #2
 8000f36:	e74d      	b.n	8000dd4 <__udivmoddi4+0x148>
 8000f38:	4606      	mov	r6, r0
 8000f3a:	4623      	mov	r3, r4
 8000f3c:	4608      	mov	r0, r1
 8000f3e:	e70f      	b.n	8000d60 <__udivmoddi4+0xd4>
 8000f40:	3e02      	subs	r6, #2
 8000f42:	4463      	add	r3, ip
 8000f44:	e730      	b.n	8000da8 <__udivmoddi4+0x11c>
 8000f46:	bf00      	nop

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	0000      	movs	r0, r0
	...

08000f50 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000f50:	b5b0      	push	{r4, r5, r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
	if(htim == &htim6){
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4abf      	ldr	r2, [pc, #764]	@ (8001258 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	f040 8201 	bne.w	8001364 <HAL_TIM_PeriodElapsedCallback+0x414>

		for (int i=0; i<=3; i++){
 8000f62:	2300      	movs	r3, #0
 8000f64:	617b      	str	r3, [r7, #20]
 8000f66:	e1ec      	b.n	8001342 <HAL_TIM_PeriodElapsedCallback+0x3f2>
			robomas[i].hensa = robomas[i].trgVel - robomas[i].actVel;
 8000f68:	49bc      	ldr	r1, [pc, #752]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000f6a:	697a      	ldr	r2, [r7, #20]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	4413      	add	r3, r2
 8000f72:	00db      	lsls	r3, r3, #3
 8000f74:	440b      	add	r3, r1
 8000f76:	3304      	adds	r3, #4
 8000f78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	49b7      	ldr	r1, [pc, #732]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000f80:	697a      	ldr	r2, [r7, #20]
 8000f82:	4613      	mov	r3, r2
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	4413      	add	r3, r2
 8000f88:	00db      	lsls	r3, r3, #3
 8000f8a:	440b      	add	r3, r1
 8000f8c:	3306      	adds	r3, #6
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	b21b      	sxth	r3, r3
 8000f92:	1ac3      	subs	r3, r0, r3
 8000f94:	ee07 3a90 	vmov	s15, r3
 8000f98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f9c:	49af      	ldr	r1, [pc, #700]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000f9e:	697a      	ldr	r2, [r7, #20]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	4413      	add	r3, r2
 8000fa6:	00db      	lsls	r3, r3, #3
 8000fa8:	440b      	add	r3, r1
 8000faa:	331c      	adds	r3, #28
 8000fac:	edc3 7a00 	vstr	s15, [r3]
			if (robomas[i].hensa >= 1000) robomas[i].hensa = 1000;
 8000fb0:	49aa      	ldr	r1, [pc, #680]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000fb2:	697a      	ldr	r2, [r7, #20]
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	4413      	add	r3, r2
 8000fba:	00db      	lsls	r3, r3, #3
 8000fbc:	440b      	add	r3, r1
 8000fbe:	331c      	adds	r3, #28
 8000fc0:	edd3 7a00 	vldr	s15, [r3]
 8000fc4:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8001260 <HAL_TIM_PeriodElapsedCallback+0x310>
 8000fc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd0:	db0a      	blt.n	8000fe8 <HAL_TIM_PeriodElapsedCallback+0x98>
 8000fd2:	49a2      	ldr	r1, [pc, #648]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000fd4:	697a      	ldr	r2, [r7, #20]
 8000fd6:	4613      	mov	r3, r2
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	4413      	add	r3, r2
 8000fdc:	00db      	lsls	r3, r3, #3
 8000fde:	440b      	add	r3, r1
 8000fe0:	331c      	adds	r3, #28
 8000fe2:	4aa0      	ldr	r2, [pc, #640]	@ (8001264 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	e01a      	b.n	800101e <HAL_TIM_PeriodElapsedCallback+0xce>
			else if (robomas[i].hensa <= -1000) robomas[i].hensa = -1000;
 8000fe8:	499c      	ldr	r1, [pc, #624]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000fea:	697a      	ldr	r2, [r7, #20]
 8000fec:	4613      	mov	r3, r2
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	4413      	add	r3, r2
 8000ff2:	00db      	lsls	r3, r3, #3
 8000ff4:	440b      	add	r3, r1
 8000ff6:	331c      	adds	r3, #28
 8000ff8:	edd3 7a00 	vldr	s15, [r3]
 8000ffc:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8001268 <HAL_TIM_PeriodElapsedCallback+0x318>
 8001000:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001008:	d809      	bhi.n	800101e <HAL_TIM_PeriodElapsedCallback+0xce>
 800100a:	4994      	ldr	r1, [pc, #592]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800100c:	697a      	ldr	r2, [r7, #20]
 800100e:	4613      	mov	r3, r2
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	4413      	add	r3, r2
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	440b      	add	r3, r1
 8001018:	331c      	adds	r3, #28
 800101a:	4a94      	ldr	r2, [pc, #592]	@ (800126c <HAL_TIM_PeriodElapsedCallback+0x31c>)
 800101c:	601a      	str	r2, [r3, #0]
			float d = (robomas[i].actVel - robomas[i].p_actVel) / 0.001;
 800101e:	498f      	ldr	r1, [pc, #572]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001020:	697a      	ldr	r2, [r7, #20]
 8001022:	4613      	mov	r3, r2
 8001024:	009b      	lsls	r3, r3, #2
 8001026:	4413      	add	r3, r2
 8001028:	00db      	lsls	r3, r3, #3
 800102a:	440b      	add	r3, r1
 800102c:	3306      	adds	r3, #6
 800102e:	881b      	ldrh	r3, [r3, #0]
 8001030:	b21b      	sxth	r3, r3
 8001032:	4618      	mov	r0, r3
 8001034:	4989      	ldr	r1, [pc, #548]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001036:	697a      	ldr	r2, [r7, #20]
 8001038:	4613      	mov	r3, r2
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	4413      	add	r3, r2
 800103e:	00db      	lsls	r3, r3, #3
 8001040:	440b      	add	r3, r1
 8001042:	3308      	adds	r3, #8
 8001044:	881b      	ldrh	r3, [r3, #0]
 8001046:	b21b      	sxth	r3, r3
 8001048:	1ac3      	subs	r3, r0, r3
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff fa8a 	bl	8000564 <__aeabi_i2d>
 8001050:	a37d      	add	r3, pc, #500	@ (adr r3, 8001248 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001056:	f7ff fc19 	bl	800088c <__aeabi_ddiv>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4610      	mov	r0, r2
 8001060:	4619      	mov	r1, r3
 8001062:	f7ff fdab 	bl	8000bbc <__aeabi_d2f>
 8001066:	4603      	mov	r3, r0
 8001068:	613b      	str	r3, [r7, #16]
			robomas[i].ind += robomas[i].hensa*0.1;
 800106a:	497c      	ldr	r1, [pc, #496]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800106c:	697a      	ldr	r2, [r7, #20]
 800106e:	4613      	mov	r3, r2
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	4413      	add	r3, r2
 8001074:	00db      	lsls	r3, r3, #3
 8001076:	440b      	add	r3, r1
 8001078:	3320      	adds	r3, #32
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff fa83 	bl	8000588 <__aeabi_f2d>
 8001082:	4604      	mov	r4, r0
 8001084:	460d      	mov	r5, r1
 8001086:	4975      	ldr	r1, [pc, #468]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001088:	697a      	ldr	r2, [r7, #20]
 800108a:	4613      	mov	r3, r2
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	4413      	add	r3, r2
 8001090:	00db      	lsls	r3, r3, #3
 8001092:	440b      	add	r3, r1
 8001094:	331c      	adds	r3, #28
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fa75 	bl	8000588 <__aeabi_f2d>
 800109e:	a36c      	add	r3, pc, #432	@ (adr r3, 8001250 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80010a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a4:	f7ff fac8 	bl	8000638 <__aeabi_dmul>
 80010a8:	4602      	mov	r2, r0
 80010aa:	460b      	mov	r3, r1
 80010ac:	4620      	mov	r0, r4
 80010ae:	4629      	mov	r1, r5
 80010b0:	f7ff f90c 	bl	80002cc <__adddf3>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	4610      	mov	r0, r2
 80010ba:	4619      	mov	r1, r3
 80010bc:	f7ff fd7e 	bl	8000bbc <__aeabi_d2f>
 80010c0:	4601      	mov	r1, r0
 80010c2:	4866      	ldr	r0, [pc, #408]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80010c4:	697a      	ldr	r2, [r7, #20]
 80010c6:	4613      	mov	r3, r2
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	4413      	add	r3, r2
 80010cc:	00db      	lsls	r3, r3, #3
 80010ce:	4403      	add	r3, r0
 80010d0:	3320      	adds	r3, #32
 80010d2:	6019      	str	r1, [r3, #0]
			if (d >= 30000) d = 30000;
 80010d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80010d8:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001270 <HAL_TIM_PeriodElapsedCallback+0x320>
 80010dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e4:	db02      	blt.n	80010ec <HAL_TIM_PeriodElapsedCallback+0x19c>
 80010e6:	4b63      	ldr	r3, [pc, #396]	@ (8001274 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80010e8:	613b      	str	r3, [r7, #16]
 80010ea:	e00a      	b.n	8001102 <HAL_TIM_PeriodElapsedCallback+0x1b2>
			else if (d <= -30000) d = -30000;
 80010ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80010f0:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8001278 <HAL_TIM_PeriodElapsedCallback+0x328>
 80010f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fc:	d801      	bhi.n	8001102 <HAL_TIM_PeriodElapsedCallback+0x1b2>
 80010fe:	4b5f      	ldr	r3, [pc, #380]	@ (800127c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8001100:	613b      	str	r3, [r7, #16]
			if (robomas[i].ind >= 10000) robomas[i].ind = 10000;
 8001102:	4956      	ldr	r1, [pc, #344]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001104:	697a      	ldr	r2, [r7, #20]
 8001106:	4613      	mov	r3, r2
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	4413      	add	r3, r2
 800110c:	00db      	lsls	r3, r3, #3
 800110e:	440b      	add	r3, r1
 8001110:	3320      	adds	r3, #32
 8001112:	edd3 7a00 	vldr	s15, [r3]
 8001116:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8001280 <HAL_TIM_PeriodElapsedCallback+0x330>
 800111a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800111e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001122:	db0a      	blt.n	800113a <HAL_TIM_PeriodElapsedCallback+0x1ea>
 8001124:	494d      	ldr	r1, [pc, #308]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001126:	697a      	ldr	r2, [r7, #20]
 8001128:	4613      	mov	r3, r2
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	4413      	add	r3, r2
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	440b      	add	r3, r1
 8001132:	3320      	adds	r3, #32
 8001134:	4a53      	ldr	r2, [pc, #332]	@ (8001284 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	e01a      	b.n	8001170 <HAL_TIM_PeriodElapsedCallback+0x220>
			else if (robomas[i].ind <= -10000) robomas[i].ind = -10000;
 800113a:	4948      	ldr	r1, [pc, #288]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800113c:	697a      	ldr	r2, [r7, #20]
 800113e:	4613      	mov	r3, r2
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	4413      	add	r3, r2
 8001144:	00db      	lsls	r3, r3, #3
 8001146:	440b      	add	r3, r1
 8001148:	3320      	adds	r3, #32
 800114a:	edd3 7a00 	vldr	s15, [r3]
 800114e:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8001288 <HAL_TIM_PeriodElapsedCallback+0x338>
 8001152:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800115a:	d809      	bhi.n	8001170 <HAL_TIM_PeriodElapsedCallback+0x220>
 800115c:	493f      	ldr	r1, [pc, #252]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800115e:	697a      	ldr	r2, [r7, #20]
 8001160:	4613      	mov	r3, r2
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	4413      	add	r3, r2
 8001166:	00db      	lsls	r3, r3, #3
 8001168:	440b      	add	r3, r1
 800116a:	3320      	adds	r3, #32
 800116c:	4a47      	ldr	r2, [pc, #284]	@ (800128c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800116e:	601a      	str	r2, [r3, #0]


			float t = k_p*robomas[i].hensa;
 8001170:	493a      	ldr	r1, [pc, #232]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001172:	697a      	ldr	r2, [r7, #20]
 8001174:	4613      	mov	r3, r2
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	4413      	add	r3, r2
 800117a:	00db      	lsls	r3, r3, #3
 800117c:	440b      	add	r3, r1
 800117e:	331c      	adds	r3, #28
 8001180:	ed93 7a00 	vldr	s14, [r3]
 8001184:	4b42      	ldr	r3, [pc, #264]	@ (8001290 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8001186:	edd3 7a00 	vldr	s15, [r3]
 800118a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800118e:	edc7 7a03 	vstr	s15, [r7, #12]
			if (t>=10000) t = 10000;
 8001192:	edd7 7a03 	vldr	s15, [r7, #12]
 8001196:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001280 <HAL_TIM_PeriodElapsedCallback+0x330>
 800119a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800119e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a2:	db02      	blt.n	80011aa <HAL_TIM_PeriodElapsedCallback+0x25a>
 80011a4:	4b37      	ldr	r3, [pc, #220]	@ (8001284 <HAL_TIM_PeriodElapsedCallback+0x334>)
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	e00a      	b.n	80011c0 <HAL_TIM_PeriodElapsedCallback+0x270>
			else if (t<=-10000) t = -10000;
 80011aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80011ae:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8001288 <HAL_TIM_PeriodElapsedCallback+0x338>
 80011b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ba:	d801      	bhi.n	80011c0 <HAL_TIM_PeriodElapsedCallback+0x270>
 80011bc:	4b33      	ldr	r3, [pc, #204]	@ (800128c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80011be:	60fb      	str	r3, [r7, #12]
			robomas[i].cu = (int16_t)(t+k_i*robomas[i].ind+k_d*d);
 80011c0:	4926      	ldr	r1, [pc, #152]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 80011c2:	697a      	ldr	r2, [r7, #20]
 80011c4:	4613      	mov	r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	4413      	add	r3, r2
 80011ca:	00db      	lsls	r3, r3, #3
 80011cc:	440b      	add	r3, r1
 80011ce:	3320      	adds	r3, #32
 80011d0:	ed93 7a00 	vldr	s14, [r3]
 80011d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001294 <HAL_TIM_PeriodElapsedCallback+0x344>)
 80011d6:	edd3 7a00 	vldr	s15, [r3]
 80011da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011de:	edd7 7a03 	vldr	s15, [r7, #12]
 80011e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011e6:	4b2c      	ldr	r3, [pc, #176]	@ (8001298 <HAL_TIM_PeriodElapsedCallback+0x348>)
 80011e8:	edd3 6a00 	vldr	s13, [r3]
 80011ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80011f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011fc:	ee17 3a90 	vmov	r3, s15
 8001200:	b218      	sxth	r0, r3
 8001202:	4916      	ldr	r1, [pc, #88]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001204:	697a      	ldr	r2, [r7, #20]
 8001206:	4613      	mov	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4413      	add	r3, r2
 800120c:	00db      	lsls	r3, r3, #3
 800120e:	440b      	add	r3, r1
 8001210:	330a      	adds	r3, #10
 8001212:	4602      	mov	r2, r0
 8001214:	801a      	strh	r2, [r3, #0]
			if (robomas[i].cu <= -10000) robomas[i].cu = -10000;
 8001216:	4911      	ldr	r1, [pc, #68]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001218:	697a      	ldr	r2, [r7, #20]
 800121a:	4613      	mov	r3, r2
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	4413      	add	r3, r2
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	440b      	add	r3, r1
 8001224:	330a      	adds	r3, #10
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	b21b      	sxth	r3, r3
 800122a:	4a1c      	ldr	r2, [pc, #112]	@ (800129c <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800122c:	4293      	cmp	r3, r2
 800122e:	da37      	bge.n	80012a0 <HAL_TIM_PeriodElapsedCallback+0x350>
 8001230:	490a      	ldr	r1, [pc, #40]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001232:	697a      	ldr	r2, [r7, #20]
 8001234:	4613      	mov	r3, r2
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	4413      	add	r3, r2
 800123a:	00db      	lsls	r3, r3, #3
 800123c:	440b      	add	r3, r1
 800123e:	330a      	adds	r3, #10
 8001240:	f64d 02f0 	movw	r2, #55536	@ 0xd8f0
 8001244:	801a      	strh	r2, [r3, #0]
 8001246:	e044      	b.n	80012d2 <HAL_TIM_PeriodElapsedCallback+0x382>
 8001248:	d2f1a9fc 	.word	0xd2f1a9fc
 800124c:	3f50624d 	.word	0x3f50624d
 8001250:	9999999a 	.word	0x9999999a
 8001254:	3fb99999 	.word	0x3fb99999
 8001258:	200001f8 	.word	0x200001f8
 800125c:	20000000 	.word	0x20000000
 8001260:	447a0000 	.word	0x447a0000
 8001264:	447a0000 	.word	0x447a0000
 8001268:	c47a0000 	.word	0xc47a0000
 800126c:	c47a0000 	.word	0xc47a0000
 8001270:	46ea6000 	.word	0x46ea6000
 8001274:	46ea6000 	.word	0x46ea6000
 8001278:	c6ea6000 	.word	0xc6ea6000
 800127c:	c6ea6000 	.word	0xc6ea6000
 8001280:	461c4000 	.word	0x461c4000
 8001284:	461c4000 	.word	0x461c4000
 8001288:	c61c4000 	.word	0xc61c4000
 800128c:	c61c4000 	.word	0xc61c4000
 8001290:	200000a0 	.word	0x200000a0
 8001294:	200000a4 	.word	0x200000a4
 8001298:	200000a8 	.word	0x200000a8
 800129c:	ffffd8f1 	.word	0xffffd8f1
			else if (robomas[i].cu >= 10000) robomas[i].cu = 10000;
 80012a0:	4932      	ldr	r1, [pc, #200]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x41c>)
 80012a2:	697a      	ldr	r2, [r7, #20]
 80012a4:	4613      	mov	r3, r2
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	4413      	add	r3, r2
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	440b      	add	r3, r1
 80012ae:	330a      	adds	r3, #10
 80012b0:	881b      	ldrh	r3, [r3, #0]
 80012b2:	b21b      	sxth	r3, r3
 80012b4:	f242 720f 	movw	r2, #9999	@ 0x270f
 80012b8:	4293      	cmp	r3, r2
 80012ba:	dd0a      	ble.n	80012d2 <HAL_TIM_PeriodElapsedCallback+0x382>
 80012bc:	492b      	ldr	r1, [pc, #172]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x41c>)
 80012be:	697a      	ldr	r2, [r7, #20]
 80012c0:	4613      	mov	r3, r2
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	4413      	add	r3, r2
 80012c6:	00db      	lsls	r3, r3, #3
 80012c8:	440b      	add	r3, r1
 80012ca:	330a      	adds	r3, #10
 80012cc:	f242 7210 	movw	r2, #10000	@ 0x2710
 80012d0:	801a      	strh	r2, [r3, #0]


			TxData_motor[i*2] = (robomas[i].cu) >> 8;
 80012d2:	4926      	ldr	r1, [pc, #152]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x41c>)
 80012d4:	697a      	ldr	r2, [r7, #20]
 80012d6:	4613      	mov	r3, r2
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	4413      	add	r3, r2
 80012dc:	00db      	lsls	r3, r3, #3
 80012de:	440b      	add	r3, r1
 80012e0:	330a      	adds	r3, #10
 80012e2:	881b      	ldrh	r3, [r3, #0]
 80012e4:	b21b      	sxth	r3, r3
 80012e6:	121b      	asrs	r3, r3, #8
 80012e8:	b21a      	sxth	r2, r3
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	b2d1      	uxtb	r1, r2
 80012f0:	4a1f      	ldr	r2, [pc, #124]	@ (8001370 <HAL_TIM_PeriodElapsedCallback+0x420>)
 80012f2:	54d1      	strb	r1, [r2, r3]
			TxData_motor[i*2+1] = (uint8_t)((robomas[i].cu) & 0xff);
 80012f4:	491d      	ldr	r1, [pc, #116]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x41c>)
 80012f6:	697a      	ldr	r2, [r7, #20]
 80012f8:	4613      	mov	r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	00db      	lsls	r3, r3, #3
 8001300:	440b      	add	r3, r1
 8001302:	330a      	adds	r3, #10
 8001304:	881b      	ldrh	r3, [r3, #0]
 8001306:	b21a      	sxth	r2, r3
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	3301      	adds	r3, #1
 800130e:	b2d1      	uxtb	r1, r2
 8001310:	4a17      	ldr	r2, [pc, #92]	@ (8001370 <HAL_TIM_PeriodElapsedCallback+0x420>)
 8001312:	54d1      	strb	r1, [r2, r3]
			robomas[i].p_actVel = robomas[i].actVel;
 8001314:	4915      	ldr	r1, [pc, #84]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x41c>)
 8001316:	697a      	ldr	r2, [r7, #20]
 8001318:	4613      	mov	r3, r2
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	4413      	add	r3, r2
 800131e:	00db      	lsls	r3, r3, #3
 8001320:	440b      	add	r3, r1
 8001322:	3306      	adds	r3, #6
 8001324:	881b      	ldrh	r3, [r3, #0]
 8001326:	b218      	sxth	r0, r3
 8001328:	4910      	ldr	r1, [pc, #64]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x41c>)
 800132a:	697a      	ldr	r2, [r7, #20]
 800132c:	4613      	mov	r3, r2
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	4413      	add	r3, r2
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	440b      	add	r3, r1
 8001336:	3308      	adds	r3, #8
 8001338:	4602      	mov	r2, r0
 800133a:	801a      	strh	r2, [r3, #0]
		for (int i=0; i<=3; i++){
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	3301      	adds	r3, #1
 8001340:	617b      	str	r3, [r7, #20]
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	2b03      	cmp	r3, #3
 8001346:	f77f ae0f 	ble.w	8000f68 <HAL_TIM_PeriodElapsedCallback+0x18>
		}
		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan3, &TxHeader_motor, TxData_motor) != HAL_OK){
 800134a:	4a09      	ldr	r2, [pc, #36]	@ (8001370 <HAL_TIM_PeriodElapsedCallback+0x420>)
 800134c:	4909      	ldr	r1, [pc, #36]	@ (8001374 <HAL_TIM_PeriodElapsedCallback+0x424>)
 800134e:	480a      	ldr	r0, [pc, #40]	@ (8001378 <HAL_TIM_PeriodElapsedCallback+0x428>)
 8001350:	f001 fe15 	bl	8002f7e <HAL_FDCAN_AddMessageToTxFifoQ>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d004      	beq.n	8001364 <HAL_TIM_PeriodElapsedCallback+0x414>
			printf("addmassage is error\r\n");
 800135a:	4808      	ldr	r0, [pc, #32]	@ (800137c <HAL_TIM_PeriodElapsedCallback+0x42c>)
 800135c:	f005 f876 	bl	800644c <puts>
			Error_Handler();
 8001360:	f000 ffb4 	bl	80022cc <Error_Handler>
		}
	}
}
 8001364:	bf00      	nop
 8001366:	3718      	adds	r7, #24
 8001368:	46bd      	mov	sp, r7
 800136a:	bdb0      	pop	{r4, r5, r7, pc}
 800136c:	20000000 	.word	0x20000000
 8001370:	20000378 	.word	0x20000378
 8001374:	20000324 	.word	0x20000324
 8001378:	20000194 	.word	0x20000194
 800137c:	080083c0 	.word	0x080083c0

08001380 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs){
 8001380:	b590      	push	{r4, r7, lr}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
	if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	f003 0301 	and.w	r3, r3, #1
 8001390:	2b00      	cmp	r3, #0
 8001392:	d05e      	beq.n	8001452 <HAL_FDCAN_RxFifo0Callback+0xd2>

	        /* Retrieve Rx messages from RX FIFO0 */
		if (HAL_FDCAN_GetRxMessage(&hfdcan3, FDCAN_RX_FIFO0, &RxHeader_motor, RxData_motor) != HAL_OK) {
 8001394:	4b31      	ldr	r3, [pc, #196]	@ (800145c <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8001396:	4a32      	ldr	r2, [pc, #200]	@ (8001460 <HAL_FDCAN_RxFifo0Callback+0xe0>)
 8001398:	2140      	movs	r1, #64	@ 0x40
 800139a:	4832      	ldr	r0, [pc, #200]	@ (8001464 <HAL_FDCAN_RxFifo0Callback+0xe4>)
 800139c:	f001 fe34 	bl	8003008 <HAL_FDCAN_GetRxMessage>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d004      	beq.n	80013b0 <HAL_FDCAN_RxFifo0Callback+0x30>
			printf("fdcan_getrxmessage_motor is error\r\n");
 80013a6:	4830      	ldr	r0, [pc, #192]	@ (8001468 <HAL_FDCAN_RxFifo0Callback+0xe8>)
 80013a8:	f005 f850 	bl	800644c <puts>
			Error_Handler();
 80013ac:	f000 ff8e 	bl	80022cc <Error_Handler>
		}
		for (int i=0; i<=3;i++){
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	e04a      	b.n	800144c <HAL_FDCAN_RxFifo0Callback+0xcc>
			if (RxHeader_motor.Identifier == (robomas[i].CANID)) {
 80013b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001460 <HAL_FDCAN_RxFifo0Callback+0xe0>)
 80013b8:	6819      	ldr	r1, [r3, #0]
 80013ba:	482c      	ldr	r0, [pc, #176]	@ (800146c <HAL_FDCAN_RxFifo0Callback+0xec>)
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	4613      	mov	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	4413      	add	r3, r2
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	4403      	add	r3, r0
 80013c8:	881b      	ldrh	r3, [r3, #0]
 80013ca:	4299      	cmp	r1, r3
 80013cc:	d13b      	bne.n	8001446 <HAL_FDCAN_RxFifo0Callback+0xc6>
				robomas[i].angle = (int16_t)((RxData_motor[0] << 8) | RxData_motor[1]);
 80013ce:	4b23      	ldr	r3, [pc, #140]	@ (800145c <HAL_FDCAN_RxFifo0Callback+0xdc>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	021b      	lsls	r3, r3, #8
 80013d4:	b21a      	sxth	r2, r3
 80013d6:	4b21      	ldr	r3, [pc, #132]	@ (800145c <HAL_FDCAN_RxFifo0Callback+0xdc>)
 80013d8:	785b      	ldrb	r3, [r3, #1]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	4313      	orrs	r3, r2
 80013de:	b21b      	sxth	r3, r3
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff f8bf 	bl	8000564 <__aeabi_i2d>
 80013e6:	4c21      	ldr	r4, [pc, #132]	@ (800146c <HAL_FDCAN_RxFifo0Callback+0xec>)
 80013e8:	68fa      	ldr	r2, [r7, #12]
 80013ea:	4613      	mov	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	00db      	lsls	r3, r3, #3
 80013f2:	4423      	add	r3, r4
 80013f4:	3310      	adds	r3, #16
 80013f6:	e9c3 0100 	strd	r0, r1, [r3]
				robomas[i].actVel = (int16_t)((RxData_motor[2] << 8) | RxData_motor[3]);
 80013fa:	4b18      	ldr	r3, [pc, #96]	@ (800145c <HAL_FDCAN_RxFifo0Callback+0xdc>)
 80013fc:	789b      	ldrb	r3, [r3, #2]
 80013fe:	021b      	lsls	r3, r3, #8
 8001400:	b21a      	sxth	r2, r3
 8001402:	4b16      	ldr	r3, [pc, #88]	@ (800145c <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8001404:	78db      	ldrb	r3, [r3, #3]
 8001406:	b21b      	sxth	r3, r3
 8001408:	4313      	orrs	r3, r2
 800140a:	b218      	sxth	r0, r3
 800140c:	4917      	ldr	r1, [pc, #92]	@ (800146c <HAL_FDCAN_RxFifo0Callback+0xec>)
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	4613      	mov	r3, r2
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	4413      	add	r3, r2
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	440b      	add	r3, r1
 800141a:	3306      	adds	r3, #6
 800141c:	4602      	mov	r2, r0
 800141e:	801a      	strh	r2, [r3, #0]
				robomas[i].actCurrent = (int16_t)((RxData_motor[4] << 8) | RxData_motor[5]);
 8001420:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8001422:	791b      	ldrb	r3, [r3, #4]
 8001424:	021b      	lsls	r3, r3, #8
 8001426:	b21a      	sxth	r2, r3
 8001428:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <HAL_FDCAN_RxFifo0Callback+0xdc>)
 800142a:	795b      	ldrb	r3, [r3, #5]
 800142c:	b21b      	sxth	r3, r3
 800142e:	4313      	orrs	r3, r2
 8001430:	b218      	sxth	r0, r3
 8001432:	490e      	ldr	r1, [pc, #56]	@ (800146c <HAL_FDCAN_RxFifo0Callback+0xec>)
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	4613      	mov	r3, r2
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	4413      	add	r3, r2
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	440b      	add	r3, r1
 8001440:	3318      	adds	r3, #24
 8001442:	4602      	mov	r2, r0
 8001444:	801a      	strh	r2, [r3, #0]
		for (int i=0; i<=3;i++){
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	3301      	adds	r3, #1
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	2b03      	cmp	r3, #3
 8001450:	ddb1      	ble.n	80013b6 <HAL_FDCAN_RxFifo0Callback+0x36>
			}
		}

	}

}
 8001452:	bf00      	nop
 8001454:	3714      	adds	r7, #20
 8001456:	46bd      	mov	sp, r7
 8001458:	bd90      	pop	{r4, r7, pc}
 800145a:	bf00      	nop
 800145c:	20000380 	.word	0x20000380
 8001460:	20000348 	.word	0x20000348
 8001464:	20000194 	.word	0x20000194
 8001468:	080083d8 	.word	0x080083d8
 800146c:	20000000 	.word	0x20000000

08001470 <HAL_FDCAN_RxFifo1Callback>:

void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs){
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
	if ((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != RESET) {
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	f003 0308 	and.w	r3, r3, #8
 8001480:	2b00      	cmp	r3, #0
 8001482:	d04c      	beq.n	800151e <HAL_FDCAN_RxFifo1Callback+0xae>

	        /* Retrieve Rx messages from RX FIFO0 */

		if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO1, &RxHeader, RxData) != HAL_OK) {
 8001484:	4b28      	ldr	r3, [pc, #160]	@ (8001528 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 8001486:	4a29      	ldr	r2, [pc, #164]	@ (800152c <HAL_FDCAN_RxFifo1Callback+0xbc>)
 8001488:	2141      	movs	r1, #65	@ 0x41
 800148a:	4829      	ldr	r0, [pc, #164]	@ (8001530 <HAL_FDCAN_RxFifo1Callback+0xc0>)
 800148c:	f001 fdbc 	bl	8003008 <HAL_FDCAN_GetRxMessage>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d004      	beq.n	80014a0 <HAL_FDCAN_RxFifo1Callback+0x30>
			printf("fdcan_getrxmessage is error\r\n");
 8001496:	4827      	ldr	r0, [pc, #156]	@ (8001534 <HAL_FDCAN_RxFifo1Callback+0xc4>)
 8001498:	f004 ffd8 	bl	800644c <puts>
			Error_Handler();
 800149c:	f000 ff16 	bl	80022cc <Error_Handler>
		}

		if (RxHeader.Identifier == 0x300) {
 80014a0:	4b22      	ldr	r3, [pc, #136]	@ (800152c <HAL_FDCAN_RxFifo1Callback+0xbc>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80014a8:	d129      	bne.n	80014fe <HAL_FDCAN_RxFifo1Callback+0x8e>
			vel_x = (int8_t)RxData[0];
 80014aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001528 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	b25b      	sxtb	r3, r3
 80014b0:	461a      	mov	r2, r3
 80014b2:	4b21      	ldr	r3, [pc, #132]	@ (8001538 <HAL_FDCAN_RxFifo1Callback+0xc8>)
 80014b4:	801a      	strh	r2, [r3, #0]
			vel_y = (int8_t)RxData[1];
 80014b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001528 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 80014b8:	785b      	ldrb	r3, [r3, #1]
 80014ba:	b25b      	sxtb	r3, r3
 80014bc:	461a      	mov	r2, r3
 80014be:	4b1f      	ldr	r3, [pc, #124]	@ (800153c <HAL_FDCAN_RxFifo1Callback+0xcc>)
 80014c0:	801a      	strh	r2, [r3, #0]
			omega_c = -1*(uint8_t)RxData[4];
 80014c2:	4b19      	ldr	r3, [pc, #100]	@ (8001528 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 80014c4:	791b      	ldrb	r3, [r3, #4]
 80014c6:	425b      	negs	r3, r3
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	b21a      	sxth	r2, r3
 80014cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001540 <HAL_FDCAN_RxFifo1Callback+0xd0>)
 80014ce:	801a      	strh	r2, [r3, #0]
			omega_c = (uint8_t)RxData[5];
 80014d0:	4b15      	ldr	r3, [pc, #84]	@ (8001528 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 80014d2:	795b      	ldrb	r3, [r3, #5]
 80014d4:	b21a      	sxth	r2, r3
 80014d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001540 <HAL_FDCAN_RxFifo1Callback+0xd0>)
 80014d8:	801a      	strh	r2, [r3, #0]
			if ((RxData[7] & 0x2) == 0x2){
 80014da:	4b13      	ldr	r3, [pc, #76]	@ (8001528 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 80014dc:	79db      	ldrb	r3, [r3, #7]
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d002      	beq.n	80014ec <HAL_FDCAN_RxFifo1Callback+0x7c>
				is_R1 = true;
 80014e6:	4b17      	ldr	r3, [pc, #92]	@ (8001544 <HAL_FDCAN_RxFifo1Callback+0xd4>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	701a      	strb	r2, [r3, #0]
			}
			if ((RxData[7] & 0x1) == 0x1){
 80014ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 80014ee:	79db      	ldrb	r3, [r3, #7]
 80014f0:	f003 0301 	and.w	r3, r3, #1
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d002      	beq.n	80014fe <HAL_FDCAN_RxFifo1Callback+0x8e>
				is_L1 = true;
 80014f8:	4b13      	ldr	r3, [pc, #76]	@ (8001548 <HAL_FDCAN_RxFifo1Callback+0xd8>)
 80014fa:	2201      	movs	r2, #1
 80014fc:	701a      	strb	r2, [r3, #0]
			}
		}
		if (RxHeader.Identifier == 0x301) {
 80014fe:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <HAL_FDCAN_RxFifo1Callback+0xbc>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f240 3201 	movw	r2, #769	@ 0x301
 8001506:	4293      	cmp	r3, r2
 8001508:	d109      	bne.n	800151e <HAL_FDCAN_RxFifo1Callback+0xae>
			if ((int8_t)RxData[1] == 1) {
 800150a:	4b07      	ldr	r3, [pc, #28]	@ (8001528 <HAL_FDCAN_RxFifo1Callback+0xb8>)
 800150c:	785b      	ldrb	r3, [r3, #1]
 800150e:	2b01      	cmp	r3, #1
 8001510:	d105      	bne.n	800151e <HAL_FDCAN_RxFifo1Callback+0xae>
				vel_x = 0;
 8001512:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <HAL_FDCAN_RxFifo1Callback+0xc8>)
 8001514:	2200      	movs	r2, #0
 8001516:	801a      	strh	r2, [r3, #0]
				vel_y = 0;
 8001518:	4b08      	ldr	r3, [pc, #32]	@ (800153c <HAL_FDCAN_RxFifo1Callback+0xcc>)
 800151a:	2200      	movs	r2, #0
 800151c:	801a      	strh	r2, [r3, #0]
			}
		}

	}
}
 800151e:	bf00      	nop
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000370 	.word	0x20000370
 800152c:	200002fc 	.word	0x200002fc
 8001530:	20000130 	.word	0x20000130
 8001534:	080083fc 	.word	0x080083fc
 8001538:	20000388 	.word	0x20000388
 800153c:	2000038a 	.word	0x2000038a
 8001540:	2000038c 	.word	0x2000038c
 8001544:	2000039c 	.word	0x2000039c
 8001548:	2000039d 	.word	0x2000039d

0800154c <FDCAN_RxTxSettings>:

void FDCAN_RxTxSettings(void){
 800154c:	b580      	push	{r7, lr}
 800154e:	b088      	sub	sp, #32
 8001550:	af02      	add	r7, sp, #8
	FDCAN_FilterTypeDef FDCAN_Filter_settings;
	FDCAN_Filter_settings.IdType = FDCAN_STANDARD_ID;
 8001552:	2300      	movs	r3, #0
 8001554:	603b      	str	r3, [r7, #0]
	FDCAN_Filter_settings.FilterIndex = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	607b      	str	r3, [r7, #4]
	FDCAN_Filter_settings.FilterType = FDCAN_FILTER_RANGE;
 800155a:	2300      	movs	r3, #0
 800155c:	60bb      	str	r3, [r7, #8]
	FDCAN_Filter_settings.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 800155e:	2302      	movs	r3, #2
 8001560:	60fb      	str	r3, [r7, #12]
	FDCAN_Filter_settings.FilterID1 = 0x200;
 8001562:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001566:	613b      	str	r3, [r7, #16]
	FDCAN_Filter_settings.FilterID2 = 0x310;
 8001568:	f44f 7344 	mov.w	r3, #784	@ 0x310
 800156c:	617b      	str	r3, [r7, #20]

	TxHeader.Identifier = 0x000;
 800156e:	4b2b      	ldr	r3, [pc, #172]	@ (800161c <FDCAN_RxTxSettings+0xd0>)
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
	TxHeader.IdType = FDCAN_STANDARD_ID;
 8001574:	4b29      	ldr	r3, [pc, #164]	@ (800161c <FDCAN_RxTxSettings+0xd0>)
 8001576:	2200      	movs	r2, #0
 8001578:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800157a:	4b28      	ldr	r3, [pc, #160]	@ (800161c <FDCAN_RxTxSettings+0xd0>)
 800157c:	2200      	movs	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8001580:	4b26      	ldr	r3, [pc, #152]	@ (800161c <FDCAN_RxTxSettings+0xd0>)
 8001582:	2208      	movs	r2, #8
 8001584:	60da      	str	r2, [r3, #12]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001586:	4b25      	ldr	r3, [pc, #148]	@ (800161c <FDCAN_RxTxSettings+0xd0>)
 8001588:	2200      	movs	r2, #0
 800158a:	611a      	str	r2, [r3, #16]
	TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 800158c:	4b23      	ldr	r3, [pc, #140]	@ (800161c <FDCAN_RxTxSettings+0xd0>)
 800158e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001592:	615a      	str	r2, [r3, #20]
	TxHeader.FDFormat = FDCAN_FD_CAN;
 8001594:	4b21      	ldr	r3, [pc, #132]	@ (800161c <FDCAN_RxTxSettings+0xd0>)
 8001596:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800159a:	619a      	str	r2, [r3, #24]
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800159c:	4b1f      	ldr	r3, [pc, #124]	@ (800161c <FDCAN_RxTxSettings+0xd0>)
 800159e:	2200      	movs	r2, #0
 80015a0:	61da      	str	r2, [r3, #28]
	TxHeader.MessageMarker = 0;
 80015a2:	4b1e      	ldr	r3, [pc, #120]	@ (800161c <FDCAN_RxTxSettings+0xd0>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	621a      	str	r2, [r3, #32]


	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &FDCAN_Filter_settings) != HAL_OK){
 80015a8:	463b      	mov	r3, r7
 80015aa:	4619      	mov	r1, r3
 80015ac:	481c      	ldr	r0, [pc, #112]	@ (8001620 <FDCAN_RxTxSettings+0xd4>)
 80015ae:	f001 fc33 	bl	8002e18 <HAL_FDCAN_ConfigFilter>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d004      	beq.n	80015c2 <FDCAN_RxTxSettings+0x76>
		printf("fdcan_configfilter is error\r\n");
 80015b8:	481a      	ldr	r0, [pc, #104]	@ (8001624 <FDCAN_RxTxSettings+0xd8>)
 80015ba:	f004 ff47 	bl	800644c <puts>
		Error_Handler();
 80015be:	f000 fe85 	bl	80022cc <Error_Handler>
	}

	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_FILTER_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK){
 80015c2:	2300      	movs	r3, #0
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	2300      	movs	r3, #0
 80015c8:	2203      	movs	r2, #3
 80015ca:	2102      	movs	r1, #2
 80015cc:	4814      	ldr	r0, [pc, #80]	@ (8001620 <FDCAN_RxTxSettings+0xd4>)
 80015ce:	f001 fc7d 	bl	8002ecc <HAL_FDCAN_ConfigGlobalFilter>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d004      	beq.n	80015e2 <FDCAN_RxTxSettings+0x96>
		printf("fdcan_configglobalfilter is error\r\n");
 80015d8:	4813      	ldr	r0, [pc, #76]	@ (8001628 <FDCAN_RxTxSettings+0xdc>)
 80015da:	f004 ff37 	bl	800644c <puts>
		Error_Handler();
 80015de:	f000 fe75 	bl	80022cc <Error_Handler>
	}

	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80015e2:	480f      	ldr	r0, [pc, #60]	@ (8001620 <FDCAN_RxTxSettings+0xd4>)
 80015e4:	f001 fca3 	bl	8002f2e <HAL_FDCAN_Start>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d004      	beq.n	80015f8 <FDCAN_RxTxSettings+0xac>
		printf("fdcan_start is error\r\n");
 80015ee:	480f      	ldr	r0, [pc, #60]	@ (800162c <FDCAN_RxTxSettings+0xe0>)
 80015f0:	f004 ff2c 	bl	800644c <puts>
		Error_Handler();
 80015f4:	f000 fe6a 	bl	80022cc <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK){
 80015f8:	2200      	movs	r2, #0
 80015fa:	2108      	movs	r1, #8
 80015fc:	4808      	ldr	r0, [pc, #32]	@ (8001620 <FDCAN_RxTxSettings+0xd4>)
 80015fe:	f001 fe0b 	bl	8003218 <HAL_FDCAN_ActivateNotification>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d004      	beq.n	8001612 <FDCAN_RxTxSettings+0xc6>
		printf("fdcan_activatenotification is error\r\n");
 8001608:	4809      	ldr	r0, [pc, #36]	@ (8001630 <FDCAN_RxTxSettings+0xe4>)
 800160a:	f004 ff1f 	bl	800644c <puts>
		Error_Handler();
 800160e:	f000 fe5d 	bl	80022cc <Error_Handler>
	}
}
 8001612:	bf00      	nop
 8001614:	3718      	adds	r7, #24
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200002d8 	.word	0x200002d8
 8001620:	20000130 	.word	0x20000130
 8001624:	0800841c 	.word	0x0800841c
 8001628:	0800843c 	.word	0x0800843c
 800162c:	08008460 	.word	0x08008460
 8001630:	08008478 	.word	0x08008478

08001634 <FDCAN_motor_RxTxSettings>:

void FDCAN_motor_RxTxSettings(void) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b088      	sub	sp, #32
 8001638:	af02      	add	r7, sp, #8
	FDCAN_FilterTypeDef FDCAN_Filter_settings_motor;
	FDCAN_Filter_settings_motor.IdType = FDCAN_STANDARD_ID;
 800163a:	2300      	movs	r3, #0
 800163c:	603b      	str	r3, [r7, #0]
	FDCAN_Filter_settings_motor.FilterIndex = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
	FDCAN_Filter_settings_motor.FilterType = FDCAN_FILTER_RANGE;
 8001642:	2300      	movs	r3, #0
 8001644:	60bb      	str	r3, [r7, #8]
	FDCAN_Filter_settings_motor.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001646:	2301      	movs	r3, #1
 8001648:	60fb      	str	r3, [r7, #12]
	FDCAN_Filter_settings_motor.FilterID1 = 0x200;
 800164a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800164e:	613b      	str	r3, [r7, #16]
	FDCAN_Filter_settings_motor.FilterID2 = 0x210;
 8001650:	f44f 7304 	mov.w	r3, #528	@ 0x210
 8001654:	617b      	str	r3, [r7, #20]

	TxHeader_motor.Identifier = 0x200;
 8001656:	4b2a      	ldr	r3, [pc, #168]	@ (8001700 <FDCAN_motor_RxTxSettings+0xcc>)
 8001658:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800165c:	601a      	str	r2, [r3, #0]
	TxHeader_motor.IdType = FDCAN_STANDARD_ID;
 800165e:	4b28      	ldr	r3, [pc, #160]	@ (8001700 <FDCAN_motor_RxTxSettings+0xcc>)
 8001660:	2200      	movs	r2, #0
 8001662:	605a      	str	r2, [r3, #4]
	TxHeader_motor.TxFrameType = FDCAN_DATA_FRAME;
 8001664:	4b26      	ldr	r3, [pc, #152]	@ (8001700 <FDCAN_motor_RxTxSettings+0xcc>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
	TxHeader_motor.DataLength = FDCAN_DLC_BYTES_8;
 800166a:	4b25      	ldr	r3, [pc, #148]	@ (8001700 <FDCAN_motor_RxTxSettings+0xcc>)
 800166c:	2208      	movs	r2, #8
 800166e:	60da      	str	r2, [r3, #12]
	TxHeader_motor.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001670:	4b23      	ldr	r3, [pc, #140]	@ (8001700 <FDCAN_motor_RxTxSettings+0xcc>)
 8001672:	2200      	movs	r2, #0
 8001674:	611a      	str	r2, [r3, #16]
	TxHeader_motor.BitRateSwitch = FDCAN_BRS_OFF;
 8001676:	4b22      	ldr	r3, [pc, #136]	@ (8001700 <FDCAN_motor_RxTxSettings+0xcc>)
 8001678:	2200      	movs	r2, #0
 800167a:	615a      	str	r2, [r3, #20]
	TxHeader_motor.FDFormat = FDCAN_CLASSIC_CAN;
 800167c:	4b20      	ldr	r3, [pc, #128]	@ (8001700 <FDCAN_motor_RxTxSettings+0xcc>)
 800167e:	2200      	movs	r2, #0
 8001680:	619a      	str	r2, [r3, #24]
	TxHeader_motor.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001682:	4b1f      	ldr	r3, [pc, #124]	@ (8001700 <FDCAN_motor_RxTxSettings+0xcc>)
 8001684:	2200      	movs	r2, #0
 8001686:	61da      	str	r2, [r3, #28]
	TxHeader_motor.MessageMarker = 0;
 8001688:	4b1d      	ldr	r3, [pc, #116]	@ (8001700 <FDCAN_motor_RxTxSettings+0xcc>)
 800168a:	2200      	movs	r2, #0
 800168c:	621a      	str	r2, [r3, #32]

	if (HAL_FDCAN_ConfigFilter(&hfdcan3, &FDCAN_Filter_settings_motor) != HAL_OK){
 800168e:	463b      	mov	r3, r7
 8001690:	4619      	mov	r1, r3
 8001692:	481c      	ldr	r0, [pc, #112]	@ (8001704 <FDCAN_motor_RxTxSettings+0xd0>)
 8001694:	f001 fbc0 	bl	8002e18 <HAL_FDCAN_ConfigFilter>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d004      	beq.n	80016a8 <FDCAN_motor_RxTxSettings+0x74>
		printf("fdcan_configfilter is error\r\n");
 800169e:	481a      	ldr	r0, [pc, #104]	@ (8001708 <FDCAN_motor_RxTxSettings+0xd4>)
 80016a0:	f004 fed4 	bl	800644c <puts>
		Error_Handler();
 80016a4:	f000 fe12 	bl	80022cc <Error_Handler>
	}

	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan3, FDCAN_REJECT, FDCAN_FILTER_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE)){
 80016a8:	2300      	movs	r3, #0
 80016aa:	9300      	str	r3, [sp, #0]
 80016ac:	2300      	movs	r3, #0
 80016ae:	2203      	movs	r2, #3
 80016b0:	2102      	movs	r1, #2
 80016b2:	4814      	ldr	r0, [pc, #80]	@ (8001704 <FDCAN_motor_RxTxSettings+0xd0>)
 80016b4:	f001 fc0a 	bl	8002ecc <HAL_FDCAN_ConfigGlobalFilter>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d004      	beq.n	80016c8 <FDCAN_motor_RxTxSettings+0x94>
		printf("fdcan_configglobalfilter is error\r\n");
 80016be:	4813      	ldr	r0, [pc, #76]	@ (800170c <FDCAN_motor_RxTxSettings+0xd8>)
 80016c0:	f004 fec4 	bl	800644c <puts>
		Error_Handler();
 80016c4:	f000 fe02 	bl	80022cc <Error_Handler>
	}

	if (HAL_FDCAN_Start(&hfdcan3) != HAL_OK) {
 80016c8:	480e      	ldr	r0, [pc, #56]	@ (8001704 <FDCAN_motor_RxTxSettings+0xd0>)
 80016ca:	f001 fc30 	bl	8002f2e <HAL_FDCAN_Start>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d004      	beq.n	80016de <FDCAN_motor_RxTxSettings+0xaa>
		printf("fdcan_start is error\r\n");
 80016d4:	480e      	ldr	r0, [pc, #56]	@ (8001710 <FDCAN_motor_RxTxSettings+0xdc>)
 80016d6:	f004 feb9 	bl	800644c <puts>
		Error_Handler();
 80016da:	f000 fdf7 	bl	80022cc <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 80016de:	2200      	movs	r2, #0
 80016e0:	2101      	movs	r1, #1
 80016e2:	4808      	ldr	r0, [pc, #32]	@ (8001704 <FDCAN_motor_RxTxSettings+0xd0>)
 80016e4:	f001 fd98 	bl	8003218 <HAL_FDCAN_ActivateNotification>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d004      	beq.n	80016f8 <FDCAN_motor_RxTxSettings+0xc4>
		printf("fdcan_activatenotification is error\r\n");
 80016ee:	4809      	ldr	r0, [pc, #36]	@ (8001714 <FDCAN_motor_RxTxSettings+0xe0>)
 80016f0:	f004 feac 	bl	800644c <puts>
		Error_Handler();
 80016f4:	f000 fdea 	bl	80022cc <Error_Handler>
	}
}
 80016f8:	bf00      	nop
 80016fa:	3718      	adds	r7, #24
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000324 	.word	0x20000324
 8001704:	20000194 	.word	0x20000194
 8001708:	0800841c 	.word	0x0800841c
 800170c:	0800843c 	.word	0x0800843c
 8001710:	08008460 	.word	0x08008460
 8001714:	08008478 	.word	0x08008478

08001718 <omni_calc>:

void omni_calc(float theta,float vx,float vy,float omega,float *w0,float *w1,float *w2,float *w3){
 8001718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800171c:	ed2d 8b02 	vpush	{d8}
 8001720:	b09c      	sub	sp, #112	@ 0x70
 8001722:	af00      	add	r7, sp, #0
 8001724:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8001728:	edc7 0a08 	vstr	s1, [r7, #32]
 800172c:	ed87 1a07 	vstr	s2, [r7, #28]
 8001730:	edc7 1a06 	vstr	s3, [r7, #24]
 8001734:	6178      	str	r0, [r7, #20]
 8001736:	6139      	str	r1, [r7, #16]
 8001738:	60fa      	str	r2, [r7, #12]
 800173a:	60bb      	str	r3, [r7, #8]

	float v[3] = {vx, vy, omega};
 800173c:	6a3b      	ldr	r3, [r7, #32]
 800173e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	663b      	str	r3, [r7, #96]	@ 0x60
 8001744:	69bb      	ldr	r3, [r7, #24]
 8001746:	667b      	str	r3, [r7, #100]	@ 0x64
	float sint = sin(theta);
 8001748:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800174a:	f7fe ff1d 	bl	8000588 <__aeabi_f2d>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	ec43 2b10 	vmov	d0, r2, r3
 8001756:	f005 fdf7 	bl	8007348 <sin>
 800175a:	ec53 2b10 	vmov	r2, r3, d0
 800175e:	4610      	mov	r0, r2
 8001760:	4619      	mov	r1, r3
 8001762:	f7ff fa2b 	bl	8000bbc <__aeabi_d2f>
 8001766:	4603      	mov	r3, r0
 8001768:	66fb      	str	r3, [r7, #108]	@ 0x6c
	float cost = cos(theta);
 800176a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800176c:	f7fe ff0c 	bl	8000588 <__aeabi_f2d>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	ec43 2b10 	vmov	d0, r2, r3
 8001778:	f005 fd92 	bl	80072a0 <cos>
 800177c:	ec53 2b10 	vmov	r2, r3, d0
 8001780:	4610      	mov	r0, r2
 8001782:	4619      	mov	r1, r3
 8001784:	f7ff fa1a 	bl	8000bbc <__aeabi_d2f>
 8001788:	4603      	mov	r3, r0
 800178a:	66bb      	str	r3, [r7, #104]	@ 0x68

	float arr[4][3] =
	{{-cos(a0)*sint-sin(a0)*cost, cos(a0)*cost-sin(a0)*sint, R},
 800178c:	4bdd      	ldr	r3, [pc, #884]	@ (8001b04 <omni_calc+0x3ec>)
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fefa 	bl	8000588 <__aeabi_f2d>
 8001794:	4602      	mov	r2, r0
 8001796:	460b      	mov	r3, r1
 8001798:	ec43 2b10 	vmov	d0, r2, r3
 800179c:	f005 fd80 	bl	80072a0 <cos>
 80017a0:	ec53 2b10 	vmov	r2, r3, d0
 80017a4:	4614      	mov	r4, r2
 80017a6:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80017aa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80017ac:	f7fe feec 	bl	8000588 <__aeabi_f2d>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4620      	mov	r0, r4
 80017b6:	4629      	mov	r1, r5
 80017b8:	f7fe ff3e 	bl	8000638 <__aeabi_dmul>
 80017bc:	4602      	mov	r2, r0
 80017be:	460b      	mov	r3, r1
 80017c0:	4614      	mov	r4, r2
 80017c2:	461d      	mov	r5, r3
 80017c4:	4bcf      	ldr	r3, [pc, #828]	@ (8001b04 <omni_calc+0x3ec>)
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7fe fede 	bl	8000588 <__aeabi_f2d>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	ec43 2b10 	vmov	d0, r2, r3
 80017d4:	f005 fdb8 	bl	8007348 <sin>
 80017d8:	eeb0 8a40 	vmov.f32	s16, s0
 80017dc:	eef0 8a60 	vmov.f32	s17, s1
 80017e0:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80017e2:	f7fe fed1 	bl	8000588 <__aeabi_f2d>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	ec51 0b18 	vmov	r0, r1, d8
 80017ee:	f7fe ff23 	bl	8000638 <__aeabi_dmul>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4620      	mov	r0, r4
 80017f8:	4629      	mov	r1, r5
 80017fa:	f7fe fd65 	bl	80002c8 <__aeabi_dsub>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4610      	mov	r0, r2
 8001804:	4619      	mov	r1, r3
 8001806:	f7ff f9d9 	bl	8000bbc <__aeabi_d2f>
 800180a:	4603      	mov	r3, r0
	float arr[4][3] =
 800180c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{{-cos(a0)*sint-sin(a0)*cost, cos(a0)*cost-sin(a0)*sint, R},
 800180e:	4bbd      	ldr	r3, [pc, #756]	@ (8001b04 <omni_calc+0x3ec>)
 8001810:	4618      	mov	r0, r3
 8001812:	f7fe feb9 	bl	8000588 <__aeabi_f2d>
 8001816:	4602      	mov	r2, r0
 8001818:	460b      	mov	r3, r1
 800181a:	ec43 2b10 	vmov	d0, r2, r3
 800181e:	f005 fd3f 	bl	80072a0 <cos>
 8001822:	ec55 4b10 	vmov	r4, r5, d0
 8001826:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8001828:	f7fe feae 	bl	8000588 <__aeabi_f2d>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4620      	mov	r0, r4
 8001832:	4629      	mov	r1, r5
 8001834:	f7fe ff00 	bl	8000638 <__aeabi_dmul>
 8001838:	4602      	mov	r2, r0
 800183a:	460b      	mov	r3, r1
 800183c:	4614      	mov	r4, r2
 800183e:	461d      	mov	r5, r3
 8001840:	4bb0      	ldr	r3, [pc, #704]	@ (8001b04 <omni_calc+0x3ec>)
 8001842:	4618      	mov	r0, r3
 8001844:	f7fe fea0 	bl	8000588 <__aeabi_f2d>
 8001848:	4602      	mov	r2, r0
 800184a:	460b      	mov	r3, r1
 800184c:	ec43 2b10 	vmov	d0, r2, r3
 8001850:	f005 fd7a 	bl	8007348 <sin>
 8001854:	eeb0 8a40 	vmov.f32	s16, s0
 8001858:	eef0 8a60 	vmov.f32	s17, s1
 800185c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800185e:	f7fe fe93 	bl	8000588 <__aeabi_f2d>
 8001862:	4602      	mov	r2, r0
 8001864:	460b      	mov	r3, r1
 8001866:	ec51 0b18 	vmov	r0, r1, d8
 800186a:	f7fe fee5 	bl	8000638 <__aeabi_dmul>
 800186e:	4602      	mov	r2, r0
 8001870:	460b      	mov	r3, r1
 8001872:	4620      	mov	r0, r4
 8001874:	4629      	mov	r1, r5
 8001876:	f7fe fd27 	bl	80002c8 <__aeabi_dsub>
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	4610      	mov	r0, r2
 8001880:	4619      	mov	r1, r3
 8001882:	f7ff f99b 	bl	8000bbc <__aeabi_d2f>
 8001886:	4603      	mov	r3, r0
	float arr[4][3] =
 8001888:	633b      	str	r3, [r7, #48]	@ 0x30
 800188a:	4b9f      	ldr	r3, [pc, #636]	@ (8001b08 <omni_calc+0x3f0>)
 800188c:	637b      	str	r3, [r7, #52]	@ 0x34
	{-cos(a1)*sint-sin(a1)*cost, cos(a1)*cost-sin(a1)*sint, R},
 800188e:	4b9f      	ldr	r3, [pc, #636]	@ (8001b0c <omni_calc+0x3f4>)
 8001890:	4618      	mov	r0, r3
 8001892:	f7fe fe79 	bl	8000588 <__aeabi_f2d>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	ec43 2b10 	vmov	d0, r2, r3
 800189e:	f005 fcff 	bl	80072a0 <cos>
 80018a2:	ec53 2b10 	vmov	r2, r3, d0
 80018a6:	603a      	str	r2, [r7, #0]
 80018a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80018ac:	607b      	str	r3, [r7, #4]
 80018ae:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80018b0:	f7fe fe6a 	bl	8000588 <__aeabi_f2d>
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018bc:	f7fe febc 	bl	8000638 <__aeabi_dmul>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	4614      	mov	r4, r2
 80018c6:	461d      	mov	r5, r3
 80018c8:	4b90      	ldr	r3, [pc, #576]	@ (8001b0c <omni_calc+0x3f4>)
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7fe fe5c 	bl	8000588 <__aeabi_f2d>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	ec43 2b10 	vmov	d0, r2, r3
 80018d8:	f005 fd36 	bl	8007348 <sin>
 80018dc:	eeb0 8a40 	vmov.f32	s16, s0
 80018e0:	eef0 8a60 	vmov.f32	s17, s1
 80018e4:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80018e6:	f7fe fe4f 	bl	8000588 <__aeabi_f2d>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	ec51 0b18 	vmov	r0, r1, d8
 80018f2:	f7fe fea1 	bl	8000638 <__aeabi_dmul>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	4620      	mov	r0, r4
 80018fc:	4629      	mov	r1, r5
 80018fe:	f7fe fce3 	bl	80002c8 <__aeabi_dsub>
 8001902:	4602      	mov	r2, r0
 8001904:	460b      	mov	r3, r1
 8001906:	4610      	mov	r0, r2
 8001908:	4619      	mov	r1, r3
 800190a:	f7ff f957 	bl	8000bbc <__aeabi_d2f>
 800190e:	4603      	mov	r3, r0
	float arr[4][3] =
 8001910:	63bb      	str	r3, [r7, #56]	@ 0x38
	{-cos(a1)*sint-sin(a1)*cost, cos(a1)*cost-sin(a1)*sint, R},
 8001912:	4b7e      	ldr	r3, [pc, #504]	@ (8001b0c <omni_calc+0x3f4>)
 8001914:	4618      	mov	r0, r3
 8001916:	f7fe fe37 	bl	8000588 <__aeabi_f2d>
 800191a:	4602      	mov	r2, r0
 800191c:	460b      	mov	r3, r1
 800191e:	ec43 2b10 	vmov	d0, r2, r3
 8001922:	f005 fcbd 	bl	80072a0 <cos>
 8001926:	ec55 4b10 	vmov	r4, r5, d0
 800192a:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800192c:	f7fe fe2c 	bl	8000588 <__aeabi_f2d>
 8001930:	4602      	mov	r2, r0
 8001932:	460b      	mov	r3, r1
 8001934:	4620      	mov	r0, r4
 8001936:	4629      	mov	r1, r5
 8001938:	f7fe fe7e 	bl	8000638 <__aeabi_dmul>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	4614      	mov	r4, r2
 8001942:	461d      	mov	r5, r3
 8001944:	4b71      	ldr	r3, [pc, #452]	@ (8001b0c <omni_calc+0x3f4>)
 8001946:	4618      	mov	r0, r3
 8001948:	f7fe fe1e 	bl	8000588 <__aeabi_f2d>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	ec43 2b10 	vmov	d0, r2, r3
 8001954:	f005 fcf8 	bl	8007348 <sin>
 8001958:	eeb0 8a40 	vmov.f32	s16, s0
 800195c:	eef0 8a60 	vmov.f32	s17, s1
 8001960:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001962:	f7fe fe11 	bl	8000588 <__aeabi_f2d>
 8001966:	4602      	mov	r2, r0
 8001968:	460b      	mov	r3, r1
 800196a:	ec51 0b18 	vmov	r0, r1, d8
 800196e:	f7fe fe63 	bl	8000638 <__aeabi_dmul>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	4620      	mov	r0, r4
 8001978:	4629      	mov	r1, r5
 800197a:	f7fe fca5 	bl	80002c8 <__aeabi_dsub>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	4610      	mov	r0, r2
 8001984:	4619      	mov	r1, r3
 8001986:	f7ff f919 	bl	8000bbc <__aeabi_d2f>
 800198a:	4603      	mov	r3, r0
	float arr[4][3] =
 800198c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800198e:	4b5e      	ldr	r3, [pc, #376]	@ (8001b08 <omni_calc+0x3f0>)
 8001990:	643b      	str	r3, [r7, #64]	@ 0x40
	{-cos(a2)*sint-sin(a2)*cost, cos(a2)*cost-sin(a2)*sint, R},
 8001992:	4b5f      	ldr	r3, [pc, #380]	@ (8001b10 <omni_calc+0x3f8>)
 8001994:	4618      	mov	r0, r3
 8001996:	f7fe fdf7 	bl	8000588 <__aeabi_f2d>
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	ec43 2b10 	vmov	d0, r2, r3
 80019a2:	f005 fc7d 	bl	80072a0 <cos>
 80019a6:	ec53 2b10 	vmov	r2, r3, d0
 80019aa:	4692      	mov	sl, r2
 80019ac:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 80019b0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80019b2:	f7fe fde9 	bl	8000588 <__aeabi_f2d>
 80019b6:	4602      	mov	r2, r0
 80019b8:	460b      	mov	r3, r1
 80019ba:	4650      	mov	r0, sl
 80019bc:	4659      	mov	r1, fp
 80019be:	f7fe fe3b 	bl	8000638 <__aeabi_dmul>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
 80019c6:	4614      	mov	r4, r2
 80019c8:	461d      	mov	r5, r3
 80019ca:	4b51      	ldr	r3, [pc, #324]	@ (8001b10 <omni_calc+0x3f8>)
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7fe fddb 	bl	8000588 <__aeabi_f2d>
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	ec43 2b10 	vmov	d0, r2, r3
 80019da:	f005 fcb5 	bl	8007348 <sin>
 80019de:	ec5b ab10 	vmov	sl, fp, d0
 80019e2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80019e4:	f7fe fdd0 	bl	8000588 <__aeabi_f2d>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	4650      	mov	r0, sl
 80019ee:	4659      	mov	r1, fp
 80019f0:	f7fe fe22 	bl	8000638 <__aeabi_dmul>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4620      	mov	r0, r4
 80019fa:	4629      	mov	r1, r5
 80019fc:	f7fe fc64 	bl	80002c8 <__aeabi_dsub>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4610      	mov	r0, r2
 8001a06:	4619      	mov	r1, r3
 8001a08:	f7ff f8d8 	bl	8000bbc <__aeabi_d2f>
 8001a0c:	4603      	mov	r3, r0
	float arr[4][3] =
 8001a0e:	647b      	str	r3, [r7, #68]	@ 0x44
	{-cos(a2)*sint-sin(a2)*cost, cos(a2)*cost-sin(a2)*sint, R},
 8001a10:	4b3f      	ldr	r3, [pc, #252]	@ (8001b10 <omni_calc+0x3f8>)
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fdb8 	bl	8000588 <__aeabi_f2d>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	ec43 2b10 	vmov	d0, r2, r3
 8001a20:	f005 fc3e 	bl	80072a0 <cos>
 8001a24:	ec55 4b10 	vmov	r4, r5, d0
 8001a28:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8001a2a:	f7fe fdad 	bl	8000588 <__aeabi_f2d>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4620      	mov	r0, r4
 8001a34:	4629      	mov	r1, r5
 8001a36:	f7fe fdff 	bl	8000638 <__aeabi_dmul>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	4614      	mov	r4, r2
 8001a40:	461d      	mov	r5, r3
 8001a42:	4b33      	ldr	r3, [pc, #204]	@ (8001b10 <omni_calc+0x3f8>)
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd9f 	bl	8000588 <__aeabi_f2d>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	ec43 2b10 	vmov	d0, r2, r3
 8001a52:	f005 fc79 	bl	8007348 <sin>
 8001a56:	ec5b ab10 	vmov	sl, fp, d0
 8001a5a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001a5c:	f7fe fd94 	bl	8000588 <__aeabi_f2d>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4650      	mov	r0, sl
 8001a66:	4659      	mov	r1, fp
 8001a68:	f7fe fde6 	bl	8000638 <__aeabi_dmul>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4620      	mov	r0, r4
 8001a72:	4629      	mov	r1, r5
 8001a74:	f7fe fc28 	bl	80002c8 <__aeabi_dsub>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4610      	mov	r0, r2
 8001a7e:	4619      	mov	r1, r3
 8001a80:	f7ff f89c 	bl	8000bbc <__aeabi_d2f>
 8001a84:	4603      	mov	r3, r0
	float arr[4][3] =
 8001a86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001a88:	4b1f      	ldr	r3, [pc, #124]	@ (8001b08 <omni_calc+0x3f0>)
 8001a8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	{-cos(a3)*sint-sin(a3)*cost, cos(a3)*cost-sin(a3)*sint, R}};
 8001a8c:	4b21      	ldr	r3, [pc, #132]	@ (8001b14 <omni_calc+0x3fc>)
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7fe fd7a 	bl	8000588 <__aeabi_f2d>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	ec43 2b10 	vmov	d0, r2, r3
 8001a9c:	f005 fc00 	bl	80072a0 <cos>
 8001aa0:	ec53 2b10 	vmov	r2, r3, d0
 8001aa4:	4690      	mov	r8, r2
 8001aa6:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8001aaa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001aac:	f7fe fd6c 	bl	8000588 <__aeabi_f2d>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	4640      	mov	r0, r8
 8001ab6:	4649      	mov	r1, r9
 8001ab8:	f7fe fdbe 	bl	8000638 <__aeabi_dmul>
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	4614      	mov	r4, r2
 8001ac2:	461d      	mov	r5, r3
 8001ac4:	4b13      	ldr	r3, [pc, #76]	@ (8001b14 <omni_calc+0x3fc>)
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7fe fd5e 	bl	8000588 <__aeabi_f2d>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	ec43 2b10 	vmov	d0, r2, r3
 8001ad4:	f005 fc38 	bl	8007348 <sin>
 8001ad8:	ec59 8b10 	vmov	r8, r9, d0
 8001adc:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8001ade:	f7fe fd53 	bl	8000588 <__aeabi_f2d>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	4640      	mov	r0, r8
 8001ae8:	4649      	mov	r1, r9
 8001aea:	f7fe fda5 	bl	8000638 <__aeabi_dmul>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	4620      	mov	r0, r4
 8001af4:	4629      	mov	r1, r5
 8001af6:	f7fe fbe7 	bl	80002c8 <__aeabi_dsub>
 8001afa:	4602      	mov	r2, r0
 8001afc:	460b      	mov	r3, r1
 8001afe:	4610      	mov	r0, r2
 8001b00:	4619      	mov	r1, r3
 8001b02:	e009      	b.n	8001b18 <omni_calc+0x400>
 8001b04:	3f490e56 	.word	0x3f490e56
 8001b08:	3e4ccccd 	.word	0x3e4ccccd
 8001b0c:	4016cac1 	.word	0x4016cac1
 8001b10:	407b51ec 	.word	0x407b51ec
 8001b14:	40afec8b 	.word	0x40afec8b
 8001b18:	f7ff f850 	bl	8000bbc <__aeabi_d2f>
 8001b1c:	4603      	mov	r3, r0
	float arr[4][3] =
 8001b1e:	653b      	str	r3, [r7, #80]	@ 0x50
	{-cos(a3)*sint-sin(a3)*cost, cos(a3)*cost-sin(a3)*sint, R}};
 8001b20:	4b5c      	ldr	r3, [pc, #368]	@ (8001c94 <omni_calc+0x57c>)
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7fe fd30 	bl	8000588 <__aeabi_f2d>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	ec43 2b10 	vmov	d0, r2, r3
 8001b30:	f005 fbb6 	bl	80072a0 <cos>
 8001b34:	ec55 4b10 	vmov	r4, r5, d0
 8001b38:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8001b3a:	f7fe fd25 	bl	8000588 <__aeabi_f2d>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4620      	mov	r0, r4
 8001b44:	4629      	mov	r1, r5
 8001b46:	f7fe fd77 	bl	8000638 <__aeabi_dmul>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	4614      	mov	r4, r2
 8001b50:	461d      	mov	r5, r3
 8001b52:	4b50      	ldr	r3, [pc, #320]	@ (8001c94 <omni_calc+0x57c>)
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7fe fd17 	bl	8000588 <__aeabi_f2d>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	ec43 2b10 	vmov	d0, r2, r3
 8001b62:	f005 fbf1 	bl	8007348 <sin>
 8001b66:	ec59 8b10 	vmov	r8, r9, d0
 8001b6a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001b6c:	f7fe fd0c 	bl	8000588 <__aeabi_f2d>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4640      	mov	r0, r8
 8001b76:	4649      	mov	r1, r9
 8001b78:	f7fe fd5e 	bl	8000638 <__aeabi_dmul>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4620      	mov	r0, r4
 8001b82:	4629      	mov	r1, r5
 8001b84:	f7fe fba0 	bl	80002c8 <__aeabi_dsub>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4610      	mov	r0, r2
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f7ff f814 	bl	8000bbc <__aeabi_d2f>
 8001b94:	4603      	mov	r3, r0
	float arr[4][3] =
 8001b96:	657b      	str	r3, [r7, #84]	@ 0x54
 8001b98:	4b3f      	ldr	r3, [pc, #252]	@ (8001c98 <omni_calc+0x580>)
 8001b9a:	65bb      	str	r3, [r7, #88]	@ 0x58

	*w0 = (arr[0][0] * v[0] + arr[0][1] * v[1] + arr[0][2] * v[2]) / r;
 8001b9c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001ba0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001ba4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ba8:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8001bac:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001bb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bb4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bb8:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8001bbc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001bc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bc4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bc8:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8001c9c <omni_calc+0x584>
 8001bcc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	edc3 7a00 	vstr	s15, [r3]
	*w1 = (arr[1][0] * v[0] + arr[1][1] * v[1] + arr[1][2] * v[2]) / r;
 8001bd6:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001bda:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001bde:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001be2:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8001be6:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001bea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bf2:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001bf6:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001bfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bfe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c02:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001c9c <omni_calc+0x584>
 8001c06:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	edc3 7a00 	vstr	s15, [r3]
	*w2 = (arr[2][0] * v[0] + arr[2][1] * v[1] + arr[2][2] * v[2]) / r;
 8001c10:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001c14:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001c18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c1c:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8001c20:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001c24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c28:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c2c:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8001c30:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001c34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c3c:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001c9c <omni_calc+0x584>
 8001c40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	edc3 7a00 	vstr	s15, [r3]
	*w3 = (arr[3][0] * v[0] + arr[3][1] * v[1] + arr[3][2] * v[2]) / r;
 8001c4a:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001c4e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001c52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c56:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8001c5a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001c5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c66:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001c6a:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001c6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c76:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001c9c <omni_calc+0x584>
 8001c7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	edc3 7a00 	vstr	s15, [r3]
}
 8001c84:	bf00      	nop
 8001c86:	3770      	adds	r7, #112	@ 0x70
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	ecbd 8b02 	vpop	{d8}
 8001c8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c92:	bf00      	nop
 8001c94:	40afec8b 	.word	0x40afec8b
 8001c98:	3e4ccccd 	.word	0x3e4ccccd
 8001c9c:	3cf5c28f 	.word	0x3cf5c28f

08001ca0 <_write>:

int _write(int file, char *ptr, int len)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	230a      	movs	r3, #10
 8001cb2:	68b9      	ldr	r1, [r7, #8]
 8001cb4:	4803      	ldr	r0, [pc, #12]	@ (8001cc4 <_write+0x24>)
 8001cb6:	f003 fbf3 	bl	80054a0 <HAL_UART_Transmit>
    return len;
 8001cba:	687b      	ldr	r3, [r7, #4]
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3710      	adds	r7, #16
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	20000244 	.word	0x20000244

08001cc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 8001ccc:	4b9c      	ldr	r3, [pc, #624]	@ (8001f40 <main+0x278>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f004 fbc1 	bl	800645c <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cda:	f000 fda0 	bl	800281e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cde:	f000 f959 	bl	8001f94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ce2:	f000 fab5 	bl	8002250 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8001ce6:	f000 f9a1 	bl	800202c <MX_FDCAN1_Init>
  MX_FDCAN3_Init();
 8001cea:	f000 f9e7 	bl	80020bc <MX_FDCAN3_Init>
  MX_USART2_UART_Init();
 8001cee:	f000 fa63 	bl	80021b8 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8001cf2:	f000 fa2b 	bl	800214c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  printf("start\r\n");
 8001cf6:	4893      	ldr	r0, [pc, #588]	@ (8001f44 <main+0x27c>)
 8001cf8:	f004 fba8 	bl	800644c <puts>

  FDCAN_motor_RxTxSettings();
 8001cfc:	f7ff fc9a 	bl	8001634 <FDCAN_motor_RxTxSettings>
  printf("can_motor_start\r\n");
 8001d00:	4891      	ldr	r0, [pc, #580]	@ (8001f48 <main+0x280>)
 8001d02:	f004 fba3 	bl	800644c <puts>
  FDCAN_RxTxSettings();
 8001d06:	f7ff fc21 	bl	800154c <FDCAN_RxTxSettings>
  printf("can_main_start\r\n");
 8001d0a:	4890      	ldr	r0, [pc, #576]	@ (8001f4c <main+0x284>)
 8001d0c:	f004 fb9e 	bl	800644c <puts>
  vx = 0;
 8001d10:	4b8f      	ldr	r3, [pc, #572]	@ (8001f50 <main+0x288>)
 8001d12:	f04f 0200 	mov.w	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
  vy = 0;
 8001d18:	4b8e      	ldr	r3, [pc, #568]	@ (8001f54 <main+0x28c>)
 8001d1a:	f04f 0200 	mov.w	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
  omega = 0;
 8001d20:	4b8d      	ldr	r3, [pc, #564]	@ (8001f58 <main+0x290>)
 8001d22:	f04f 0200 	mov.w	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim6);
 8001d28:	488c      	ldr	r0, [pc, #560]	@ (8001f5c <main+0x294>)
 8001d2a:	f002 ffe9 	bl	8004d00 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (vel_x < 10 && vel_x > -10){
 8001d2e:	4b8c      	ldr	r3, [pc, #560]	@ (8001f60 <main+0x298>)
 8001d30:	881b      	ldrh	r3, [r3, #0]
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	2b09      	cmp	r3, #9
 8001d36:	dc08      	bgt.n	8001d4a <main+0x82>
 8001d38:	4b89      	ldr	r3, [pc, #548]	@ (8001f60 <main+0x298>)
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	b21b      	sxth	r3, r3
 8001d3e:	f113 0f09 	cmn.w	r3, #9
 8001d42:	db02      	blt.n	8001d4a <main+0x82>
		  vel_x = 0;
 8001d44:	4b86      	ldr	r3, [pc, #536]	@ (8001f60 <main+0x298>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	801a      	strh	r2, [r3, #0]
	  }
	  if (vel_y < 10 && vel_y > -10){
 8001d4a:	4b86      	ldr	r3, [pc, #536]	@ (8001f64 <main+0x29c>)
 8001d4c:	881b      	ldrh	r3, [r3, #0]
 8001d4e:	b21b      	sxth	r3, r3
 8001d50:	2b09      	cmp	r3, #9
 8001d52:	dc08      	bgt.n	8001d66 <main+0x9e>
 8001d54:	4b83      	ldr	r3, [pc, #524]	@ (8001f64 <main+0x29c>)
 8001d56:	881b      	ldrh	r3, [r3, #0]
 8001d58:	b21b      	sxth	r3, r3
 8001d5a:	f113 0f09 	cmn.w	r3, #9
 8001d5e:	db02      	blt.n	8001d66 <main+0x9e>
		  vel_y = 0;
 8001d60:	4b80      	ldr	r3, [pc, #512]	@ (8001f64 <main+0x29c>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	801a      	strh	r2, [r3, #0]
	  }
	  vx = vel_x*0.01;
 8001d66:	4b7e      	ldr	r3, [pc, #504]	@ (8001f60 <main+0x298>)
 8001d68:	881b      	ldrh	r3, [r3, #0]
 8001d6a:	b21b      	sxth	r3, r3
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7fe fbf9 	bl	8000564 <__aeabi_i2d>
 8001d72:	a36f      	add	r3, pc, #444	@ (adr r3, 8001f30 <main+0x268>)
 8001d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d78:	f7fe fc5e 	bl	8000638 <__aeabi_dmul>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4610      	mov	r0, r2
 8001d82:	4619      	mov	r1, r3
 8001d84:	f7fe ff1a 	bl	8000bbc <__aeabi_d2f>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	4a71      	ldr	r2, [pc, #452]	@ (8001f50 <main+0x288>)
 8001d8c:	6013      	str	r3, [r2, #0]
	  vy = vel_y*0.01;
 8001d8e:	4b75      	ldr	r3, [pc, #468]	@ (8001f64 <main+0x29c>)
 8001d90:	881b      	ldrh	r3, [r3, #0]
 8001d92:	b21b      	sxth	r3, r3
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7fe fbe5 	bl	8000564 <__aeabi_i2d>
 8001d9a:	a365      	add	r3, pc, #404	@ (adr r3, 8001f30 <main+0x268>)
 8001d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da0:	f7fe fc4a 	bl	8000638 <__aeabi_dmul>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4610      	mov	r0, r2
 8001daa:	4619      	mov	r1, r3
 8001dac:	f7fe ff06 	bl	8000bbc <__aeabi_d2f>
 8001db0:	4603      	mov	r3, r0
 8001db2:	4a68      	ldr	r2, [pc, #416]	@ (8001f54 <main+0x28c>)
 8001db4:	6013      	str	r3, [r2, #0]
	  omega = omega_c/100;
 8001db6:	4b6c      	ldr	r3, [pc, #432]	@ (8001f68 <main+0x2a0>)
 8001db8:	881b      	ldrh	r3, [r3, #0]
 8001dba:	b21b      	sxth	r3, r3
 8001dbc:	4a6b      	ldr	r2, [pc, #428]	@ (8001f6c <main+0x2a4>)
 8001dbe:	fb82 1203 	smull	r1, r2, r2, r3
 8001dc2:	1152      	asrs	r2, r2, #5
 8001dc4:	17db      	asrs	r3, r3, #31
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	b21b      	sxth	r3, r3
 8001dca:	ee07 3a90 	vmov	s15, r3
 8001dce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dd2:	4b61      	ldr	r3, [pc, #388]	@ (8001f58 <main+0x290>)
 8001dd4:	edc3 7a00 	vstr	s15, [r3]
	  omni_calc(0 ,vx, vy, omega, &robomas[R_F-1].w, &robomas[L_F-1].w, &robomas[L_B-1].w, &robomas[R_B-1].w);
 8001dd8:	4b5d      	ldr	r3, [pc, #372]	@ (8001f50 <main+0x288>)
 8001dda:	edd3 7a00 	vldr	s15, [r3]
 8001dde:	4b5d      	ldr	r3, [pc, #372]	@ (8001f54 <main+0x28c>)
 8001de0:	ed93 7a00 	vldr	s14, [r3]
 8001de4:	4b5c      	ldr	r3, [pc, #368]	@ (8001f58 <main+0x290>)
 8001de6:	edd3 6a00 	vldr	s13, [r3]
 8001dea:	4b61      	ldr	r3, [pc, #388]	@ (8001f70 <main+0x2a8>)
 8001dec:	4a61      	ldr	r2, [pc, #388]	@ (8001f74 <main+0x2ac>)
 8001dee:	4962      	ldr	r1, [pc, #392]	@ (8001f78 <main+0x2b0>)
 8001df0:	4862      	ldr	r0, [pc, #392]	@ (8001f7c <main+0x2b4>)
 8001df2:	eef0 1a66 	vmov.f32	s3, s13
 8001df6:	eeb0 1a47 	vmov.f32	s2, s14
 8001dfa:	eef0 0a67 	vmov.f32	s1, s15
 8001dfe:	ed9f 0a60 	vldr	s0, [pc, #384]	@ 8001f80 <main+0x2b8>
 8001e02:	f7ff fc89 	bl	8001718 <omni_calc>
	  robomas[R_F-1].trgVel = (int)(-1*robomas[R_F-1].w*36*60/(2*PI));
 8001e06:	4b5f      	ldr	r3, [pc, #380]	@ (8001f84 <main+0x2bc>)
 8001e08:	edd3 7a27 	vldr	s15, [r3, #156]	@ 0x9c
 8001e0c:	eef1 7a67 	vneg.f32	s15, s15
 8001e10:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8001f88 <main+0x2c0>
 8001e14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e18:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8001f8c <main+0x2c4>
 8001e1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e20:	ee17 0a90 	vmov	r0, s15
 8001e24:	f7fe fbb0 	bl	8000588 <__aeabi_f2d>
 8001e28:	a343      	add	r3, pc, #268	@ (adr r3, 8001f38 <main+0x270>)
 8001e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e2e:	f7fe fd2d 	bl	800088c <__aeabi_ddiv>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	4610      	mov	r0, r2
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f7fe fe97 	bl	8000b6c <__aeabi_d2iz>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	b21a      	sxth	r2, r3
 8001e42:	4b50      	ldr	r3, [pc, #320]	@ (8001f84 <main+0x2bc>)
 8001e44:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
	  robomas[R_B-1].trgVel = (int)(-1*robomas[R_B-1].w*36*60/(2*PI));
 8001e48:	4b4e      	ldr	r3, [pc, #312]	@ (8001f84 <main+0x2bc>)
 8001e4a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001e4e:	eef1 7a67 	vneg.f32	s15, s15
 8001e52:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8001f88 <main+0x2c0>
 8001e56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e5a:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001f8c <main+0x2c4>
 8001e5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e62:	ee17 0a90 	vmov	r0, s15
 8001e66:	f7fe fb8f 	bl	8000588 <__aeabi_f2d>
 8001e6a:	a333      	add	r3, pc, #204	@ (adr r3, 8001f38 <main+0x270>)
 8001e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e70:	f7fe fd0c 	bl	800088c <__aeabi_ddiv>
 8001e74:	4602      	mov	r2, r0
 8001e76:	460b      	mov	r3, r1
 8001e78:	4610      	mov	r0, r2
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	f7fe fe76 	bl	8000b6c <__aeabi_d2iz>
 8001e80:	4603      	mov	r3, r0
 8001e82:	b21a      	sxth	r2, r3
 8001e84:	4b3f      	ldr	r3, [pc, #252]	@ (8001f84 <main+0x2bc>)
 8001e86:	809a      	strh	r2, [r3, #4]
	  robomas[L_F-1].trgVel =  (int)(-1*robomas[L_F-1].w*36*60/(2*PI));
 8001e88:	4b3e      	ldr	r3, [pc, #248]	@ (8001f84 <main+0x2bc>)
 8001e8a:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8001e8e:	eef1 7a67 	vneg.f32	s15, s15
 8001e92:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001f88 <main+0x2c0>
 8001e96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e9a:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001f8c <main+0x2c4>
 8001e9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ea2:	ee17 0a90 	vmov	r0, s15
 8001ea6:	f7fe fb6f 	bl	8000588 <__aeabi_f2d>
 8001eaa:	a323      	add	r3, pc, #140	@ (adr r3, 8001f38 <main+0x270>)
 8001eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb0:	f7fe fcec 	bl	800088c <__aeabi_ddiv>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	4610      	mov	r0, r2
 8001eba:	4619      	mov	r1, r3
 8001ebc:	f7fe fe56 	bl	8000b6c <__aeabi_d2iz>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	b21a      	sxth	r2, r3
 8001ec4:	4b2f      	ldr	r3, [pc, #188]	@ (8001f84 <main+0x2bc>)
 8001ec6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
	  robomas[L_B-1].trgVel = (int)(-1*robomas[L_B-1].w*36*60/(2*PI));
 8001eca:	4b2e      	ldr	r3, [pc, #184]	@ (8001f84 <main+0x2bc>)
 8001ecc:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001ed0:	eef1 7a67 	vneg.f32	s15, s15
 8001ed4:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001f88 <main+0x2c0>
 8001ed8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001edc:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001f8c <main+0x2c4>
 8001ee0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ee4:	ee17 0a90 	vmov	r0, s15
 8001ee8:	f7fe fb4e 	bl	8000588 <__aeabi_f2d>
 8001eec:	a312      	add	r3, pc, #72	@ (adr r3, 8001f38 <main+0x270>)
 8001eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef2:	f7fe fccb 	bl	800088c <__aeabi_ddiv>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	460b      	mov	r3, r1
 8001efa:	4610      	mov	r0, r2
 8001efc:	4619      	mov	r1, r3
 8001efe:	f7fe fe35 	bl	8000b6c <__aeabi_d2iz>
 8001f02:	4603      	mov	r3, r0
 8001f04:	b21a      	sxth	r2, r3
 8001f06:	4b1f      	ldr	r3, [pc, #124]	@ (8001f84 <main+0x2bc>)
 8001f08:	859a      	strh	r2, [r3, #44]	@ 0x2c

	  printf("act:%d,(%d,%d)\r\n", robomas[0].actVel, vel_x, vel_y);
 8001f0a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f84 <main+0x2bc>)
 8001f0c:	88db      	ldrh	r3, [r3, #6]
 8001f0e:	b21b      	sxth	r3, r3
 8001f10:	4619      	mov	r1, r3
 8001f12:	4b13      	ldr	r3, [pc, #76]	@ (8001f60 <main+0x298>)
 8001f14:	881b      	ldrh	r3, [r3, #0]
 8001f16:	b21b      	sxth	r3, r3
 8001f18:	461a      	mov	r2, r3
 8001f1a:	4b12      	ldr	r3, [pc, #72]	@ (8001f64 <main+0x29c>)
 8001f1c:	881b      	ldrh	r3, [r3, #0]
 8001f1e:	b21b      	sxth	r3, r3
 8001f20:	481b      	ldr	r0, [pc, #108]	@ (8001f90 <main+0x2c8>)
 8001f22:	f004 fa2b 	bl	800637c <iprintf>
	  HAL_Delay(1);
 8001f26:	2001      	movs	r0, #1
 8001f28:	f000 fcea 	bl	8002900 <HAL_Delay>
	  if (vel_x < 10 && vel_x > -10){
 8001f2c:	e6ff      	b.n	8001d2e <main+0x66>
 8001f2e:	bf00      	nop
 8001f30:	47ae147b 	.word	0x47ae147b
 8001f34:	3f847ae1 	.word	0x3f847ae1
 8001f38:	c083126f 	.word	0xc083126f
 8001f3c:	401921ca 	.word	0x401921ca
 8001f40:	200000c4 	.word	0x200000c4
 8001f44:	080084a0 	.word	0x080084a0
 8001f48:	080084a8 	.word	0x080084a8
 8001f4c:	080084bc 	.word	0x080084bc
 8001f50:	20000390 	.word	0x20000390
 8001f54:	20000394 	.word	0x20000394
 8001f58:	20000398 	.word	0x20000398
 8001f5c:	200001f8 	.word	0x200001f8
 8001f60:	20000388 	.word	0x20000388
 8001f64:	2000038a 	.word	0x2000038a
 8001f68:	2000038c 	.word	0x2000038c
 8001f6c:	51eb851f 	.word	0x51eb851f
 8001f70:	20000024 	.word	0x20000024
 8001f74:	2000004c 	.word	0x2000004c
 8001f78:	20000074 	.word	0x20000074
 8001f7c:	2000009c 	.word	0x2000009c
 8001f80:	00000000 	.word	0x00000000
 8001f84:	20000000 	.word	0x20000000
 8001f88:	42100000 	.word	0x42100000
 8001f8c:	42700000 	.word	0x42700000
 8001f90:	080084cc 	.word	0x080084cc

08001f94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b094      	sub	sp, #80	@ 0x50
 8001f98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f9a:	f107 0318 	add.w	r3, r7, #24
 8001f9e:	2238      	movs	r2, #56	@ 0x38
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f004 fbee 	bl	8006784 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fa8:	1d3b      	adds	r3, r7, #4
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	605a      	str	r2, [r3, #4]
 8001fb0:	609a      	str	r2, [r3, #8]
 8001fb2:	60da      	str	r2, [r3, #12]
 8001fb4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fb6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001fba:	f001 fe19 	bl	8003bf0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fc2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fc8:	2340      	movs	r3, #64	@ 0x40
 8001fca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fcc:	2302      	movs	r3, #2
 8001fce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001fd8:	230a      	movs	r3, #10
 8001fda:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fe8:	f107 0318 	add.w	r3, r7, #24
 8001fec:	4618      	mov	r0, r3
 8001fee:	f001 feb3 	bl	8003d58 <HAL_RCC_OscConfig>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001ff8:	f000 f968 	bl	80022cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ffc:	230f      	movs	r3, #15
 8001ffe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002000:	2303      	movs	r3, #3
 8002002:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002004:	2300      	movs	r3, #0
 8002006:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002008:	2300      	movs	r3, #0
 800200a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800200c:	2300      	movs	r3, #0
 800200e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002010:	1d3b      	adds	r3, r7, #4
 8002012:	2102      	movs	r1, #2
 8002014:	4618      	mov	r0, r3
 8002016:	f002 f9b1 	bl	800437c <HAL_RCC_ClockConfig>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002020:	f000 f954 	bl	80022cc <Error_Handler>
  }
}
 8002024:	bf00      	nop
 8002026:	3750      	adds	r7, #80	@ 0x50
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002030:	4b20      	ldr	r3, [pc, #128]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 8002032:	4a21      	ldr	r2, [pc, #132]	@ (80020b8 <MX_FDCAN1_Init+0x8c>)
 8002034:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002036:	4b1f      	ldr	r3, [pc, #124]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 8002038:	2200      	movs	r2, #0
 800203a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 800203c:	4b1d      	ldr	r3, [pc, #116]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 800203e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002042:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002044:	4b1b      	ldr	r3, [pc, #108]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 8002046:	2200      	movs	r2, #0
 8002048:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800204a:	4b1a      	ldr	r3, [pc, #104]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 800204c:	2200      	movs	r2, #0
 800204e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002050:	4b18      	ldr	r3, [pc, #96]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 8002052:	2200      	movs	r2, #0
 8002054:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002056:	4b17      	ldr	r3, [pc, #92]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 8002058:	2200      	movs	r2, #0
 800205a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 800205c:	4b15      	ldr	r3, [pc, #84]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 800205e:	2204      	movs	r2, #4
 8002060:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8002062:	4b14      	ldr	r3, [pc, #80]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 8002064:	2201      	movs	r2, #1
 8002066:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 15;
 8002068:	4b12      	ldr	r3, [pc, #72]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 800206a:	220f      	movs	r2, #15
 800206c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 4;
 800206e:	4b11      	ldr	r3, [pc, #68]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 8002070:	2204      	movs	r2, #4
 8002072:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 8002074:	4b0f      	ldr	r3, [pc, #60]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 8002076:	2202      	movs	r2, #2
 8002078:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800207a:	4b0e      	ldr	r3, [pc, #56]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 800207c:	2201      	movs	r2, #1
 800207e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 15;
 8002080:	4b0c      	ldr	r3, [pc, #48]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 8002082:	220f      	movs	r2, #15
 8002084:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 8002086:	4b0b      	ldr	r3, [pc, #44]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 8002088:	2204      	movs	r2, #4
 800208a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 800208c:	4b09      	ldr	r3, [pc, #36]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 800208e:	2201      	movs	r2, #1
 8002090:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002092:	4b08      	ldr	r3, [pc, #32]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 8002094:	2200      	movs	r2, #0
 8002096:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002098:	4b06      	ldr	r3, [pc, #24]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 800209a:	2200      	movs	r2, #0
 800209c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800209e:	4805      	ldr	r0, [pc, #20]	@ (80020b4 <MX_FDCAN1_Init+0x88>)
 80020a0:	f000 fd60 	bl	8002b64 <HAL_FDCAN_Init>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80020aa:	f000 f90f 	bl	80022cc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20000130 	.word	0x20000130
 80020b8:	40006400 	.word	0x40006400

080020bc <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 80020c0:	4b20      	ldr	r3, [pc, #128]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 80020c2:	4a21      	ldr	r2, [pc, #132]	@ (8002148 <MX_FDCAN3_Init+0x8c>)
 80020c4:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80020c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	605a      	str	r2, [r3, #4]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80020cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 80020ce:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80020d2:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 80020d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 80020da:	4b1a      	ldr	r3, [pc, #104]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 80020dc:	2200      	movs	r2, #0
 80020de:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 80020e0:	4b18      	ldr	r3, [pc, #96]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 80020e6:	4b17      	ldr	r3, [pc, #92]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 4;
 80020ec:	4b15      	ldr	r3, [pc, #84]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 80020ee:	2204      	movs	r2, #4
 80020f0:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 80020f2:	4b14      	ldr	r3, [pc, #80]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 80020f4:	2201      	movs	r2, #1
 80020f6:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 15;
 80020f8:	4b12      	ldr	r3, [pc, #72]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 80020fa:	220f      	movs	r2, #15
 80020fc:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 4;
 80020fe:	4b11      	ldr	r3, [pc, #68]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 8002100:	2204      	movs	r2, #4
 8002102:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 2;
 8002104:	4b0f      	ldr	r3, [pc, #60]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 8002106:	2202      	movs	r2, #2
 8002108:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 800210a:	4b0e      	ldr	r3, [pc, #56]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 800210c:	2201      	movs	r2, #1
 800210e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 15;
 8002110:	4b0c      	ldr	r3, [pc, #48]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 8002112:	220f      	movs	r2, #15
 8002114:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 4;
 8002116:	4b0b      	ldr	r3, [pc, #44]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 8002118:	2204      	movs	r2, #4
 800211a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.StdFiltersNbr = 1;
 800211c:	4b09      	ldr	r3, [pc, #36]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 800211e:	2201      	movs	r2, #1
 8002120:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.ExtFiltersNbr = 0;
 8002122:	4b08      	ldr	r3, [pc, #32]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 8002124:	2200      	movs	r2, #0
 8002126:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002128:	4b06      	ldr	r3, [pc, #24]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 800212a:	2200      	movs	r2, #0
 800212c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 800212e:	4805      	ldr	r0, [pc, #20]	@ (8002144 <MX_FDCAN3_Init+0x88>)
 8002130:	f000 fd18 	bl	8002b64 <HAL_FDCAN_Init>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_FDCAN3_Init+0x82>
  {
    Error_Handler();
 800213a:	f000 f8c7 	bl	80022cc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	20000194 	.word	0x20000194
 8002148:	40006c00 	.word	0x40006c00

0800214c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002152:	1d3b      	adds	r3, r7, #4
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800215c:	4b14      	ldr	r3, [pc, #80]	@ (80021b0 <MX_TIM6_Init+0x64>)
 800215e:	4a15      	ldr	r2, [pc, #84]	@ (80021b4 <MX_TIM6_Init+0x68>)
 8002160:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9;
 8002162:	4b13      	ldr	r3, [pc, #76]	@ (80021b0 <MX_TIM6_Init+0x64>)
 8002164:	2209      	movs	r2, #9
 8002166:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002168:	4b11      	ldr	r3, [pc, #68]	@ (80021b0 <MX_TIM6_Init+0x64>)
 800216a:	2200      	movs	r2, #0
 800216c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800216e:	4b10      	ldr	r3, [pc, #64]	@ (80021b0 <MX_TIM6_Init+0x64>)
 8002170:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002174:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002176:	4b0e      	ldr	r3, [pc, #56]	@ (80021b0 <MX_TIM6_Init+0x64>)
 8002178:	2200      	movs	r2, #0
 800217a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800217c:	480c      	ldr	r0, [pc, #48]	@ (80021b0 <MX_TIM6_Init+0x64>)
 800217e:	f002 fd67 	bl	8004c50 <HAL_TIM_Base_Init>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002188:	f000 f8a0 	bl	80022cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800218c:	2300      	movs	r3, #0
 800218e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002190:	2300      	movs	r3, #0
 8002192:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002194:	1d3b      	adds	r3, r7, #4
 8002196:	4619      	mov	r1, r3
 8002198:	4805      	ldr	r0, [pc, #20]	@ (80021b0 <MX_TIM6_Init+0x64>)
 800219a:	f003 f855 	bl	8005248 <HAL_TIMEx_MasterConfigSynchronization>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80021a4:	f000 f892 	bl	80022cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80021a8:	bf00      	nop
 80021aa:	3710      	adds	r7, #16
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	200001f8 	.word	0x200001f8
 80021b4:	40001000 	.word	0x40001000

080021b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021bc:	4b22      	ldr	r3, [pc, #136]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021be:	4a23      	ldr	r2, [pc, #140]	@ (800224c <MX_USART2_UART_Init+0x94>)
 80021c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021c2:	4b21      	ldr	r3, [pc, #132]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021d8:	2200      	movs	r2, #0
 80021da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021de:	220c      	movs	r2, #12
 80021e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021e2:	4b19      	ldr	r3, [pc, #100]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021e8:	4b17      	ldr	r3, [pc, #92]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021ee:	4b16      	ldr	r3, [pc, #88]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021f4:	4b14      	ldr	r3, [pc, #80]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021fa:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002200:	4811      	ldr	r0, [pc, #68]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 8002202:	f003 f8fd 	bl	8005400 <HAL_UART_Init>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800220c:	f000 f85e 	bl	80022cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002210:	2100      	movs	r1, #0
 8002212:	480d      	ldr	r0, [pc, #52]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 8002214:	f003 ff26 	bl	8006064 <HAL_UARTEx_SetTxFifoThreshold>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800221e:	f000 f855 	bl	80022cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002222:	2100      	movs	r1, #0
 8002224:	4808      	ldr	r0, [pc, #32]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 8002226:	f003 ff5b 	bl	80060e0 <HAL_UARTEx_SetRxFifoThreshold>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002230:	f000 f84c 	bl	80022cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002234:	4804      	ldr	r0, [pc, #16]	@ (8002248 <MX_USART2_UART_Init+0x90>)
 8002236:	f003 fedc 	bl	8005ff2 <HAL_UARTEx_DisableFifoMode>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002240:	f000 f844 	bl	80022cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002244:	bf00      	nop
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20000244 	.word	0x20000244
 800224c:	40004400 	.word	0x40004400

08002250 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b088      	sub	sp, #32
 8002254:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002256:	f107 030c 	add.w	r3, r7, #12
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]
 800225e:	605a      	str	r2, [r3, #4]
 8002260:	609a      	str	r2, [r3, #8]
 8002262:	60da      	str	r2, [r3, #12]
 8002264:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002266:	4b17      	ldr	r3, [pc, #92]	@ (80022c4 <MX_GPIO_Init+0x74>)
 8002268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800226a:	4a16      	ldr	r2, [pc, #88]	@ (80022c4 <MX_GPIO_Init+0x74>)
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002272:	4b14      	ldr	r3, [pc, #80]	@ (80022c4 <MX_GPIO_Init+0x74>)
 8002274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	60bb      	str	r3, [r7, #8]
 800227c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800227e:	4b11      	ldr	r3, [pc, #68]	@ (80022c4 <MX_GPIO_Init+0x74>)
 8002280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002282:	4a10      	ldr	r2, [pc, #64]	@ (80022c4 <MX_GPIO_Init+0x74>)
 8002284:	f043 0308 	orr.w	r3, r3, #8
 8002288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800228a:	4b0e      	ldr	r3, [pc, #56]	@ (80022c4 <MX_GPIO_Init+0x74>)
 800228c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800228e:	f003 0308 	and.w	r3, r3, #8
 8002292:	607b      	str	r3, [r7, #4]
 8002294:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Boad_LED_GPIO_Port, Boad_LED_Pin, GPIO_PIN_RESET);
 8002296:	2200      	movs	r2, #0
 8002298:	2104      	movs	r1, #4
 800229a:	480b      	ldr	r0, [pc, #44]	@ (80022c8 <MX_GPIO_Init+0x78>)
 800229c:	f001 fc90 	bl	8003bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Boad_LED_Pin */
  GPIO_InitStruct.Pin = Boad_LED_Pin;
 80022a0:	2304      	movs	r3, #4
 80022a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a4:	2301      	movs	r3, #1
 80022a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ac:	2300      	movs	r3, #0
 80022ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Boad_LED_GPIO_Port, &GPIO_InitStruct);
 80022b0:	f107 030c 	add.w	r3, r7, #12
 80022b4:	4619      	mov	r1, r3
 80022b6:	4804      	ldr	r0, [pc, #16]	@ (80022c8 <MX_GPIO_Init+0x78>)
 80022b8:	f001 fb00 	bl	80038bc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80022bc:	bf00      	nop
 80022be:	3720      	adds	r7, #32
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40021000 	.word	0x40021000
 80022c8:	48000c00 	.word	0x48000c00

080022cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022d0:	b672      	cpsid	i
}
 80022d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  printf("Error\r\n");
 80022d4:	4804      	ldr	r0, [pc, #16]	@ (80022e8 <Error_Handler+0x1c>)
 80022d6:	f004 f8b9 	bl	800644c <puts>
  HAL_GPIO_WritePin(Boad_LED_GPIO_Port, Boad_LED_Pin, GPIO_PIN_SET);
 80022da:	2201      	movs	r2, #1
 80022dc:	2104      	movs	r1, #4
 80022de:	4803      	ldr	r0, [pc, #12]	@ (80022ec <Error_Handler+0x20>)
 80022e0:	f001 fc6e 	bl	8003bc0 <HAL_GPIO_WritePin>
  while (1)
 80022e4:	bf00      	nop
 80022e6:	e7fd      	b.n	80022e4 <Error_Handler+0x18>
 80022e8:	080084e0 	.word	0x080084e0
 80022ec:	48000c00 	.word	0x48000c00

080022f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002334 <HAL_MspInit+0x44>)
 80022f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002334 <HAL_MspInit+0x44>)
 80022fc:	f043 0301 	orr.w	r3, r3, #1
 8002300:	6613      	str	r3, [r2, #96]	@ 0x60
 8002302:	4b0c      	ldr	r3, [pc, #48]	@ (8002334 <HAL_MspInit+0x44>)
 8002304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	607b      	str	r3, [r7, #4]
 800230c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800230e:	4b09      	ldr	r3, [pc, #36]	@ (8002334 <HAL_MspInit+0x44>)
 8002310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002312:	4a08      	ldr	r2, [pc, #32]	@ (8002334 <HAL_MspInit+0x44>)
 8002314:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002318:	6593      	str	r3, [r2, #88]	@ 0x58
 800231a:	4b06      	ldr	r3, [pc, #24]	@ (8002334 <HAL_MspInit+0x44>)
 800231c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800231e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002322:	603b      	str	r3, [r7, #0]
 8002324:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002326:	f001 fd07 	bl	8003d38 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232a:	bf00      	nop
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40021000 	.word	0x40021000

08002338 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b0a0      	sub	sp, #128	@ 0x80
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002340:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	60da      	str	r2, [r3, #12]
 800234e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002350:	f107 0318 	add.w	r3, r7, #24
 8002354:	2254      	movs	r2, #84	@ 0x54
 8002356:	2100      	movs	r1, #0
 8002358:	4618      	mov	r0, r3
 800235a:	f004 fa13 	bl	8006784 <memset>
  if(hfdcan->Instance==FDCAN1)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a59      	ldr	r2, [pc, #356]	@ (80024c8 <HAL_FDCAN_MspInit+0x190>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d153      	bne.n	8002410 <HAL_FDCAN_MspInit+0xd8>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002368:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800236c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800236e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002372:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002374:	f107 0318 	add.w	r3, r7, #24
 8002378:	4618      	mov	r0, r3
 800237a:	f002 fa1b 	bl	80047b4 <HAL_RCCEx_PeriphCLKConfig>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002384:	f7ff ffa2 	bl	80022cc <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002388:	4b50      	ldr	r3, [pc, #320]	@ (80024cc <HAL_FDCAN_MspInit+0x194>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	3301      	adds	r3, #1
 800238e:	4a4f      	ldr	r2, [pc, #316]	@ (80024cc <HAL_FDCAN_MspInit+0x194>)
 8002390:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002392:	4b4e      	ldr	r3, [pc, #312]	@ (80024cc <HAL_FDCAN_MspInit+0x194>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2b01      	cmp	r3, #1
 8002398:	d10b      	bne.n	80023b2 <HAL_FDCAN_MspInit+0x7a>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800239a:	4b4d      	ldr	r3, [pc, #308]	@ (80024d0 <HAL_FDCAN_MspInit+0x198>)
 800239c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800239e:	4a4c      	ldr	r2, [pc, #304]	@ (80024d0 <HAL_FDCAN_MspInit+0x198>)
 80023a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80023a6:	4b4a      	ldr	r3, [pc, #296]	@ (80024d0 <HAL_FDCAN_MspInit+0x198>)
 80023a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ae:	617b      	str	r3, [r7, #20]
 80023b0:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b2:	4b47      	ldr	r3, [pc, #284]	@ (80024d0 <HAL_FDCAN_MspInit+0x198>)
 80023b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023b6:	4a46      	ldr	r2, [pc, #280]	@ (80024d0 <HAL_FDCAN_MspInit+0x198>)
 80023b8:	f043 0301 	orr.w	r3, r3, #1
 80023bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023be:	4b44      	ldr	r3, [pc, #272]	@ (80024d0 <HAL_FDCAN_MspInit+0x198>)
 80023c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	613b      	str	r3, [r7, #16]
 80023c8:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80023ca:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80023ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d0:	2302      	movs	r3, #2
 80023d2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d4:	2300      	movs	r3, #0
 80023d6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d8:	2300      	movs	r3, #0
 80023da:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80023dc:	2309      	movs	r3, #9
 80023de:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80023e4:	4619      	mov	r1, r3
 80023e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023ea:	f001 fa67 	bl	80038bc <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80023ee:	2200      	movs	r2, #0
 80023f0:	2100      	movs	r1, #0
 80023f2:	2015      	movs	r0, #21
 80023f4:	f000 fb81 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80023f8:	2015      	movs	r0, #21
 80023fa:	f000 fb98 	bl	8002b2e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 80023fe:	2200      	movs	r2, #0
 8002400:	2100      	movs	r1, #0
 8002402:	2016      	movs	r0, #22
 8002404:	f000 fb79 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8002408:	2016      	movs	r0, #22
 800240a:	f000 fb90 	bl	8002b2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 800240e:	e057      	b.n	80024c0 <HAL_FDCAN_MspInit+0x188>
  else if(hfdcan->Instance==FDCAN3)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a2f      	ldr	r2, [pc, #188]	@ (80024d4 <HAL_FDCAN_MspInit+0x19c>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d152      	bne.n	80024c0 <HAL_FDCAN_MspInit+0x188>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800241a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800241e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002420:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002424:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002426:	f107 0318 	add.w	r3, r7, #24
 800242a:	4618      	mov	r0, r3
 800242c:	f002 f9c2 	bl	80047b4 <HAL_RCCEx_PeriphCLKConfig>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <HAL_FDCAN_MspInit+0x102>
      Error_Handler();
 8002436:	f7ff ff49 	bl	80022cc <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800243a:	4b24      	ldr	r3, [pc, #144]	@ (80024cc <HAL_FDCAN_MspInit+0x194>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	3301      	adds	r3, #1
 8002440:	4a22      	ldr	r2, [pc, #136]	@ (80024cc <HAL_FDCAN_MspInit+0x194>)
 8002442:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002444:	4b21      	ldr	r3, [pc, #132]	@ (80024cc <HAL_FDCAN_MspInit+0x194>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2b01      	cmp	r3, #1
 800244a:	d10b      	bne.n	8002464 <HAL_FDCAN_MspInit+0x12c>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800244c:	4b20      	ldr	r3, [pc, #128]	@ (80024d0 <HAL_FDCAN_MspInit+0x198>)
 800244e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002450:	4a1f      	ldr	r2, [pc, #124]	@ (80024d0 <HAL_FDCAN_MspInit+0x198>)
 8002452:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002456:	6593      	str	r3, [r2, #88]	@ 0x58
 8002458:	4b1d      	ldr	r3, [pc, #116]	@ (80024d0 <HAL_FDCAN_MspInit+0x198>)
 800245a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002464:	4b1a      	ldr	r3, [pc, #104]	@ (80024d0 <HAL_FDCAN_MspInit+0x198>)
 8002466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002468:	4a19      	ldr	r2, [pc, #100]	@ (80024d0 <HAL_FDCAN_MspInit+0x198>)
 800246a:	f043 0301 	orr.w	r3, r3, #1
 800246e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002470:	4b17      	ldr	r3, [pc, #92]	@ (80024d0 <HAL_FDCAN_MspInit+0x198>)
 8002472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	60bb      	str	r3, [r7, #8]
 800247a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 800247c:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8002480:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002482:	2302      	movs	r3, #2
 8002484:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002486:	2300      	movs	r3, #0
 8002488:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800248a:	2300      	movs	r3, #0
 800248c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF11_FDCAN3;
 800248e:	230b      	movs	r3, #11
 8002490:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002492:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002496:	4619      	mov	r1, r3
 8002498:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800249c:	f001 fa0e 	bl	80038bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 0, 0);
 80024a0:	2200      	movs	r2, #0
 80024a2:	2100      	movs	r1, #0
 80024a4:	2058      	movs	r0, #88	@ 0x58
 80024a6:	f000 fb28 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 80024aa:	2058      	movs	r0, #88	@ 0x58
 80024ac:	f000 fb3f 	bl	8002b2e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN3_IT1_IRQn, 0, 0);
 80024b0:	2200      	movs	r2, #0
 80024b2:	2100      	movs	r1, #0
 80024b4:	2059      	movs	r0, #89	@ 0x59
 80024b6:	f000 fb20 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
 80024ba:	2059      	movs	r0, #89	@ 0x59
 80024bc:	f000 fb37 	bl	8002b2e <HAL_NVIC_EnableIRQ>
}
 80024c0:	bf00      	nop
 80024c2:	3780      	adds	r7, #128	@ 0x80
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	40006400 	.word	0x40006400
 80024cc:	200003a0 	.word	0x200003a0
 80024d0:	40021000 	.word	0x40021000
 80024d4:	40006c00 	.word	0x40006c00

080024d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a0d      	ldr	r2, [pc, #52]	@ (800251c <HAL_TIM_Base_MspInit+0x44>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d113      	bne.n	8002512 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80024ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002520 <HAL_TIM_Base_MspInit+0x48>)
 80024ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ee:	4a0c      	ldr	r2, [pc, #48]	@ (8002520 <HAL_TIM_Base_MspInit+0x48>)
 80024f0:	f043 0310 	orr.w	r3, r3, #16
 80024f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80024f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002520 <HAL_TIM_Base_MspInit+0x48>)
 80024f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024fa:	f003 0310 	and.w	r3, r3, #16
 80024fe:	60fb      	str	r3, [r7, #12]
 8002500:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002502:	2200      	movs	r2, #0
 8002504:	2100      	movs	r1, #0
 8002506:	2036      	movs	r0, #54	@ 0x36
 8002508:	f000 faf7 	bl	8002afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800250c:	2036      	movs	r0, #54	@ 0x36
 800250e:	f000 fb0e 	bl	8002b2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002512:	bf00      	nop
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40001000 	.word	0x40001000
 8002520:	40021000 	.word	0x40021000

08002524 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b09e      	sub	sp, #120	@ 0x78
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800253c:	f107 0310 	add.w	r3, r7, #16
 8002540:	2254      	movs	r2, #84	@ 0x54
 8002542:	2100      	movs	r1, #0
 8002544:	4618      	mov	r0, r3
 8002546:	f004 f91d 	bl	8006784 <memset>
  if(huart->Instance==USART2)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1f      	ldr	r2, [pc, #124]	@ (80025cc <HAL_UART_MspInit+0xa8>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d136      	bne.n	80025c2 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002554:	2302      	movs	r3, #2
 8002556:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002558:	2300      	movs	r3, #0
 800255a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800255c:	f107 0310 	add.w	r3, r7, #16
 8002560:	4618      	mov	r0, r3
 8002562:	f002 f927 	bl	80047b4 <HAL_RCCEx_PeriphCLKConfig>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800256c:	f7ff feae 	bl	80022cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002570:	4b17      	ldr	r3, [pc, #92]	@ (80025d0 <HAL_UART_MspInit+0xac>)
 8002572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002574:	4a16      	ldr	r2, [pc, #88]	@ (80025d0 <HAL_UART_MspInit+0xac>)
 8002576:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800257a:	6593      	str	r3, [r2, #88]	@ 0x58
 800257c:	4b14      	ldr	r3, [pc, #80]	@ (80025d0 <HAL_UART_MspInit+0xac>)
 800257e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002580:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002584:	60fb      	str	r3, [r7, #12]
 8002586:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002588:	4b11      	ldr	r3, [pc, #68]	@ (80025d0 <HAL_UART_MspInit+0xac>)
 800258a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800258c:	4a10      	ldr	r2, [pc, #64]	@ (80025d0 <HAL_UART_MspInit+0xac>)
 800258e:	f043 0301 	orr.w	r3, r3, #1
 8002592:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002594:	4b0e      	ldr	r3, [pc, #56]	@ (80025d0 <HAL_UART_MspInit+0xac>)
 8002596:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002598:	f003 0301 	and.w	r3, r3, #1
 800259c:	60bb      	str	r3, [r7, #8]
 800259e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80025a0:	230c      	movs	r3, #12
 80025a2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a4:	2302      	movs	r3, #2
 80025a6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ac:	2300      	movs	r3, #0
 80025ae:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025b0:	2307      	movs	r3, #7
 80025b2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80025b8:	4619      	mov	r1, r3
 80025ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025be:	f001 f97d 	bl	80038bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80025c2:	bf00      	nop
 80025c4:	3778      	adds	r7, #120	@ 0x78
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40004400 	.word	0x40004400
 80025d0:	40021000 	.word	0x40021000

080025d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025d8:	bf00      	nop
 80025da:	e7fd      	b.n	80025d8 <NMI_Handler+0x4>

080025dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025e0:	bf00      	nop
 80025e2:	e7fd      	b.n	80025e0 <HardFault_Handler+0x4>

080025e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025e8:	bf00      	nop
 80025ea:	e7fd      	b.n	80025e8 <MemManage_Handler+0x4>

080025ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025f0:	bf00      	nop
 80025f2:	e7fd      	b.n	80025f0 <BusFault_Handler+0x4>

080025f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025f8:	bf00      	nop
 80025fa:	e7fd      	b.n	80025f8 <UsageFault_Handler+0x4>

080025fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002600:	bf00      	nop
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800260a:	b480      	push	{r7}
 800260c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr

08002626 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800262a:	f000 f94b 	bl	80028c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800262e:	bf00      	nop
 8002630:	bd80      	pop	{r7, pc}
	...

08002634 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002638:	4802      	ldr	r0, [pc, #8]	@ (8002644 <FDCAN1_IT0_IRQHandler+0x10>)
 800263a:	f000 fed3 	bl	80033e4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800263e:	bf00      	nop
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	20000130 	.word	0x20000130

08002648 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800264c:	4802      	ldr	r0, [pc, #8]	@ (8002658 <FDCAN1_IT1_IRQHandler+0x10>)
 800264e:	f000 fec9 	bl	80033e4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20000130 	.word	0x20000130

0800265c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002660:	4802      	ldr	r0, [pc, #8]	@ (800266c <TIM6_DAC_IRQHandler+0x10>)
 8002662:	f002 fbc5 	bl	8004df0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	200001f8 	.word	0x200001f8

08002670 <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8002674:	4802      	ldr	r0, [pc, #8]	@ (8002680 <FDCAN3_IT0_IRQHandler+0x10>)
 8002676:	f000 feb5 	bl	80033e4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20000194 	.word	0x20000194

08002684 <FDCAN3_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 1.
  */
void FDCAN3_IT1_IRQHandler(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */

  /* USER CODE END FDCAN3_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8002688:	4802      	ldr	r0, [pc, #8]	@ (8002694 <FDCAN3_IT1_IRQHandler+0x10>)
 800268a:	f000 feab 	bl	80033e4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */

  /* USER CODE END FDCAN3_IT1_IRQn 1 */
}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20000194 	.word	0x20000194

08002698 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b086      	sub	sp, #24
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a4:	2300      	movs	r3, #0
 80026a6:	617b      	str	r3, [r7, #20]
 80026a8:	e00a      	b.n	80026c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026aa:	f3af 8000 	nop.w
 80026ae:	4601      	mov	r1, r0
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	1c5a      	adds	r2, r3, #1
 80026b4:	60ba      	str	r2, [r7, #8]
 80026b6:	b2ca      	uxtb	r2, r1
 80026b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	3301      	adds	r3, #1
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	697a      	ldr	r2, [r7, #20]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	dbf0      	blt.n	80026aa <_read+0x12>
  }

  return len;
 80026c8:	687b      	ldr	r3, [r7, #4]
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3718      	adds	r7, #24
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80026d2:	b480      	push	{r7}
 80026d4:	b083      	sub	sp, #12
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026de:	4618      	mov	r0, r3
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr

080026ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026ea:	b480      	push	{r7}
 80026ec:	b083      	sub	sp, #12
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
 80026f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026fa:	605a      	str	r2, [r3, #4]
  return 0;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr

0800270a <_isatty>:

int _isatty(int file)
{
 800270a:	b480      	push	{r7}
 800270c:	b083      	sub	sp, #12
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002712:	2301      	movs	r3, #1
}
 8002714:	4618      	mov	r0, r3
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
	...

0800273c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002744:	4a14      	ldr	r2, [pc, #80]	@ (8002798 <_sbrk+0x5c>)
 8002746:	4b15      	ldr	r3, [pc, #84]	@ (800279c <_sbrk+0x60>)
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002750:	4b13      	ldr	r3, [pc, #76]	@ (80027a0 <_sbrk+0x64>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d102      	bne.n	800275e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002758:	4b11      	ldr	r3, [pc, #68]	@ (80027a0 <_sbrk+0x64>)
 800275a:	4a12      	ldr	r2, [pc, #72]	@ (80027a4 <_sbrk+0x68>)
 800275c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800275e:	4b10      	ldr	r3, [pc, #64]	@ (80027a0 <_sbrk+0x64>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4413      	add	r3, r2
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	429a      	cmp	r2, r3
 800276a:	d207      	bcs.n	800277c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800276c:	f004 f858 	bl	8006820 <__errno>
 8002770:	4603      	mov	r3, r0
 8002772:	220c      	movs	r2, #12
 8002774:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002776:	f04f 33ff 	mov.w	r3, #4294967295
 800277a:	e009      	b.n	8002790 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800277c:	4b08      	ldr	r3, [pc, #32]	@ (80027a0 <_sbrk+0x64>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002782:	4b07      	ldr	r3, [pc, #28]	@ (80027a0 <_sbrk+0x64>)
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4413      	add	r3, r2
 800278a:	4a05      	ldr	r2, [pc, #20]	@ (80027a0 <_sbrk+0x64>)
 800278c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800278e:	68fb      	ldr	r3, [r7, #12]
}
 8002790:	4618      	mov	r0, r3
 8002792:	3718      	adds	r7, #24
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	20020000 	.word	0x20020000
 800279c:	00000400 	.word	0x00000400
 80027a0:	200003a4 	.word	0x200003a4
 80027a4:	200004f8 	.word	0x200004f8

080027a8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80027ac:	4b06      	ldr	r3, [pc, #24]	@ (80027c8 <SystemInit+0x20>)
 80027ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027b2:	4a05      	ldr	r2, [pc, #20]	@ (80027c8 <SystemInit+0x20>)
 80027b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	e000ed00 	.word	0xe000ed00

080027cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80027cc:	480d      	ldr	r0, [pc, #52]	@ (8002804 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80027ce:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027d0:	f7ff ffea 	bl	80027a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027d4:	480c      	ldr	r0, [pc, #48]	@ (8002808 <LoopForever+0x6>)
  ldr r1, =_edata
 80027d6:	490d      	ldr	r1, [pc, #52]	@ (800280c <LoopForever+0xa>)
  ldr r2, =_sidata
 80027d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002810 <LoopForever+0xe>)
  movs r3, #0
 80027da:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80027dc:	e002      	b.n	80027e4 <LoopCopyDataInit>

080027de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027e2:	3304      	adds	r3, #4

080027e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027e8:	d3f9      	bcc.n	80027de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002814 <LoopForever+0x12>)
  ldr r4, =_ebss
 80027ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002818 <LoopForever+0x16>)
  movs r3, #0
 80027ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027f0:	e001      	b.n	80027f6 <LoopFillZerobss>

080027f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027f4:	3204      	adds	r2, #4

080027f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027f8:	d3fb      	bcc.n	80027f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027fa:	f004 f817 	bl	800682c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027fe:	f7ff fa63 	bl	8001cc8 <main>

08002802 <LoopForever>:

LoopForever:
    b LoopForever
 8002802:	e7fe      	b.n	8002802 <LoopForever>
  ldr   r0, =_estack
 8002804:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002808:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800280c:	20000114 	.word	0x20000114
  ldr r2, =_sidata
 8002810:	08008758 	.word	0x08008758
  ldr r2, =_sbss
 8002814:	20000114 	.word	0x20000114
  ldr r4, =_ebss
 8002818:	200004f8 	.word	0x200004f8

0800281c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800281c:	e7fe      	b.n	800281c <ADC1_2_IRQHandler>

0800281e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b082      	sub	sp, #8
 8002822:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002824:	2300      	movs	r3, #0
 8002826:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002828:	2003      	movs	r0, #3
 800282a:	f000 f95b 	bl	8002ae4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800282e:	200f      	movs	r0, #15
 8002830:	f000 f80e 	bl	8002850 <HAL_InitTick>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d002      	beq.n	8002840 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	71fb      	strb	r3, [r7, #7]
 800283e:	e001      	b.n	8002844 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002840:	f7ff fd56 	bl	80022f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002844:	79fb      	ldrb	r3, [r7, #7]

}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002858:	2300      	movs	r3, #0
 800285a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800285c:	4b16      	ldr	r3, [pc, #88]	@ (80028b8 <HAL_InitTick+0x68>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d022      	beq.n	80028aa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002864:	4b15      	ldr	r3, [pc, #84]	@ (80028bc <HAL_InitTick+0x6c>)
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	4b13      	ldr	r3, [pc, #76]	@ (80028b8 <HAL_InitTick+0x68>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002870:	fbb1 f3f3 	udiv	r3, r1, r3
 8002874:	fbb2 f3f3 	udiv	r3, r2, r3
 8002878:	4618      	mov	r0, r3
 800287a:	f000 f966 	bl	8002b4a <HAL_SYSTICK_Config>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d10f      	bne.n	80028a4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b0f      	cmp	r3, #15
 8002888:	d809      	bhi.n	800289e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800288a:	2200      	movs	r2, #0
 800288c:	6879      	ldr	r1, [r7, #4]
 800288e:	f04f 30ff 	mov.w	r0, #4294967295
 8002892:	f000 f932 	bl	8002afa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002896:	4a0a      	ldr	r2, [pc, #40]	@ (80028c0 <HAL_InitTick+0x70>)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6013      	str	r3, [r2, #0]
 800289c:	e007      	b.n	80028ae <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	73fb      	strb	r3, [r7, #15]
 80028a2:	e004      	b.n	80028ae <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	73fb      	strb	r3, [r7, #15]
 80028a8:	e001      	b.n	80028ae <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80028ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3710      	adds	r7, #16
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	200000b4 	.word	0x200000b4
 80028bc:	200000ac 	.word	0x200000ac
 80028c0:	200000b0 	.word	0x200000b0

080028c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028c8:	4b05      	ldr	r3, [pc, #20]	@ (80028e0 <HAL_IncTick+0x1c>)
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	4b05      	ldr	r3, [pc, #20]	@ (80028e4 <HAL_IncTick+0x20>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4413      	add	r3, r2
 80028d2:	4a03      	ldr	r2, [pc, #12]	@ (80028e0 <HAL_IncTick+0x1c>)
 80028d4:	6013      	str	r3, [r2, #0]
}
 80028d6:	bf00      	nop
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr
 80028e0:	200003a8 	.word	0x200003a8
 80028e4:	200000b4 	.word	0x200000b4

080028e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  return uwTick;
 80028ec:	4b03      	ldr	r3, [pc, #12]	@ (80028fc <HAL_GetTick+0x14>)
 80028ee:	681b      	ldr	r3, [r3, #0]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	200003a8 	.word	0x200003a8

08002900 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002908:	f7ff ffee 	bl	80028e8 <HAL_GetTick>
 800290c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002918:	d004      	beq.n	8002924 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800291a:	4b09      	ldr	r3, [pc, #36]	@ (8002940 <HAL_Delay+0x40>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	4413      	add	r3, r2
 8002922:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002924:	bf00      	nop
 8002926:	f7ff ffdf 	bl	80028e8 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	429a      	cmp	r2, r3
 8002934:	d8f7      	bhi.n	8002926 <HAL_Delay+0x26>
  {
  }
}
 8002936:	bf00      	nop
 8002938:	bf00      	nop
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	200000b4 	.word	0x200000b4

08002944 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002944:	b480      	push	{r7}
 8002946:	b085      	sub	sp, #20
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f003 0307 	and.w	r3, r3, #7
 8002952:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002954:	4b0c      	ldr	r3, [pc, #48]	@ (8002988 <__NVIC_SetPriorityGrouping+0x44>)
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002960:	4013      	ands	r3, r2
 8002962:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800296c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002970:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002974:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002976:	4a04      	ldr	r2, [pc, #16]	@ (8002988 <__NVIC_SetPriorityGrouping+0x44>)
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	60d3      	str	r3, [r2, #12]
}
 800297c:	bf00      	nop
 800297e:	3714      	adds	r7, #20
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr
 8002988:	e000ed00 	.word	0xe000ed00

0800298c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002990:	4b04      	ldr	r3, [pc, #16]	@ (80029a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	0a1b      	lsrs	r3, r3, #8
 8002996:	f003 0307 	and.w	r3, r3, #7
}
 800299a:	4618      	mov	r0, r3
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr
 80029a4:	e000ed00 	.word	0xe000ed00

080029a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	db0b      	blt.n	80029d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029ba:	79fb      	ldrb	r3, [r7, #7]
 80029bc:	f003 021f 	and.w	r2, r3, #31
 80029c0:	4907      	ldr	r1, [pc, #28]	@ (80029e0 <__NVIC_EnableIRQ+0x38>)
 80029c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c6:	095b      	lsrs	r3, r3, #5
 80029c8:	2001      	movs	r0, #1
 80029ca:	fa00 f202 	lsl.w	r2, r0, r2
 80029ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	e000e100 	.word	0xe000e100

080029e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4603      	mov	r3, r0
 80029ec:	6039      	str	r1, [r7, #0]
 80029ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	db0a      	blt.n	8002a0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	b2da      	uxtb	r2, r3
 80029fc:	490c      	ldr	r1, [pc, #48]	@ (8002a30 <__NVIC_SetPriority+0x4c>)
 80029fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a02:	0112      	lsls	r2, r2, #4
 8002a04:	b2d2      	uxtb	r2, r2
 8002a06:	440b      	add	r3, r1
 8002a08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a0c:	e00a      	b.n	8002a24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	b2da      	uxtb	r2, r3
 8002a12:	4908      	ldr	r1, [pc, #32]	@ (8002a34 <__NVIC_SetPriority+0x50>)
 8002a14:	79fb      	ldrb	r3, [r7, #7]
 8002a16:	f003 030f 	and.w	r3, r3, #15
 8002a1a:	3b04      	subs	r3, #4
 8002a1c:	0112      	lsls	r2, r2, #4
 8002a1e:	b2d2      	uxtb	r2, r2
 8002a20:	440b      	add	r3, r1
 8002a22:	761a      	strb	r2, [r3, #24]
}
 8002a24:	bf00      	nop
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr
 8002a30:	e000e100 	.word	0xe000e100
 8002a34:	e000ed00 	.word	0xe000ed00

08002a38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b089      	sub	sp, #36	@ 0x24
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	f1c3 0307 	rsb	r3, r3, #7
 8002a52:	2b04      	cmp	r3, #4
 8002a54:	bf28      	it	cs
 8002a56:	2304      	movcs	r3, #4
 8002a58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	3304      	adds	r3, #4
 8002a5e:	2b06      	cmp	r3, #6
 8002a60:	d902      	bls.n	8002a68 <NVIC_EncodePriority+0x30>
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	3b03      	subs	r3, #3
 8002a66:	e000      	b.n	8002a6a <NVIC_EncodePriority+0x32>
 8002a68:	2300      	movs	r3, #0
 8002a6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a70:	69bb      	ldr	r3, [r7, #24]
 8002a72:	fa02 f303 	lsl.w	r3, r2, r3
 8002a76:	43da      	mvns	r2, r3
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	401a      	ands	r2, r3
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a80:	f04f 31ff 	mov.w	r1, #4294967295
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	fa01 f303 	lsl.w	r3, r1, r3
 8002a8a:	43d9      	mvns	r1, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a90:	4313      	orrs	r3, r2
         );
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3724      	adds	r7, #36	@ 0x24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
	...

08002aa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ab0:	d301      	bcc.n	8002ab6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e00f      	b.n	8002ad6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8002ae0 <SysTick_Config+0x40>)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3b01      	subs	r3, #1
 8002abc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002abe:	210f      	movs	r1, #15
 8002ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac4:	f7ff ff8e 	bl	80029e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ac8:	4b05      	ldr	r3, [pc, #20]	@ (8002ae0 <SysTick_Config+0x40>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ace:	4b04      	ldr	r3, [pc, #16]	@ (8002ae0 <SysTick_Config+0x40>)
 8002ad0:	2207      	movs	r2, #7
 8002ad2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	e000e010 	.word	0xe000e010

08002ae4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f7ff ff29 	bl	8002944 <__NVIC_SetPriorityGrouping>
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b086      	sub	sp, #24
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	4603      	mov	r3, r0
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
 8002b06:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b08:	f7ff ff40 	bl	800298c <__NVIC_GetPriorityGrouping>
 8002b0c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	68b9      	ldr	r1, [r7, #8]
 8002b12:	6978      	ldr	r0, [r7, #20]
 8002b14:	f7ff ff90 	bl	8002a38 <NVIC_EncodePriority>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b1e:	4611      	mov	r1, r2
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff ff5f 	bl	80029e4 <__NVIC_SetPriority>
}
 8002b26:	bf00      	nop
 8002b28:	3718      	adds	r7, #24
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b082      	sub	sp, #8
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	4603      	mov	r3, r0
 8002b36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff ff33 	bl	80029a8 <__NVIC_EnableIRQ>
}
 8002b42:	bf00      	nop
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b4a:	b580      	push	{r7, lr}
 8002b4c:	b082      	sub	sp, #8
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f7ff ffa4 	bl	8002aa0 <SysTick_Config>
 8002b58:	4603      	mov	r3, r0
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
	...

08002b64 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e147      	b.n	8002e06 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d106      	bne.n	8002b90 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7ff fbd4 	bl	8002338 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	699a      	ldr	r2, [r3, #24]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f022 0210 	bic.w	r2, r2, #16
 8002b9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ba0:	f7ff fea2 	bl	80028e8 <HAL_GetTick>
 8002ba4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002ba6:	e012      	b.n	8002bce <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002ba8:	f7ff fe9e 	bl	80028e8 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b0a      	cmp	r3, #10
 8002bb4:	d90b      	bls.n	8002bce <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bba:	f043 0201 	orr.w	r2, r3, #1
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2203      	movs	r2, #3
 8002bc6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e11b      	b.n	8002e06 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	f003 0308 	and.w	r3, r3, #8
 8002bd8:	2b08      	cmp	r3, #8
 8002bda:	d0e5      	beq.n	8002ba8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	699a      	ldr	r2, [r3, #24]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f042 0201 	orr.w	r2, r2, #1
 8002bea:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bec:	f7ff fe7c 	bl	80028e8 <HAL_GetTick>
 8002bf0:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002bf2:	e012      	b.n	8002c1a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002bf4:	f7ff fe78 	bl	80028e8 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b0a      	cmp	r3, #10
 8002c00:	d90b      	bls.n	8002c1a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c06:	f043 0201 	orr.w	r2, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2203      	movs	r2, #3
 8002c12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e0f5      	b.n	8002e06 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	f003 0301 	and.w	r3, r3, #1
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d0e5      	beq.n	8002bf4 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	699a      	ldr	r2, [r3, #24]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 0202 	orr.w	r2, r2, #2
 8002c36:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a74      	ldr	r2, [pc, #464]	@ (8002e10 <HAL_FDCAN_Init+0x2ac>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d103      	bne.n	8002c4a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002c42:	4a74      	ldr	r2, [pc, #464]	@ (8002e14 <HAL_FDCAN_Init+0x2b0>)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	7c1b      	ldrb	r3, [r3, #16]
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d108      	bne.n	8002c64 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	699a      	ldr	r2, [r3, #24]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c60:	619a      	str	r2, [r3, #24]
 8002c62:	e007      	b.n	8002c74 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699a      	ldr	r2, [r3, #24]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c72:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	7c5b      	ldrb	r3, [r3, #17]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d108      	bne.n	8002c8e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	699a      	ldr	r2, [r3, #24]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c8a:	619a      	str	r2, [r3, #24]
 8002c8c:	e007      	b.n	8002c9e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	699a      	ldr	r2, [r3, #24]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002c9c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	7c9b      	ldrb	r3, [r3, #18]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d108      	bne.n	8002cb8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	699a      	ldr	r2, [r3, #24]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002cb4:	619a      	str	r2, [r3, #24]
 8002cb6:	e007      	b.n	8002cc8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	699a      	ldr	r2, [r3, #24]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002cc6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	689a      	ldr	r2, [r3, #8]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	699a      	ldr	r2, [r3, #24]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002cec:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	691a      	ldr	r2, [r3, #16]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 0210 	bic.w	r2, r2, #16
 8002cfc:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d108      	bne.n	8002d18 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699a      	ldr	r2, [r3, #24]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f042 0204 	orr.w	r2, r2, #4
 8002d14:	619a      	str	r2, [r3, #24]
 8002d16:	e02c      	b.n	8002d72 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d028      	beq.n	8002d72 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d01c      	beq.n	8002d62 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	699a      	ldr	r2, [r3, #24]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002d36:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	691a      	ldr	r2, [r3, #16]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 0210 	orr.w	r2, r2, #16
 8002d46:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	2b03      	cmp	r3, #3
 8002d4e:	d110      	bne.n	8002d72 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	699a      	ldr	r2, [r3, #24]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f042 0220 	orr.w	r2, r2, #32
 8002d5e:	619a      	str	r2, [r3, #24]
 8002d60:	e007      	b.n	8002d72 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	699a      	ldr	r2, [r3, #24]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f042 0220 	orr.w	r2, r2, #32
 8002d70:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	699b      	ldr	r3, [r3, #24]
 8002d76:	3b01      	subs	r3, #1
 8002d78:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	69db      	ldr	r3, [r3, #28]
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002d82:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002d8a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	3b01      	subs	r3, #1
 8002d94:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002d9a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002d9c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002da6:	d115      	bne.n	8002dd4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dac:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db2:	3b01      	subs	r3, #1
 8002db4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002db6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002dc0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002dd0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002dd2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	430a      	orrs	r2, r1
 8002de6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f000 fc7e 	bl	80036ec <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8002e04:	2300      	movs	r3, #0
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3710      	adds	r7, #16
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	40006400 	.word	0x40006400
 8002e14:	40006500 	.word	0x40006500

08002e18 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b087      	sub	sp, #28
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002e28:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002e2a:	7dfb      	ldrb	r3, [r7, #23]
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d002      	beq.n	8002e36 <HAL_FDCAN_ConfigFilter+0x1e>
 8002e30:	7dfb      	ldrb	r3, [r7, #23]
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d13d      	bne.n	8002eb2 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d119      	bne.n	8002e72 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002e4a:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8002e52:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	4413      	add	r3, r2
 8002e68:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	601a      	str	r2, [r3, #0]
 8002e70:	e01d      	b.n	8002eae <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	075a      	lsls	r2, r3, #29
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	079a      	lsls	r2, r3, #30
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	00db      	lsls	r3, r3, #3
 8002e98:	4413      	add	r3, r2
 8002e9a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	3304      	adds	r3, #4
 8002ea6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	68fa      	ldr	r2, [r7, #12]
 8002eac:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	e006      	b.n	8002ec0 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eb6:	f043 0202 	orr.w	r2, r3, #2
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
  }
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	371c      	adds	r7, #28
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	607a      	str	r2, [r7, #4]
 8002ed8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d116      	bne.n	8002f14 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eee:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	011a      	lsls	r2, r3, #4
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	431a      	orrs	r2, r3
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	431a      	orrs	r2, r3
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	431a      	orrs	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8002f10:	2300      	movs	r3, #0
 8002f12:	e006      	b.n	8002f22 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f18:	f043 0204 	orr.w	r2, r3, #4
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
  }
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3714      	adds	r7, #20
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b083      	sub	sp, #12
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d110      	bne.n	8002f64 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2202      	movs	r2, #2
 8002f46:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	699a      	ldr	r2, [r3, #24]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 0201 	bic.w	r2, r2, #1
 8002f58:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8002f60:	2300      	movs	r3, #0
 8002f62:	e006      	b.n	8002f72 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f68:	f043 0204 	orr.w	r2, r3, #4
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
  }
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr

08002f7e <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b086      	sub	sp, #24
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	60f8      	str	r0, [r7, #12]
 8002f86:	60b9      	str	r1, [r7, #8]
 8002f88:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d12c      	bne.n	8002ff0 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002f9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d007      	beq.n	8002fb6 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002faa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e023      	b.n	8002ffe <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002fbe:	0c1b      	lsrs	r3, r3, #16
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	68b9      	ldr	r1, [r7, #8]
 8002fcc:	68f8      	ldr	r0, [r7, #12]
 8002fce:	f000 fbf9 	bl	80037c4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	697a      	ldr	r2, [r7, #20]
 8002fda:	fa01 f202 	lsl.w	r2, r1, r2
 8002fde:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	409a      	lsls	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8002fec:	2300      	movs	r3, #0
 8002fee:	e006      	b.n	8002ffe <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ff4:	f043 0208 	orr.w	r2, r3, #8
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
  }
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3718      	adds	r7, #24
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
	...

08003008 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003008:	b480      	push	{r7}
 800300a:	b08b      	sub	sp, #44	@ 0x2c
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
 8003014:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8003016:	2300      	movs	r3, #0
 8003018:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003020:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8003022:	7efb      	ldrb	r3, [r7, #27]
 8003024:	2b02      	cmp	r3, #2
 8003026:	f040 80e8 	bne.w	80031fa <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	2b40      	cmp	r3, #64	@ 0x40
 800302e:	d137      	bne.n	80030a0 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003038:	f003 030f 	and.w	r3, r3, #15
 800303c:	2b00      	cmp	r3, #0
 800303e:	d107      	bne.n	8003050 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003044:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e0db      	b.n	8003208 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003058:	0e1b      	lsrs	r3, r3, #24
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b01      	cmp	r3, #1
 8003060:	d10a      	bne.n	8003078 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800306a:	0a5b      	lsrs	r3, r3, #9
 800306c:	f003 0301 	and.w	r3, r3, #1
 8003070:	2b01      	cmp	r3, #1
 8003072:	d101      	bne.n	8003078 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003074:	2301      	movs	r3, #1
 8003076:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003080:	0a1b      	lsrs	r3, r3, #8
 8003082:	f003 0303 	and.w	r3, r3, #3
 8003086:	69fa      	ldr	r2, [r7, #28]
 8003088:	4413      	add	r3, r2
 800308a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003090:	69fa      	ldr	r2, [r7, #28]
 8003092:	4613      	mov	r3, r2
 8003094:	00db      	lsls	r3, r3, #3
 8003096:	4413      	add	r3, r2
 8003098:	00db      	lsls	r3, r3, #3
 800309a:	440b      	add	r3, r1
 800309c:	627b      	str	r3, [r7, #36]	@ 0x24
 800309e:	e036      	b.n	800310e <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030a8:	f003 030f 	and.w	r3, r3, #15
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d107      	bne.n	80030c0 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e0a3      	b.n	8003208 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030c8:	0e1b      	lsrs	r3, r3, #24
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d10a      	bne.n	80030e8 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030da:	0a1b      	lsrs	r3, r3, #8
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d101      	bne.n	80030e8 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80030e4:	2301      	movs	r3, #1
 80030e6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030f0:	0a1b      	lsrs	r3, r3, #8
 80030f2:	f003 0303 	and.w	r3, r3, #3
 80030f6:	69fa      	ldr	r2, [r7, #28]
 80030f8:	4413      	add	r3, r2
 80030fa:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003100:	69fa      	ldr	r2, [r7, #28]
 8003102:	4613      	mov	r3, r2
 8003104:	00db      	lsls	r3, r3, #3
 8003106:	4413      	add	r3, r2
 8003108:	00db      	lsls	r3, r3, #3
 800310a:	440b      	add	r3, r1
 800310c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800310e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d107      	bne.n	8003132 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8003122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	0c9b      	lsrs	r3, r3, #18
 8003128:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	e005      	b.n	800313e <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8003132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800313e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800314a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	3304      	adds	r3, #4
 800315a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800315c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	b29a      	uxth	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	0c1b      	lsrs	r3, r3, #16
 800316c:	f003 020f 	and.w	r2, r3, #15
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8003174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8003180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800318c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	0e1b      	lsrs	r3, r3, #24
 8003192:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800319a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	0fda      	lsrs	r2, r3, #31
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80031a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a6:	3304      	adds	r3, #4
 80031a8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80031aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ac:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80031ae:	2300      	movs	r3, #0
 80031b0:	623b      	str	r3, [r7, #32]
 80031b2:	e00a      	b.n	80031ca <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	6a3b      	ldr	r3, [r7, #32]
 80031b8:	441a      	add	r2, r3
 80031ba:	6839      	ldr	r1, [r7, #0]
 80031bc:	6a3b      	ldr	r3, [r7, #32]
 80031be:	440b      	add	r3, r1
 80031c0:	7812      	ldrb	r2, [r2, #0]
 80031c2:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80031c4:	6a3b      	ldr	r3, [r7, #32]
 80031c6:	3301      	adds	r3, #1
 80031c8:	623b      	str	r3, [r7, #32]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	4a11      	ldr	r2, [pc, #68]	@ (8003214 <HAL_FDCAN_GetRxMessage+0x20c>)
 80031d0:	5cd3      	ldrb	r3, [r2, r3]
 80031d2:	461a      	mov	r2, r3
 80031d4:	6a3b      	ldr	r3, [r7, #32]
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d3ec      	bcc.n	80031b4 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	2b40      	cmp	r3, #64	@ 0x40
 80031de:	d105      	bne.n	80031ec <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	69fa      	ldr	r2, [r7, #28]
 80031e6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80031ea:	e004      	b.n	80031f6 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	69fa      	ldr	r2, [r7, #28]
 80031f2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80031f6:	2300      	movs	r3, #0
 80031f8:	e006      	b.n	8003208 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031fe:	f043 0208 	orr.w	r2, r3, #8
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
  }
}
 8003208:	4618      	mov	r0, r3
 800320a:	372c      	adds	r7, #44	@ 0x2c
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr
 8003214:	08008500 	.word	0x08008500

08003218 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8003218:	b480      	push	{r7}
 800321a:	b087      	sub	sp, #28
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800322a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800322c:	7dfb      	ldrb	r3, [r7, #23]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d003      	beq.n	800323a <HAL_FDCAN_ActivateNotification+0x22>
 8003232:	7dfb      	ldrb	r3, [r7, #23]
 8003234:	2b02      	cmp	r3, #2
 8003236:	f040 80c8 	bne.w	80033ca <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003240:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	f003 0307 	and.w	r3, r3, #7
 8003248:	2b00      	cmp	r3, #0
 800324a:	d004      	beq.n	8003256 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	2b00      	cmp	r3, #0
 8003254:	d03b      	beq.n	80032ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 800325c:	2b00      	cmp	r3, #0
 800325e:	d004      	beq.n	800326a <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d031      	beq.n	80032ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003270:	2b00      	cmp	r3, #0
 8003272:	d004      	beq.n	800327e <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	f003 0304 	and.w	r3, r3, #4
 800327a:	2b00      	cmp	r3, #0
 800327c:	d027      	beq.n	80032ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003284:	2b00      	cmp	r3, #0
 8003286:	d004      	beq.n	8003292 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	f003 0308 	and.w	r3, r3, #8
 800328e:	2b00      	cmp	r3, #0
 8003290:	d01d      	beq.n	80032ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003298:	2b00      	cmp	r3, #0
 800329a:	d004      	beq.n	80032a6 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	f003 0310 	and.w	r3, r3, #16
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d013      	beq.n	80032ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d004      	beq.n	80032ba <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	f003 0320 	and.w	r3, r3, #32
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d009      	beq.n	80032ce <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d00c      	beq.n	80032de <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d107      	bne.n	80032de <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f042 0201 	orr.w	r2, r2, #1
 80032dc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	f003 0307 	and.w	r3, r3, #7
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d004      	beq.n	80032f2 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d13b      	bne.n	800336a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d004      	beq.n	8003306 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d131      	bne.n	800336a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800330c:	2b00      	cmp	r3, #0
 800330e:	d004      	beq.n	800331a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	f003 0304 	and.w	r3, r3, #4
 8003316:	2b00      	cmp	r3, #0
 8003318:	d127      	bne.n	800336a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003320:	2b00      	cmp	r3, #0
 8003322:	d004      	beq.n	800332e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	f003 0308 	and.w	r3, r3, #8
 800332a:	2b00      	cmp	r3, #0
 800332c:	d11d      	bne.n	800336a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003334:	2b00      	cmp	r3, #0
 8003336:	d004      	beq.n	8003342 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	f003 0310 	and.w	r3, r3, #16
 800333e:	2b00      	cmp	r3, #0
 8003340:	d113      	bne.n	800336a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003348:	2b00      	cmp	r3, #0
 800334a:	d004      	beq.n	8003356 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	f003 0320 	and.w	r3, r3, #32
 8003352:	2b00      	cmp	r3, #0
 8003354:	d109      	bne.n	800336a <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800335c:	2b00      	cmp	r3, #0
 800335e:	d00c      	beq.n	800337a <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003366:	2b00      	cmp	r3, #0
 8003368:	d007      	beq.n	800337a <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f042 0202 	orr.w	r2, r2, #2
 8003378:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003380:	2b00      	cmp	r3, #0
 8003382:	d009      	beq.n	8003398 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	430a      	orrs	r2, r1
 8003394:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d009      	beq.n	80033b6 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	430a      	orrs	r2, r1
 80033b2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68ba      	ldr	r2, [r7, #8]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80033c6:	2300      	movs	r3, #0
 80033c8:	e006      	b.n	80033d8 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ce:	f043 0202 	orr.w	r2, r3, #2
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
  }
}
 80033d8:	4618      	mov	r0, r3
 80033da:	371c      	adds	r7, #28
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b08c      	sub	sp, #48	@ 0x30
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033f2:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 80033f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003400:	4013      	ands	r3, r2
 8003402:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800340a:	f003 0307 	and.w	r3, r3, #7
 800340e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003416:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003418:	4013      	ands	r3, r2
 800341a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003422:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003426:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800342e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003430:	4013      	ands	r3, r2
 8003432:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800343a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800343e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003446:	6a3a      	ldr	r2, [r7, #32]
 8003448:	4013      	ands	r3, r2
 800344a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003452:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003456:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800345e:	69fa      	ldr	r2, [r7, #28]
 8003460:	4013      	ands	r3, r2
 8003462:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800346a:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003472:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800347a:	2b00      	cmp	r3, #0
 800347c:	d00b      	beq.n	8003496 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003484:	2b00      	cmp	r3, #0
 8003486:	d006      	beq.n	8003496 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2240      	movs	r2, #64	@ 0x40
 800348e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f000 f90b 	bl	80036ac <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800349c:	2b00      	cmp	r3, #0
 800349e:	d019      	beq.n	80034d4 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d014      	beq.n	80034d4 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80034b2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	4013      	ands	r3, r2
 80034c0:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80034ca:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80034cc:	6939      	ldr	r1, [r7, #16]
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 f8cd 	bl	800366e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80034d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d007      	beq.n	80034ea <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034e0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80034e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f000 f8a2 	bl	800362e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80034ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d007      	beq.n	8003500 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80034f6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80034f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f7fd ff40 	bl	8001380 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8003500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003502:	2b00      	cmp	r3, #0
 8003504:	d007      	beq.n	8003516 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800350c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800350e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f7fd ffad 	bl	8001470 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00c      	beq.n	800353a <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003526:	2b00      	cmp	r3, #0
 8003528:	d007      	beq.n	800353a <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003532:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 f885 	bl	8003644 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003540:	2b00      	cmp	r3, #0
 8003542:	d018      	beq.n	8003576 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8003544:	69bb      	ldr	r3, [r7, #24]
 8003546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800354a:	2b00      	cmp	r3, #0
 800354c:	d013      	beq.n	8003576 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003556:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003560:	68fa      	ldr	r2, [r7, #12]
 8003562:	4013      	ands	r3, r2
 8003564:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2280      	movs	r2, #128	@ 0x80
 800356c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800356e:	68f9      	ldr	r1, [r7, #12]
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f000 f871 	bl	8003658 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00c      	beq.n	800359a <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d007      	beq.n	800359a <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003592:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 f875 	bl	8003684 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00c      	beq.n	80035be <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d007      	beq.n	80035be <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80035b6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 f86d 	bl	8003698 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d00f      	beq.n	80035e8 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00a      	beq.n	80035e8 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80035da:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035e0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d007      	beq.n	80035fe <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	69fa      	ldr	r2, [r7, #28]
 80035f4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80035f6:	69f9      	ldr	r1, [r7, #28]
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 f86b 	bl	80036d4 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80035fe:	6a3b      	ldr	r3, [r7, #32]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d009      	beq.n	8003618 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6a3a      	ldr	r2, [r7, #32]
 800360a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	431a      	orrs	r2, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800361c:	2b00      	cmp	r3, #0
 800361e:	d002      	beq.n	8003626 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f000 f84d 	bl	80036c0 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8003626:	bf00      	nop
 8003628:	3730      	adds	r7, #48	@ 0x30
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
 8003636:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8003638:	bf00      	nop
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr

08003644 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800364c:	bf00      	nop
 800364e:	370c      	adds	r7, #12
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr

08003658 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr

0800366e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800366e:	b480      	push	{r7}
 8003670:	b083      	sub	sp, #12
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
 8003676:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003678:	bf00      	nop
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800368c:	bf00      	nop
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr

080036c0 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80036c8:	bf00      	nop
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80036de:	bf00      	nop
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
	...

080036ec <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80036f4:	4b30      	ldr	r3, [pc, #192]	@ (80037b8 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80036f6:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a2f      	ldr	r2, [pc, #188]	@ (80037bc <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d103      	bne.n	800370a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8003708:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a2c      	ldr	r2, [pc, #176]	@ (80037c0 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d103      	bne.n	800371c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800371a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800372a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003732:	041a      	lsls	r2, r3, #16
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	430a      	orrs	r2, r1
 800373a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003750:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003758:	061a      	lsls	r2, r3, #24
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	430a      	orrs	r2, r1
 8003760:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	60fb      	str	r3, [r7, #12]
 8003790:	e005      	b.n	800379e <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	3304      	adds	r3, #4
 800379c:	60fb      	str	r3, [r7, #12]
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d3f3      	bcc.n	8003792 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 80037aa:	bf00      	nop
 80037ac:	bf00      	nop
 80037ae:	3714      	adds	r7, #20
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr
 80037b8:	4000a400 	.word	0x4000a400
 80037bc:	40006800 	.word	0x40006800
 80037c0:	40006c00 	.word	0x40006c00

080037c4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b089      	sub	sp, #36	@ 0x24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
 80037d0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d10a      	bne.n	80037f0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80037e2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80037ea:	4313      	orrs	r3, r2
 80037ec:	61fb      	str	r3, [r7, #28]
 80037ee:	e00a      	b.n	8003806 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80037f8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80037fe:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003800:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003804:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	6a1b      	ldr	r3, [r3, #32]
 800380a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003810:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8003816:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800381c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003824:	4313      	orrs	r3, r2
 8003826:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800382c:	683a      	ldr	r2, [r7, #0]
 800382e:	4613      	mov	r3, r2
 8003830:	00db      	lsls	r3, r3, #3
 8003832:	4413      	add	r3, r2
 8003834:	00db      	lsls	r3, r3, #3
 8003836:	440b      	add	r3, r1
 8003838:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	69fa      	ldr	r2, [r7, #28]
 800383e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	3304      	adds	r3, #4
 8003844:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8003846:	69bb      	ldr	r3, [r7, #24]
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	3304      	adds	r3, #4
 8003850:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003852:	2300      	movs	r3, #0
 8003854:	617b      	str	r3, [r7, #20]
 8003856:	e020      	b.n	800389a <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	3303      	adds	r3, #3
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	4413      	add	r3, r2
 8003860:	781b      	ldrb	r3, [r3, #0]
 8003862:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	3302      	adds	r3, #2
 8003868:	6879      	ldr	r1, [r7, #4]
 800386a:	440b      	add	r3, r1
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003870:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	3301      	adds	r3, #1
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	440b      	add	r3, r1
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800387e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003880:	6879      	ldr	r1, [r7, #4]
 8003882:	697a      	ldr	r2, [r7, #20]
 8003884:	440a      	add	r2, r1
 8003886:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003888:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	3304      	adds	r3, #4
 8003892:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	3304      	adds	r3, #4
 8003898:	617b      	str	r3, [r7, #20]
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	4a06      	ldr	r2, [pc, #24]	@ (80038b8 <FDCAN_CopyMessageToRAM+0xf4>)
 80038a0:	5cd3      	ldrb	r3, [r2, r3]
 80038a2:	461a      	mov	r2, r3
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d3d6      	bcc.n	8003858 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 80038aa:	bf00      	nop
 80038ac:	bf00      	nop
 80038ae:	3724      	adds	r7, #36	@ 0x24
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	08008500 	.word	0x08008500

080038bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038bc:	b480      	push	{r7}
 80038be:	b087      	sub	sp, #28
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80038c6:	2300      	movs	r3, #0
 80038c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80038ca:	e15a      	b.n	8003b82 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	2101      	movs	r1, #1
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	fa01 f303 	lsl.w	r3, r1, r3
 80038d8:	4013      	ands	r3, r2
 80038da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	f000 814c 	beq.w	8003b7c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f003 0303 	and.w	r3, r3, #3
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d005      	beq.n	80038fc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d130      	bne.n	800395e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	2203      	movs	r2, #3
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	43db      	mvns	r3, r3
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	4013      	ands	r3, r2
 8003912:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	68da      	ldr	r2, [r3, #12]
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	005b      	lsls	r3, r3, #1
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	4313      	orrs	r3, r2
 8003924:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003932:	2201      	movs	r2, #1
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	43db      	mvns	r3, r3
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	4013      	ands	r3, r2
 8003940:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	091b      	lsrs	r3, r3, #4
 8003948:	f003 0201 	and.w	r2, r3, #1
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	4313      	orrs	r3, r2
 8003956:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f003 0303 	and.w	r3, r3, #3
 8003966:	2b03      	cmp	r3, #3
 8003968:	d017      	beq.n	800399a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	2203      	movs	r2, #3
 8003976:	fa02 f303 	lsl.w	r3, r2, r3
 800397a:	43db      	mvns	r3, r3
 800397c:	693a      	ldr	r2, [r7, #16]
 800397e:	4013      	ands	r3, r2
 8003980:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	fa02 f303 	lsl.w	r3, r2, r3
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	4313      	orrs	r3, r2
 8003992:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f003 0303 	and.w	r3, r3, #3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d123      	bne.n	80039ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	08da      	lsrs	r2, r3, #3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	3208      	adds	r2, #8
 80039ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	f003 0307 	and.w	r3, r3, #7
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	220f      	movs	r2, #15
 80039be:	fa02 f303 	lsl.w	r3, r2, r3
 80039c2:	43db      	mvns	r3, r3
 80039c4:	693a      	ldr	r2, [r7, #16]
 80039c6:	4013      	ands	r3, r2
 80039c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	691a      	ldr	r2, [r3, #16]
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	f003 0307 	and.w	r3, r3, #7
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	fa02 f303 	lsl.w	r3, r2, r3
 80039da:	693a      	ldr	r2, [r7, #16]
 80039dc:	4313      	orrs	r3, r2
 80039de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	08da      	lsrs	r2, r3, #3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3208      	adds	r2, #8
 80039e8:	6939      	ldr	r1, [r7, #16]
 80039ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	005b      	lsls	r3, r3, #1
 80039f8:	2203      	movs	r2, #3
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	43db      	mvns	r3, r3
 8003a00:	693a      	ldr	r2, [r7, #16]
 8003a02:	4013      	ands	r3, r2
 8003a04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f003 0203 	and.w	r2, r3, #3
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	fa02 f303 	lsl.w	r3, r2, r3
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f000 80a6 	beq.w	8003b7c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a30:	4b5b      	ldr	r3, [pc, #364]	@ (8003ba0 <HAL_GPIO_Init+0x2e4>)
 8003a32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a34:	4a5a      	ldr	r2, [pc, #360]	@ (8003ba0 <HAL_GPIO_Init+0x2e4>)
 8003a36:	f043 0301 	orr.w	r3, r3, #1
 8003a3a:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a3c:	4b58      	ldr	r3, [pc, #352]	@ (8003ba0 <HAL_GPIO_Init+0x2e4>)
 8003a3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a40:	f003 0301 	and.w	r3, r3, #1
 8003a44:	60bb      	str	r3, [r7, #8]
 8003a46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a48:	4a56      	ldr	r2, [pc, #344]	@ (8003ba4 <HAL_GPIO_Init+0x2e8>)
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	089b      	lsrs	r3, r3, #2
 8003a4e:	3302      	adds	r3, #2
 8003a50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	f003 0303 	and.w	r3, r3, #3
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	220f      	movs	r2, #15
 8003a60:	fa02 f303 	lsl.w	r3, r2, r3
 8003a64:	43db      	mvns	r3, r3
 8003a66:	693a      	ldr	r2, [r7, #16]
 8003a68:	4013      	ands	r3, r2
 8003a6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003a72:	d01f      	beq.n	8003ab4 <HAL_GPIO_Init+0x1f8>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a4c      	ldr	r2, [pc, #304]	@ (8003ba8 <HAL_GPIO_Init+0x2ec>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d019      	beq.n	8003ab0 <HAL_GPIO_Init+0x1f4>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a4b      	ldr	r2, [pc, #300]	@ (8003bac <HAL_GPIO_Init+0x2f0>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d013      	beq.n	8003aac <HAL_GPIO_Init+0x1f0>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a4a      	ldr	r2, [pc, #296]	@ (8003bb0 <HAL_GPIO_Init+0x2f4>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d00d      	beq.n	8003aa8 <HAL_GPIO_Init+0x1ec>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a49      	ldr	r2, [pc, #292]	@ (8003bb4 <HAL_GPIO_Init+0x2f8>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d007      	beq.n	8003aa4 <HAL_GPIO_Init+0x1e8>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a48      	ldr	r2, [pc, #288]	@ (8003bb8 <HAL_GPIO_Init+0x2fc>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d101      	bne.n	8003aa0 <HAL_GPIO_Init+0x1e4>
 8003a9c:	2305      	movs	r3, #5
 8003a9e:	e00a      	b.n	8003ab6 <HAL_GPIO_Init+0x1fa>
 8003aa0:	2306      	movs	r3, #6
 8003aa2:	e008      	b.n	8003ab6 <HAL_GPIO_Init+0x1fa>
 8003aa4:	2304      	movs	r3, #4
 8003aa6:	e006      	b.n	8003ab6 <HAL_GPIO_Init+0x1fa>
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e004      	b.n	8003ab6 <HAL_GPIO_Init+0x1fa>
 8003aac:	2302      	movs	r3, #2
 8003aae:	e002      	b.n	8003ab6 <HAL_GPIO_Init+0x1fa>
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e000      	b.n	8003ab6 <HAL_GPIO_Init+0x1fa>
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	f002 0203 	and.w	r2, r2, #3
 8003abc:	0092      	lsls	r2, r2, #2
 8003abe:	4093      	lsls	r3, r2
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ac6:	4937      	ldr	r1, [pc, #220]	@ (8003ba4 <HAL_GPIO_Init+0x2e8>)
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	089b      	lsrs	r3, r3, #2
 8003acc:	3302      	adds	r3, #2
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ad4:	4b39      	ldr	r3, [pc, #228]	@ (8003bbc <HAL_GPIO_Init+0x300>)
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	43db      	mvns	r3, r3
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d003      	beq.n	8003af8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003af8:	4a30      	ldr	r2, [pc, #192]	@ (8003bbc <HAL_GPIO_Init+0x300>)
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003afe:	4b2f      	ldr	r3, [pc, #188]	@ (8003bbc <HAL_GPIO_Init+0x300>)
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	43db      	mvns	r3, r3
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d003      	beq.n	8003b22 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b22:	4a26      	ldr	r2, [pc, #152]	@ (8003bbc <HAL_GPIO_Init+0x300>)
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003b28:	4b24      	ldr	r3, [pc, #144]	@ (8003bbc <HAL_GPIO_Init+0x300>)
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	43db      	mvns	r3, r3
 8003b32:	693a      	ldr	r2, [r7, #16]
 8003b34:	4013      	ands	r3, r2
 8003b36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d003      	beq.n	8003b4c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b4c:	4a1b      	ldr	r2, [pc, #108]	@ (8003bbc <HAL_GPIO_Init+0x300>)
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003b52:	4b1a      	ldr	r3, [pc, #104]	@ (8003bbc <HAL_GPIO_Init+0x300>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	43db      	mvns	r3, r3
 8003b5c:	693a      	ldr	r2, [r7, #16]
 8003b5e:	4013      	ands	r3, r2
 8003b60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d003      	beq.n	8003b76 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b76:	4a11      	ldr	r2, [pc, #68]	@ (8003bbc <HAL_GPIO_Init+0x300>)
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	3301      	adds	r3, #1
 8003b80:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	fa22 f303 	lsr.w	r3, r2, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	f47f ae9d 	bne.w	80038cc <HAL_GPIO_Init+0x10>
  }
}
 8003b92:	bf00      	nop
 8003b94:	bf00      	nop
 8003b96:	371c      	adds	r7, #28
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	40021000 	.word	0x40021000
 8003ba4:	40010000 	.word	0x40010000
 8003ba8:	48000400 	.word	0x48000400
 8003bac:	48000800 	.word	0x48000800
 8003bb0:	48000c00 	.word	0x48000c00
 8003bb4:	48001000 	.word	0x48001000
 8003bb8:	48001400 	.word	0x48001400
 8003bbc:	40010400 	.word	0x40010400

08003bc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	460b      	mov	r3, r1
 8003bca:	807b      	strh	r3, [r7, #2]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bd0:	787b      	ldrb	r3, [r7, #1]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d003      	beq.n	8003bde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bd6:	887a      	ldrh	r2, [r7, #2]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003bdc:	e002      	b.n	8003be4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bde:	887a      	ldrh	r2, [r7, #2]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d141      	bne.n	8003c82 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bfe:	4b4b      	ldr	r3, [pc, #300]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c0a:	d131      	bne.n	8003c70 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c0c:	4b47      	ldr	r3, [pc, #284]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c12:	4a46      	ldr	r2, [pc, #280]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c1c:	4b43      	ldr	r3, [pc, #268]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c24:	4a41      	ldr	r2, [pc, #260]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c2a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c2c:	4b40      	ldr	r3, [pc, #256]	@ (8003d30 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2232      	movs	r2, #50	@ 0x32
 8003c32:	fb02 f303 	mul.w	r3, r2, r3
 8003c36:	4a3f      	ldr	r2, [pc, #252]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c38:	fba2 2303 	umull	r2, r3, r2, r3
 8003c3c:	0c9b      	lsrs	r3, r3, #18
 8003c3e:	3301      	adds	r3, #1
 8003c40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c42:	e002      	b.n	8003c4a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	3b01      	subs	r3, #1
 8003c48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c4a:	4b38      	ldr	r3, [pc, #224]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c56:	d102      	bne.n	8003c5e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1f2      	bne.n	8003c44 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c5e:	4b33      	ldr	r3, [pc, #204]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c60:	695b      	ldr	r3, [r3, #20]
 8003c62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c6a:	d158      	bne.n	8003d1e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e057      	b.n	8003d20 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c70:	4b2e      	ldr	r3, [pc, #184]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c76:	4a2d      	ldr	r2, [pc, #180]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003c80:	e04d      	b.n	8003d1e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c88:	d141      	bne.n	8003d0e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c8a:	4b28      	ldr	r3, [pc, #160]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c96:	d131      	bne.n	8003cfc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c98:	4b24      	ldr	r3, [pc, #144]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c9e:	4a23      	ldr	r2, [pc, #140]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ca0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ca4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ca8:	4b20      	ldr	r3, [pc, #128]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003cb0:	4a1e      	ldr	r2, [pc, #120]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003cb6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d30 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2232      	movs	r2, #50	@ 0x32
 8003cbe:	fb02 f303 	mul.w	r3, r2, r3
 8003cc2:	4a1c      	ldr	r2, [pc, #112]	@ (8003d34 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc8:	0c9b      	lsrs	r3, r3, #18
 8003cca:	3301      	adds	r3, #1
 8003ccc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cce:	e002      	b.n	8003cd6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	3b01      	subs	r3, #1
 8003cd4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cd6:	4b15      	ldr	r3, [pc, #84]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ce2:	d102      	bne.n	8003cea <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d1f2      	bne.n	8003cd0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003cea:	4b10      	ldr	r3, [pc, #64]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cf6:	d112      	bne.n	8003d1e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e011      	b.n	8003d20 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d02:	4a0a      	ldr	r2, [pc, #40]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003d0c:	e007      	b.n	8003d1e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d0e:	4b07      	ldr	r3, [pc, #28]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d16:	4a05      	ldr	r2, [pc, #20]	@ (8003d2c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d18:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d1c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3714      	adds	r7, #20
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	40007000 	.word	0x40007000
 8003d30:	200000ac 	.word	0x200000ac
 8003d34:	431bde83 	.word	0x431bde83

08003d38 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003d3c:	4b05      	ldr	r3, [pc, #20]	@ (8003d54 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	4a04      	ldr	r2, [pc, #16]	@ (8003d54 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003d42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d46:	6093      	str	r3, [r2, #8]
}
 8003d48:	bf00      	nop
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	40007000 	.word	0x40007000

08003d58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b088      	sub	sp, #32
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d101      	bne.n	8003d6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e2fe      	b.n	8004368 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d075      	beq.n	8003e62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d76:	4b97      	ldr	r3, [pc, #604]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f003 030c 	and.w	r3, r3, #12
 8003d7e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d80:	4b94      	ldr	r3, [pc, #592]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	f003 0303 	and.w	r3, r3, #3
 8003d88:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	2b0c      	cmp	r3, #12
 8003d8e:	d102      	bne.n	8003d96 <HAL_RCC_OscConfig+0x3e>
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	2b03      	cmp	r3, #3
 8003d94:	d002      	beq.n	8003d9c <HAL_RCC_OscConfig+0x44>
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	2b08      	cmp	r3, #8
 8003d9a:	d10b      	bne.n	8003db4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d9c:	4b8d      	ldr	r3, [pc, #564]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d05b      	beq.n	8003e60 <HAL_RCC_OscConfig+0x108>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d157      	bne.n	8003e60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e2d9      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dbc:	d106      	bne.n	8003dcc <HAL_RCC_OscConfig+0x74>
 8003dbe:	4b85      	ldr	r3, [pc, #532]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a84      	ldr	r2, [pc, #528]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc8:	6013      	str	r3, [r2, #0]
 8003dca:	e01d      	b.n	8003e08 <HAL_RCC_OscConfig+0xb0>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dd4:	d10c      	bne.n	8003df0 <HAL_RCC_OscConfig+0x98>
 8003dd6:	4b7f      	ldr	r3, [pc, #508]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a7e      	ldr	r2, [pc, #504]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003ddc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003de0:	6013      	str	r3, [r2, #0]
 8003de2:	4b7c      	ldr	r3, [pc, #496]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a7b      	ldr	r2, [pc, #492]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003de8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dec:	6013      	str	r3, [r2, #0]
 8003dee:	e00b      	b.n	8003e08 <HAL_RCC_OscConfig+0xb0>
 8003df0:	4b78      	ldr	r3, [pc, #480]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a77      	ldr	r2, [pc, #476]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003df6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dfa:	6013      	str	r3, [r2, #0]
 8003dfc:	4b75      	ldr	r3, [pc, #468]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a74      	ldr	r2, [pc, #464]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003e02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d013      	beq.n	8003e38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e10:	f7fe fd6a 	bl	80028e8 <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e18:	f7fe fd66 	bl	80028e8 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b64      	cmp	r3, #100	@ 0x64
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e29e      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e2a:	4b6a      	ldr	r3, [pc, #424]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d0f0      	beq.n	8003e18 <HAL_RCC_OscConfig+0xc0>
 8003e36:	e014      	b.n	8003e62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e38:	f7fe fd56 	bl	80028e8 <HAL_GetTick>
 8003e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e3e:	e008      	b.n	8003e52 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e40:	f7fe fd52 	bl	80028e8 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b64      	cmp	r3, #100	@ 0x64
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e28a      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e52:	4b60      	ldr	r3, [pc, #384]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1f0      	bne.n	8003e40 <HAL_RCC_OscConfig+0xe8>
 8003e5e:	e000      	b.n	8003e62 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d075      	beq.n	8003f5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e6e:	4b59      	ldr	r3, [pc, #356]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 030c 	and.w	r3, r3, #12
 8003e76:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e78:	4b56      	ldr	r3, [pc, #344]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f003 0303 	and.w	r3, r3, #3
 8003e80:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	2b0c      	cmp	r3, #12
 8003e86:	d102      	bne.n	8003e8e <HAL_RCC_OscConfig+0x136>
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d002      	beq.n	8003e94 <HAL_RCC_OscConfig+0x13c>
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	2b04      	cmp	r3, #4
 8003e92:	d11f      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e94:	4b4f      	ldr	r3, [pc, #316]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d005      	beq.n	8003eac <HAL_RCC_OscConfig+0x154>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d101      	bne.n	8003eac <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e25d      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eac:	4b49      	ldr	r3, [pc, #292]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	691b      	ldr	r3, [r3, #16]
 8003eb8:	061b      	lsls	r3, r3, #24
 8003eba:	4946      	ldr	r1, [pc, #280]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003ec0:	4b45      	ldr	r3, [pc, #276]	@ (8003fd8 <HAL_RCC_OscConfig+0x280>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7fe fcc3 	bl	8002850 <HAL_InitTick>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d043      	beq.n	8003f58 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e249      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d023      	beq.n	8003f24 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003edc:	4b3d      	ldr	r3, [pc, #244]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a3c      	ldr	r2, [pc, #240]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003ee2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ee6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee8:	f7fe fcfe 	bl	80028e8 <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ef0:	f7fe fcfa 	bl	80028e8 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e232      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f02:	4b34      	ldr	r3, [pc, #208]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d0f0      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f0e:	4b31      	ldr	r3, [pc, #196]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	061b      	lsls	r3, r3, #24
 8003f1c:	492d      	ldr	r1, [pc, #180]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	604b      	str	r3, [r1, #4]
 8003f22:	e01a      	b.n	8003f5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f24:	4b2b      	ldr	r3, [pc, #172]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a2a      	ldr	r2, [pc, #168]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003f2a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f30:	f7fe fcda 	bl	80028e8 <HAL_GetTick>
 8003f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f36:	e008      	b.n	8003f4a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f38:	f7fe fcd6 	bl	80028e8 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d901      	bls.n	8003f4a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e20e      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f4a:	4b22      	ldr	r3, [pc, #136]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d1f0      	bne.n	8003f38 <HAL_RCC_OscConfig+0x1e0>
 8003f56:	e000      	b.n	8003f5a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f58:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0308 	and.w	r3, r3, #8
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d041      	beq.n	8003fea <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d01c      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f6e:	4b19      	ldr	r3, [pc, #100]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003f70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f74:	4a17      	ldr	r2, [pc, #92]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003f76:	f043 0301 	orr.w	r3, r3, #1
 8003f7a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f7e:	f7fe fcb3 	bl	80028e8 <HAL_GetTick>
 8003f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f84:	e008      	b.n	8003f98 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f86:	f7fe fcaf 	bl	80028e8 <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d901      	bls.n	8003f98 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e1e7      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f98:	4b0e      	ldr	r3, [pc, #56]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003f9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d0ef      	beq.n	8003f86 <HAL_RCC_OscConfig+0x22e>
 8003fa6:	e020      	b.n	8003fea <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003faa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fae:	4a09      	ldr	r2, [pc, #36]	@ (8003fd4 <HAL_RCC_OscConfig+0x27c>)
 8003fb0:	f023 0301 	bic.w	r3, r3, #1
 8003fb4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fb8:	f7fe fc96 	bl	80028e8 <HAL_GetTick>
 8003fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fbe:	e00d      	b.n	8003fdc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fc0:	f7fe fc92 	bl	80028e8 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d906      	bls.n	8003fdc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e1ca      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
 8003fd2:	bf00      	nop
 8003fd4:	40021000 	.word	0x40021000
 8003fd8:	200000b0 	.word	0x200000b0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fdc:	4b8c      	ldr	r3, [pc, #560]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 8003fde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d1ea      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0304 	and.w	r3, r3, #4
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	f000 80a6 	beq.w	8004144 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ffc:	4b84      	ldr	r3, [pc, #528]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 8003ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004000:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <HAL_RCC_OscConfig+0x2b4>
 8004008:	2301      	movs	r3, #1
 800400a:	e000      	b.n	800400e <HAL_RCC_OscConfig+0x2b6>
 800400c:	2300      	movs	r3, #0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00d      	beq.n	800402e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004012:	4b7f      	ldr	r3, [pc, #508]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 8004014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004016:	4a7e      	ldr	r2, [pc, #504]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 8004018:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800401c:	6593      	str	r3, [r2, #88]	@ 0x58
 800401e:	4b7c      	ldr	r3, [pc, #496]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 8004020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004026:	60fb      	str	r3, [r7, #12]
 8004028:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800402a:	2301      	movs	r3, #1
 800402c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800402e:	4b79      	ldr	r3, [pc, #484]	@ (8004214 <HAL_RCC_OscConfig+0x4bc>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004036:	2b00      	cmp	r3, #0
 8004038:	d118      	bne.n	800406c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800403a:	4b76      	ldr	r3, [pc, #472]	@ (8004214 <HAL_RCC_OscConfig+0x4bc>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a75      	ldr	r2, [pc, #468]	@ (8004214 <HAL_RCC_OscConfig+0x4bc>)
 8004040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004044:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004046:	f7fe fc4f 	bl	80028e8 <HAL_GetTick>
 800404a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800404c:	e008      	b.n	8004060 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800404e:	f7fe fc4b 	bl	80028e8 <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	2b02      	cmp	r3, #2
 800405a:	d901      	bls.n	8004060 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e183      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004060:	4b6c      	ldr	r3, [pc, #432]	@ (8004214 <HAL_RCC_OscConfig+0x4bc>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004068:	2b00      	cmp	r3, #0
 800406a:	d0f0      	beq.n	800404e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d108      	bne.n	8004086 <HAL_RCC_OscConfig+0x32e>
 8004074:	4b66      	ldr	r3, [pc, #408]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 8004076:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800407a:	4a65      	ldr	r2, [pc, #404]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 800407c:	f043 0301 	orr.w	r3, r3, #1
 8004080:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004084:	e024      	b.n	80040d0 <HAL_RCC_OscConfig+0x378>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	2b05      	cmp	r3, #5
 800408c:	d110      	bne.n	80040b0 <HAL_RCC_OscConfig+0x358>
 800408e:	4b60      	ldr	r3, [pc, #384]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 8004090:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004094:	4a5e      	ldr	r2, [pc, #376]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 8004096:	f043 0304 	orr.w	r3, r3, #4
 800409a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800409e:	4b5c      	ldr	r3, [pc, #368]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 80040a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040a4:	4a5a      	ldr	r2, [pc, #360]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 80040a6:	f043 0301 	orr.w	r3, r3, #1
 80040aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040ae:	e00f      	b.n	80040d0 <HAL_RCC_OscConfig+0x378>
 80040b0:	4b57      	ldr	r3, [pc, #348]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 80040b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040b6:	4a56      	ldr	r2, [pc, #344]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 80040b8:	f023 0301 	bic.w	r3, r3, #1
 80040bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040c0:	4b53      	ldr	r3, [pc, #332]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 80040c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040c6:	4a52      	ldr	r2, [pc, #328]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 80040c8:	f023 0304 	bic.w	r3, r3, #4
 80040cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d016      	beq.n	8004106 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d8:	f7fe fc06 	bl	80028e8 <HAL_GetTick>
 80040dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040de:	e00a      	b.n	80040f6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040e0:	f7fe fc02 	bl	80028e8 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e138      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040f6:	4b46      	ldr	r3, [pc, #280]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 80040f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d0ed      	beq.n	80040e0 <HAL_RCC_OscConfig+0x388>
 8004104:	e015      	b.n	8004132 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004106:	f7fe fbef 	bl	80028e8 <HAL_GetTick>
 800410a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800410c:	e00a      	b.n	8004124 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800410e:	f7fe fbeb 	bl	80028e8 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	f241 3288 	movw	r2, #5000	@ 0x1388
 800411c:	4293      	cmp	r3, r2
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e121      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004124:	4b3a      	ldr	r3, [pc, #232]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 8004126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1ed      	bne.n	800410e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004132:	7ffb      	ldrb	r3, [r7, #31]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d105      	bne.n	8004144 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004138:	4b35      	ldr	r3, [pc, #212]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 800413a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800413c:	4a34      	ldr	r2, [pc, #208]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 800413e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004142:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0320 	and.w	r3, r3, #32
 800414c:	2b00      	cmp	r3, #0
 800414e:	d03c      	beq.n	80041ca <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d01c      	beq.n	8004192 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004158:	4b2d      	ldr	r3, [pc, #180]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 800415a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800415e:	4a2c      	ldr	r2, [pc, #176]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 8004160:	f043 0301 	orr.w	r3, r3, #1
 8004164:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004168:	f7fe fbbe 	bl	80028e8 <HAL_GetTick>
 800416c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800416e:	e008      	b.n	8004182 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004170:	f7fe fbba 	bl	80028e8 <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	2b02      	cmp	r3, #2
 800417c:	d901      	bls.n	8004182 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800417e:	2303      	movs	r3, #3
 8004180:	e0f2      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004182:	4b23      	ldr	r3, [pc, #140]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 8004184:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d0ef      	beq.n	8004170 <HAL_RCC_OscConfig+0x418>
 8004190:	e01b      	b.n	80041ca <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004192:	4b1f      	ldr	r3, [pc, #124]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 8004194:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004198:	4a1d      	ldr	r2, [pc, #116]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 800419a:	f023 0301 	bic.w	r3, r3, #1
 800419e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041a2:	f7fe fba1 	bl	80028e8 <HAL_GetTick>
 80041a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041a8:	e008      	b.n	80041bc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041aa:	f7fe fb9d 	bl	80028e8 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d901      	bls.n	80041bc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80041b8:	2303      	movs	r3, #3
 80041ba:	e0d5      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041bc:	4b14      	ldr	r3, [pc, #80]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 80041be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1ef      	bne.n	80041aa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	69db      	ldr	r3, [r3, #28]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f000 80c9 	beq.w	8004366 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041d4:	4b0e      	ldr	r3, [pc, #56]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f003 030c 	and.w	r3, r3, #12
 80041dc:	2b0c      	cmp	r3, #12
 80041de:	f000 8083 	beq.w	80042e8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	69db      	ldr	r3, [r3, #28]
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d15e      	bne.n	80042a8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041ea:	4b09      	ldr	r3, [pc, #36]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a08      	ldr	r2, [pc, #32]	@ (8004210 <HAL_RCC_OscConfig+0x4b8>)
 80041f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f6:	f7fe fb77 	bl	80028e8 <HAL_GetTick>
 80041fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041fc:	e00c      	b.n	8004218 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041fe:	f7fe fb73 	bl	80028e8 <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	2b02      	cmp	r3, #2
 800420a:	d905      	bls.n	8004218 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e0ab      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
 8004210:	40021000 	.word	0x40021000
 8004214:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004218:	4b55      	ldr	r3, [pc, #340]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d1ec      	bne.n	80041fe <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004224:	4b52      	ldr	r3, [pc, #328]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 8004226:	68da      	ldr	r2, [r3, #12]
 8004228:	4b52      	ldr	r3, [pc, #328]	@ (8004374 <HAL_RCC_OscConfig+0x61c>)
 800422a:	4013      	ands	r3, r2
 800422c:	687a      	ldr	r2, [r7, #4]
 800422e:	6a11      	ldr	r1, [r2, #32]
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004234:	3a01      	subs	r2, #1
 8004236:	0112      	lsls	r2, r2, #4
 8004238:	4311      	orrs	r1, r2
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800423e:	0212      	lsls	r2, r2, #8
 8004240:	4311      	orrs	r1, r2
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004246:	0852      	lsrs	r2, r2, #1
 8004248:	3a01      	subs	r2, #1
 800424a:	0552      	lsls	r2, r2, #21
 800424c:	4311      	orrs	r1, r2
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004252:	0852      	lsrs	r2, r2, #1
 8004254:	3a01      	subs	r2, #1
 8004256:	0652      	lsls	r2, r2, #25
 8004258:	4311      	orrs	r1, r2
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800425e:	06d2      	lsls	r2, r2, #27
 8004260:	430a      	orrs	r2, r1
 8004262:	4943      	ldr	r1, [pc, #268]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 8004264:	4313      	orrs	r3, r2
 8004266:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004268:	4b41      	ldr	r3, [pc, #260]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a40      	ldr	r2, [pc, #256]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 800426e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004272:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004274:	4b3e      	ldr	r3, [pc, #248]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	4a3d      	ldr	r2, [pc, #244]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 800427a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800427e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004280:	f7fe fb32 	bl	80028e8 <HAL_GetTick>
 8004284:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004286:	e008      	b.n	800429a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004288:	f7fe fb2e 	bl	80028e8 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	2b02      	cmp	r3, #2
 8004294:	d901      	bls.n	800429a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e066      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800429a:	4b35      	ldr	r3, [pc, #212]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d0f0      	beq.n	8004288 <HAL_RCC_OscConfig+0x530>
 80042a6:	e05e      	b.n	8004366 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042a8:	4b31      	ldr	r3, [pc, #196]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a30      	ldr	r2, [pc, #192]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 80042ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b4:	f7fe fb18 	bl	80028e8 <HAL_GetTick>
 80042b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042ba:	e008      	b.n	80042ce <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042bc:	f7fe fb14 	bl	80028e8 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e04c      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042ce:	4b28      	ldr	r3, [pc, #160]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1f0      	bne.n	80042bc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80042da:	4b25      	ldr	r3, [pc, #148]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 80042dc:	68da      	ldr	r2, [r3, #12]
 80042de:	4924      	ldr	r1, [pc, #144]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 80042e0:	4b25      	ldr	r3, [pc, #148]	@ (8004378 <HAL_RCC_OscConfig+0x620>)
 80042e2:	4013      	ands	r3, r2
 80042e4:	60cb      	str	r3, [r1, #12]
 80042e6:	e03e      	b.n	8004366 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	69db      	ldr	r3, [r3, #28]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d101      	bne.n	80042f4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e039      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80042f4:	4b1e      	ldr	r3, [pc, #120]	@ (8004370 <HAL_RCC_OscConfig+0x618>)
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	f003 0203 	and.w	r2, r3, #3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a1b      	ldr	r3, [r3, #32]
 8004304:	429a      	cmp	r2, r3
 8004306:	d12c      	bne.n	8004362 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004312:	3b01      	subs	r3, #1
 8004314:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004316:	429a      	cmp	r2, r3
 8004318:	d123      	bne.n	8004362 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004324:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004326:	429a      	cmp	r2, r3
 8004328:	d11b      	bne.n	8004362 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004334:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004336:	429a      	cmp	r2, r3
 8004338:	d113      	bne.n	8004362 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004344:	085b      	lsrs	r3, r3, #1
 8004346:	3b01      	subs	r3, #1
 8004348:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800434a:	429a      	cmp	r2, r3
 800434c:	d109      	bne.n	8004362 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004358:	085b      	lsrs	r3, r3, #1
 800435a:	3b01      	subs	r3, #1
 800435c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800435e:	429a      	cmp	r2, r3
 8004360:	d001      	beq.n	8004366 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e000      	b.n	8004368 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3720      	adds	r7, #32
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	40021000 	.word	0x40021000
 8004374:	019f800c 	.word	0x019f800c
 8004378:	feeefffc 	.word	0xfeeefffc

0800437c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b086      	sub	sp, #24
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004386:	2300      	movs	r3, #0
 8004388:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d101      	bne.n	8004394 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e11e      	b.n	80045d2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004394:	4b91      	ldr	r3, [pc, #580]	@ (80045dc <HAL_RCC_ClockConfig+0x260>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 030f 	and.w	r3, r3, #15
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d910      	bls.n	80043c4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043a2:	4b8e      	ldr	r3, [pc, #568]	@ (80045dc <HAL_RCC_ClockConfig+0x260>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f023 020f 	bic.w	r2, r3, #15
 80043aa:	498c      	ldr	r1, [pc, #560]	@ (80045dc <HAL_RCC_ClockConfig+0x260>)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043b2:	4b8a      	ldr	r3, [pc, #552]	@ (80045dc <HAL_RCC_ClockConfig+0x260>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 030f 	and.w	r3, r3, #15
 80043ba:	683a      	ldr	r2, [r7, #0]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d001      	beq.n	80043c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e106      	b.n	80045d2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d073      	beq.n	80044b8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	2b03      	cmp	r3, #3
 80043d6:	d129      	bne.n	800442c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043d8:	4b81      	ldr	r3, [pc, #516]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d101      	bne.n	80043e8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e0f4      	b.n	80045d2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80043e8:	f000 f99e 	bl	8004728 <RCC_GetSysClockFreqFromPLLSource>
 80043ec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	4a7c      	ldr	r2, [pc, #496]	@ (80045e4 <HAL_RCC_ClockConfig+0x268>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d93f      	bls.n	8004476 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80043f6:	4b7a      	ldr	r3, [pc, #488]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d009      	beq.n	8004416 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800440a:	2b00      	cmp	r3, #0
 800440c:	d033      	beq.n	8004476 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004412:	2b00      	cmp	r3, #0
 8004414:	d12f      	bne.n	8004476 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004416:	4b72      	ldr	r3, [pc, #456]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800441e:	4a70      	ldr	r2, [pc, #448]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004420:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004424:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004426:	2380      	movs	r3, #128	@ 0x80
 8004428:	617b      	str	r3, [r7, #20]
 800442a:	e024      	b.n	8004476 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	2b02      	cmp	r3, #2
 8004432:	d107      	bne.n	8004444 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004434:	4b6a      	ldr	r3, [pc, #424]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800443c:	2b00      	cmp	r3, #0
 800443e:	d109      	bne.n	8004454 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e0c6      	b.n	80045d2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004444:	4b66      	ldr	r3, [pc, #408]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800444c:	2b00      	cmp	r3, #0
 800444e:	d101      	bne.n	8004454 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e0be      	b.n	80045d2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004454:	f000 f8ce 	bl	80045f4 <HAL_RCC_GetSysClockFreq>
 8004458:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	4a61      	ldr	r2, [pc, #388]	@ (80045e4 <HAL_RCC_ClockConfig+0x268>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d909      	bls.n	8004476 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004462:	4b5f      	ldr	r3, [pc, #380]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800446a:	4a5d      	ldr	r2, [pc, #372]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 800446c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004470:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004472:	2380      	movs	r3, #128	@ 0x80
 8004474:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004476:	4b5a      	ldr	r3, [pc, #360]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f023 0203 	bic.w	r2, r3, #3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	4957      	ldr	r1, [pc, #348]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004484:	4313      	orrs	r3, r2
 8004486:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004488:	f7fe fa2e 	bl	80028e8 <HAL_GetTick>
 800448c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800448e:	e00a      	b.n	80044a6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004490:	f7fe fa2a 	bl	80028e8 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800449e:	4293      	cmp	r3, r2
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e095      	b.n	80045d2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044a6:	4b4e      	ldr	r3, [pc, #312]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	f003 020c 	and.w	r2, r3, #12
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d1eb      	bne.n	8004490 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d023      	beq.n	800450c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0304 	and.w	r3, r3, #4
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d005      	beq.n	80044dc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044d0:	4b43      	ldr	r3, [pc, #268]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	4a42      	ldr	r2, [pc, #264]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 80044d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80044da:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0308 	and.w	r3, r3, #8
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d007      	beq.n	80044f8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80044e8:	4b3d      	ldr	r3, [pc, #244]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80044f0:	4a3b      	ldr	r2, [pc, #236]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 80044f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80044f6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044f8:	4b39      	ldr	r3, [pc, #228]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	4936      	ldr	r1, [pc, #216]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004506:	4313      	orrs	r3, r2
 8004508:	608b      	str	r3, [r1, #8]
 800450a:	e008      	b.n	800451e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	2b80      	cmp	r3, #128	@ 0x80
 8004510:	d105      	bne.n	800451e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004512:	4b33      	ldr	r3, [pc, #204]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	4a32      	ldr	r2, [pc, #200]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004518:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800451c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800451e:	4b2f      	ldr	r3, [pc, #188]	@ (80045dc <HAL_RCC_ClockConfig+0x260>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 030f 	and.w	r3, r3, #15
 8004526:	683a      	ldr	r2, [r7, #0]
 8004528:	429a      	cmp	r2, r3
 800452a:	d21d      	bcs.n	8004568 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800452c:	4b2b      	ldr	r3, [pc, #172]	@ (80045dc <HAL_RCC_ClockConfig+0x260>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f023 020f 	bic.w	r2, r3, #15
 8004534:	4929      	ldr	r1, [pc, #164]	@ (80045dc <HAL_RCC_ClockConfig+0x260>)
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	4313      	orrs	r3, r2
 800453a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800453c:	f7fe f9d4 	bl	80028e8 <HAL_GetTick>
 8004540:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004542:	e00a      	b.n	800455a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004544:	f7fe f9d0 	bl	80028e8 <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004552:	4293      	cmp	r3, r2
 8004554:	d901      	bls.n	800455a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e03b      	b.n	80045d2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800455a:	4b20      	ldr	r3, [pc, #128]	@ (80045dc <HAL_RCC_ClockConfig+0x260>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 030f 	and.w	r3, r3, #15
 8004562:	683a      	ldr	r2, [r7, #0]
 8004564:	429a      	cmp	r2, r3
 8004566:	d1ed      	bne.n	8004544 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b00      	cmp	r3, #0
 8004572:	d008      	beq.n	8004586 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004574:	4b1a      	ldr	r3, [pc, #104]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	4917      	ldr	r1, [pc, #92]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004582:	4313      	orrs	r3, r2
 8004584:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b00      	cmp	r3, #0
 8004590:	d009      	beq.n	80045a6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004592:	4b13      	ldr	r3, [pc, #76]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	00db      	lsls	r3, r3, #3
 80045a0:	490f      	ldr	r1, [pc, #60]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80045a6:	f000 f825 	bl	80045f4 <HAL_RCC_GetSysClockFreq>
 80045aa:	4602      	mov	r2, r0
 80045ac:	4b0c      	ldr	r3, [pc, #48]	@ (80045e0 <HAL_RCC_ClockConfig+0x264>)
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	091b      	lsrs	r3, r3, #4
 80045b2:	f003 030f 	and.w	r3, r3, #15
 80045b6:	490c      	ldr	r1, [pc, #48]	@ (80045e8 <HAL_RCC_ClockConfig+0x26c>)
 80045b8:	5ccb      	ldrb	r3, [r1, r3]
 80045ba:	f003 031f 	and.w	r3, r3, #31
 80045be:	fa22 f303 	lsr.w	r3, r2, r3
 80045c2:	4a0a      	ldr	r2, [pc, #40]	@ (80045ec <HAL_RCC_ClockConfig+0x270>)
 80045c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80045c6:	4b0a      	ldr	r3, [pc, #40]	@ (80045f0 <HAL_RCC_ClockConfig+0x274>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7fe f940 	bl	8002850 <HAL_InitTick>
 80045d0:	4603      	mov	r3, r0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3718      	adds	r7, #24
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	40022000 	.word	0x40022000
 80045e0:	40021000 	.word	0x40021000
 80045e4:	04c4b400 	.word	0x04c4b400
 80045e8:	080084e8 	.word	0x080084e8
 80045ec:	200000ac 	.word	0x200000ac
 80045f0:	200000b0 	.word	0x200000b0

080045f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b087      	sub	sp, #28
 80045f8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80045fa:	4b2c      	ldr	r3, [pc, #176]	@ (80046ac <HAL_RCC_GetSysClockFreq+0xb8>)
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f003 030c 	and.w	r3, r3, #12
 8004602:	2b04      	cmp	r3, #4
 8004604:	d102      	bne.n	800460c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004606:	4b2a      	ldr	r3, [pc, #168]	@ (80046b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004608:	613b      	str	r3, [r7, #16]
 800460a:	e047      	b.n	800469c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800460c:	4b27      	ldr	r3, [pc, #156]	@ (80046ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f003 030c 	and.w	r3, r3, #12
 8004614:	2b08      	cmp	r3, #8
 8004616:	d102      	bne.n	800461e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004618:	4b26      	ldr	r3, [pc, #152]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800461a:	613b      	str	r3, [r7, #16]
 800461c:	e03e      	b.n	800469c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800461e:	4b23      	ldr	r3, [pc, #140]	@ (80046ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f003 030c 	and.w	r3, r3, #12
 8004626:	2b0c      	cmp	r3, #12
 8004628:	d136      	bne.n	8004698 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800462a:	4b20      	ldr	r3, [pc, #128]	@ (80046ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	f003 0303 	and.w	r3, r3, #3
 8004632:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004634:	4b1d      	ldr	r3, [pc, #116]	@ (80046ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	091b      	lsrs	r3, r3, #4
 800463a:	f003 030f 	and.w	r3, r3, #15
 800463e:	3301      	adds	r3, #1
 8004640:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2b03      	cmp	r3, #3
 8004646:	d10c      	bne.n	8004662 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004648:	4a1a      	ldr	r2, [pc, #104]	@ (80046b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004650:	4a16      	ldr	r2, [pc, #88]	@ (80046ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8004652:	68d2      	ldr	r2, [r2, #12]
 8004654:	0a12      	lsrs	r2, r2, #8
 8004656:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800465a:	fb02 f303 	mul.w	r3, r2, r3
 800465e:	617b      	str	r3, [r7, #20]
      break;
 8004660:	e00c      	b.n	800467c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004662:	4a13      	ldr	r2, [pc, #76]	@ (80046b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	fbb2 f3f3 	udiv	r3, r2, r3
 800466a:	4a10      	ldr	r2, [pc, #64]	@ (80046ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800466c:	68d2      	ldr	r2, [r2, #12]
 800466e:	0a12      	lsrs	r2, r2, #8
 8004670:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004674:	fb02 f303 	mul.w	r3, r2, r3
 8004678:	617b      	str	r3, [r7, #20]
      break;
 800467a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800467c:	4b0b      	ldr	r3, [pc, #44]	@ (80046ac <HAL_RCC_GetSysClockFreq+0xb8>)
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	0e5b      	lsrs	r3, r3, #25
 8004682:	f003 0303 	and.w	r3, r3, #3
 8004686:	3301      	adds	r3, #1
 8004688:	005b      	lsls	r3, r3, #1
 800468a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800468c:	697a      	ldr	r2, [r7, #20]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	fbb2 f3f3 	udiv	r3, r2, r3
 8004694:	613b      	str	r3, [r7, #16]
 8004696:	e001      	b.n	800469c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004698:	2300      	movs	r3, #0
 800469a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800469c:	693b      	ldr	r3, [r7, #16]
}
 800469e:	4618      	mov	r0, r3
 80046a0:	371c      	adds	r7, #28
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop
 80046ac:	40021000 	.word	0x40021000
 80046b0:	00f42400 	.word	0x00f42400
 80046b4:	007a1200 	.word	0x007a1200

080046b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046b8:	b480      	push	{r7}
 80046ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046bc:	4b03      	ldr	r3, [pc, #12]	@ (80046cc <HAL_RCC_GetHCLKFreq+0x14>)
 80046be:	681b      	ldr	r3, [r3, #0]
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	200000ac 	.word	0x200000ac

080046d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80046d4:	f7ff fff0 	bl	80046b8 <HAL_RCC_GetHCLKFreq>
 80046d8:	4602      	mov	r2, r0
 80046da:	4b06      	ldr	r3, [pc, #24]	@ (80046f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	0a1b      	lsrs	r3, r3, #8
 80046e0:	f003 0307 	and.w	r3, r3, #7
 80046e4:	4904      	ldr	r1, [pc, #16]	@ (80046f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80046e6:	5ccb      	ldrb	r3, [r1, r3]
 80046e8:	f003 031f 	and.w	r3, r3, #31
 80046ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	40021000 	.word	0x40021000
 80046f8:	080084f8 	.word	0x080084f8

080046fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004700:	f7ff ffda 	bl	80046b8 <HAL_RCC_GetHCLKFreq>
 8004704:	4602      	mov	r2, r0
 8004706:	4b06      	ldr	r3, [pc, #24]	@ (8004720 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	0adb      	lsrs	r3, r3, #11
 800470c:	f003 0307 	and.w	r3, r3, #7
 8004710:	4904      	ldr	r1, [pc, #16]	@ (8004724 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004712:	5ccb      	ldrb	r3, [r1, r3]
 8004714:	f003 031f 	and.w	r3, r3, #31
 8004718:	fa22 f303 	lsr.w	r3, r2, r3
}
 800471c:	4618      	mov	r0, r3
 800471e:	bd80      	pop	{r7, pc}
 8004720:	40021000 	.word	0x40021000
 8004724:	080084f8 	.word	0x080084f8

08004728 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004728:	b480      	push	{r7}
 800472a:	b087      	sub	sp, #28
 800472c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800472e:	4b1e      	ldr	r3, [pc, #120]	@ (80047a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	f003 0303 	and.w	r3, r3, #3
 8004736:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004738:	4b1b      	ldr	r3, [pc, #108]	@ (80047a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	091b      	lsrs	r3, r3, #4
 800473e:	f003 030f 	and.w	r3, r3, #15
 8004742:	3301      	adds	r3, #1
 8004744:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	2b03      	cmp	r3, #3
 800474a:	d10c      	bne.n	8004766 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800474c:	4a17      	ldr	r2, [pc, #92]	@ (80047ac <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	fbb2 f3f3 	udiv	r3, r2, r3
 8004754:	4a14      	ldr	r2, [pc, #80]	@ (80047a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004756:	68d2      	ldr	r2, [r2, #12]
 8004758:	0a12      	lsrs	r2, r2, #8
 800475a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800475e:	fb02 f303 	mul.w	r3, r2, r3
 8004762:	617b      	str	r3, [r7, #20]
    break;
 8004764:	e00c      	b.n	8004780 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004766:	4a12      	ldr	r2, [pc, #72]	@ (80047b0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	fbb2 f3f3 	udiv	r3, r2, r3
 800476e:	4a0e      	ldr	r2, [pc, #56]	@ (80047a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004770:	68d2      	ldr	r2, [r2, #12]
 8004772:	0a12      	lsrs	r2, r2, #8
 8004774:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004778:	fb02 f303 	mul.w	r3, r2, r3
 800477c:	617b      	str	r3, [r7, #20]
    break;
 800477e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004780:	4b09      	ldr	r3, [pc, #36]	@ (80047a8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	0e5b      	lsrs	r3, r3, #25
 8004786:	f003 0303 	and.w	r3, r3, #3
 800478a:	3301      	adds	r3, #1
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004790:	697a      	ldr	r2, [r7, #20]
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	fbb2 f3f3 	udiv	r3, r2, r3
 8004798:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800479a:	687b      	ldr	r3, [r7, #4]
}
 800479c:	4618      	mov	r0, r3
 800479e:	371c      	adds	r7, #28
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr
 80047a8:	40021000 	.word	0x40021000
 80047ac:	007a1200 	.word	0x007a1200
 80047b0:	00f42400 	.word	0x00f42400

080047b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b086      	sub	sp, #24
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80047bc:	2300      	movs	r3, #0
 80047be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80047c0:	2300      	movs	r3, #0
 80047c2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	f000 8098 	beq.w	8004902 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047d2:	2300      	movs	r3, #0
 80047d4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047d6:	4b43      	ldr	r3, [pc, #268]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10d      	bne.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047e2:	4b40      	ldr	r3, [pc, #256]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047e6:	4a3f      	ldr	r2, [pc, #252]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80047ee:	4b3d      	ldr	r3, [pc, #244]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047f6:	60bb      	str	r3, [r7, #8]
 80047f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047fa:	2301      	movs	r3, #1
 80047fc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047fe:	4b3a      	ldr	r3, [pc, #232]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a39      	ldr	r2, [pc, #228]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004804:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004808:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800480a:	f7fe f86d 	bl	80028e8 <HAL_GetTick>
 800480e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004810:	e009      	b.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004812:	f7fe f869 	bl	80028e8 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	2b02      	cmp	r3, #2
 800481e:	d902      	bls.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	74fb      	strb	r3, [r7, #19]
        break;
 8004824:	e005      	b.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004826:	4b30      	ldr	r3, [pc, #192]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800482e:	2b00      	cmp	r3, #0
 8004830:	d0ef      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004832:	7cfb      	ldrb	r3, [r7, #19]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d159      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004838:	4b2a      	ldr	r3, [pc, #168]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800483a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800483e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004842:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d01e      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800484e:	697a      	ldr	r2, [r7, #20]
 8004850:	429a      	cmp	r2, r3
 8004852:	d019      	beq.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004854:	4b23      	ldr	r3, [pc, #140]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800485a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800485e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004860:	4b20      	ldr	r3, [pc, #128]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004866:	4a1f      	ldr	r2, [pc, #124]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004868:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800486c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004870:	4b1c      	ldr	r3, [pc, #112]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004876:	4a1b      	ldr	r2, [pc, #108]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004878:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800487c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004880:	4a18      	ldr	r2, [pc, #96]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d016      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004892:	f7fe f829 	bl	80028e8 <HAL_GetTick>
 8004896:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004898:	e00b      	b.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800489a:	f7fe f825 	bl	80028e8 <HAL_GetTick>
 800489e:	4602      	mov	r2, r0
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d902      	bls.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	74fb      	strb	r3, [r7, #19]
            break;
 80048b0:	e006      	b.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048b2:	4b0c      	ldr	r3, [pc, #48]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048b8:	f003 0302 	and.w	r3, r3, #2
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d0ec      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80048c0:	7cfb      	ldrb	r3, [r7, #19]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d10b      	bne.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048c6:	4b07      	ldr	r3, [pc, #28]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048d4:	4903      	ldr	r1, [pc, #12]	@ (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80048dc:	e008      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80048de:	7cfb      	ldrb	r3, [r7, #19]
 80048e0:	74bb      	strb	r3, [r7, #18]
 80048e2:	e005      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80048e4:	40021000 	.word	0x40021000
 80048e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048ec:	7cfb      	ldrb	r3, [r7, #19]
 80048ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048f0:	7c7b      	ldrb	r3, [r7, #17]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d105      	bne.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048f6:	4ba7      	ldr	r3, [pc, #668]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048fa:	4aa6      	ldr	r2, [pc, #664]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004900:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00a      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800490e:	4ba1      	ldr	r3, [pc, #644]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004914:	f023 0203 	bic.w	r2, r3, #3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	499d      	ldr	r1, [pc, #628]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800491e:	4313      	orrs	r3, r2
 8004920:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d00a      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004930:	4b98      	ldr	r3, [pc, #608]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004932:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004936:	f023 020c 	bic.w	r2, r3, #12
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	4995      	ldr	r1, [pc, #596]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004940:	4313      	orrs	r3, r2
 8004942:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0304 	and.w	r3, r3, #4
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00a      	beq.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004952:	4b90      	ldr	r3, [pc, #576]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004958:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	498c      	ldr	r1, [pc, #560]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004962:	4313      	orrs	r3, r2
 8004964:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 0308 	and.w	r3, r3, #8
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00a      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004974:	4b87      	ldr	r3, [pc, #540]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800497a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	4984      	ldr	r1, [pc, #528]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004984:	4313      	orrs	r3, r2
 8004986:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0310 	and.w	r3, r3, #16
 8004992:	2b00      	cmp	r3, #0
 8004994:	d00a      	beq.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004996:	4b7f      	ldr	r3, [pc, #508]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004998:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800499c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	695b      	ldr	r3, [r3, #20]
 80049a4:	497b      	ldr	r1, [pc, #492]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0320 	and.w	r3, r3, #32
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00a      	beq.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049b8:	4b76      	ldr	r3, [pc, #472]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	4973      	ldr	r1, [pc, #460]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00a      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049da:	4b6e      	ldr	r3, [pc, #440]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	69db      	ldr	r3, [r3, #28]
 80049e8:	496a      	ldr	r1, [pc, #424]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00a      	beq.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80049fc:	4b65      	ldr	r3, [pc, #404]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a02:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a1b      	ldr	r3, [r3, #32]
 8004a0a:	4962      	ldr	r1, [pc, #392]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00a      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a1e:	4b5d      	ldr	r3, [pc, #372]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a24:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2c:	4959      	ldr	r1, [pc, #356]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00a      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a40:	4b54      	ldr	r3, [pc, #336]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a46:	f023 0203 	bic.w	r2, r3, #3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a4e:	4951      	ldr	r1, [pc, #324]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d00a      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a62:	4b4c      	ldr	r3, [pc, #304]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a68:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a70:	4948      	ldr	r1, [pc, #288]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d015      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a84:	4b43      	ldr	r3, [pc, #268]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a92:	4940      	ldr	r1, [pc, #256]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a94:	4313      	orrs	r3, r2
 8004a96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004aa2:	d105      	bne.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aa4:	4b3b      	ldr	r3, [pc, #236]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	4a3a      	ldr	r2, [pc, #232]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004aae:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d015      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004abc:	4b35      	ldr	r3, [pc, #212]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aca:	4932      	ldr	r1, [pc, #200]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ad6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ada:	d105      	bne.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004adc:	4b2d      	ldr	r3, [pc, #180]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	4a2c      	ldr	r2, [pc, #176]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ae2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ae6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d015      	beq.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004af4:	4b27      	ldr	r3, [pc, #156]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004afa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b02:	4924      	ldr	r1, [pc, #144]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b04:	4313      	orrs	r3, r2
 8004b06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b12:	d105      	bne.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b14:	4b1f      	ldr	r3, [pc, #124]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	4a1e      	ldr	r2, [pc, #120]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b1e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d015      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b2c:	4b19      	ldr	r3, [pc, #100]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b3a:	4916      	ldr	r1, [pc, #88]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b4a:	d105      	bne.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b4c:	4b11      	ldr	r3, [pc, #68]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	4a10      	ldr	r2, [pc, #64]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b56:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d019      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b64:	4b0b      	ldr	r3, [pc, #44]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b6a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b72:	4908      	ldr	r1, [pc, #32]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b74:	4313      	orrs	r3, r2
 8004b76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b82:	d109      	bne.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b84:	4b03      	ldr	r3, [pc, #12]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	4a02      	ldr	r2, [pc, #8]	@ (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b8e:	60d3      	str	r3, [r2, #12]
 8004b90:	e002      	b.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004b92:	bf00      	nop
 8004b94:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d015      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004ba4:	4b29      	ldr	r3, [pc, #164]	@ (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004baa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb2:	4926      	ldr	r1, [pc, #152]	@ (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bc2:	d105      	bne.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004bc4:	4b21      	ldr	r3, [pc, #132]	@ (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	4a20      	ldr	r2, [pc, #128]	@ (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bce:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d015      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004be2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bea:	4918      	ldr	r1, [pc, #96]	@ (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bfa:	d105      	bne.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004bfc:	4b13      	ldr	r3, [pc, #76]	@ (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	4a12      	ldr	r2, [pc, #72]	@ (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c06:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d015      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004c14:	4b0d      	ldr	r3, [pc, #52]	@ (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c1a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c22:	490a      	ldr	r1, [pc, #40]	@ (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c2e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004c32:	d105      	bne.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c34:	4b05      	ldr	r3, [pc, #20]	@ (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	4a04      	ldr	r2, [pc, #16]	@ (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004c3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c3e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004c40:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3718      	adds	r7, #24
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	40021000 	.word	0x40021000

08004c50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d101      	bne.n	8004c62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e049      	b.n	8004cf6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d106      	bne.n	8004c7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f7fd fc2e 	bl	80024d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2202      	movs	r2, #2
 8004c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	3304      	adds	r3, #4
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	4610      	mov	r0, r2
 8004c90:	f000 fa26 	bl	80050e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3708      	adds	r7, #8
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
	...

08004d00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d001      	beq.n	8004d18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e054      	b.n	8004dc2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2202      	movs	r2, #2
 8004d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	68da      	ldr	r2, [r3, #12]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f042 0201 	orr.w	r2, r2, #1
 8004d2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a26      	ldr	r2, [pc, #152]	@ (8004dd0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d022      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d42:	d01d      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a22      	ldr	r2, [pc, #136]	@ (8004dd4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d018      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a21      	ldr	r2, [pc, #132]	@ (8004dd8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d013      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a1f      	ldr	r2, [pc, #124]	@ (8004ddc <HAL_TIM_Base_Start_IT+0xdc>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d00e      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a1e      	ldr	r2, [pc, #120]	@ (8004de0 <HAL_TIM_Base_Start_IT+0xe0>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d009      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a1c      	ldr	r2, [pc, #112]	@ (8004de4 <HAL_TIM_Base_Start_IT+0xe4>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d004      	beq.n	8004d80 <HAL_TIM_Base_Start_IT+0x80>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a1b      	ldr	r2, [pc, #108]	@ (8004de8 <HAL_TIM_Base_Start_IT+0xe8>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d115      	bne.n	8004dac <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	689a      	ldr	r2, [r3, #8]
 8004d86:	4b19      	ldr	r3, [pc, #100]	@ (8004dec <HAL_TIM_Base_Start_IT+0xec>)
 8004d88:	4013      	ands	r3, r2
 8004d8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2b06      	cmp	r3, #6
 8004d90:	d015      	beq.n	8004dbe <HAL_TIM_Base_Start_IT+0xbe>
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d98:	d011      	beq.n	8004dbe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f042 0201 	orr.w	r2, r2, #1
 8004da8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004daa:	e008      	b.n	8004dbe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f042 0201 	orr.w	r2, r2, #1
 8004dba:	601a      	str	r2, [r3, #0]
 8004dbc:	e000      	b.n	8004dc0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dbe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3714      	adds	r7, #20
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	40012c00 	.word	0x40012c00
 8004dd4:	40000400 	.word	0x40000400
 8004dd8:	40000800 	.word	0x40000800
 8004ddc:	40000c00 	.word	0x40000c00
 8004de0:	40013400 	.word	0x40013400
 8004de4:	40014000 	.word	0x40014000
 8004de8:	40015000 	.word	0x40015000
 8004dec:	00010007 	.word	0x00010007

08004df0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	f003 0302 	and.w	r3, r3, #2
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d020      	beq.n	8004e54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	f003 0302 	and.w	r3, r3, #2
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d01b      	beq.n	8004e54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f06f 0202 	mvn.w	r2, #2
 8004e24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	f003 0303 	and.w	r3, r3, #3
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d003      	beq.n	8004e42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f000 f931 	bl	80050a2 <HAL_TIM_IC_CaptureCallback>
 8004e40:	e005      	b.n	8004e4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f000 f923 	bl	800508e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f000 f934 	bl	80050b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	f003 0304 	and.w	r3, r3, #4
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d020      	beq.n	8004ea0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f003 0304 	and.w	r3, r3, #4
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d01b      	beq.n	8004ea0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f06f 0204 	mvn.w	r2, #4
 8004e70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2202      	movs	r2, #2
 8004e76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d003      	beq.n	8004e8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f000 f90b 	bl	80050a2 <HAL_TIM_IC_CaptureCallback>
 8004e8c:	e005      	b.n	8004e9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f000 f8fd 	bl	800508e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f000 f90e 	bl	80050b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f003 0308 	and.w	r3, r3, #8
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d020      	beq.n	8004eec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f003 0308 	and.w	r3, r3, #8
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d01b      	beq.n	8004eec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f06f 0208 	mvn.w	r2, #8
 8004ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2204      	movs	r2, #4
 8004ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	69db      	ldr	r3, [r3, #28]
 8004eca:	f003 0303 	and.w	r3, r3, #3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 f8e5 	bl	80050a2 <HAL_TIM_IC_CaptureCallback>
 8004ed8:	e005      	b.n	8004ee6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f000 f8d7 	bl	800508e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f000 f8e8 	bl	80050b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	f003 0310 	and.w	r3, r3, #16
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d020      	beq.n	8004f38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f003 0310 	and.w	r3, r3, #16
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d01b      	beq.n	8004f38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f06f 0210 	mvn.w	r2, #16
 8004f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2208      	movs	r2, #8
 8004f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	69db      	ldr	r3, [r3, #28]
 8004f16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d003      	beq.n	8004f26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f8bf 	bl	80050a2 <HAL_TIM_IC_CaptureCallback>
 8004f24:	e005      	b.n	8004f32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 f8b1 	bl	800508e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f000 f8c2 	bl	80050b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	f003 0301 	and.w	r3, r3, #1
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00c      	beq.n	8004f5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d007      	beq.n	8004f5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f06f 0201 	mvn.w	r2, #1
 8004f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f7fb fffa 	bl	8000f50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d104      	bne.n	8004f70 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00c      	beq.n	8004f8a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d007      	beq.n	8004f8a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004f82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 f9ff 	bl	8005388 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d00c      	beq.n	8004fae <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d007      	beq.n	8004fae <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004fa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 f9f7 	bl	800539c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d00c      	beq.n	8004fd2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d007      	beq.n	8004fd2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004fca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 f87c 	bl	80050ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	f003 0320 	and.w	r3, r3, #32
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d00c      	beq.n	8004ff6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f003 0320 	and.w	r3, r3, #32
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d007      	beq.n	8004ff6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f06f 0220 	mvn.w	r2, #32
 8004fee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f000 f9bf 	bl	8005374 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d00c      	beq.n	800501a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d007      	beq.n	800501a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005012:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f000 f9cb 	bl	80053b0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005020:	2b00      	cmp	r3, #0
 8005022:	d00c      	beq.n	800503e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d007      	beq.n	800503e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005036:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 f9c3 	bl	80053c4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d00c      	beq.n	8005062 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800504e:	2b00      	cmp	r3, #0
 8005050:	d007      	beq.n	8005062 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800505a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 f9bb 	bl	80053d8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00c      	beq.n	8005086 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d007      	beq.n	8005086 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800507e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f000 f9b3 	bl	80053ec <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005086:	bf00      	nop
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800508e:	b480      	push	{r7}
 8005090:	b083      	sub	sp, #12
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005096:	bf00      	nop
 8005098:	370c      	adds	r7, #12
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr

080050a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050a2:	b480      	push	{r7}
 80050a4:	b083      	sub	sp, #12
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050aa:	bf00      	nop
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr

080050b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050b6:	b480      	push	{r7}
 80050b8:	b083      	sub	sp, #12
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050be:	bf00      	nop
 80050c0:	370c      	adds	r7, #12
 80050c2:	46bd      	mov	sp, r7
 80050c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c8:	4770      	bx	lr

080050ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050ca:	b480      	push	{r7}
 80050cc:	b083      	sub	sp, #12
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050d2:	bf00      	nop
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
	...

080050e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b085      	sub	sp, #20
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a4c      	ldr	r2, [pc, #304]	@ (8005224 <TIM_Base_SetConfig+0x144>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d017      	beq.n	8005128 <TIM_Base_SetConfig+0x48>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050fe:	d013      	beq.n	8005128 <TIM_Base_SetConfig+0x48>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	4a49      	ldr	r2, [pc, #292]	@ (8005228 <TIM_Base_SetConfig+0x148>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d00f      	beq.n	8005128 <TIM_Base_SetConfig+0x48>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a48      	ldr	r2, [pc, #288]	@ (800522c <TIM_Base_SetConfig+0x14c>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d00b      	beq.n	8005128 <TIM_Base_SetConfig+0x48>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a47      	ldr	r2, [pc, #284]	@ (8005230 <TIM_Base_SetConfig+0x150>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d007      	beq.n	8005128 <TIM_Base_SetConfig+0x48>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4a46      	ldr	r2, [pc, #280]	@ (8005234 <TIM_Base_SetConfig+0x154>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d003      	beq.n	8005128 <TIM_Base_SetConfig+0x48>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	4a45      	ldr	r2, [pc, #276]	@ (8005238 <TIM_Base_SetConfig+0x158>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d108      	bne.n	800513a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800512e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	68fa      	ldr	r2, [r7, #12]
 8005136:	4313      	orrs	r3, r2
 8005138:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a39      	ldr	r2, [pc, #228]	@ (8005224 <TIM_Base_SetConfig+0x144>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d023      	beq.n	800518a <TIM_Base_SetConfig+0xaa>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005148:	d01f      	beq.n	800518a <TIM_Base_SetConfig+0xaa>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a36      	ldr	r2, [pc, #216]	@ (8005228 <TIM_Base_SetConfig+0x148>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d01b      	beq.n	800518a <TIM_Base_SetConfig+0xaa>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a35      	ldr	r2, [pc, #212]	@ (800522c <TIM_Base_SetConfig+0x14c>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d017      	beq.n	800518a <TIM_Base_SetConfig+0xaa>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a34      	ldr	r2, [pc, #208]	@ (8005230 <TIM_Base_SetConfig+0x150>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d013      	beq.n	800518a <TIM_Base_SetConfig+0xaa>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a33      	ldr	r2, [pc, #204]	@ (8005234 <TIM_Base_SetConfig+0x154>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d00f      	beq.n	800518a <TIM_Base_SetConfig+0xaa>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a33      	ldr	r2, [pc, #204]	@ (800523c <TIM_Base_SetConfig+0x15c>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d00b      	beq.n	800518a <TIM_Base_SetConfig+0xaa>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a32      	ldr	r2, [pc, #200]	@ (8005240 <TIM_Base_SetConfig+0x160>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d007      	beq.n	800518a <TIM_Base_SetConfig+0xaa>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a31      	ldr	r2, [pc, #196]	@ (8005244 <TIM_Base_SetConfig+0x164>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d003      	beq.n	800518a <TIM_Base_SetConfig+0xaa>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a2c      	ldr	r2, [pc, #176]	@ (8005238 <TIM_Base_SetConfig+0x158>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d108      	bne.n	800519c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005190:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	4313      	orrs	r3, r2
 800519a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	689a      	ldr	r2, [r3, #8]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4a18      	ldr	r2, [pc, #96]	@ (8005224 <TIM_Base_SetConfig+0x144>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d013      	beq.n	80051f0 <TIM_Base_SetConfig+0x110>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	4a1a      	ldr	r2, [pc, #104]	@ (8005234 <TIM_Base_SetConfig+0x154>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d00f      	beq.n	80051f0 <TIM_Base_SetConfig+0x110>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	4a1a      	ldr	r2, [pc, #104]	@ (800523c <TIM_Base_SetConfig+0x15c>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d00b      	beq.n	80051f0 <TIM_Base_SetConfig+0x110>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	4a19      	ldr	r2, [pc, #100]	@ (8005240 <TIM_Base_SetConfig+0x160>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d007      	beq.n	80051f0 <TIM_Base_SetConfig+0x110>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a18      	ldr	r2, [pc, #96]	@ (8005244 <TIM_Base_SetConfig+0x164>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d003      	beq.n	80051f0 <TIM_Base_SetConfig+0x110>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a13      	ldr	r2, [pc, #76]	@ (8005238 <TIM_Base_SetConfig+0x158>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d103      	bne.n	80051f8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	691a      	ldr	r2, [r3, #16]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	f003 0301 	and.w	r3, r3, #1
 8005206:	2b01      	cmp	r3, #1
 8005208:	d105      	bne.n	8005216 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	f023 0201 	bic.w	r2, r3, #1
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	611a      	str	r2, [r3, #16]
  }
}
 8005216:	bf00      	nop
 8005218:	3714      	adds	r7, #20
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	40012c00 	.word	0x40012c00
 8005228:	40000400 	.word	0x40000400
 800522c:	40000800 	.word	0x40000800
 8005230:	40000c00 	.word	0x40000c00
 8005234:	40013400 	.word	0x40013400
 8005238:	40015000 	.word	0x40015000
 800523c:	40014000 	.word	0x40014000
 8005240:	40014400 	.word	0x40014400
 8005244:	40014800 	.word	0x40014800

08005248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005248:	b480      	push	{r7}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005258:	2b01      	cmp	r3, #1
 800525a:	d101      	bne.n	8005260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800525c:	2302      	movs	r3, #2
 800525e:	e074      	b.n	800534a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2202      	movs	r2, #2
 800526c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a34      	ldr	r2, [pc, #208]	@ (8005358 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d009      	beq.n	800529e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a33      	ldr	r2, [pc, #204]	@ (800535c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d004      	beq.n	800529e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a31      	ldr	r2, [pc, #196]	@ (8005360 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d108      	bne.n	80052b0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80052a4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	68fa      	ldr	r2, [r7, #12]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80052b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a21      	ldr	r2, [pc, #132]	@ (8005358 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d022      	beq.n	800531e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052e0:	d01d      	beq.n	800531e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a1f      	ldr	r2, [pc, #124]	@ (8005364 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d018      	beq.n	800531e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005368 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d013      	beq.n	800531e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a1c      	ldr	r2, [pc, #112]	@ (800536c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d00e      	beq.n	800531e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a15      	ldr	r2, [pc, #84]	@ (800535c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d009      	beq.n	800531e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a18      	ldr	r2, [pc, #96]	@ (8005370 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d004      	beq.n	800531e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a11      	ldr	r2, [pc, #68]	@ (8005360 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d10c      	bne.n	8005338 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005324:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	68ba      	ldr	r2, [r7, #8]
 800532c:	4313      	orrs	r3, r2
 800532e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68ba      	ldr	r2, [r7, #8]
 8005336:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3714      	adds	r7, #20
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr
 8005356:	bf00      	nop
 8005358:	40012c00 	.word	0x40012c00
 800535c:	40013400 	.word	0x40013400
 8005360:	40015000 	.word	0x40015000
 8005364:	40000400 	.word	0x40000400
 8005368:	40000800 	.word	0x40000800
 800536c:	40000c00 	.word	0x40000c00
 8005370:	40014000 	.word	0x40014000

08005374 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800537c:	bf00      	nop
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr

08005388 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80053b8:	bf00      	nop
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d101      	bne.n	8005412 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e042      	b.n	8005498 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005418:	2b00      	cmp	r3, #0
 800541a:	d106      	bne.n	800542a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f7fd f87d 	bl	8002524 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2224      	movs	r2, #36	@ 0x24
 800542e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f022 0201 	bic.w	r2, r2, #1
 8005440:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005446:	2b00      	cmp	r3, #0
 8005448:	d002      	beq.n	8005450 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 fbb2 	bl	8005bb4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f000 f8b3 	bl	80055bc <UART_SetConfig>
 8005456:	4603      	mov	r3, r0
 8005458:	2b01      	cmp	r3, #1
 800545a:	d101      	bne.n	8005460 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e01b      	b.n	8005498 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	685a      	ldr	r2, [r3, #4]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800546e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689a      	ldr	r2, [r3, #8]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800547e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f042 0201 	orr.w	r2, r2, #1
 800548e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005490:	6878      	ldr	r0, [r7, #4]
 8005492:	f000 fc31 	bl	8005cf8 <UART_CheckIdleState>
 8005496:	4603      	mov	r3, r0
}
 8005498:	4618      	mov	r0, r3
 800549a:	3708      	adds	r7, #8
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b08a      	sub	sp, #40	@ 0x28
 80054a4:	af02      	add	r7, sp, #8
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	603b      	str	r3, [r7, #0]
 80054ac:	4613      	mov	r3, r2
 80054ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054b6:	2b20      	cmp	r3, #32
 80054b8:	d17b      	bne.n	80055b2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d002      	beq.n	80054c6 <HAL_UART_Transmit+0x26>
 80054c0:	88fb      	ldrh	r3, [r7, #6]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e074      	b.n	80055b4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2221      	movs	r2, #33	@ 0x21
 80054d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054da:	f7fd fa05 	bl	80028e8 <HAL_GetTick>
 80054de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	88fa      	ldrh	r2, [r7, #6]
 80054e4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	88fa      	ldrh	r2, [r7, #6]
 80054ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054f8:	d108      	bne.n	800550c <HAL_UART_Transmit+0x6c>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d104      	bne.n	800550c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005502:	2300      	movs	r3, #0
 8005504:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	61bb      	str	r3, [r7, #24]
 800550a:	e003      	b.n	8005514 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005510:	2300      	movs	r3, #0
 8005512:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005514:	e030      	b.n	8005578 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	9300      	str	r3, [sp, #0]
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	2200      	movs	r2, #0
 800551e:	2180      	movs	r1, #128	@ 0x80
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f000 fc93 	bl	8005e4c <UART_WaitOnFlagUntilTimeout>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d005      	beq.n	8005538 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2220      	movs	r2, #32
 8005530:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e03d      	b.n	80055b4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10b      	bne.n	8005556 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	881b      	ldrh	r3, [r3, #0]
 8005542:	461a      	mov	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800554c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800554e:	69bb      	ldr	r3, [r7, #24]
 8005550:	3302      	adds	r3, #2
 8005552:	61bb      	str	r3, [r7, #24]
 8005554:	e007      	b.n	8005566 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005556:	69fb      	ldr	r3, [r7, #28]
 8005558:	781a      	ldrb	r2, [r3, #0]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	3301      	adds	r3, #1
 8005564:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800556c:	b29b      	uxth	r3, r3
 800556e:	3b01      	subs	r3, #1
 8005570:	b29a      	uxth	r2, r3
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800557e:	b29b      	uxth	r3, r3
 8005580:	2b00      	cmp	r3, #0
 8005582:	d1c8      	bne.n	8005516 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	9300      	str	r3, [sp, #0]
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	2200      	movs	r2, #0
 800558c:	2140      	movs	r1, #64	@ 0x40
 800558e:	68f8      	ldr	r0, [r7, #12]
 8005590:	f000 fc5c 	bl	8005e4c <UART_WaitOnFlagUntilTimeout>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d005      	beq.n	80055a6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2220      	movs	r2, #32
 800559e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e006      	b.n	80055b4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2220      	movs	r2, #32
 80055aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80055ae:	2300      	movs	r3, #0
 80055b0:	e000      	b.n	80055b4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80055b2:	2302      	movs	r3, #2
  }
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3720      	adds	r7, #32
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055c0:	b08c      	sub	sp, #48	@ 0x30
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055c6:	2300      	movs	r3, #0
 80055c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	689a      	ldr	r2, [r3, #8]
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	691b      	ldr	r3, [r3, #16]
 80055d4:	431a      	orrs	r2, r3
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	695b      	ldr	r3, [r3, #20]
 80055da:	431a      	orrs	r2, r3
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	69db      	ldr	r3, [r3, #28]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	4baa      	ldr	r3, [pc, #680]	@ (8005894 <UART_SetConfig+0x2d8>)
 80055ec:	4013      	ands	r3, r2
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	6812      	ldr	r2, [r2, #0]
 80055f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055f4:	430b      	orrs	r3, r1
 80055f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	68da      	ldr	r2, [r3, #12]
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	430a      	orrs	r2, r1
 800560c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a9f      	ldr	r2, [pc, #636]	@ (8005898 <UART_SetConfig+0x2dc>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d004      	beq.n	8005628 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	6a1b      	ldr	r3, [r3, #32]
 8005622:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005624:	4313      	orrs	r3, r2
 8005626:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005632:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	6812      	ldr	r2, [r2, #0]
 800563a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800563c:	430b      	orrs	r3, r1
 800563e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005646:	f023 010f 	bic.w	r1, r3, #15
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	430a      	orrs	r2, r1
 8005654:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a90      	ldr	r2, [pc, #576]	@ (800589c <UART_SetConfig+0x2e0>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d125      	bne.n	80056ac <UART_SetConfig+0xf0>
 8005660:	4b8f      	ldr	r3, [pc, #572]	@ (80058a0 <UART_SetConfig+0x2e4>)
 8005662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005666:	f003 0303 	and.w	r3, r3, #3
 800566a:	2b03      	cmp	r3, #3
 800566c:	d81a      	bhi.n	80056a4 <UART_SetConfig+0xe8>
 800566e:	a201      	add	r2, pc, #4	@ (adr r2, 8005674 <UART_SetConfig+0xb8>)
 8005670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005674:	08005685 	.word	0x08005685
 8005678:	08005695 	.word	0x08005695
 800567c:	0800568d 	.word	0x0800568d
 8005680:	0800569d 	.word	0x0800569d
 8005684:	2301      	movs	r3, #1
 8005686:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800568a:	e116      	b.n	80058ba <UART_SetConfig+0x2fe>
 800568c:	2302      	movs	r3, #2
 800568e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005692:	e112      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005694:	2304      	movs	r3, #4
 8005696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800569a:	e10e      	b.n	80058ba <UART_SetConfig+0x2fe>
 800569c:	2308      	movs	r3, #8
 800569e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056a2:	e10a      	b.n	80058ba <UART_SetConfig+0x2fe>
 80056a4:	2310      	movs	r3, #16
 80056a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056aa:	e106      	b.n	80058ba <UART_SetConfig+0x2fe>
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a7c      	ldr	r2, [pc, #496]	@ (80058a4 <UART_SetConfig+0x2e8>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d138      	bne.n	8005728 <UART_SetConfig+0x16c>
 80056b6:	4b7a      	ldr	r3, [pc, #488]	@ (80058a0 <UART_SetConfig+0x2e4>)
 80056b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056bc:	f003 030c 	and.w	r3, r3, #12
 80056c0:	2b0c      	cmp	r3, #12
 80056c2:	d82d      	bhi.n	8005720 <UART_SetConfig+0x164>
 80056c4:	a201      	add	r2, pc, #4	@ (adr r2, 80056cc <UART_SetConfig+0x110>)
 80056c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ca:	bf00      	nop
 80056cc:	08005701 	.word	0x08005701
 80056d0:	08005721 	.word	0x08005721
 80056d4:	08005721 	.word	0x08005721
 80056d8:	08005721 	.word	0x08005721
 80056dc:	08005711 	.word	0x08005711
 80056e0:	08005721 	.word	0x08005721
 80056e4:	08005721 	.word	0x08005721
 80056e8:	08005721 	.word	0x08005721
 80056ec:	08005709 	.word	0x08005709
 80056f0:	08005721 	.word	0x08005721
 80056f4:	08005721 	.word	0x08005721
 80056f8:	08005721 	.word	0x08005721
 80056fc:	08005719 	.word	0x08005719
 8005700:	2300      	movs	r3, #0
 8005702:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005706:	e0d8      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005708:	2302      	movs	r3, #2
 800570a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800570e:	e0d4      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005710:	2304      	movs	r3, #4
 8005712:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005716:	e0d0      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005718:	2308      	movs	r3, #8
 800571a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800571e:	e0cc      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005720:	2310      	movs	r3, #16
 8005722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005726:	e0c8      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a5e      	ldr	r2, [pc, #376]	@ (80058a8 <UART_SetConfig+0x2ec>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d125      	bne.n	800577e <UART_SetConfig+0x1c2>
 8005732:	4b5b      	ldr	r3, [pc, #364]	@ (80058a0 <UART_SetConfig+0x2e4>)
 8005734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005738:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800573c:	2b30      	cmp	r3, #48	@ 0x30
 800573e:	d016      	beq.n	800576e <UART_SetConfig+0x1b2>
 8005740:	2b30      	cmp	r3, #48	@ 0x30
 8005742:	d818      	bhi.n	8005776 <UART_SetConfig+0x1ba>
 8005744:	2b20      	cmp	r3, #32
 8005746:	d00a      	beq.n	800575e <UART_SetConfig+0x1a2>
 8005748:	2b20      	cmp	r3, #32
 800574a:	d814      	bhi.n	8005776 <UART_SetConfig+0x1ba>
 800574c:	2b00      	cmp	r3, #0
 800574e:	d002      	beq.n	8005756 <UART_SetConfig+0x19a>
 8005750:	2b10      	cmp	r3, #16
 8005752:	d008      	beq.n	8005766 <UART_SetConfig+0x1aa>
 8005754:	e00f      	b.n	8005776 <UART_SetConfig+0x1ba>
 8005756:	2300      	movs	r3, #0
 8005758:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800575c:	e0ad      	b.n	80058ba <UART_SetConfig+0x2fe>
 800575e:	2302      	movs	r3, #2
 8005760:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005764:	e0a9      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005766:	2304      	movs	r3, #4
 8005768:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800576c:	e0a5      	b.n	80058ba <UART_SetConfig+0x2fe>
 800576e:	2308      	movs	r3, #8
 8005770:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005774:	e0a1      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005776:	2310      	movs	r3, #16
 8005778:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800577c:	e09d      	b.n	80058ba <UART_SetConfig+0x2fe>
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a4a      	ldr	r2, [pc, #296]	@ (80058ac <UART_SetConfig+0x2f0>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d125      	bne.n	80057d4 <UART_SetConfig+0x218>
 8005788:	4b45      	ldr	r3, [pc, #276]	@ (80058a0 <UART_SetConfig+0x2e4>)
 800578a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800578e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005792:	2bc0      	cmp	r3, #192	@ 0xc0
 8005794:	d016      	beq.n	80057c4 <UART_SetConfig+0x208>
 8005796:	2bc0      	cmp	r3, #192	@ 0xc0
 8005798:	d818      	bhi.n	80057cc <UART_SetConfig+0x210>
 800579a:	2b80      	cmp	r3, #128	@ 0x80
 800579c:	d00a      	beq.n	80057b4 <UART_SetConfig+0x1f8>
 800579e:	2b80      	cmp	r3, #128	@ 0x80
 80057a0:	d814      	bhi.n	80057cc <UART_SetConfig+0x210>
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d002      	beq.n	80057ac <UART_SetConfig+0x1f0>
 80057a6:	2b40      	cmp	r3, #64	@ 0x40
 80057a8:	d008      	beq.n	80057bc <UART_SetConfig+0x200>
 80057aa:	e00f      	b.n	80057cc <UART_SetConfig+0x210>
 80057ac:	2300      	movs	r3, #0
 80057ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057b2:	e082      	b.n	80058ba <UART_SetConfig+0x2fe>
 80057b4:	2302      	movs	r3, #2
 80057b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057ba:	e07e      	b.n	80058ba <UART_SetConfig+0x2fe>
 80057bc:	2304      	movs	r3, #4
 80057be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057c2:	e07a      	b.n	80058ba <UART_SetConfig+0x2fe>
 80057c4:	2308      	movs	r3, #8
 80057c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057ca:	e076      	b.n	80058ba <UART_SetConfig+0x2fe>
 80057cc:	2310      	movs	r3, #16
 80057ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80057d2:	e072      	b.n	80058ba <UART_SetConfig+0x2fe>
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a35      	ldr	r2, [pc, #212]	@ (80058b0 <UART_SetConfig+0x2f4>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d12a      	bne.n	8005834 <UART_SetConfig+0x278>
 80057de:	4b30      	ldr	r3, [pc, #192]	@ (80058a0 <UART_SetConfig+0x2e4>)
 80057e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057ec:	d01a      	beq.n	8005824 <UART_SetConfig+0x268>
 80057ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057f2:	d81b      	bhi.n	800582c <UART_SetConfig+0x270>
 80057f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057f8:	d00c      	beq.n	8005814 <UART_SetConfig+0x258>
 80057fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057fe:	d815      	bhi.n	800582c <UART_SetConfig+0x270>
 8005800:	2b00      	cmp	r3, #0
 8005802:	d003      	beq.n	800580c <UART_SetConfig+0x250>
 8005804:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005808:	d008      	beq.n	800581c <UART_SetConfig+0x260>
 800580a:	e00f      	b.n	800582c <UART_SetConfig+0x270>
 800580c:	2300      	movs	r3, #0
 800580e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005812:	e052      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005814:	2302      	movs	r3, #2
 8005816:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800581a:	e04e      	b.n	80058ba <UART_SetConfig+0x2fe>
 800581c:	2304      	movs	r3, #4
 800581e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005822:	e04a      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005824:	2308      	movs	r3, #8
 8005826:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800582a:	e046      	b.n	80058ba <UART_SetConfig+0x2fe>
 800582c:	2310      	movs	r3, #16
 800582e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005832:	e042      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a17      	ldr	r2, [pc, #92]	@ (8005898 <UART_SetConfig+0x2dc>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d13a      	bne.n	80058b4 <UART_SetConfig+0x2f8>
 800583e:	4b18      	ldr	r3, [pc, #96]	@ (80058a0 <UART_SetConfig+0x2e4>)
 8005840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005844:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005848:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800584c:	d01a      	beq.n	8005884 <UART_SetConfig+0x2c8>
 800584e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005852:	d81b      	bhi.n	800588c <UART_SetConfig+0x2d0>
 8005854:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005858:	d00c      	beq.n	8005874 <UART_SetConfig+0x2b8>
 800585a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800585e:	d815      	bhi.n	800588c <UART_SetConfig+0x2d0>
 8005860:	2b00      	cmp	r3, #0
 8005862:	d003      	beq.n	800586c <UART_SetConfig+0x2b0>
 8005864:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005868:	d008      	beq.n	800587c <UART_SetConfig+0x2c0>
 800586a:	e00f      	b.n	800588c <UART_SetConfig+0x2d0>
 800586c:	2300      	movs	r3, #0
 800586e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005872:	e022      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005874:	2302      	movs	r3, #2
 8005876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800587a:	e01e      	b.n	80058ba <UART_SetConfig+0x2fe>
 800587c:	2304      	movs	r3, #4
 800587e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005882:	e01a      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005884:	2308      	movs	r3, #8
 8005886:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800588a:	e016      	b.n	80058ba <UART_SetConfig+0x2fe>
 800588c:	2310      	movs	r3, #16
 800588e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005892:	e012      	b.n	80058ba <UART_SetConfig+0x2fe>
 8005894:	cfff69f3 	.word	0xcfff69f3
 8005898:	40008000 	.word	0x40008000
 800589c:	40013800 	.word	0x40013800
 80058a0:	40021000 	.word	0x40021000
 80058a4:	40004400 	.word	0x40004400
 80058a8:	40004800 	.word	0x40004800
 80058ac:	40004c00 	.word	0x40004c00
 80058b0:	40005000 	.word	0x40005000
 80058b4:	2310      	movs	r3, #16
 80058b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4aae      	ldr	r2, [pc, #696]	@ (8005b78 <UART_SetConfig+0x5bc>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	f040 8097 	bne.w	80059f4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80058c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80058ca:	2b08      	cmp	r3, #8
 80058cc:	d823      	bhi.n	8005916 <UART_SetConfig+0x35a>
 80058ce:	a201      	add	r2, pc, #4	@ (adr r2, 80058d4 <UART_SetConfig+0x318>)
 80058d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d4:	080058f9 	.word	0x080058f9
 80058d8:	08005917 	.word	0x08005917
 80058dc:	08005901 	.word	0x08005901
 80058e0:	08005917 	.word	0x08005917
 80058e4:	08005907 	.word	0x08005907
 80058e8:	08005917 	.word	0x08005917
 80058ec:	08005917 	.word	0x08005917
 80058f0:	08005917 	.word	0x08005917
 80058f4:	0800590f 	.word	0x0800590f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058f8:	f7fe feea 	bl	80046d0 <HAL_RCC_GetPCLK1Freq>
 80058fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80058fe:	e010      	b.n	8005922 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005900:	4b9e      	ldr	r3, [pc, #632]	@ (8005b7c <UART_SetConfig+0x5c0>)
 8005902:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005904:	e00d      	b.n	8005922 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005906:	f7fe fe75 	bl	80045f4 <HAL_RCC_GetSysClockFreq>
 800590a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800590c:	e009      	b.n	8005922 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800590e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005912:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005914:	e005      	b.n	8005922 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005916:	2300      	movs	r3, #0
 8005918:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005920:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005924:	2b00      	cmp	r3, #0
 8005926:	f000 8130 	beq.w	8005b8a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800592e:	4a94      	ldr	r2, [pc, #592]	@ (8005b80 <UART_SetConfig+0x5c4>)
 8005930:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005934:	461a      	mov	r2, r3
 8005936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005938:	fbb3 f3f2 	udiv	r3, r3, r2
 800593c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	685a      	ldr	r2, [r3, #4]
 8005942:	4613      	mov	r3, r2
 8005944:	005b      	lsls	r3, r3, #1
 8005946:	4413      	add	r3, r2
 8005948:	69ba      	ldr	r2, [r7, #24]
 800594a:	429a      	cmp	r2, r3
 800594c:	d305      	bcc.n	800595a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005954:	69ba      	ldr	r2, [r7, #24]
 8005956:	429a      	cmp	r2, r3
 8005958:	d903      	bls.n	8005962 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005960:	e113      	b.n	8005b8a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005964:	2200      	movs	r2, #0
 8005966:	60bb      	str	r3, [r7, #8]
 8005968:	60fa      	str	r2, [r7, #12]
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800596e:	4a84      	ldr	r2, [pc, #528]	@ (8005b80 <UART_SetConfig+0x5c4>)
 8005970:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005974:	b29b      	uxth	r3, r3
 8005976:	2200      	movs	r2, #0
 8005978:	603b      	str	r3, [r7, #0]
 800597a:	607a      	str	r2, [r7, #4]
 800597c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005980:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005984:	f7fb f96a 	bl	8000c5c <__aeabi_uldivmod>
 8005988:	4602      	mov	r2, r0
 800598a:	460b      	mov	r3, r1
 800598c:	4610      	mov	r0, r2
 800598e:	4619      	mov	r1, r3
 8005990:	f04f 0200 	mov.w	r2, #0
 8005994:	f04f 0300 	mov.w	r3, #0
 8005998:	020b      	lsls	r3, r1, #8
 800599a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800599e:	0202      	lsls	r2, r0, #8
 80059a0:	6979      	ldr	r1, [r7, #20]
 80059a2:	6849      	ldr	r1, [r1, #4]
 80059a4:	0849      	lsrs	r1, r1, #1
 80059a6:	2000      	movs	r0, #0
 80059a8:	460c      	mov	r4, r1
 80059aa:	4605      	mov	r5, r0
 80059ac:	eb12 0804 	adds.w	r8, r2, r4
 80059b0:	eb43 0905 	adc.w	r9, r3, r5
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	469a      	mov	sl, r3
 80059bc:	4693      	mov	fp, r2
 80059be:	4652      	mov	r2, sl
 80059c0:	465b      	mov	r3, fp
 80059c2:	4640      	mov	r0, r8
 80059c4:	4649      	mov	r1, r9
 80059c6:	f7fb f949 	bl	8000c5c <__aeabi_uldivmod>
 80059ca:	4602      	mov	r2, r0
 80059cc:	460b      	mov	r3, r1
 80059ce:	4613      	mov	r3, r2
 80059d0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80059d2:	6a3b      	ldr	r3, [r7, #32]
 80059d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059d8:	d308      	bcc.n	80059ec <UART_SetConfig+0x430>
 80059da:	6a3b      	ldr	r3, [r7, #32]
 80059dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059e0:	d204      	bcs.n	80059ec <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	6a3a      	ldr	r2, [r7, #32]
 80059e8:	60da      	str	r2, [r3, #12]
 80059ea:	e0ce      	b.n	8005b8a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80059f2:	e0ca      	b.n	8005b8a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	69db      	ldr	r3, [r3, #28]
 80059f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059fc:	d166      	bne.n	8005acc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80059fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005a02:	2b08      	cmp	r3, #8
 8005a04:	d827      	bhi.n	8005a56 <UART_SetConfig+0x49a>
 8005a06:	a201      	add	r2, pc, #4	@ (adr r2, 8005a0c <UART_SetConfig+0x450>)
 8005a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a0c:	08005a31 	.word	0x08005a31
 8005a10:	08005a39 	.word	0x08005a39
 8005a14:	08005a41 	.word	0x08005a41
 8005a18:	08005a57 	.word	0x08005a57
 8005a1c:	08005a47 	.word	0x08005a47
 8005a20:	08005a57 	.word	0x08005a57
 8005a24:	08005a57 	.word	0x08005a57
 8005a28:	08005a57 	.word	0x08005a57
 8005a2c:	08005a4f 	.word	0x08005a4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a30:	f7fe fe4e 	bl	80046d0 <HAL_RCC_GetPCLK1Freq>
 8005a34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a36:	e014      	b.n	8005a62 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a38:	f7fe fe60 	bl	80046fc <HAL_RCC_GetPCLK2Freq>
 8005a3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a3e:	e010      	b.n	8005a62 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a40:	4b4e      	ldr	r3, [pc, #312]	@ (8005b7c <UART_SetConfig+0x5c0>)
 8005a42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a44:	e00d      	b.n	8005a62 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a46:	f7fe fdd5 	bl	80045f4 <HAL_RCC_GetSysClockFreq>
 8005a4a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a4c:	e009      	b.n	8005a62 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a52:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a54:	e005      	b.n	8005a62 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005a56:	2300      	movs	r3, #0
 8005a58:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005a60:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f000 8090 	beq.w	8005b8a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a6e:	4a44      	ldr	r2, [pc, #272]	@ (8005b80 <UART_SetConfig+0x5c4>)
 8005a70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a74:	461a      	mov	r2, r3
 8005a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a78:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a7c:	005a      	lsls	r2, r3, #1
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	085b      	lsrs	r3, r3, #1
 8005a84:	441a      	add	r2, r3
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a8e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a90:	6a3b      	ldr	r3, [r7, #32]
 8005a92:	2b0f      	cmp	r3, #15
 8005a94:	d916      	bls.n	8005ac4 <UART_SetConfig+0x508>
 8005a96:	6a3b      	ldr	r3, [r7, #32]
 8005a98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a9c:	d212      	bcs.n	8005ac4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a9e:	6a3b      	ldr	r3, [r7, #32]
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	f023 030f 	bic.w	r3, r3, #15
 8005aa6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005aa8:	6a3b      	ldr	r3, [r7, #32]
 8005aaa:	085b      	lsrs	r3, r3, #1
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	f003 0307 	and.w	r3, r3, #7
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	8bfb      	ldrh	r3, [r7, #30]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	8bfa      	ldrh	r2, [r7, #30]
 8005ac0:	60da      	str	r2, [r3, #12]
 8005ac2:	e062      	b.n	8005b8a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005aca:	e05e      	b.n	8005b8a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005acc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005ad0:	2b08      	cmp	r3, #8
 8005ad2:	d828      	bhi.n	8005b26 <UART_SetConfig+0x56a>
 8005ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8005adc <UART_SetConfig+0x520>)
 8005ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ada:	bf00      	nop
 8005adc:	08005b01 	.word	0x08005b01
 8005ae0:	08005b09 	.word	0x08005b09
 8005ae4:	08005b11 	.word	0x08005b11
 8005ae8:	08005b27 	.word	0x08005b27
 8005aec:	08005b17 	.word	0x08005b17
 8005af0:	08005b27 	.word	0x08005b27
 8005af4:	08005b27 	.word	0x08005b27
 8005af8:	08005b27 	.word	0x08005b27
 8005afc:	08005b1f 	.word	0x08005b1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b00:	f7fe fde6 	bl	80046d0 <HAL_RCC_GetPCLK1Freq>
 8005b04:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b06:	e014      	b.n	8005b32 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b08:	f7fe fdf8 	bl	80046fc <HAL_RCC_GetPCLK2Freq>
 8005b0c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b0e:	e010      	b.n	8005b32 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b10:	4b1a      	ldr	r3, [pc, #104]	@ (8005b7c <UART_SetConfig+0x5c0>)
 8005b12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005b14:	e00d      	b.n	8005b32 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b16:	f7fe fd6d 	bl	80045f4 <HAL_RCC_GetSysClockFreq>
 8005b1a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005b1c:	e009      	b.n	8005b32 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005b24:	e005      	b.n	8005b32 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005b26:	2300      	movs	r3, #0
 8005b28:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005b30:	bf00      	nop
    }

    if (pclk != 0U)
 8005b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d028      	beq.n	8005b8a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b3c:	4a10      	ldr	r2, [pc, #64]	@ (8005b80 <UART_SetConfig+0x5c4>)
 8005b3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b42:	461a      	mov	r2, r3
 8005b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b46:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	085b      	lsrs	r3, r3, #1
 8005b50:	441a      	add	r2, r3
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b5a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b5c:	6a3b      	ldr	r3, [r7, #32]
 8005b5e:	2b0f      	cmp	r3, #15
 8005b60:	d910      	bls.n	8005b84 <UART_SetConfig+0x5c8>
 8005b62:	6a3b      	ldr	r3, [r7, #32]
 8005b64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b68:	d20c      	bcs.n	8005b84 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b6a:	6a3b      	ldr	r3, [r7, #32]
 8005b6c:	b29a      	uxth	r2, r3
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	60da      	str	r2, [r3, #12]
 8005b74:	e009      	b.n	8005b8a <UART_SetConfig+0x5ce>
 8005b76:	bf00      	nop
 8005b78:	40008000 	.word	0x40008000
 8005b7c:	00f42400 	.word	0x00f42400
 8005b80:	08008510 	.word	0x08008510
      }
      else
      {
        ret = HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	2201      	movs	r2, #1
 8005b96:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005ba6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3730      	adds	r7, #48	@ 0x30
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005bb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc0:	f003 0308 	and.w	r3, r3, #8
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d00a      	beq.n	8005bde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	430a      	orrs	r2, r1
 8005bdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be2:	f003 0301 	and.w	r3, r3, #1
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d00a      	beq.n	8005c00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c04:	f003 0302 	and.w	r3, r3, #2
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d00a      	beq.n	8005c22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	430a      	orrs	r2, r1
 8005c20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c26:	f003 0304 	and.w	r3, r3, #4
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d00a      	beq.n	8005c44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	430a      	orrs	r2, r1
 8005c42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c48:	f003 0310 	and.w	r3, r3, #16
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d00a      	beq.n	8005c66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	430a      	orrs	r2, r1
 8005c64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c6a:	f003 0320 	and.w	r3, r3, #32
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d00a      	beq.n	8005c88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	430a      	orrs	r2, r1
 8005c86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d01a      	beq.n	8005cca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cb2:	d10a      	bne.n	8005cca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	430a      	orrs	r2, r1
 8005cc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00a      	beq.n	8005cec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	430a      	orrs	r2, r1
 8005cea:	605a      	str	r2, [r3, #4]
  }
}
 8005cec:	bf00      	nop
 8005cee:	370c      	adds	r7, #12
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b098      	sub	sp, #96	@ 0x60
 8005cfc:	af02      	add	r7, sp, #8
 8005cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d08:	f7fc fdee 	bl	80028e8 <HAL_GetTick>
 8005d0c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0308 	and.w	r3, r3, #8
 8005d18:	2b08      	cmp	r3, #8
 8005d1a:	d12f      	bne.n	8005d7c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d20:	9300      	str	r3, [sp, #0]
 8005d22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d24:	2200      	movs	r2, #0
 8005d26:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 f88e 	bl	8005e4c <UART_WaitOnFlagUntilTimeout>
 8005d30:	4603      	mov	r3, r0
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d022      	beq.n	8005d7c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d3e:	e853 3f00 	ldrex	r3, [r3]
 8005d42:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	461a      	mov	r2, r3
 8005d52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d54:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d56:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d5c:	e841 2300 	strex	r3, r2, [r1]
 8005d60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d1e6      	bne.n	8005d36 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d78:	2303      	movs	r3, #3
 8005d7a:	e063      	b.n	8005e44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0304 	and.w	r3, r3, #4
 8005d86:	2b04      	cmp	r3, #4
 8005d88:	d149      	bne.n	8005e1e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d8a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d8e:	9300      	str	r3, [sp, #0]
 8005d90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d92:	2200      	movs	r2, #0
 8005d94:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 f857 	bl	8005e4c <UART_WaitOnFlagUntilTimeout>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d03c      	beq.n	8005e1e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dac:	e853 3f00 	ldrex	r3, [r3]
 8005db0:	623b      	str	r3, [r7, #32]
   return(result);
 8005db2:	6a3b      	ldr	r3, [r7, #32]
 8005db4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005db8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dc2:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005dc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dca:	e841 2300 	strex	r3, r2, [r1]
 8005dce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d1e6      	bne.n	8005da4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	3308      	adds	r3, #8
 8005ddc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	e853 3f00 	ldrex	r3, [r3]
 8005de4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f023 0301 	bic.w	r3, r3, #1
 8005dec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	3308      	adds	r3, #8
 8005df4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005df6:	61fa      	str	r2, [r7, #28]
 8005df8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dfa:	69b9      	ldr	r1, [r7, #24]
 8005dfc:	69fa      	ldr	r2, [r7, #28]
 8005dfe:	e841 2300 	strex	r3, r2, [r1]
 8005e02:	617b      	str	r3, [r7, #20]
   return(result);
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1e5      	bne.n	8005dd6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2220      	movs	r2, #32
 8005e0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e1a:	2303      	movs	r3, #3
 8005e1c:	e012      	b.n	8005e44 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2220      	movs	r2, #32
 8005e22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2220      	movs	r2, #32
 8005e2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3758      	adds	r7, #88	@ 0x58
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}

08005e4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	603b      	str	r3, [r7, #0]
 8005e58:	4613      	mov	r3, r2
 8005e5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e5c:	e04f      	b.n	8005efe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e64:	d04b      	beq.n	8005efe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e66:	f7fc fd3f 	bl	80028e8 <HAL_GetTick>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	1ad3      	subs	r3, r2, r3
 8005e70:	69ba      	ldr	r2, [r7, #24]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d302      	bcc.n	8005e7c <UART_WaitOnFlagUntilTimeout+0x30>
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d101      	bne.n	8005e80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	e04e      	b.n	8005f1e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0304 	and.w	r3, r3, #4
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d037      	beq.n	8005efe <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	2b80      	cmp	r3, #128	@ 0x80
 8005e92:	d034      	beq.n	8005efe <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	2b40      	cmp	r3, #64	@ 0x40
 8005e98:	d031      	beq.n	8005efe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	69db      	ldr	r3, [r3, #28]
 8005ea0:	f003 0308 	and.w	r3, r3, #8
 8005ea4:	2b08      	cmp	r3, #8
 8005ea6:	d110      	bne.n	8005eca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	2208      	movs	r2, #8
 8005eae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005eb0:	68f8      	ldr	r0, [r7, #12]
 8005eb2:	f000 f838 	bl	8005f26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2208      	movs	r2, #8
 8005eba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e029      	b.n	8005f1e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	69db      	ldr	r3, [r3, #28]
 8005ed0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ed4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ed8:	d111      	bne.n	8005efe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005ee2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ee4:	68f8      	ldr	r0, [r7, #12]
 8005ee6:	f000 f81e 	bl	8005f26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2220      	movs	r2, #32
 8005eee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e00f      	b.n	8005f1e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	69da      	ldr	r2, [r3, #28]
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	4013      	ands	r3, r2
 8005f08:	68ba      	ldr	r2, [r7, #8]
 8005f0a:	429a      	cmp	r2, r3
 8005f0c:	bf0c      	ite	eq
 8005f0e:	2301      	moveq	r3, #1
 8005f10:	2300      	movne	r3, #0
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	461a      	mov	r2, r3
 8005f16:	79fb      	ldrb	r3, [r7, #7]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d0a0      	beq.n	8005e5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3710      	adds	r7, #16
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}

08005f26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f26:	b480      	push	{r7}
 8005f28:	b095      	sub	sp, #84	@ 0x54
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f36:	e853 3f00 	ldrex	r3, [r3]
 8005f3a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	461a      	mov	r2, r3
 8005f4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f4e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f54:	e841 2300 	strex	r3, r2, [r1]
 8005f58:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d1e6      	bne.n	8005f2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	3308      	adds	r3, #8
 8005f66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f68:	6a3b      	ldr	r3, [r7, #32]
 8005f6a:	e853 3f00 	ldrex	r3, [r3]
 8005f6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f76:	f023 0301 	bic.w	r3, r3, #1
 8005f7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	3308      	adds	r3, #8
 8005f82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f8c:	e841 2300 	strex	r3, r2, [r1]
 8005f90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1e3      	bne.n	8005f60 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d118      	bne.n	8005fd2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	e853 3f00 	ldrex	r3, [r3]
 8005fac:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	f023 0310 	bic.w	r3, r3, #16
 8005fb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	461a      	mov	r2, r3
 8005fbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fbe:	61bb      	str	r3, [r7, #24]
 8005fc0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc2:	6979      	ldr	r1, [r7, #20]
 8005fc4:	69ba      	ldr	r2, [r7, #24]
 8005fc6:	e841 2300 	strex	r3, r2, [r1]
 8005fca:	613b      	str	r3, [r7, #16]
   return(result);
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d1e6      	bne.n	8005fa0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005fe6:	bf00      	nop
 8005fe8:	3754      	adds	r7, #84	@ 0x54
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr

08005ff2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005ff2:	b480      	push	{r7}
 8005ff4:	b085      	sub	sp, #20
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006000:	2b01      	cmp	r3, #1
 8006002:	d101      	bne.n	8006008 <HAL_UARTEx_DisableFifoMode+0x16>
 8006004:	2302      	movs	r3, #2
 8006006:	e027      	b.n	8006058 <HAL_UARTEx_DisableFifoMode+0x66>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2224      	movs	r2, #36	@ 0x24
 8006014:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f022 0201 	bic.w	r2, r2, #1
 800602e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006036:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	68fa      	ldr	r2, [r7, #12]
 8006044:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2220      	movs	r2, #32
 800604a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006056:	2300      	movs	r3, #0
}
 8006058:	4618      	mov	r0, r3
 800605a:	3714      	adds	r7, #20
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006074:	2b01      	cmp	r3, #1
 8006076:	d101      	bne.n	800607c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006078:	2302      	movs	r3, #2
 800607a:	e02d      	b.n	80060d8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2224      	movs	r2, #36	@ 0x24
 8006088:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f022 0201 	bic.w	r2, r2, #1
 80060a2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	683a      	ldr	r2, [r7, #0]
 80060b4:	430a      	orrs	r2, r1
 80060b6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060b8:	6878      	ldr	r0, [r7, #4]
 80060ba:	f000 f84f 	bl	800615c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	68fa      	ldr	r2, [r7, #12]
 80060c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2220      	movs	r2, #32
 80060ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060d6:	2300      	movs	r3, #0
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d101      	bne.n	80060f8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80060f4:	2302      	movs	r3, #2
 80060f6:	e02d      	b.n	8006154 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2224      	movs	r2, #36	@ 0x24
 8006104:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f022 0201 	bic.w	r2, r2, #1
 800611e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	683a      	ldr	r2, [r7, #0]
 8006130:	430a      	orrs	r2, r1
 8006132:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 f811 	bl	800615c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2220      	movs	r2, #32
 8006146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	4618      	mov	r0, r3
 8006156:	3710      	adds	r7, #16
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800615c:	b480      	push	{r7}
 800615e:	b085      	sub	sp, #20
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006168:	2b00      	cmp	r3, #0
 800616a:	d108      	bne.n	800617e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800617c:	e031      	b.n	80061e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800617e:	2308      	movs	r3, #8
 8006180:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006182:	2308      	movs	r3, #8
 8006184:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	0e5b      	lsrs	r3, r3, #25
 800618e:	b2db      	uxtb	r3, r3
 8006190:	f003 0307 	and.w	r3, r3, #7
 8006194:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	0f5b      	lsrs	r3, r3, #29
 800619e:	b2db      	uxtb	r3, r3
 80061a0:	f003 0307 	and.w	r3, r3, #7
 80061a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061a6:	7bbb      	ldrb	r3, [r7, #14]
 80061a8:	7b3a      	ldrb	r2, [r7, #12]
 80061aa:	4911      	ldr	r1, [pc, #68]	@ (80061f0 <UARTEx_SetNbDataToProcess+0x94>)
 80061ac:	5c8a      	ldrb	r2, [r1, r2]
 80061ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80061b2:	7b3a      	ldrb	r2, [r7, #12]
 80061b4:	490f      	ldr	r1, [pc, #60]	@ (80061f4 <UARTEx_SetNbDataToProcess+0x98>)
 80061b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80061bc:	b29a      	uxth	r2, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061c4:	7bfb      	ldrb	r3, [r7, #15]
 80061c6:	7b7a      	ldrb	r2, [r7, #13]
 80061c8:	4909      	ldr	r1, [pc, #36]	@ (80061f0 <UARTEx_SetNbDataToProcess+0x94>)
 80061ca:	5c8a      	ldrb	r2, [r1, r2]
 80061cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80061d0:	7b7a      	ldrb	r2, [r7, #13]
 80061d2:	4908      	ldr	r1, [pc, #32]	@ (80061f4 <UARTEx_SetNbDataToProcess+0x98>)
 80061d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80061da:	b29a      	uxth	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80061e2:	bf00      	nop
 80061e4:	3714      	adds	r7, #20
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	08008528 	.word	0x08008528
 80061f4:	08008530 	.word	0x08008530

080061f8 <std>:
 80061f8:	2300      	movs	r3, #0
 80061fa:	b510      	push	{r4, lr}
 80061fc:	4604      	mov	r4, r0
 80061fe:	e9c0 3300 	strd	r3, r3, [r0]
 8006202:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006206:	6083      	str	r3, [r0, #8]
 8006208:	8181      	strh	r1, [r0, #12]
 800620a:	6643      	str	r3, [r0, #100]	@ 0x64
 800620c:	81c2      	strh	r2, [r0, #14]
 800620e:	6183      	str	r3, [r0, #24]
 8006210:	4619      	mov	r1, r3
 8006212:	2208      	movs	r2, #8
 8006214:	305c      	adds	r0, #92	@ 0x5c
 8006216:	f000 fab5 	bl	8006784 <memset>
 800621a:	4b0d      	ldr	r3, [pc, #52]	@ (8006250 <std+0x58>)
 800621c:	6263      	str	r3, [r4, #36]	@ 0x24
 800621e:	4b0d      	ldr	r3, [pc, #52]	@ (8006254 <std+0x5c>)
 8006220:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006222:	4b0d      	ldr	r3, [pc, #52]	@ (8006258 <std+0x60>)
 8006224:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006226:	4b0d      	ldr	r3, [pc, #52]	@ (800625c <std+0x64>)
 8006228:	6323      	str	r3, [r4, #48]	@ 0x30
 800622a:	4b0d      	ldr	r3, [pc, #52]	@ (8006260 <std+0x68>)
 800622c:	6224      	str	r4, [r4, #32]
 800622e:	429c      	cmp	r4, r3
 8006230:	d006      	beq.n	8006240 <std+0x48>
 8006232:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006236:	4294      	cmp	r4, r2
 8006238:	d002      	beq.n	8006240 <std+0x48>
 800623a:	33d0      	adds	r3, #208	@ 0xd0
 800623c:	429c      	cmp	r4, r3
 800623e:	d105      	bne.n	800624c <std+0x54>
 8006240:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006244:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006248:	f000 bb14 	b.w	8006874 <__retarget_lock_init_recursive>
 800624c:	bd10      	pop	{r4, pc}
 800624e:	bf00      	nop
 8006250:	080065d5 	.word	0x080065d5
 8006254:	080065f7 	.word	0x080065f7
 8006258:	0800662f 	.word	0x0800662f
 800625c:	08006653 	.word	0x08006653
 8006260:	200003ac 	.word	0x200003ac

08006264 <stdio_exit_handler>:
 8006264:	4a02      	ldr	r2, [pc, #8]	@ (8006270 <stdio_exit_handler+0xc>)
 8006266:	4903      	ldr	r1, [pc, #12]	@ (8006274 <stdio_exit_handler+0x10>)
 8006268:	4803      	ldr	r0, [pc, #12]	@ (8006278 <stdio_exit_handler+0x14>)
 800626a:	f000 b869 	b.w	8006340 <_fwalk_sglue>
 800626e:	bf00      	nop
 8006270:	200000b8 	.word	0x200000b8
 8006274:	08007125 	.word	0x08007125
 8006278:	200000c8 	.word	0x200000c8

0800627c <cleanup_stdio>:
 800627c:	6841      	ldr	r1, [r0, #4]
 800627e:	4b0c      	ldr	r3, [pc, #48]	@ (80062b0 <cleanup_stdio+0x34>)
 8006280:	4299      	cmp	r1, r3
 8006282:	b510      	push	{r4, lr}
 8006284:	4604      	mov	r4, r0
 8006286:	d001      	beq.n	800628c <cleanup_stdio+0x10>
 8006288:	f000 ff4c 	bl	8007124 <_fflush_r>
 800628c:	68a1      	ldr	r1, [r4, #8]
 800628e:	4b09      	ldr	r3, [pc, #36]	@ (80062b4 <cleanup_stdio+0x38>)
 8006290:	4299      	cmp	r1, r3
 8006292:	d002      	beq.n	800629a <cleanup_stdio+0x1e>
 8006294:	4620      	mov	r0, r4
 8006296:	f000 ff45 	bl	8007124 <_fflush_r>
 800629a:	68e1      	ldr	r1, [r4, #12]
 800629c:	4b06      	ldr	r3, [pc, #24]	@ (80062b8 <cleanup_stdio+0x3c>)
 800629e:	4299      	cmp	r1, r3
 80062a0:	d004      	beq.n	80062ac <cleanup_stdio+0x30>
 80062a2:	4620      	mov	r0, r4
 80062a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062a8:	f000 bf3c 	b.w	8007124 <_fflush_r>
 80062ac:	bd10      	pop	{r4, pc}
 80062ae:	bf00      	nop
 80062b0:	200003ac 	.word	0x200003ac
 80062b4:	20000414 	.word	0x20000414
 80062b8:	2000047c 	.word	0x2000047c

080062bc <global_stdio_init.part.0>:
 80062bc:	b510      	push	{r4, lr}
 80062be:	4b0b      	ldr	r3, [pc, #44]	@ (80062ec <global_stdio_init.part.0+0x30>)
 80062c0:	4c0b      	ldr	r4, [pc, #44]	@ (80062f0 <global_stdio_init.part.0+0x34>)
 80062c2:	4a0c      	ldr	r2, [pc, #48]	@ (80062f4 <global_stdio_init.part.0+0x38>)
 80062c4:	601a      	str	r2, [r3, #0]
 80062c6:	4620      	mov	r0, r4
 80062c8:	2200      	movs	r2, #0
 80062ca:	2104      	movs	r1, #4
 80062cc:	f7ff ff94 	bl	80061f8 <std>
 80062d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80062d4:	2201      	movs	r2, #1
 80062d6:	2109      	movs	r1, #9
 80062d8:	f7ff ff8e 	bl	80061f8 <std>
 80062dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80062e0:	2202      	movs	r2, #2
 80062e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062e6:	2112      	movs	r1, #18
 80062e8:	f7ff bf86 	b.w	80061f8 <std>
 80062ec:	200004e4 	.word	0x200004e4
 80062f0:	200003ac 	.word	0x200003ac
 80062f4:	08006265 	.word	0x08006265

080062f8 <__sfp_lock_acquire>:
 80062f8:	4801      	ldr	r0, [pc, #4]	@ (8006300 <__sfp_lock_acquire+0x8>)
 80062fa:	f000 babc 	b.w	8006876 <__retarget_lock_acquire_recursive>
 80062fe:	bf00      	nop
 8006300:	200004ed 	.word	0x200004ed

08006304 <__sfp_lock_release>:
 8006304:	4801      	ldr	r0, [pc, #4]	@ (800630c <__sfp_lock_release+0x8>)
 8006306:	f000 bab7 	b.w	8006878 <__retarget_lock_release_recursive>
 800630a:	bf00      	nop
 800630c:	200004ed 	.word	0x200004ed

08006310 <__sinit>:
 8006310:	b510      	push	{r4, lr}
 8006312:	4604      	mov	r4, r0
 8006314:	f7ff fff0 	bl	80062f8 <__sfp_lock_acquire>
 8006318:	6a23      	ldr	r3, [r4, #32]
 800631a:	b11b      	cbz	r3, 8006324 <__sinit+0x14>
 800631c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006320:	f7ff bff0 	b.w	8006304 <__sfp_lock_release>
 8006324:	4b04      	ldr	r3, [pc, #16]	@ (8006338 <__sinit+0x28>)
 8006326:	6223      	str	r3, [r4, #32]
 8006328:	4b04      	ldr	r3, [pc, #16]	@ (800633c <__sinit+0x2c>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1f5      	bne.n	800631c <__sinit+0xc>
 8006330:	f7ff ffc4 	bl	80062bc <global_stdio_init.part.0>
 8006334:	e7f2      	b.n	800631c <__sinit+0xc>
 8006336:	bf00      	nop
 8006338:	0800627d 	.word	0x0800627d
 800633c:	200004e4 	.word	0x200004e4

08006340 <_fwalk_sglue>:
 8006340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006344:	4607      	mov	r7, r0
 8006346:	4688      	mov	r8, r1
 8006348:	4614      	mov	r4, r2
 800634a:	2600      	movs	r6, #0
 800634c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006350:	f1b9 0901 	subs.w	r9, r9, #1
 8006354:	d505      	bpl.n	8006362 <_fwalk_sglue+0x22>
 8006356:	6824      	ldr	r4, [r4, #0]
 8006358:	2c00      	cmp	r4, #0
 800635a:	d1f7      	bne.n	800634c <_fwalk_sglue+0xc>
 800635c:	4630      	mov	r0, r6
 800635e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006362:	89ab      	ldrh	r3, [r5, #12]
 8006364:	2b01      	cmp	r3, #1
 8006366:	d907      	bls.n	8006378 <_fwalk_sglue+0x38>
 8006368:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800636c:	3301      	adds	r3, #1
 800636e:	d003      	beq.n	8006378 <_fwalk_sglue+0x38>
 8006370:	4629      	mov	r1, r5
 8006372:	4638      	mov	r0, r7
 8006374:	47c0      	blx	r8
 8006376:	4306      	orrs	r6, r0
 8006378:	3568      	adds	r5, #104	@ 0x68
 800637a:	e7e9      	b.n	8006350 <_fwalk_sglue+0x10>

0800637c <iprintf>:
 800637c:	b40f      	push	{r0, r1, r2, r3}
 800637e:	b507      	push	{r0, r1, r2, lr}
 8006380:	4906      	ldr	r1, [pc, #24]	@ (800639c <iprintf+0x20>)
 8006382:	ab04      	add	r3, sp, #16
 8006384:	6808      	ldr	r0, [r1, #0]
 8006386:	f853 2b04 	ldr.w	r2, [r3], #4
 800638a:	6881      	ldr	r1, [r0, #8]
 800638c:	9301      	str	r3, [sp, #4]
 800638e:	f000 fb9f 	bl	8006ad0 <_vfiprintf_r>
 8006392:	b003      	add	sp, #12
 8006394:	f85d eb04 	ldr.w	lr, [sp], #4
 8006398:	b004      	add	sp, #16
 800639a:	4770      	bx	lr
 800639c:	200000c4 	.word	0x200000c4

080063a0 <_puts_r>:
 80063a0:	6a03      	ldr	r3, [r0, #32]
 80063a2:	b570      	push	{r4, r5, r6, lr}
 80063a4:	6884      	ldr	r4, [r0, #8]
 80063a6:	4605      	mov	r5, r0
 80063a8:	460e      	mov	r6, r1
 80063aa:	b90b      	cbnz	r3, 80063b0 <_puts_r+0x10>
 80063ac:	f7ff ffb0 	bl	8006310 <__sinit>
 80063b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80063b2:	07db      	lsls	r3, r3, #31
 80063b4:	d405      	bmi.n	80063c2 <_puts_r+0x22>
 80063b6:	89a3      	ldrh	r3, [r4, #12]
 80063b8:	0598      	lsls	r0, r3, #22
 80063ba:	d402      	bmi.n	80063c2 <_puts_r+0x22>
 80063bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063be:	f000 fa5a 	bl	8006876 <__retarget_lock_acquire_recursive>
 80063c2:	89a3      	ldrh	r3, [r4, #12]
 80063c4:	0719      	lsls	r1, r3, #28
 80063c6:	d502      	bpl.n	80063ce <_puts_r+0x2e>
 80063c8:	6923      	ldr	r3, [r4, #16]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d135      	bne.n	800643a <_puts_r+0x9a>
 80063ce:	4621      	mov	r1, r4
 80063d0:	4628      	mov	r0, r5
 80063d2:	f000 f981 	bl	80066d8 <__swsetup_r>
 80063d6:	b380      	cbz	r0, 800643a <_puts_r+0x9a>
 80063d8:	f04f 35ff 	mov.w	r5, #4294967295
 80063dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80063de:	07da      	lsls	r2, r3, #31
 80063e0:	d405      	bmi.n	80063ee <_puts_r+0x4e>
 80063e2:	89a3      	ldrh	r3, [r4, #12]
 80063e4:	059b      	lsls	r3, r3, #22
 80063e6:	d402      	bmi.n	80063ee <_puts_r+0x4e>
 80063e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063ea:	f000 fa45 	bl	8006878 <__retarget_lock_release_recursive>
 80063ee:	4628      	mov	r0, r5
 80063f0:	bd70      	pop	{r4, r5, r6, pc}
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	da04      	bge.n	8006400 <_puts_r+0x60>
 80063f6:	69a2      	ldr	r2, [r4, #24]
 80063f8:	429a      	cmp	r2, r3
 80063fa:	dc17      	bgt.n	800642c <_puts_r+0x8c>
 80063fc:	290a      	cmp	r1, #10
 80063fe:	d015      	beq.n	800642c <_puts_r+0x8c>
 8006400:	6823      	ldr	r3, [r4, #0]
 8006402:	1c5a      	adds	r2, r3, #1
 8006404:	6022      	str	r2, [r4, #0]
 8006406:	7019      	strb	r1, [r3, #0]
 8006408:	68a3      	ldr	r3, [r4, #8]
 800640a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800640e:	3b01      	subs	r3, #1
 8006410:	60a3      	str	r3, [r4, #8]
 8006412:	2900      	cmp	r1, #0
 8006414:	d1ed      	bne.n	80063f2 <_puts_r+0x52>
 8006416:	2b00      	cmp	r3, #0
 8006418:	da11      	bge.n	800643e <_puts_r+0x9e>
 800641a:	4622      	mov	r2, r4
 800641c:	210a      	movs	r1, #10
 800641e:	4628      	mov	r0, r5
 8006420:	f000 f91b 	bl	800665a <__swbuf_r>
 8006424:	3001      	adds	r0, #1
 8006426:	d0d7      	beq.n	80063d8 <_puts_r+0x38>
 8006428:	250a      	movs	r5, #10
 800642a:	e7d7      	b.n	80063dc <_puts_r+0x3c>
 800642c:	4622      	mov	r2, r4
 800642e:	4628      	mov	r0, r5
 8006430:	f000 f913 	bl	800665a <__swbuf_r>
 8006434:	3001      	adds	r0, #1
 8006436:	d1e7      	bne.n	8006408 <_puts_r+0x68>
 8006438:	e7ce      	b.n	80063d8 <_puts_r+0x38>
 800643a:	3e01      	subs	r6, #1
 800643c:	e7e4      	b.n	8006408 <_puts_r+0x68>
 800643e:	6823      	ldr	r3, [r4, #0]
 8006440:	1c5a      	adds	r2, r3, #1
 8006442:	6022      	str	r2, [r4, #0]
 8006444:	220a      	movs	r2, #10
 8006446:	701a      	strb	r2, [r3, #0]
 8006448:	e7ee      	b.n	8006428 <_puts_r+0x88>
	...

0800644c <puts>:
 800644c:	4b02      	ldr	r3, [pc, #8]	@ (8006458 <puts+0xc>)
 800644e:	4601      	mov	r1, r0
 8006450:	6818      	ldr	r0, [r3, #0]
 8006452:	f7ff bfa5 	b.w	80063a0 <_puts_r>
 8006456:	bf00      	nop
 8006458:	200000c4 	.word	0x200000c4

0800645c <setbuf>:
 800645c:	fab1 f281 	clz	r2, r1
 8006460:	0952      	lsrs	r2, r2, #5
 8006462:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006466:	0052      	lsls	r2, r2, #1
 8006468:	f000 b800 	b.w	800646c <setvbuf>

0800646c <setvbuf>:
 800646c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006470:	461d      	mov	r5, r3
 8006472:	4b57      	ldr	r3, [pc, #348]	@ (80065d0 <setvbuf+0x164>)
 8006474:	681f      	ldr	r7, [r3, #0]
 8006476:	4604      	mov	r4, r0
 8006478:	460e      	mov	r6, r1
 800647a:	4690      	mov	r8, r2
 800647c:	b127      	cbz	r7, 8006488 <setvbuf+0x1c>
 800647e:	6a3b      	ldr	r3, [r7, #32]
 8006480:	b913      	cbnz	r3, 8006488 <setvbuf+0x1c>
 8006482:	4638      	mov	r0, r7
 8006484:	f7ff ff44 	bl	8006310 <__sinit>
 8006488:	f1b8 0f02 	cmp.w	r8, #2
 800648c:	d006      	beq.n	800649c <setvbuf+0x30>
 800648e:	f1b8 0f01 	cmp.w	r8, #1
 8006492:	f200 809a 	bhi.w	80065ca <setvbuf+0x15e>
 8006496:	2d00      	cmp	r5, #0
 8006498:	f2c0 8097 	blt.w	80065ca <setvbuf+0x15e>
 800649c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800649e:	07d9      	lsls	r1, r3, #31
 80064a0:	d405      	bmi.n	80064ae <setvbuf+0x42>
 80064a2:	89a3      	ldrh	r3, [r4, #12]
 80064a4:	059a      	lsls	r2, r3, #22
 80064a6:	d402      	bmi.n	80064ae <setvbuf+0x42>
 80064a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80064aa:	f000 f9e4 	bl	8006876 <__retarget_lock_acquire_recursive>
 80064ae:	4621      	mov	r1, r4
 80064b0:	4638      	mov	r0, r7
 80064b2:	f000 fe37 	bl	8007124 <_fflush_r>
 80064b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064b8:	b141      	cbz	r1, 80064cc <setvbuf+0x60>
 80064ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80064be:	4299      	cmp	r1, r3
 80064c0:	d002      	beq.n	80064c8 <setvbuf+0x5c>
 80064c2:	4638      	mov	r0, r7
 80064c4:	f000 f9da 	bl	800687c <_free_r>
 80064c8:	2300      	movs	r3, #0
 80064ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80064cc:	2300      	movs	r3, #0
 80064ce:	61a3      	str	r3, [r4, #24]
 80064d0:	6063      	str	r3, [r4, #4]
 80064d2:	89a3      	ldrh	r3, [r4, #12]
 80064d4:	061b      	lsls	r3, r3, #24
 80064d6:	d503      	bpl.n	80064e0 <setvbuf+0x74>
 80064d8:	6921      	ldr	r1, [r4, #16]
 80064da:	4638      	mov	r0, r7
 80064dc:	f000 f9ce 	bl	800687c <_free_r>
 80064e0:	89a3      	ldrh	r3, [r4, #12]
 80064e2:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80064e6:	f023 0303 	bic.w	r3, r3, #3
 80064ea:	f1b8 0f02 	cmp.w	r8, #2
 80064ee:	81a3      	strh	r3, [r4, #12]
 80064f0:	d061      	beq.n	80065b6 <setvbuf+0x14a>
 80064f2:	ab01      	add	r3, sp, #4
 80064f4:	466a      	mov	r2, sp
 80064f6:	4621      	mov	r1, r4
 80064f8:	4638      	mov	r0, r7
 80064fa:	f000 fe3b 	bl	8007174 <__swhatbuf_r>
 80064fe:	89a3      	ldrh	r3, [r4, #12]
 8006500:	4318      	orrs	r0, r3
 8006502:	81a0      	strh	r0, [r4, #12]
 8006504:	bb2d      	cbnz	r5, 8006552 <setvbuf+0xe6>
 8006506:	9d00      	ldr	r5, [sp, #0]
 8006508:	4628      	mov	r0, r5
 800650a:	f000 fa01 	bl	8006910 <malloc>
 800650e:	4606      	mov	r6, r0
 8006510:	2800      	cmp	r0, #0
 8006512:	d152      	bne.n	80065ba <setvbuf+0x14e>
 8006514:	f8dd 9000 	ldr.w	r9, [sp]
 8006518:	45a9      	cmp	r9, r5
 800651a:	d140      	bne.n	800659e <setvbuf+0x132>
 800651c:	f04f 35ff 	mov.w	r5, #4294967295
 8006520:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006524:	f043 0202 	orr.w	r2, r3, #2
 8006528:	81a2      	strh	r2, [r4, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	60a2      	str	r2, [r4, #8]
 800652e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8006532:	6022      	str	r2, [r4, #0]
 8006534:	6122      	str	r2, [r4, #16]
 8006536:	2201      	movs	r2, #1
 8006538:	6162      	str	r2, [r4, #20]
 800653a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800653c:	07d6      	lsls	r6, r2, #31
 800653e:	d404      	bmi.n	800654a <setvbuf+0xde>
 8006540:	0598      	lsls	r0, r3, #22
 8006542:	d402      	bmi.n	800654a <setvbuf+0xde>
 8006544:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006546:	f000 f997 	bl	8006878 <__retarget_lock_release_recursive>
 800654a:	4628      	mov	r0, r5
 800654c:	b003      	add	sp, #12
 800654e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006552:	2e00      	cmp	r6, #0
 8006554:	d0d8      	beq.n	8006508 <setvbuf+0x9c>
 8006556:	6a3b      	ldr	r3, [r7, #32]
 8006558:	b913      	cbnz	r3, 8006560 <setvbuf+0xf4>
 800655a:	4638      	mov	r0, r7
 800655c:	f7ff fed8 	bl	8006310 <__sinit>
 8006560:	f1b8 0f01 	cmp.w	r8, #1
 8006564:	bf08      	it	eq
 8006566:	89a3      	ldrheq	r3, [r4, #12]
 8006568:	6026      	str	r6, [r4, #0]
 800656a:	bf04      	itt	eq
 800656c:	f043 0301 	orreq.w	r3, r3, #1
 8006570:	81a3      	strheq	r3, [r4, #12]
 8006572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006576:	f013 0208 	ands.w	r2, r3, #8
 800657a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800657e:	d01e      	beq.n	80065be <setvbuf+0x152>
 8006580:	07d9      	lsls	r1, r3, #31
 8006582:	bf41      	itttt	mi
 8006584:	2200      	movmi	r2, #0
 8006586:	426d      	negmi	r5, r5
 8006588:	60a2      	strmi	r2, [r4, #8]
 800658a:	61a5      	strmi	r5, [r4, #24]
 800658c:	bf58      	it	pl
 800658e:	60a5      	strpl	r5, [r4, #8]
 8006590:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006592:	07d2      	lsls	r2, r2, #31
 8006594:	d401      	bmi.n	800659a <setvbuf+0x12e>
 8006596:	059b      	lsls	r3, r3, #22
 8006598:	d513      	bpl.n	80065c2 <setvbuf+0x156>
 800659a:	2500      	movs	r5, #0
 800659c:	e7d5      	b.n	800654a <setvbuf+0xde>
 800659e:	4648      	mov	r0, r9
 80065a0:	f000 f9b6 	bl	8006910 <malloc>
 80065a4:	4606      	mov	r6, r0
 80065a6:	2800      	cmp	r0, #0
 80065a8:	d0b8      	beq.n	800651c <setvbuf+0xb0>
 80065aa:	89a3      	ldrh	r3, [r4, #12]
 80065ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065b0:	81a3      	strh	r3, [r4, #12]
 80065b2:	464d      	mov	r5, r9
 80065b4:	e7cf      	b.n	8006556 <setvbuf+0xea>
 80065b6:	2500      	movs	r5, #0
 80065b8:	e7b2      	b.n	8006520 <setvbuf+0xb4>
 80065ba:	46a9      	mov	r9, r5
 80065bc:	e7f5      	b.n	80065aa <setvbuf+0x13e>
 80065be:	60a2      	str	r2, [r4, #8]
 80065c0:	e7e6      	b.n	8006590 <setvbuf+0x124>
 80065c2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065c4:	f000 f958 	bl	8006878 <__retarget_lock_release_recursive>
 80065c8:	e7e7      	b.n	800659a <setvbuf+0x12e>
 80065ca:	f04f 35ff 	mov.w	r5, #4294967295
 80065ce:	e7bc      	b.n	800654a <setvbuf+0xde>
 80065d0:	200000c4 	.word	0x200000c4

080065d4 <__sread>:
 80065d4:	b510      	push	{r4, lr}
 80065d6:	460c      	mov	r4, r1
 80065d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065dc:	f000 f8fc 	bl	80067d8 <_read_r>
 80065e0:	2800      	cmp	r0, #0
 80065e2:	bfab      	itete	ge
 80065e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80065e6:	89a3      	ldrhlt	r3, [r4, #12]
 80065e8:	181b      	addge	r3, r3, r0
 80065ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80065ee:	bfac      	ite	ge
 80065f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80065f2:	81a3      	strhlt	r3, [r4, #12]
 80065f4:	bd10      	pop	{r4, pc}

080065f6 <__swrite>:
 80065f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065fa:	461f      	mov	r7, r3
 80065fc:	898b      	ldrh	r3, [r1, #12]
 80065fe:	05db      	lsls	r3, r3, #23
 8006600:	4605      	mov	r5, r0
 8006602:	460c      	mov	r4, r1
 8006604:	4616      	mov	r6, r2
 8006606:	d505      	bpl.n	8006614 <__swrite+0x1e>
 8006608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800660c:	2302      	movs	r3, #2
 800660e:	2200      	movs	r2, #0
 8006610:	f000 f8d0 	bl	80067b4 <_lseek_r>
 8006614:	89a3      	ldrh	r3, [r4, #12]
 8006616:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800661a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800661e:	81a3      	strh	r3, [r4, #12]
 8006620:	4632      	mov	r2, r6
 8006622:	463b      	mov	r3, r7
 8006624:	4628      	mov	r0, r5
 8006626:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800662a:	f000 b8e7 	b.w	80067fc <_write_r>

0800662e <__sseek>:
 800662e:	b510      	push	{r4, lr}
 8006630:	460c      	mov	r4, r1
 8006632:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006636:	f000 f8bd 	bl	80067b4 <_lseek_r>
 800663a:	1c43      	adds	r3, r0, #1
 800663c:	89a3      	ldrh	r3, [r4, #12]
 800663e:	bf15      	itete	ne
 8006640:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006642:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006646:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800664a:	81a3      	strheq	r3, [r4, #12]
 800664c:	bf18      	it	ne
 800664e:	81a3      	strhne	r3, [r4, #12]
 8006650:	bd10      	pop	{r4, pc}

08006652 <__sclose>:
 8006652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006656:	f000 b89d 	b.w	8006794 <_close_r>

0800665a <__swbuf_r>:
 800665a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800665c:	460e      	mov	r6, r1
 800665e:	4614      	mov	r4, r2
 8006660:	4605      	mov	r5, r0
 8006662:	b118      	cbz	r0, 800666c <__swbuf_r+0x12>
 8006664:	6a03      	ldr	r3, [r0, #32]
 8006666:	b90b      	cbnz	r3, 800666c <__swbuf_r+0x12>
 8006668:	f7ff fe52 	bl	8006310 <__sinit>
 800666c:	69a3      	ldr	r3, [r4, #24]
 800666e:	60a3      	str	r3, [r4, #8]
 8006670:	89a3      	ldrh	r3, [r4, #12]
 8006672:	071a      	lsls	r2, r3, #28
 8006674:	d501      	bpl.n	800667a <__swbuf_r+0x20>
 8006676:	6923      	ldr	r3, [r4, #16]
 8006678:	b943      	cbnz	r3, 800668c <__swbuf_r+0x32>
 800667a:	4621      	mov	r1, r4
 800667c:	4628      	mov	r0, r5
 800667e:	f000 f82b 	bl	80066d8 <__swsetup_r>
 8006682:	b118      	cbz	r0, 800668c <__swbuf_r+0x32>
 8006684:	f04f 37ff 	mov.w	r7, #4294967295
 8006688:	4638      	mov	r0, r7
 800668a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800668c:	6823      	ldr	r3, [r4, #0]
 800668e:	6922      	ldr	r2, [r4, #16]
 8006690:	1a98      	subs	r0, r3, r2
 8006692:	6963      	ldr	r3, [r4, #20]
 8006694:	b2f6      	uxtb	r6, r6
 8006696:	4283      	cmp	r3, r0
 8006698:	4637      	mov	r7, r6
 800669a:	dc05      	bgt.n	80066a8 <__swbuf_r+0x4e>
 800669c:	4621      	mov	r1, r4
 800669e:	4628      	mov	r0, r5
 80066a0:	f000 fd40 	bl	8007124 <_fflush_r>
 80066a4:	2800      	cmp	r0, #0
 80066a6:	d1ed      	bne.n	8006684 <__swbuf_r+0x2a>
 80066a8:	68a3      	ldr	r3, [r4, #8]
 80066aa:	3b01      	subs	r3, #1
 80066ac:	60a3      	str	r3, [r4, #8]
 80066ae:	6823      	ldr	r3, [r4, #0]
 80066b0:	1c5a      	adds	r2, r3, #1
 80066b2:	6022      	str	r2, [r4, #0]
 80066b4:	701e      	strb	r6, [r3, #0]
 80066b6:	6962      	ldr	r2, [r4, #20]
 80066b8:	1c43      	adds	r3, r0, #1
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d004      	beq.n	80066c8 <__swbuf_r+0x6e>
 80066be:	89a3      	ldrh	r3, [r4, #12]
 80066c0:	07db      	lsls	r3, r3, #31
 80066c2:	d5e1      	bpl.n	8006688 <__swbuf_r+0x2e>
 80066c4:	2e0a      	cmp	r6, #10
 80066c6:	d1df      	bne.n	8006688 <__swbuf_r+0x2e>
 80066c8:	4621      	mov	r1, r4
 80066ca:	4628      	mov	r0, r5
 80066cc:	f000 fd2a 	bl	8007124 <_fflush_r>
 80066d0:	2800      	cmp	r0, #0
 80066d2:	d0d9      	beq.n	8006688 <__swbuf_r+0x2e>
 80066d4:	e7d6      	b.n	8006684 <__swbuf_r+0x2a>
	...

080066d8 <__swsetup_r>:
 80066d8:	b538      	push	{r3, r4, r5, lr}
 80066da:	4b29      	ldr	r3, [pc, #164]	@ (8006780 <__swsetup_r+0xa8>)
 80066dc:	4605      	mov	r5, r0
 80066de:	6818      	ldr	r0, [r3, #0]
 80066e0:	460c      	mov	r4, r1
 80066e2:	b118      	cbz	r0, 80066ec <__swsetup_r+0x14>
 80066e4:	6a03      	ldr	r3, [r0, #32]
 80066e6:	b90b      	cbnz	r3, 80066ec <__swsetup_r+0x14>
 80066e8:	f7ff fe12 	bl	8006310 <__sinit>
 80066ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066f0:	0719      	lsls	r1, r3, #28
 80066f2:	d422      	bmi.n	800673a <__swsetup_r+0x62>
 80066f4:	06da      	lsls	r2, r3, #27
 80066f6:	d407      	bmi.n	8006708 <__swsetup_r+0x30>
 80066f8:	2209      	movs	r2, #9
 80066fa:	602a      	str	r2, [r5, #0]
 80066fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006700:	81a3      	strh	r3, [r4, #12]
 8006702:	f04f 30ff 	mov.w	r0, #4294967295
 8006706:	e033      	b.n	8006770 <__swsetup_r+0x98>
 8006708:	0758      	lsls	r0, r3, #29
 800670a:	d512      	bpl.n	8006732 <__swsetup_r+0x5a>
 800670c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800670e:	b141      	cbz	r1, 8006722 <__swsetup_r+0x4a>
 8006710:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006714:	4299      	cmp	r1, r3
 8006716:	d002      	beq.n	800671e <__swsetup_r+0x46>
 8006718:	4628      	mov	r0, r5
 800671a:	f000 f8af 	bl	800687c <_free_r>
 800671e:	2300      	movs	r3, #0
 8006720:	6363      	str	r3, [r4, #52]	@ 0x34
 8006722:	89a3      	ldrh	r3, [r4, #12]
 8006724:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006728:	81a3      	strh	r3, [r4, #12]
 800672a:	2300      	movs	r3, #0
 800672c:	6063      	str	r3, [r4, #4]
 800672e:	6923      	ldr	r3, [r4, #16]
 8006730:	6023      	str	r3, [r4, #0]
 8006732:	89a3      	ldrh	r3, [r4, #12]
 8006734:	f043 0308 	orr.w	r3, r3, #8
 8006738:	81a3      	strh	r3, [r4, #12]
 800673a:	6923      	ldr	r3, [r4, #16]
 800673c:	b94b      	cbnz	r3, 8006752 <__swsetup_r+0x7a>
 800673e:	89a3      	ldrh	r3, [r4, #12]
 8006740:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006744:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006748:	d003      	beq.n	8006752 <__swsetup_r+0x7a>
 800674a:	4621      	mov	r1, r4
 800674c:	4628      	mov	r0, r5
 800674e:	f000 fd37 	bl	80071c0 <__smakebuf_r>
 8006752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006756:	f013 0201 	ands.w	r2, r3, #1
 800675a:	d00a      	beq.n	8006772 <__swsetup_r+0x9a>
 800675c:	2200      	movs	r2, #0
 800675e:	60a2      	str	r2, [r4, #8]
 8006760:	6962      	ldr	r2, [r4, #20]
 8006762:	4252      	negs	r2, r2
 8006764:	61a2      	str	r2, [r4, #24]
 8006766:	6922      	ldr	r2, [r4, #16]
 8006768:	b942      	cbnz	r2, 800677c <__swsetup_r+0xa4>
 800676a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800676e:	d1c5      	bne.n	80066fc <__swsetup_r+0x24>
 8006770:	bd38      	pop	{r3, r4, r5, pc}
 8006772:	0799      	lsls	r1, r3, #30
 8006774:	bf58      	it	pl
 8006776:	6962      	ldrpl	r2, [r4, #20]
 8006778:	60a2      	str	r2, [r4, #8]
 800677a:	e7f4      	b.n	8006766 <__swsetup_r+0x8e>
 800677c:	2000      	movs	r0, #0
 800677e:	e7f7      	b.n	8006770 <__swsetup_r+0x98>
 8006780:	200000c4 	.word	0x200000c4

08006784 <memset>:
 8006784:	4402      	add	r2, r0
 8006786:	4603      	mov	r3, r0
 8006788:	4293      	cmp	r3, r2
 800678a:	d100      	bne.n	800678e <memset+0xa>
 800678c:	4770      	bx	lr
 800678e:	f803 1b01 	strb.w	r1, [r3], #1
 8006792:	e7f9      	b.n	8006788 <memset+0x4>

08006794 <_close_r>:
 8006794:	b538      	push	{r3, r4, r5, lr}
 8006796:	4d06      	ldr	r5, [pc, #24]	@ (80067b0 <_close_r+0x1c>)
 8006798:	2300      	movs	r3, #0
 800679a:	4604      	mov	r4, r0
 800679c:	4608      	mov	r0, r1
 800679e:	602b      	str	r3, [r5, #0]
 80067a0:	f7fb ff97 	bl	80026d2 <_close>
 80067a4:	1c43      	adds	r3, r0, #1
 80067a6:	d102      	bne.n	80067ae <_close_r+0x1a>
 80067a8:	682b      	ldr	r3, [r5, #0]
 80067aa:	b103      	cbz	r3, 80067ae <_close_r+0x1a>
 80067ac:	6023      	str	r3, [r4, #0]
 80067ae:	bd38      	pop	{r3, r4, r5, pc}
 80067b0:	200004e8 	.word	0x200004e8

080067b4 <_lseek_r>:
 80067b4:	b538      	push	{r3, r4, r5, lr}
 80067b6:	4d07      	ldr	r5, [pc, #28]	@ (80067d4 <_lseek_r+0x20>)
 80067b8:	4604      	mov	r4, r0
 80067ba:	4608      	mov	r0, r1
 80067bc:	4611      	mov	r1, r2
 80067be:	2200      	movs	r2, #0
 80067c0:	602a      	str	r2, [r5, #0]
 80067c2:	461a      	mov	r2, r3
 80067c4:	f7fb ffac 	bl	8002720 <_lseek>
 80067c8:	1c43      	adds	r3, r0, #1
 80067ca:	d102      	bne.n	80067d2 <_lseek_r+0x1e>
 80067cc:	682b      	ldr	r3, [r5, #0]
 80067ce:	b103      	cbz	r3, 80067d2 <_lseek_r+0x1e>
 80067d0:	6023      	str	r3, [r4, #0]
 80067d2:	bd38      	pop	{r3, r4, r5, pc}
 80067d4:	200004e8 	.word	0x200004e8

080067d8 <_read_r>:
 80067d8:	b538      	push	{r3, r4, r5, lr}
 80067da:	4d07      	ldr	r5, [pc, #28]	@ (80067f8 <_read_r+0x20>)
 80067dc:	4604      	mov	r4, r0
 80067de:	4608      	mov	r0, r1
 80067e0:	4611      	mov	r1, r2
 80067e2:	2200      	movs	r2, #0
 80067e4:	602a      	str	r2, [r5, #0]
 80067e6:	461a      	mov	r2, r3
 80067e8:	f7fb ff56 	bl	8002698 <_read>
 80067ec:	1c43      	adds	r3, r0, #1
 80067ee:	d102      	bne.n	80067f6 <_read_r+0x1e>
 80067f0:	682b      	ldr	r3, [r5, #0]
 80067f2:	b103      	cbz	r3, 80067f6 <_read_r+0x1e>
 80067f4:	6023      	str	r3, [r4, #0]
 80067f6:	bd38      	pop	{r3, r4, r5, pc}
 80067f8:	200004e8 	.word	0x200004e8

080067fc <_write_r>:
 80067fc:	b538      	push	{r3, r4, r5, lr}
 80067fe:	4d07      	ldr	r5, [pc, #28]	@ (800681c <_write_r+0x20>)
 8006800:	4604      	mov	r4, r0
 8006802:	4608      	mov	r0, r1
 8006804:	4611      	mov	r1, r2
 8006806:	2200      	movs	r2, #0
 8006808:	602a      	str	r2, [r5, #0]
 800680a:	461a      	mov	r2, r3
 800680c:	f7fb fa48 	bl	8001ca0 <_write>
 8006810:	1c43      	adds	r3, r0, #1
 8006812:	d102      	bne.n	800681a <_write_r+0x1e>
 8006814:	682b      	ldr	r3, [r5, #0]
 8006816:	b103      	cbz	r3, 800681a <_write_r+0x1e>
 8006818:	6023      	str	r3, [r4, #0]
 800681a:	bd38      	pop	{r3, r4, r5, pc}
 800681c:	200004e8 	.word	0x200004e8

08006820 <__errno>:
 8006820:	4b01      	ldr	r3, [pc, #4]	@ (8006828 <__errno+0x8>)
 8006822:	6818      	ldr	r0, [r3, #0]
 8006824:	4770      	bx	lr
 8006826:	bf00      	nop
 8006828:	200000c4 	.word	0x200000c4

0800682c <__libc_init_array>:
 800682c:	b570      	push	{r4, r5, r6, lr}
 800682e:	4d0d      	ldr	r5, [pc, #52]	@ (8006864 <__libc_init_array+0x38>)
 8006830:	4c0d      	ldr	r4, [pc, #52]	@ (8006868 <__libc_init_array+0x3c>)
 8006832:	1b64      	subs	r4, r4, r5
 8006834:	10a4      	asrs	r4, r4, #2
 8006836:	2600      	movs	r6, #0
 8006838:	42a6      	cmp	r6, r4
 800683a:	d109      	bne.n	8006850 <__libc_init_array+0x24>
 800683c:	4d0b      	ldr	r5, [pc, #44]	@ (800686c <__libc_init_array+0x40>)
 800683e:	4c0c      	ldr	r4, [pc, #48]	@ (8006870 <__libc_init_array+0x44>)
 8006840:	f001 fdb2 	bl	80083a8 <_init>
 8006844:	1b64      	subs	r4, r4, r5
 8006846:	10a4      	asrs	r4, r4, #2
 8006848:	2600      	movs	r6, #0
 800684a:	42a6      	cmp	r6, r4
 800684c:	d105      	bne.n	800685a <__libc_init_array+0x2e>
 800684e:	bd70      	pop	{r4, r5, r6, pc}
 8006850:	f855 3b04 	ldr.w	r3, [r5], #4
 8006854:	4798      	blx	r3
 8006856:	3601      	adds	r6, #1
 8006858:	e7ee      	b.n	8006838 <__libc_init_array+0xc>
 800685a:	f855 3b04 	ldr.w	r3, [r5], #4
 800685e:	4798      	blx	r3
 8006860:	3601      	adds	r6, #1
 8006862:	e7f2      	b.n	800684a <__libc_init_array+0x1e>
 8006864:	08008750 	.word	0x08008750
 8006868:	08008750 	.word	0x08008750
 800686c:	08008750 	.word	0x08008750
 8006870:	08008754 	.word	0x08008754

08006874 <__retarget_lock_init_recursive>:
 8006874:	4770      	bx	lr

08006876 <__retarget_lock_acquire_recursive>:
 8006876:	4770      	bx	lr

08006878 <__retarget_lock_release_recursive>:
 8006878:	4770      	bx	lr
	...

0800687c <_free_r>:
 800687c:	b538      	push	{r3, r4, r5, lr}
 800687e:	4605      	mov	r5, r0
 8006880:	2900      	cmp	r1, #0
 8006882:	d041      	beq.n	8006908 <_free_r+0x8c>
 8006884:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006888:	1f0c      	subs	r4, r1, #4
 800688a:	2b00      	cmp	r3, #0
 800688c:	bfb8      	it	lt
 800688e:	18e4      	addlt	r4, r4, r3
 8006890:	f000 f8e8 	bl	8006a64 <__malloc_lock>
 8006894:	4a1d      	ldr	r2, [pc, #116]	@ (800690c <_free_r+0x90>)
 8006896:	6813      	ldr	r3, [r2, #0]
 8006898:	b933      	cbnz	r3, 80068a8 <_free_r+0x2c>
 800689a:	6063      	str	r3, [r4, #4]
 800689c:	6014      	str	r4, [r2, #0]
 800689e:	4628      	mov	r0, r5
 80068a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068a4:	f000 b8e4 	b.w	8006a70 <__malloc_unlock>
 80068a8:	42a3      	cmp	r3, r4
 80068aa:	d908      	bls.n	80068be <_free_r+0x42>
 80068ac:	6820      	ldr	r0, [r4, #0]
 80068ae:	1821      	adds	r1, r4, r0
 80068b0:	428b      	cmp	r3, r1
 80068b2:	bf01      	itttt	eq
 80068b4:	6819      	ldreq	r1, [r3, #0]
 80068b6:	685b      	ldreq	r3, [r3, #4]
 80068b8:	1809      	addeq	r1, r1, r0
 80068ba:	6021      	streq	r1, [r4, #0]
 80068bc:	e7ed      	b.n	800689a <_free_r+0x1e>
 80068be:	461a      	mov	r2, r3
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	b10b      	cbz	r3, 80068c8 <_free_r+0x4c>
 80068c4:	42a3      	cmp	r3, r4
 80068c6:	d9fa      	bls.n	80068be <_free_r+0x42>
 80068c8:	6811      	ldr	r1, [r2, #0]
 80068ca:	1850      	adds	r0, r2, r1
 80068cc:	42a0      	cmp	r0, r4
 80068ce:	d10b      	bne.n	80068e8 <_free_r+0x6c>
 80068d0:	6820      	ldr	r0, [r4, #0]
 80068d2:	4401      	add	r1, r0
 80068d4:	1850      	adds	r0, r2, r1
 80068d6:	4283      	cmp	r3, r0
 80068d8:	6011      	str	r1, [r2, #0]
 80068da:	d1e0      	bne.n	800689e <_free_r+0x22>
 80068dc:	6818      	ldr	r0, [r3, #0]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	6053      	str	r3, [r2, #4]
 80068e2:	4408      	add	r0, r1
 80068e4:	6010      	str	r0, [r2, #0]
 80068e6:	e7da      	b.n	800689e <_free_r+0x22>
 80068e8:	d902      	bls.n	80068f0 <_free_r+0x74>
 80068ea:	230c      	movs	r3, #12
 80068ec:	602b      	str	r3, [r5, #0]
 80068ee:	e7d6      	b.n	800689e <_free_r+0x22>
 80068f0:	6820      	ldr	r0, [r4, #0]
 80068f2:	1821      	adds	r1, r4, r0
 80068f4:	428b      	cmp	r3, r1
 80068f6:	bf04      	itt	eq
 80068f8:	6819      	ldreq	r1, [r3, #0]
 80068fa:	685b      	ldreq	r3, [r3, #4]
 80068fc:	6063      	str	r3, [r4, #4]
 80068fe:	bf04      	itt	eq
 8006900:	1809      	addeq	r1, r1, r0
 8006902:	6021      	streq	r1, [r4, #0]
 8006904:	6054      	str	r4, [r2, #4]
 8006906:	e7ca      	b.n	800689e <_free_r+0x22>
 8006908:	bd38      	pop	{r3, r4, r5, pc}
 800690a:	bf00      	nop
 800690c:	200004f4 	.word	0x200004f4

08006910 <malloc>:
 8006910:	4b02      	ldr	r3, [pc, #8]	@ (800691c <malloc+0xc>)
 8006912:	4601      	mov	r1, r0
 8006914:	6818      	ldr	r0, [r3, #0]
 8006916:	f000 b825 	b.w	8006964 <_malloc_r>
 800691a:	bf00      	nop
 800691c:	200000c4 	.word	0x200000c4

08006920 <sbrk_aligned>:
 8006920:	b570      	push	{r4, r5, r6, lr}
 8006922:	4e0f      	ldr	r6, [pc, #60]	@ (8006960 <sbrk_aligned+0x40>)
 8006924:	460c      	mov	r4, r1
 8006926:	6831      	ldr	r1, [r6, #0]
 8006928:	4605      	mov	r5, r0
 800692a:	b911      	cbnz	r1, 8006932 <sbrk_aligned+0x12>
 800692c:	f000 fca6 	bl	800727c <_sbrk_r>
 8006930:	6030      	str	r0, [r6, #0]
 8006932:	4621      	mov	r1, r4
 8006934:	4628      	mov	r0, r5
 8006936:	f000 fca1 	bl	800727c <_sbrk_r>
 800693a:	1c43      	adds	r3, r0, #1
 800693c:	d103      	bne.n	8006946 <sbrk_aligned+0x26>
 800693e:	f04f 34ff 	mov.w	r4, #4294967295
 8006942:	4620      	mov	r0, r4
 8006944:	bd70      	pop	{r4, r5, r6, pc}
 8006946:	1cc4      	adds	r4, r0, #3
 8006948:	f024 0403 	bic.w	r4, r4, #3
 800694c:	42a0      	cmp	r0, r4
 800694e:	d0f8      	beq.n	8006942 <sbrk_aligned+0x22>
 8006950:	1a21      	subs	r1, r4, r0
 8006952:	4628      	mov	r0, r5
 8006954:	f000 fc92 	bl	800727c <_sbrk_r>
 8006958:	3001      	adds	r0, #1
 800695a:	d1f2      	bne.n	8006942 <sbrk_aligned+0x22>
 800695c:	e7ef      	b.n	800693e <sbrk_aligned+0x1e>
 800695e:	bf00      	nop
 8006960:	200004f0 	.word	0x200004f0

08006964 <_malloc_r>:
 8006964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006968:	1ccd      	adds	r5, r1, #3
 800696a:	f025 0503 	bic.w	r5, r5, #3
 800696e:	3508      	adds	r5, #8
 8006970:	2d0c      	cmp	r5, #12
 8006972:	bf38      	it	cc
 8006974:	250c      	movcc	r5, #12
 8006976:	2d00      	cmp	r5, #0
 8006978:	4606      	mov	r6, r0
 800697a:	db01      	blt.n	8006980 <_malloc_r+0x1c>
 800697c:	42a9      	cmp	r1, r5
 800697e:	d904      	bls.n	800698a <_malloc_r+0x26>
 8006980:	230c      	movs	r3, #12
 8006982:	6033      	str	r3, [r6, #0]
 8006984:	2000      	movs	r0, #0
 8006986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800698a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a60 <_malloc_r+0xfc>
 800698e:	f000 f869 	bl	8006a64 <__malloc_lock>
 8006992:	f8d8 3000 	ldr.w	r3, [r8]
 8006996:	461c      	mov	r4, r3
 8006998:	bb44      	cbnz	r4, 80069ec <_malloc_r+0x88>
 800699a:	4629      	mov	r1, r5
 800699c:	4630      	mov	r0, r6
 800699e:	f7ff ffbf 	bl	8006920 <sbrk_aligned>
 80069a2:	1c43      	adds	r3, r0, #1
 80069a4:	4604      	mov	r4, r0
 80069a6:	d158      	bne.n	8006a5a <_malloc_r+0xf6>
 80069a8:	f8d8 4000 	ldr.w	r4, [r8]
 80069ac:	4627      	mov	r7, r4
 80069ae:	2f00      	cmp	r7, #0
 80069b0:	d143      	bne.n	8006a3a <_malloc_r+0xd6>
 80069b2:	2c00      	cmp	r4, #0
 80069b4:	d04b      	beq.n	8006a4e <_malloc_r+0xea>
 80069b6:	6823      	ldr	r3, [r4, #0]
 80069b8:	4639      	mov	r1, r7
 80069ba:	4630      	mov	r0, r6
 80069bc:	eb04 0903 	add.w	r9, r4, r3
 80069c0:	f000 fc5c 	bl	800727c <_sbrk_r>
 80069c4:	4581      	cmp	r9, r0
 80069c6:	d142      	bne.n	8006a4e <_malloc_r+0xea>
 80069c8:	6821      	ldr	r1, [r4, #0]
 80069ca:	1a6d      	subs	r5, r5, r1
 80069cc:	4629      	mov	r1, r5
 80069ce:	4630      	mov	r0, r6
 80069d0:	f7ff ffa6 	bl	8006920 <sbrk_aligned>
 80069d4:	3001      	adds	r0, #1
 80069d6:	d03a      	beq.n	8006a4e <_malloc_r+0xea>
 80069d8:	6823      	ldr	r3, [r4, #0]
 80069da:	442b      	add	r3, r5
 80069dc:	6023      	str	r3, [r4, #0]
 80069de:	f8d8 3000 	ldr.w	r3, [r8]
 80069e2:	685a      	ldr	r2, [r3, #4]
 80069e4:	bb62      	cbnz	r2, 8006a40 <_malloc_r+0xdc>
 80069e6:	f8c8 7000 	str.w	r7, [r8]
 80069ea:	e00f      	b.n	8006a0c <_malloc_r+0xa8>
 80069ec:	6822      	ldr	r2, [r4, #0]
 80069ee:	1b52      	subs	r2, r2, r5
 80069f0:	d420      	bmi.n	8006a34 <_malloc_r+0xd0>
 80069f2:	2a0b      	cmp	r2, #11
 80069f4:	d917      	bls.n	8006a26 <_malloc_r+0xc2>
 80069f6:	1961      	adds	r1, r4, r5
 80069f8:	42a3      	cmp	r3, r4
 80069fa:	6025      	str	r5, [r4, #0]
 80069fc:	bf18      	it	ne
 80069fe:	6059      	strne	r1, [r3, #4]
 8006a00:	6863      	ldr	r3, [r4, #4]
 8006a02:	bf08      	it	eq
 8006a04:	f8c8 1000 	streq.w	r1, [r8]
 8006a08:	5162      	str	r2, [r4, r5]
 8006a0a:	604b      	str	r3, [r1, #4]
 8006a0c:	4630      	mov	r0, r6
 8006a0e:	f000 f82f 	bl	8006a70 <__malloc_unlock>
 8006a12:	f104 000b 	add.w	r0, r4, #11
 8006a16:	1d23      	adds	r3, r4, #4
 8006a18:	f020 0007 	bic.w	r0, r0, #7
 8006a1c:	1ac2      	subs	r2, r0, r3
 8006a1e:	bf1c      	itt	ne
 8006a20:	1a1b      	subne	r3, r3, r0
 8006a22:	50a3      	strne	r3, [r4, r2]
 8006a24:	e7af      	b.n	8006986 <_malloc_r+0x22>
 8006a26:	6862      	ldr	r2, [r4, #4]
 8006a28:	42a3      	cmp	r3, r4
 8006a2a:	bf0c      	ite	eq
 8006a2c:	f8c8 2000 	streq.w	r2, [r8]
 8006a30:	605a      	strne	r2, [r3, #4]
 8006a32:	e7eb      	b.n	8006a0c <_malloc_r+0xa8>
 8006a34:	4623      	mov	r3, r4
 8006a36:	6864      	ldr	r4, [r4, #4]
 8006a38:	e7ae      	b.n	8006998 <_malloc_r+0x34>
 8006a3a:	463c      	mov	r4, r7
 8006a3c:	687f      	ldr	r7, [r7, #4]
 8006a3e:	e7b6      	b.n	80069ae <_malloc_r+0x4a>
 8006a40:	461a      	mov	r2, r3
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	42a3      	cmp	r3, r4
 8006a46:	d1fb      	bne.n	8006a40 <_malloc_r+0xdc>
 8006a48:	2300      	movs	r3, #0
 8006a4a:	6053      	str	r3, [r2, #4]
 8006a4c:	e7de      	b.n	8006a0c <_malloc_r+0xa8>
 8006a4e:	230c      	movs	r3, #12
 8006a50:	6033      	str	r3, [r6, #0]
 8006a52:	4630      	mov	r0, r6
 8006a54:	f000 f80c 	bl	8006a70 <__malloc_unlock>
 8006a58:	e794      	b.n	8006984 <_malloc_r+0x20>
 8006a5a:	6005      	str	r5, [r0, #0]
 8006a5c:	e7d6      	b.n	8006a0c <_malloc_r+0xa8>
 8006a5e:	bf00      	nop
 8006a60:	200004f4 	.word	0x200004f4

08006a64 <__malloc_lock>:
 8006a64:	4801      	ldr	r0, [pc, #4]	@ (8006a6c <__malloc_lock+0x8>)
 8006a66:	f7ff bf06 	b.w	8006876 <__retarget_lock_acquire_recursive>
 8006a6a:	bf00      	nop
 8006a6c:	200004ec 	.word	0x200004ec

08006a70 <__malloc_unlock>:
 8006a70:	4801      	ldr	r0, [pc, #4]	@ (8006a78 <__malloc_unlock+0x8>)
 8006a72:	f7ff bf01 	b.w	8006878 <__retarget_lock_release_recursive>
 8006a76:	bf00      	nop
 8006a78:	200004ec 	.word	0x200004ec

08006a7c <__sfputc_r>:
 8006a7c:	6893      	ldr	r3, [r2, #8]
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	b410      	push	{r4}
 8006a84:	6093      	str	r3, [r2, #8]
 8006a86:	da08      	bge.n	8006a9a <__sfputc_r+0x1e>
 8006a88:	6994      	ldr	r4, [r2, #24]
 8006a8a:	42a3      	cmp	r3, r4
 8006a8c:	db01      	blt.n	8006a92 <__sfputc_r+0x16>
 8006a8e:	290a      	cmp	r1, #10
 8006a90:	d103      	bne.n	8006a9a <__sfputc_r+0x1e>
 8006a92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a96:	f7ff bde0 	b.w	800665a <__swbuf_r>
 8006a9a:	6813      	ldr	r3, [r2, #0]
 8006a9c:	1c58      	adds	r0, r3, #1
 8006a9e:	6010      	str	r0, [r2, #0]
 8006aa0:	7019      	strb	r1, [r3, #0]
 8006aa2:	4608      	mov	r0, r1
 8006aa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006aa8:	4770      	bx	lr

08006aaa <__sfputs_r>:
 8006aaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aac:	4606      	mov	r6, r0
 8006aae:	460f      	mov	r7, r1
 8006ab0:	4614      	mov	r4, r2
 8006ab2:	18d5      	adds	r5, r2, r3
 8006ab4:	42ac      	cmp	r4, r5
 8006ab6:	d101      	bne.n	8006abc <__sfputs_r+0x12>
 8006ab8:	2000      	movs	r0, #0
 8006aba:	e007      	b.n	8006acc <__sfputs_r+0x22>
 8006abc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ac0:	463a      	mov	r2, r7
 8006ac2:	4630      	mov	r0, r6
 8006ac4:	f7ff ffda 	bl	8006a7c <__sfputc_r>
 8006ac8:	1c43      	adds	r3, r0, #1
 8006aca:	d1f3      	bne.n	8006ab4 <__sfputs_r+0xa>
 8006acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006ad0 <_vfiprintf_r>:
 8006ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad4:	460d      	mov	r5, r1
 8006ad6:	b09d      	sub	sp, #116	@ 0x74
 8006ad8:	4614      	mov	r4, r2
 8006ada:	4698      	mov	r8, r3
 8006adc:	4606      	mov	r6, r0
 8006ade:	b118      	cbz	r0, 8006ae8 <_vfiprintf_r+0x18>
 8006ae0:	6a03      	ldr	r3, [r0, #32]
 8006ae2:	b90b      	cbnz	r3, 8006ae8 <_vfiprintf_r+0x18>
 8006ae4:	f7ff fc14 	bl	8006310 <__sinit>
 8006ae8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006aea:	07d9      	lsls	r1, r3, #31
 8006aec:	d405      	bmi.n	8006afa <_vfiprintf_r+0x2a>
 8006aee:	89ab      	ldrh	r3, [r5, #12]
 8006af0:	059a      	lsls	r2, r3, #22
 8006af2:	d402      	bmi.n	8006afa <_vfiprintf_r+0x2a>
 8006af4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006af6:	f7ff febe 	bl	8006876 <__retarget_lock_acquire_recursive>
 8006afa:	89ab      	ldrh	r3, [r5, #12]
 8006afc:	071b      	lsls	r3, r3, #28
 8006afe:	d501      	bpl.n	8006b04 <_vfiprintf_r+0x34>
 8006b00:	692b      	ldr	r3, [r5, #16]
 8006b02:	b99b      	cbnz	r3, 8006b2c <_vfiprintf_r+0x5c>
 8006b04:	4629      	mov	r1, r5
 8006b06:	4630      	mov	r0, r6
 8006b08:	f7ff fde6 	bl	80066d8 <__swsetup_r>
 8006b0c:	b170      	cbz	r0, 8006b2c <_vfiprintf_r+0x5c>
 8006b0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b10:	07dc      	lsls	r4, r3, #31
 8006b12:	d504      	bpl.n	8006b1e <_vfiprintf_r+0x4e>
 8006b14:	f04f 30ff 	mov.w	r0, #4294967295
 8006b18:	b01d      	add	sp, #116	@ 0x74
 8006b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b1e:	89ab      	ldrh	r3, [r5, #12]
 8006b20:	0598      	lsls	r0, r3, #22
 8006b22:	d4f7      	bmi.n	8006b14 <_vfiprintf_r+0x44>
 8006b24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b26:	f7ff fea7 	bl	8006878 <__retarget_lock_release_recursive>
 8006b2a:	e7f3      	b.n	8006b14 <_vfiprintf_r+0x44>
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b30:	2320      	movs	r3, #32
 8006b32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b36:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b3a:	2330      	movs	r3, #48	@ 0x30
 8006b3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006cec <_vfiprintf_r+0x21c>
 8006b40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b44:	f04f 0901 	mov.w	r9, #1
 8006b48:	4623      	mov	r3, r4
 8006b4a:	469a      	mov	sl, r3
 8006b4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b50:	b10a      	cbz	r2, 8006b56 <_vfiprintf_r+0x86>
 8006b52:	2a25      	cmp	r2, #37	@ 0x25
 8006b54:	d1f9      	bne.n	8006b4a <_vfiprintf_r+0x7a>
 8006b56:	ebba 0b04 	subs.w	fp, sl, r4
 8006b5a:	d00b      	beq.n	8006b74 <_vfiprintf_r+0xa4>
 8006b5c:	465b      	mov	r3, fp
 8006b5e:	4622      	mov	r2, r4
 8006b60:	4629      	mov	r1, r5
 8006b62:	4630      	mov	r0, r6
 8006b64:	f7ff ffa1 	bl	8006aaa <__sfputs_r>
 8006b68:	3001      	adds	r0, #1
 8006b6a:	f000 80a7 	beq.w	8006cbc <_vfiprintf_r+0x1ec>
 8006b6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b70:	445a      	add	r2, fp
 8006b72:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b74:	f89a 3000 	ldrb.w	r3, [sl]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	f000 809f 	beq.w	8006cbc <_vfiprintf_r+0x1ec>
 8006b7e:	2300      	movs	r3, #0
 8006b80:	f04f 32ff 	mov.w	r2, #4294967295
 8006b84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b88:	f10a 0a01 	add.w	sl, sl, #1
 8006b8c:	9304      	str	r3, [sp, #16]
 8006b8e:	9307      	str	r3, [sp, #28]
 8006b90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006b94:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b96:	4654      	mov	r4, sl
 8006b98:	2205      	movs	r2, #5
 8006b9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b9e:	4853      	ldr	r0, [pc, #332]	@ (8006cec <_vfiprintf_r+0x21c>)
 8006ba0:	f7f9 fb3e 	bl	8000220 <memchr>
 8006ba4:	9a04      	ldr	r2, [sp, #16]
 8006ba6:	b9d8      	cbnz	r0, 8006be0 <_vfiprintf_r+0x110>
 8006ba8:	06d1      	lsls	r1, r2, #27
 8006baa:	bf44      	itt	mi
 8006bac:	2320      	movmi	r3, #32
 8006bae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bb2:	0713      	lsls	r3, r2, #28
 8006bb4:	bf44      	itt	mi
 8006bb6:	232b      	movmi	r3, #43	@ 0x2b
 8006bb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006bbc:	f89a 3000 	ldrb.w	r3, [sl]
 8006bc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bc2:	d015      	beq.n	8006bf0 <_vfiprintf_r+0x120>
 8006bc4:	9a07      	ldr	r2, [sp, #28]
 8006bc6:	4654      	mov	r4, sl
 8006bc8:	2000      	movs	r0, #0
 8006bca:	f04f 0c0a 	mov.w	ip, #10
 8006bce:	4621      	mov	r1, r4
 8006bd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006bd4:	3b30      	subs	r3, #48	@ 0x30
 8006bd6:	2b09      	cmp	r3, #9
 8006bd8:	d94b      	bls.n	8006c72 <_vfiprintf_r+0x1a2>
 8006bda:	b1b0      	cbz	r0, 8006c0a <_vfiprintf_r+0x13a>
 8006bdc:	9207      	str	r2, [sp, #28]
 8006bde:	e014      	b.n	8006c0a <_vfiprintf_r+0x13a>
 8006be0:	eba0 0308 	sub.w	r3, r0, r8
 8006be4:	fa09 f303 	lsl.w	r3, r9, r3
 8006be8:	4313      	orrs	r3, r2
 8006bea:	9304      	str	r3, [sp, #16]
 8006bec:	46a2      	mov	sl, r4
 8006bee:	e7d2      	b.n	8006b96 <_vfiprintf_r+0xc6>
 8006bf0:	9b03      	ldr	r3, [sp, #12]
 8006bf2:	1d19      	adds	r1, r3, #4
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	9103      	str	r1, [sp, #12]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	bfbb      	ittet	lt
 8006bfc:	425b      	neglt	r3, r3
 8006bfe:	f042 0202 	orrlt.w	r2, r2, #2
 8006c02:	9307      	strge	r3, [sp, #28]
 8006c04:	9307      	strlt	r3, [sp, #28]
 8006c06:	bfb8      	it	lt
 8006c08:	9204      	strlt	r2, [sp, #16]
 8006c0a:	7823      	ldrb	r3, [r4, #0]
 8006c0c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c0e:	d10a      	bne.n	8006c26 <_vfiprintf_r+0x156>
 8006c10:	7863      	ldrb	r3, [r4, #1]
 8006c12:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c14:	d132      	bne.n	8006c7c <_vfiprintf_r+0x1ac>
 8006c16:	9b03      	ldr	r3, [sp, #12]
 8006c18:	1d1a      	adds	r2, r3, #4
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	9203      	str	r2, [sp, #12]
 8006c1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c22:	3402      	adds	r4, #2
 8006c24:	9305      	str	r3, [sp, #20]
 8006c26:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006cfc <_vfiprintf_r+0x22c>
 8006c2a:	7821      	ldrb	r1, [r4, #0]
 8006c2c:	2203      	movs	r2, #3
 8006c2e:	4650      	mov	r0, sl
 8006c30:	f7f9 faf6 	bl	8000220 <memchr>
 8006c34:	b138      	cbz	r0, 8006c46 <_vfiprintf_r+0x176>
 8006c36:	9b04      	ldr	r3, [sp, #16]
 8006c38:	eba0 000a 	sub.w	r0, r0, sl
 8006c3c:	2240      	movs	r2, #64	@ 0x40
 8006c3e:	4082      	lsls	r2, r0
 8006c40:	4313      	orrs	r3, r2
 8006c42:	3401      	adds	r4, #1
 8006c44:	9304      	str	r3, [sp, #16]
 8006c46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c4a:	4829      	ldr	r0, [pc, #164]	@ (8006cf0 <_vfiprintf_r+0x220>)
 8006c4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c50:	2206      	movs	r2, #6
 8006c52:	f7f9 fae5 	bl	8000220 <memchr>
 8006c56:	2800      	cmp	r0, #0
 8006c58:	d03f      	beq.n	8006cda <_vfiprintf_r+0x20a>
 8006c5a:	4b26      	ldr	r3, [pc, #152]	@ (8006cf4 <_vfiprintf_r+0x224>)
 8006c5c:	bb1b      	cbnz	r3, 8006ca6 <_vfiprintf_r+0x1d6>
 8006c5e:	9b03      	ldr	r3, [sp, #12]
 8006c60:	3307      	adds	r3, #7
 8006c62:	f023 0307 	bic.w	r3, r3, #7
 8006c66:	3308      	adds	r3, #8
 8006c68:	9303      	str	r3, [sp, #12]
 8006c6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c6c:	443b      	add	r3, r7
 8006c6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c70:	e76a      	b.n	8006b48 <_vfiprintf_r+0x78>
 8006c72:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c76:	460c      	mov	r4, r1
 8006c78:	2001      	movs	r0, #1
 8006c7a:	e7a8      	b.n	8006bce <_vfiprintf_r+0xfe>
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	3401      	adds	r4, #1
 8006c80:	9305      	str	r3, [sp, #20]
 8006c82:	4619      	mov	r1, r3
 8006c84:	f04f 0c0a 	mov.w	ip, #10
 8006c88:	4620      	mov	r0, r4
 8006c8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c8e:	3a30      	subs	r2, #48	@ 0x30
 8006c90:	2a09      	cmp	r2, #9
 8006c92:	d903      	bls.n	8006c9c <_vfiprintf_r+0x1cc>
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d0c6      	beq.n	8006c26 <_vfiprintf_r+0x156>
 8006c98:	9105      	str	r1, [sp, #20]
 8006c9a:	e7c4      	b.n	8006c26 <_vfiprintf_r+0x156>
 8006c9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ca0:	4604      	mov	r4, r0
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e7f0      	b.n	8006c88 <_vfiprintf_r+0x1b8>
 8006ca6:	ab03      	add	r3, sp, #12
 8006ca8:	9300      	str	r3, [sp, #0]
 8006caa:	462a      	mov	r2, r5
 8006cac:	4b12      	ldr	r3, [pc, #72]	@ (8006cf8 <_vfiprintf_r+0x228>)
 8006cae:	a904      	add	r1, sp, #16
 8006cb0:	4630      	mov	r0, r6
 8006cb2:	f3af 8000 	nop.w
 8006cb6:	4607      	mov	r7, r0
 8006cb8:	1c78      	adds	r0, r7, #1
 8006cba:	d1d6      	bne.n	8006c6a <_vfiprintf_r+0x19a>
 8006cbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006cbe:	07d9      	lsls	r1, r3, #31
 8006cc0:	d405      	bmi.n	8006cce <_vfiprintf_r+0x1fe>
 8006cc2:	89ab      	ldrh	r3, [r5, #12]
 8006cc4:	059a      	lsls	r2, r3, #22
 8006cc6:	d402      	bmi.n	8006cce <_vfiprintf_r+0x1fe>
 8006cc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006cca:	f7ff fdd5 	bl	8006878 <__retarget_lock_release_recursive>
 8006cce:	89ab      	ldrh	r3, [r5, #12]
 8006cd0:	065b      	lsls	r3, r3, #25
 8006cd2:	f53f af1f 	bmi.w	8006b14 <_vfiprintf_r+0x44>
 8006cd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006cd8:	e71e      	b.n	8006b18 <_vfiprintf_r+0x48>
 8006cda:	ab03      	add	r3, sp, #12
 8006cdc:	9300      	str	r3, [sp, #0]
 8006cde:	462a      	mov	r2, r5
 8006ce0:	4b05      	ldr	r3, [pc, #20]	@ (8006cf8 <_vfiprintf_r+0x228>)
 8006ce2:	a904      	add	r1, sp, #16
 8006ce4:	4630      	mov	r0, r6
 8006ce6:	f000 f879 	bl	8006ddc <_printf_i>
 8006cea:	e7e4      	b.n	8006cb6 <_vfiprintf_r+0x1e6>
 8006cec:	08008538 	.word	0x08008538
 8006cf0:	08008542 	.word	0x08008542
 8006cf4:	00000000 	.word	0x00000000
 8006cf8:	08006aab 	.word	0x08006aab
 8006cfc:	0800853e 	.word	0x0800853e

08006d00 <_printf_common>:
 8006d00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d04:	4616      	mov	r6, r2
 8006d06:	4698      	mov	r8, r3
 8006d08:	688a      	ldr	r2, [r1, #8]
 8006d0a:	690b      	ldr	r3, [r1, #16]
 8006d0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006d10:	4293      	cmp	r3, r2
 8006d12:	bfb8      	it	lt
 8006d14:	4613      	movlt	r3, r2
 8006d16:	6033      	str	r3, [r6, #0]
 8006d18:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006d1c:	4607      	mov	r7, r0
 8006d1e:	460c      	mov	r4, r1
 8006d20:	b10a      	cbz	r2, 8006d26 <_printf_common+0x26>
 8006d22:	3301      	adds	r3, #1
 8006d24:	6033      	str	r3, [r6, #0]
 8006d26:	6823      	ldr	r3, [r4, #0]
 8006d28:	0699      	lsls	r1, r3, #26
 8006d2a:	bf42      	ittt	mi
 8006d2c:	6833      	ldrmi	r3, [r6, #0]
 8006d2e:	3302      	addmi	r3, #2
 8006d30:	6033      	strmi	r3, [r6, #0]
 8006d32:	6825      	ldr	r5, [r4, #0]
 8006d34:	f015 0506 	ands.w	r5, r5, #6
 8006d38:	d106      	bne.n	8006d48 <_printf_common+0x48>
 8006d3a:	f104 0a19 	add.w	sl, r4, #25
 8006d3e:	68e3      	ldr	r3, [r4, #12]
 8006d40:	6832      	ldr	r2, [r6, #0]
 8006d42:	1a9b      	subs	r3, r3, r2
 8006d44:	42ab      	cmp	r3, r5
 8006d46:	dc26      	bgt.n	8006d96 <_printf_common+0x96>
 8006d48:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d4c:	6822      	ldr	r2, [r4, #0]
 8006d4e:	3b00      	subs	r3, #0
 8006d50:	bf18      	it	ne
 8006d52:	2301      	movne	r3, #1
 8006d54:	0692      	lsls	r2, r2, #26
 8006d56:	d42b      	bmi.n	8006db0 <_printf_common+0xb0>
 8006d58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d5c:	4641      	mov	r1, r8
 8006d5e:	4638      	mov	r0, r7
 8006d60:	47c8      	blx	r9
 8006d62:	3001      	adds	r0, #1
 8006d64:	d01e      	beq.n	8006da4 <_printf_common+0xa4>
 8006d66:	6823      	ldr	r3, [r4, #0]
 8006d68:	6922      	ldr	r2, [r4, #16]
 8006d6a:	f003 0306 	and.w	r3, r3, #6
 8006d6e:	2b04      	cmp	r3, #4
 8006d70:	bf02      	ittt	eq
 8006d72:	68e5      	ldreq	r5, [r4, #12]
 8006d74:	6833      	ldreq	r3, [r6, #0]
 8006d76:	1aed      	subeq	r5, r5, r3
 8006d78:	68a3      	ldr	r3, [r4, #8]
 8006d7a:	bf0c      	ite	eq
 8006d7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d80:	2500      	movne	r5, #0
 8006d82:	4293      	cmp	r3, r2
 8006d84:	bfc4      	itt	gt
 8006d86:	1a9b      	subgt	r3, r3, r2
 8006d88:	18ed      	addgt	r5, r5, r3
 8006d8a:	2600      	movs	r6, #0
 8006d8c:	341a      	adds	r4, #26
 8006d8e:	42b5      	cmp	r5, r6
 8006d90:	d11a      	bne.n	8006dc8 <_printf_common+0xc8>
 8006d92:	2000      	movs	r0, #0
 8006d94:	e008      	b.n	8006da8 <_printf_common+0xa8>
 8006d96:	2301      	movs	r3, #1
 8006d98:	4652      	mov	r2, sl
 8006d9a:	4641      	mov	r1, r8
 8006d9c:	4638      	mov	r0, r7
 8006d9e:	47c8      	blx	r9
 8006da0:	3001      	adds	r0, #1
 8006da2:	d103      	bne.n	8006dac <_printf_common+0xac>
 8006da4:	f04f 30ff 	mov.w	r0, #4294967295
 8006da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dac:	3501      	adds	r5, #1
 8006dae:	e7c6      	b.n	8006d3e <_printf_common+0x3e>
 8006db0:	18e1      	adds	r1, r4, r3
 8006db2:	1c5a      	adds	r2, r3, #1
 8006db4:	2030      	movs	r0, #48	@ 0x30
 8006db6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006dba:	4422      	add	r2, r4
 8006dbc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006dc0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006dc4:	3302      	adds	r3, #2
 8006dc6:	e7c7      	b.n	8006d58 <_printf_common+0x58>
 8006dc8:	2301      	movs	r3, #1
 8006dca:	4622      	mov	r2, r4
 8006dcc:	4641      	mov	r1, r8
 8006dce:	4638      	mov	r0, r7
 8006dd0:	47c8      	blx	r9
 8006dd2:	3001      	adds	r0, #1
 8006dd4:	d0e6      	beq.n	8006da4 <_printf_common+0xa4>
 8006dd6:	3601      	adds	r6, #1
 8006dd8:	e7d9      	b.n	8006d8e <_printf_common+0x8e>
	...

08006ddc <_printf_i>:
 8006ddc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006de0:	7e0f      	ldrb	r7, [r1, #24]
 8006de2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006de4:	2f78      	cmp	r7, #120	@ 0x78
 8006de6:	4691      	mov	r9, r2
 8006de8:	4680      	mov	r8, r0
 8006dea:	460c      	mov	r4, r1
 8006dec:	469a      	mov	sl, r3
 8006dee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006df2:	d807      	bhi.n	8006e04 <_printf_i+0x28>
 8006df4:	2f62      	cmp	r7, #98	@ 0x62
 8006df6:	d80a      	bhi.n	8006e0e <_printf_i+0x32>
 8006df8:	2f00      	cmp	r7, #0
 8006dfa:	f000 80d2 	beq.w	8006fa2 <_printf_i+0x1c6>
 8006dfe:	2f58      	cmp	r7, #88	@ 0x58
 8006e00:	f000 80b9 	beq.w	8006f76 <_printf_i+0x19a>
 8006e04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e08:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006e0c:	e03a      	b.n	8006e84 <_printf_i+0xa8>
 8006e0e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006e12:	2b15      	cmp	r3, #21
 8006e14:	d8f6      	bhi.n	8006e04 <_printf_i+0x28>
 8006e16:	a101      	add	r1, pc, #4	@ (adr r1, 8006e1c <_printf_i+0x40>)
 8006e18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e1c:	08006e75 	.word	0x08006e75
 8006e20:	08006e89 	.word	0x08006e89
 8006e24:	08006e05 	.word	0x08006e05
 8006e28:	08006e05 	.word	0x08006e05
 8006e2c:	08006e05 	.word	0x08006e05
 8006e30:	08006e05 	.word	0x08006e05
 8006e34:	08006e89 	.word	0x08006e89
 8006e38:	08006e05 	.word	0x08006e05
 8006e3c:	08006e05 	.word	0x08006e05
 8006e40:	08006e05 	.word	0x08006e05
 8006e44:	08006e05 	.word	0x08006e05
 8006e48:	08006f89 	.word	0x08006f89
 8006e4c:	08006eb3 	.word	0x08006eb3
 8006e50:	08006f43 	.word	0x08006f43
 8006e54:	08006e05 	.word	0x08006e05
 8006e58:	08006e05 	.word	0x08006e05
 8006e5c:	08006fab 	.word	0x08006fab
 8006e60:	08006e05 	.word	0x08006e05
 8006e64:	08006eb3 	.word	0x08006eb3
 8006e68:	08006e05 	.word	0x08006e05
 8006e6c:	08006e05 	.word	0x08006e05
 8006e70:	08006f4b 	.word	0x08006f4b
 8006e74:	6833      	ldr	r3, [r6, #0]
 8006e76:	1d1a      	adds	r2, r3, #4
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	6032      	str	r2, [r6, #0]
 8006e7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e84:	2301      	movs	r3, #1
 8006e86:	e09d      	b.n	8006fc4 <_printf_i+0x1e8>
 8006e88:	6833      	ldr	r3, [r6, #0]
 8006e8a:	6820      	ldr	r0, [r4, #0]
 8006e8c:	1d19      	adds	r1, r3, #4
 8006e8e:	6031      	str	r1, [r6, #0]
 8006e90:	0606      	lsls	r6, r0, #24
 8006e92:	d501      	bpl.n	8006e98 <_printf_i+0xbc>
 8006e94:	681d      	ldr	r5, [r3, #0]
 8006e96:	e003      	b.n	8006ea0 <_printf_i+0xc4>
 8006e98:	0645      	lsls	r5, r0, #25
 8006e9a:	d5fb      	bpl.n	8006e94 <_printf_i+0xb8>
 8006e9c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006ea0:	2d00      	cmp	r5, #0
 8006ea2:	da03      	bge.n	8006eac <_printf_i+0xd0>
 8006ea4:	232d      	movs	r3, #45	@ 0x2d
 8006ea6:	426d      	negs	r5, r5
 8006ea8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006eac:	4859      	ldr	r0, [pc, #356]	@ (8007014 <_printf_i+0x238>)
 8006eae:	230a      	movs	r3, #10
 8006eb0:	e011      	b.n	8006ed6 <_printf_i+0xfa>
 8006eb2:	6821      	ldr	r1, [r4, #0]
 8006eb4:	6833      	ldr	r3, [r6, #0]
 8006eb6:	0608      	lsls	r0, r1, #24
 8006eb8:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ebc:	d402      	bmi.n	8006ec4 <_printf_i+0xe8>
 8006ebe:	0649      	lsls	r1, r1, #25
 8006ec0:	bf48      	it	mi
 8006ec2:	b2ad      	uxthmi	r5, r5
 8006ec4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006ec6:	4853      	ldr	r0, [pc, #332]	@ (8007014 <_printf_i+0x238>)
 8006ec8:	6033      	str	r3, [r6, #0]
 8006eca:	bf14      	ite	ne
 8006ecc:	230a      	movne	r3, #10
 8006ece:	2308      	moveq	r3, #8
 8006ed0:	2100      	movs	r1, #0
 8006ed2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006ed6:	6866      	ldr	r6, [r4, #4]
 8006ed8:	60a6      	str	r6, [r4, #8]
 8006eda:	2e00      	cmp	r6, #0
 8006edc:	bfa2      	ittt	ge
 8006ede:	6821      	ldrge	r1, [r4, #0]
 8006ee0:	f021 0104 	bicge.w	r1, r1, #4
 8006ee4:	6021      	strge	r1, [r4, #0]
 8006ee6:	b90d      	cbnz	r5, 8006eec <_printf_i+0x110>
 8006ee8:	2e00      	cmp	r6, #0
 8006eea:	d04b      	beq.n	8006f84 <_printf_i+0x1a8>
 8006eec:	4616      	mov	r6, r2
 8006eee:	fbb5 f1f3 	udiv	r1, r5, r3
 8006ef2:	fb03 5711 	mls	r7, r3, r1, r5
 8006ef6:	5dc7      	ldrb	r7, [r0, r7]
 8006ef8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006efc:	462f      	mov	r7, r5
 8006efe:	42bb      	cmp	r3, r7
 8006f00:	460d      	mov	r5, r1
 8006f02:	d9f4      	bls.n	8006eee <_printf_i+0x112>
 8006f04:	2b08      	cmp	r3, #8
 8006f06:	d10b      	bne.n	8006f20 <_printf_i+0x144>
 8006f08:	6823      	ldr	r3, [r4, #0]
 8006f0a:	07df      	lsls	r7, r3, #31
 8006f0c:	d508      	bpl.n	8006f20 <_printf_i+0x144>
 8006f0e:	6923      	ldr	r3, [r4, #16]
 8006f10:	6861      	ldr	r1, [r4, #4]
 8006f12:	4299      	cmp	r1, r3
 8006f14:	bfde      	ittt	le
 8006f16:	2330      	movle	r3, #48	@ 0x30
 8006f18:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006f1c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006f20:	1b92      	subs	r2, r2, r6
 8006f22:	6122      	str	r2, [r4, #16]
 8006f24:	f8cd a000 	str.w	sl, [sp]
 8006f28:	464b      	mov	r3, r9
 8006f2a:	aa03      	add	r2, sp, #12
 8006f2c:	4621      	mov	r1, r4
 8006f2e:	4640      	mov	r0, r8
 8006f30:	f7ff fee6 	bl	8006d00 <_printf_common>
 8006f34:	3001      	adds	r0, #1
 8006f36:	d14a      	bne.n	8006fce <_printf_i+0x1f2>
 8006f38:	f04f 30ff 	mov.w	r0, #4294967295
 8006f3c:	b004      	add	sp, #16
 8006f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f42:	6823      	ldr	r3, [r4, #0]
 8006f44:	f043 0320 	orr.w	r3, r3, #32
 8006f48:	6023      	str	r3, [r4, #0]
 8006f4a:	4833      	ldr	r0, [pc, #204]	@ (8007018 <_printf_i+0x23c>)
 8006f4c:	2778      	movs	r7, #120	@ 0x78
 8006f4e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f52:	6823      	ldr	r3, [r4, #0]
 8006f54:	6831      	ldr	r1, [r6, #0]
 8006f56:	061f      	lsls	r7, r3, #24
 8006f58:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f5c:	d402      	bmi.n	8006f64 <_printf_i+0x188>
 8006f5e:	065f      	lsls	r7, r3, #25
 8006f60:	bf48      	it	mi
 8006f62:	b2ad      	uxthmi	r5, r5
 8006f64:	6031      	str	r1, [r6, #0]
 8006f66:	07d9      	lsls	r1, r3, #31
 8006f68:	bf44      	itt	mi
 8006f6a:	f043 0320 	orrmi.w	r3, r3, #32
 8006f6e:	6023      	strmi	r3, [r4, #0]
 8006f70:	b11d      	cbz	r5, 8006f7a <_printf_i+0x19e>
 8006f72:	2310      	movs	r3, #16
 8006f74:	e7ac      	b.n	8006ed0 <_printf_i+0xf4>
 8006f76:	4827      	ldr	r0, [pc, #156]	@ (8007014 <_printf_i+0x238>)
 8006f78:	e7e9      	b.n	8006f4e <_printf_i+0x172>
 8006f7a:	6823      	ldr	r3, [r4, #0]
 8006f7c:	f023 0320 	bic.w	r3, r3, #32
 8006f80:	6023      	str	r3, [r4, #0]
 8006f82:	e7f6      	b.n	8006f72 <_printf_i+0x196>
 8006f84:	4616      	mov	r6, r2
 8006f86:	e7bd      	b.n	8006f04 <_printf_i+0x128>
 8006f88:	6833      	ldr	r3, [r6, #0]
 8006f8a:	6825      	ldr	r5, [r4, #0]
 8006f8c:	6961      	ldr	r1, [r4, #20]
 8006f8e:	1d18      	adds	r0, r3, #4
 8006f90:	6030      	str	r0, [r6, #0]
 8006f92:	062e      	lsls	r6, r5, #24
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	d501      	bpl.n	8006f9c <_printf_i+0x1c0>
 8006f98:	6019      	str	r1, [r3, #0]
 8006f9a:	e002      	b.n	8006fa2 <_printf_i+0x1c6>
 8006f9c:	0668      	lsls	r0, r5, #25
 8006f9e:	d5fb      	bpl.n	8006f98 <_printf_i+0x1bc>
 8006fa0:	8019      	strh	r1, [r3, #0]
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	6123      	str	r3, [r4, #16]
 8006fa6:	4616      	mov	r6, r2
 8006fa8:	e7bc      	b.n	8006f24 <_printf_i+0x148>
 8006faa:	6833      	ldr	r3, [r6, #0]
 8006fac:	1d1a      	adds	r2, r3, #4
 8006fae:	6032      	str	r2, [r6, #0]
 8006fb0:	681e      	ldr	r6, [r3, #0]
 8006fb2:	6862      	ldr	r2, [r4, #4]
 8006fb4:	2100      	movs	r1, #0
 8006fb6:	4630      	mov	r0, r6
 8006fb8:	f7f9 f932 	bl	8000220 <memchr>
 8006fbc:	b108      	cbz	r0, 8006fc2 <_printf_i+0x1e6>
 8006fbe:	1b80      	subs	r0, r0, r6
 8006fc0:	6060      	str	r0, [r4, #4]
 8006fc2:	6863      	ldr	r3, [r4, #4]
 8006fc4:	6123      	str	r3, [r4, #16]
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fcc:	e7aa      	b.n	8006f24 <_printf_i+0x148>
 8006fce:	6923      	ldr	r3, [r4, #16]
 8006fd0:	4632      	mov	r2, r6
 8006fd2:	4649      	mov	r1, r9
 8006fd4:	4640      	mov	r0, r8
 8006fd6:	47d0      	blx	sl
 8006fd8:	3001      	adds	r0, #1
 8006fda:	d0ad      	beq.n	8006f38 <_printf_i+0x15c>
 8006fdc:	6823      	ldr	r3, [r4, #0]
 8006fde:	079b      	lsls	r3, r3, #30
 8006fe0:	d413      	bmi.n	800700a <_printf_i+0x22e>
 8006fe2:	68e0      	ldr	r0, [r4, #12]
 8006fe4:	9b03      	ldr	r3, [sp, #12]
 8006fe6:	4298      	cmp	r0, r3
 8006fe8:	bfb8      	it	lt
 8006fea:	4618      	movlt	r0, r3
 8006fec:	e7a6      	b.n	8006f3c <_printf_i+0x160>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	4632      	mov	r2, r6
 8006ff2:	4649      	mov	r1, r9
 8006ff4:	4640      	mov	r0, r8
 8006ff6:	47d0      	blx	sl
 8006ff8:	3001      	adds	r0, #1
 8006ffa:	d09d      	beq.n	8006f38 <_printf_i+0x15c>
 8006ffc:	3501      	adds	r5, #1
 8006ffe:	68e3      	ldr	r3, [r4, #12]
 8007000:	9903      	ldr	r1, [sp, #12]
 8007002:	1a5b      	subs	r3, r3, r1
 8007004:	42ab      	cmp	r3, r5
 8007006:	dcf2      	bgt.n	8006fee <_printf_i+0x212>
 8007008:	e7eb      	b.n	8006fe2 <_printf_i+0x206>
 800700a:	2500      	movs	r5, #0
 800700c:	f104 0619 	add.w	r6, r4, #25
 8007010:	e7f5      	b.n	8006ffe <_printf_i+0x222>
 8007012:	bf00      	nop
 8007014:	08008549 	.word	0x08008549
 8007018:	0800855a 	.word	0x0800855a

0800701c <__sflush_r>:
 800701c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007024:	0716      	lsls	r6, r2, #28
 8007026:	4605      	mov	r5, r0
 8007028:	460c      	mov	r4, r1
 800702a:	d454      	bmi.n	80070d6 <__sflush_r+0xba>
 800702c:	684b      	ldr	r3, [r1, #4]
 800702e:	2b00      	cmp	r3, #0
 8007030:	dc02      	bgt.n	8007038 <__sflush_r+0x1c>
 8007032:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007034:	2b00      	cmp	r3, #0
 8007036:	dd48      	ble.n	80070ca <__sflush_r+0xae>
 8007038:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800703a:	2e00      	cmp	r6, #0
 800703c:	d045      	beq.n	80070ca <__sflush_r+0xae>
 800703e:	2300      	movs	r3, #0
 8007040:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007044:	682f      	ldr	r7, [r5, #0]
 8007046:	6a21      	ldr	r1, [r4, #32]
 8007048:	602b      	str	r3, [r5, #0]
 800704a:	d030      	beq.n	80070ae <__sflush_r+0x92>
 800704c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800704e:	89a3      	ldrh	r3, [r4, #12]
 8007050:	0759      	lsls	r1, r3, #29
 8007052:	d505      	bpl.n	8007060 <__sflush_r+0x44>
 8007054:	6863      	ldr	r3, [r4, #4]
 8007056:	1ad2      	subs	r2, r2, r3
 8007058:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800705a:	b10b      	cbz	r3, 8007060 <__sflush_r+0x44>
 800705c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800705e:	1ad2      	subs	r2, r2, r3
 8007060:	2300      	movs	r3, #0
 8007062:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007064:	6a21      	ldr	r1, [r4, #32]
 8007066:	4628      	mov	r0, r5
 8007068:	47b0      	blx	r6
 800706a:	1c43      	adds	r3, r0, #1
 800706c:	89a3      	ldrh	r3, [r4, #12]
 800706e:	d106      	bne.n	800707e <__sflush_r+0x62>
 8007070:	6829      	ldr	r1, [r5, #0]
 8007072:	291d      	cmp	r1, #29
 8007074:	d82b      	bhi.n	80070ce <__sflush_r+0xb2>
 8007076:	4a2a      	ldr	r2, [pc, #168]	@ (8007120 <__sflush_r+0x104>)
 8007078:	410a      	asrs	r2, r1
 800707a:	07d6      	lsls	r6, r2, #31
 800707c:	d427      	bmi.n	80070ce <__sflush_r+0xb2>
 800707e:	2200      	movs	r2, #0
 8007080:	6062      	str	r2, [r4, #4]
 8007082:	04d9      	lsls	r1, r3, #19
 8007084:	6922      	ldr	r2, [r4, #16]
 8007086:	6022      	str	r2, [r4, #0]
 8007088:	d504      	bpl.n	8007094 <__sflush_r+0x78>
 800708a:	1c42      	adds	r2, r0, #1
 800708c:	d101      	bne.n	8007092 <__sflush_r+0x76>
 800708e:	682b      	ldr	r3, [r5, #0]
 8007090:	b903      	cbnz	r3, 8007094 <__sflush_r+0x78>
 8007092:	6560      	str	r0, [r4, #84]	@ 0x54
 8007094:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007096:	602f      	str	r7, [r5, #0]
 8007098:	b1b9      	cbz	r1, 80070ca <__sflush_r+0xae>
 800709a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800709e:	4299      	cmp	r1, r3
 80070a0:	d002      	beq.n	80070a8 <__sflush_r+0x8c>
 80070a2:	4628      	mov	r0, r5
 80070a4:	f7ff fbea 	bl	800687c <_free_r>
 80070a8:	2300      	movs	r3, #0
 80070aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80070ac:	e00d      	b.n	80070ca <__sflush_r+0xae>
 80070ae:	2301      	movs	r3, #1
 80070b0:	4628      	mov	r0, r5
 80070b2:	47b0      	blx	r6
 80070b4:	4602      	mov	r2, r0
 80070b6:	1c50      	adds	r0, r2, #1
 80070b8:	d1c9      	bne.n	800704e <__sflush_r+0x32>
 80070ba:	682b      	ldr	r3, [r5, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d0c6      	beq.n	800704e <__sflush_r+0x32>
 80070c0:	2b1d      	cmp	r3, #29
 80070c2:	d001      	beq.n	80070c8 <__sflush_r+0xac>
 80070c4:	2b16      	cmp	r3, #22
 80070c6:	d11e      	bne.n	8007106 <__sflush_r+0xea>
 80070c8:	602f      	str	r7, [r5, #0]
 80070ca:	2000      	movs	r0, #0
 80070cc:	e022      	b.n	8007114 <__sflush_r+0xf8>
 80070ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070d2:	b21b      	sxth	r3, r3
 80070d4:	e01b      	b.n	800710e <__sflush_r+0xf2>
 80070d6:	690f      	ldr	r7, [r1, #16]
 80070d8:	2f00      	cmp	r7, #0
 80070da:	d0f6      	beq.n	80070ca <__sflush_r+0xae>
 80070dc:	0793      	lsls	r3, r2, #30
 80070de:	680e      	ldr	r6, [r1, #0]
 80070e0:	bf08      	it	eq
 80070e2:	694b      	ldreq	r3, [r1, #20]
 80070e4:	600f      	str	r7, [r1, #0]
 80070e6:	bf18      	it	ne
 80070e8:	2300      	movne	r3, #0
 80070ea:	eba6 0807 	sub.w	r8, r6, r7
 80070ee:	608b      	str	r3, [r1, #8]
 80070f0:	f1b8 0f00 	cmp.w	r8, #0
 80070f4:	dde9      	ble.n	80070ca <__sflush_r+0xae>
 80070f6:	6a21      	ldr	r1, [r4, #32]
 80070f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80070fa:	4643      	mov	r3, r8
 80070fc:	463a      	mov	r2, r7
 80070fe:	4628      	mov	r0, r5
 8007100:	47b0      	blx	r6
 8007102:	2800      	cmp	r0, #0
 8007104:	dc08      	bgt.n	8007118 <__sflush_r+0xfc>
 8007106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800710a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800710e:	81a3      	strh	r3, [r4, #12]
 8007110:	f04f 30ff 	mov.w	r0, #4294967295
 8007114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007118:	4407      	add	r7, r0
 800711a:	eba8 0800 	sub.w	r8, r8, r0
 800711e:	e7e7      	b.n	80070f0 <__sflush_r+0xd4>
 8007120:	dfbffffe 	.word	0xdfbffffe

08007124 <_fflush_r>:
 8007124:	b538      	push	{r3, r4, r5, lr}
 8007126:	690b      	ldr	r3, [r1, #16]
 8007128:	4605      	mov	r5, r0
 800712a:	460c      	mov	r4, r1
 800712c:	b913      	cbnz	r3, 8007134 <_fflush_r+0x10>
 800712e:	2500      	movs	r5, #0
 8007130:	4628      	mov	r0, r5
 8007132:	bd38      	pop	{r3, r4, r5, pc}
 8007134:	b118      	cbz	r0, 800713e <_fflush_r+0x1a>
 8007136:	6a03      	ldr	r3, [r0, #32]
 8007138:	b90b      	cbnz	r3, 800713e <_fflush_r+0x1a>
 800713a:	f7ff f8e9 	bl	8006310 <__sinit>
 800713e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d0f3      	beq.n	800712e <_fflush_r+0xa>
 8007146:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007148:	07d0      	lsls	r0, r2, #31
 800714a:	d404      	bmi.n	8007156 <_fflush_r+0x32>
 800714c:	0599      	lsls	r1, r3, #22
 800714e:	d402      	bmi.n	8007156 <_fflush_r+0x32>
 8007150:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007152:	f7ff fb90 	bl	8006876 <__retarget_lock_acquire_recursive>
 8007156:	4628      	mov	r0, r5
 8007158:	4621      	mov	r1, r4
 800715a:	f7ff ff5f 	bl	800701c <__sflush_r>
 800715e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007160:	07da      	lsls	r2, r3, #31
 8007162:	4605      	mov	r5, r0
 8007164:	d4e4      	bmi.n	8007130 <_fflush_r+0xc>
 8007166:	89a3      	ldrh	r3, [r4, #12]
 8007168:	059b      	lsls	r3, r3, #22
 800716a:	d4e1      	bmi.n	8007130 <_fflush_r+0xc>
 800716c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800716e:	f7ff fb83 	bl	8006878 <__retarget_lock_release_recursive>
 8007172:	e7dd      	b.n	8007130 <_fflush_r+0xc>

08007174 <__swhatbuf_r>:
 8007174:	b570      	push	{r4, r5, r6, lr}
 8007176:	460c      	mov	r4, r1
 8007178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800717c:	2900      	cmp	r1, #0
 800717e:	b096      	sub	sp, #88	@ 0x58
 8007180:	4615      	mov	r5, r2
 8007182:	461e      	mov	r6, r3
 8007184:	da0d      	bge.n	80071a2 <__swhatbuf_r+0x2e>
 8007186:	89a3      	ldrh	r3, [r4, #12]
 8007188:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800718c:	f04f 0100 	mov.w	r1, #0
 8007190:	bf14      	ite	ne
 8007192:	2340      	movne	r3, #64	@ 0x40
 8007194:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007198:	2000      	movs	r0, #0
 800719a:	6031      	str	r1, [r6, #0]
 800719c:	602b      	str	r3, [r5, #0]
 800719e:	b016      	add	sp, #88	@ 0x58
 80071a0:	bd70      	pop	{r4, r5, r6, pc}
 80071a2:	466a      	mov	r2, sp
 80071a4:	f000 f848 	bl	8007238 <_fstat_r>
 80071a8:	2800      	cmp	r0, #0
 80071aa:	dbec      	blt.n	8007186 <__swhatbuf_r+0x12>
 80071ac:	9901      	ldr	r1, [sp, #4]
 80071ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80071b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80071b6:	4259      	negs	r1, r3
 80071b8:	4159      	adcs	r1, r3
 80071ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80071be:	e7eb      	b.n	8007198 <__swhatbuf_r+0x24>

080071c0 <__smakebuf_r>:
 80071c0:	898b      	ldrh	r3, [r1, #12]
 80071c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071c4:	079d      	lsls	r5, r3, #30
 80071c6:	4606      	mov	r6, r0
 80071c8:	460c      	mov	r4, r1
 80071ca:	d507      	bpl.n	80071dc <__smakebuf_r+0x1c>
 80071cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80071d0:	6023      	str	r3, [r4, #0]
 80071d2:	6123      	str	r3, [r4, #16]
 80071d4:	2301      	movs	r3, #1
 80071d6:	6163      	str	r3, [r4, #20]
 80071d8:	b003      	add	sp, #12
 80071da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071dc:	ab01      	add	r3, sp, #4
 80071de:	466a      	mov	r2, sp
 80071e0:	f7ff ffc8 	bl	8007174 <__swhatbuf_r>
 80071e4:	9f00      	ldr	r7, [sp, #0]
 80071e6:	4605      	mov	r5, r0
 80071e8:	4639      	mov	r1, r7
 80071ea:	4630      	mov	r0, r6
 80071ec:	f7ff fbba 	bl	8006964 <_malloc_r>
 80071f0:	b948      	cbnz	r0, 8007206 <__smakebuf_r+0x46>
 80071f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071f6:	059a      	lsls	r2, r3, #22
 80071f8:	d4ee      	bmi.n	80071d8 <__smakebuf_r+0x18>
 80071fa:	f023 0303 	bic.w	r3, r3, #3
 80071fe:	f043 0302 	orr.w	r3, r3, #2
 8007202:	81a3      	strh	r3, [r4, #12]
 8007204:	e7e2      	b.n	80071cc <__smakebuf_r+0xc>
 8007206:	89a3      	ldrh	r3, [r4, #12]
 8007208:	6020      	str	r0, [r4, #0]
 800720a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800720e:	81a3      	strh	r3, [r4, #12]
 8007210:	9b01      	ldr	r3, [sp, #4]
 8007212:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007216:	b15b      	cbz	r3, 8007230 <__smakebuf_r+0x70>
 8007218:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800721c:	4630      	mov	r0, r6
 800721e:	f000 f81d 	bl	800725c <_isatty_r>
 8007222:	b128      	cbz	r0, 8007230 <__smakebuf_r+0x70>
 8007224:	89a3      	ldrh	r3, [r4, #12]
 8007226:	f023 0303 	bic.w	r3, r3, #3
 800722a:	f043 0301 	orr.w	r3, r3, #1
 800722e:	81a3      	strh	r3, [r4, #12]
 8007230:	89a3      	ldrh	r3, [r4, #12]
 8007232:	431d      	orrs	r5, r3
 8007234:	81a5      	strh	r5, [r4, #12]
 8007236:	e7cf      	b.n	80071d8 <__smakebuf_r+0x18>

08007238 <_fstat_r>:
 8007238:	b538      	push	{r3, r4, r5, lr}
 800723a:	4d07      	ldr	r5, [pc, #28]	@ (8007258 <_fstat_r+0x20>)
 800723c:	2300      	movs	r3, #0
 800723e:	4604      	mov	r4, r0
 8007240:	4608      	mov	r0, r1
 8007242:	4611      	mov	r1, r2
 8007244:	602b      	str	r3, [r5, #0]
 8007246:	f7fb fa50 	bl	80026ea <_fstat>
 800724a:	1c43      	adds	r3, r0, #1
 800724c:	d102      	bne.n	8007254 <_fstat_r+0x1c>
 800724e:	682b      	ldr	r3, [r5, #0]
 8007250:	b103      	cbz	r3, 8007254 <_fstat_r+0x1c>
 8007252:	6023      	str	r3, [r4, #0]
 8007254:	bd38      	pop	{r3, r4, r5, pc}
 8007256:	bf00      	nop
 8007258:	200004e8 	.word	0x200004e8

0800725c <_isatty_r>:
 800725c:	b538      	push	{r3, r4, r5, lr}
 800725e:	4d06      	ldr	r5, [pc, #24]	@ (8007278 <_isatty_r+0x1c>)
 8007260:	2300      	movs	r3, #0
 8007262:	4604      	mov	r4, r0
 8007264:	4608      	mov	r0, r1
 8007266:	602b      	str	r3, [r5, #0]
 8007268:	f7fb fa4f 	bl	800270a <_isatty>
 800726c:	1c43      	adds	r3, r0, #1
 800726e:	d102      	bne.n	8007276 <_isatty_r+0x1a>
 8007270:	682b      	ldr	r3, [r5, #0]
 8007272:	b103      	cbz	r3, 8007276 <_isatty_r+0x1a>
 8007274:	6023      	str	r3, [r4, #0]
 8007276:	bd38      	pop	{r3, r4, r5, pc}
 8007278:	200004e8 	.word	0x200004e8

0800727c <_sbrk_r>:
 800727c:	b538      	push	{r3, r4, r5, lr}
 800727e:	4d06      	ldr	r5, [pc, #24]	@ (8007298 <_sbrk_r+0x1c>)
 8007280:	2300      	movs	r3, #0
 8007282:	4604      	mov	r4, r0
 8007284:	4608      	mov	r0, r1
 8007286:	602b      	str	r3, [r5, #0]
 8007288:	f7fb fa58 	bl	800273c <_sbrk>
 800728c:	1c43      	adds	r3, r0, #1
 800728e:	d102      	bne.n	8007296 <_sbrk_r+0x1a>
 8007290:	682b      	ldr	r3, [r5, #0]
 8007292:	b103      	cbz	r3, 8007296 <_sbrk_r+0x1a>
 8007294:	6023      	str	r3, [r4, #0]
 8007296:	bd38      	pop	{r3, r4, r5, pc}
 8007298:	200004e8 	.word	0x200004e8
 800729c:	00000000 	.word	0x00000000

080072a0 <cos>:
 80072a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80072a2:	ec53 2b10 	vmov	r2, r3, d0
 80072a6:	4826      	ldr	r0, [pc, #152]	@ (8007340 <cos+0xa0>)
 80072a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80072ac:	4281      	cmp	r1, r0
 80072ae:	d806      	bhi.n	80072be <cos+0x1e>
 80072b0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007338 <cos+0x98>
 80072b4:	b005      	add	sp, #20
 80072b6:	f85d eb04 	ldr.w	lr, [sp], #4
 80072ba:	f000 b899 	b.w	80073f0 <__kernel_cos>
 80072be:	4821      	ldr	r0, [pc, #132]	@ (8007344 <cos+0xa4>)
 80072c0:	4281      	cmp	r1, r0
 80072c2:	d908      	bls.n	80072d6 <cos+0x36>
 80072c4:	4610      	mov	r0, r2
 80072c6:	4619      	mov	r1, r3
 80072c8:	f7f8 fffe 	bl	80002c8 <__aeabi_dsub>
 80072cc:	ec41 0b10 	vmov	d0, r0, r1
 80072d0:	b005      	add	sp, #20
 80072d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80072d6:	4668      	mov	r0, sp
 80072d8:	f000 fa0e 	bl	80076f8 <__ieee754_rem_pio2>
 80072dc:	f000 0003 	and.w	r0, r0, #3
 80072e0:	2801      	cmp	r0, #1
 80072e2:	d00b      	beq.n	80072fc <cos+0x5c>
 80072e4:	2802      	cmp	r0, #2
 80072e6:	d015      	beq.n	8007314 <cos+0x74>
 80072e8:	b9d8      	cbnz	r0, 8007322 <cos+0x82>
 80072ea:	ed9d 1b02 	vldr	d1, [sp, #8]
 80072ee:	ed9d 0b00 	vldr	d0, [sp]
 80072f2:	f000 f87d 	bl	80073f0 <__kernel_cos>
 80072f6:	ec51 0b10 	vmov	r0, r1, d0
 80072fa:	e7e7      	b.n	80072cc <cos+0x2c>
 80072fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007300:	ed9d 0b00 	vldr	d0, [sp]
 8007304:	f000 f93c 	bl	8007580 <__kernel_sin>
 8007308:	ec53 2b10 	vmov	r2, r3, d0
 800730c:	4610      	mov	r0, r2
 800730e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007312:	e7db      	b.n	80072cc <cos+0x2c>
 8007314:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007318:	ed9d 0b00 	vldr	d0, [sp]
 800731c:	f000 f868 	bl	80073f0 <__kernel_cos>
 8007320:	e7f2      	b.n	8007308 <cos+0x68>
 8007322:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007326:	ed9d 0b00 	vldr	d0, [sp]
 800732a:	2001      	movs	r0, #1
 800732c:	f000 f928 	bl	8007580 <__kernel_sin>
 8007330:	e7e1      	b.n	80072f6 <cos+0x56>
 8007332:	bf00      	nop
 8007334:	f3af 8000 	nop.w
	...
 8007340:	3fe921fb 	.word	0x3fe921fb
 8007344:	7fefffff 	.word	0x7fefffff

08007348 <sin>:
 8007348:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800734a:	ec53 2b10 	vmov	r2, r3, d0
 800734e:	4826      	ldr	r0, [pc, #152]	@ (80073e8 <sin+0xa0>)
 8007350:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007354:	4281      	cmp	r1, r0
 8007356:	d807      	bhi.n	8007368 <sin+0x20>
 8007358:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80073e0 <sin+0x98>
 800735c:	2000      	movs	r0, #0
 800735e:	b005      	add	sp, #20
 8007360:	f85d eb04 	ldr.w	lr, [sp], #4
 8007364:	f000 b90c 	b.w	8007580 <__kernel_sin>
 8007368:	4820      	ldr	r0, [pc, #128]	@ (80073ec <sin+0xa4>)
 800736a:	4281      	cmp	r1, r0
 800736c:	d908      	bls.n	8007380 <sin+0x38>
 800736e:	4610      	mov	r0, r2
 8007370:	4619      	mov	r1, r3
 8007372:	f7f8 ffa9 	bl	80002c8 <__aeabi_dsub>
 8007376:	ec41 0b10 	vmov	d0, r0, r1
 800737a:	b005      	add	sp, #20
 800737c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007380:	4668      	mov	r0, sp
 8007382:	f000 f9b9 	bl	80076f8 <__ieee754_rem_pio2>
 8007386:	f000 0003 	and.w	r0, r0, #3
 800738a:	2801      	cmp	r0, #1
 800738c:	d00c      	beq.n	80073a8 <sin+0x60>
 800738e:	2802      	cmp	r0, #2
 8007390:	d011      	beq.n	80073b6 <sin+0x6e>
 8007392:	b9e8      	cbnz	r0, 80073d0 <sin+0x88>
 8007394:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007398:	ed9d 0b00 	vldr	d0, [sp]
 800739c:	2001      	movs	r0, #1
 800739e:	f000 f8ef 	bl	8007580 <__kernel_sin>
 80073a2:	ec51 0b10 	vmov	r0, r1, d0
 80073a6:	e7e6      	b.n	8007376 <sin+0x2e>
 80073a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80073ac:	ed9d 0b00 	vldr	d0, [sp]
 80073b0:	f000 f81e 	bl	80073f0 <__kernel_cos>
 80073b4:	e7f5      	b.n	80073a2 <sin+0x5a>
 80073b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80073ba:	ed9d 0b00 	vldr	d0, [sp]
 80073be:	2001      	movs	r0, #1
 80073c0:	f000 f8de 	bl	8007580 <__kernel_sin>
 80073c4:	ec53 2b10 	vmov	r2, r3, d0
 80073c8:	4610      	mov	r0, r2
 80073ca:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80073ce:	e7d2      	b.n	8007376 <sin+0x2e>
 80073d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80073d4:	ed9d 0b00 	vldr	d0, [sp]
 80073d8:	f000 f80a 	bl	80073f0 <__kernel_cos>
 80073dc:	e7f2      	b.n	80073c4 <sin+0x7c>
 80073de:	bf00      	nop
	...
 80073e8:	3fe921fb 	.word	0x3fe921fb
 80073ec:	7fefffff 	.word	0x7fefffff

080073f0 <__kernel_cos>:
 80073f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f4:	ec57 6b10 	vmov	r6, r7, d0
 80073f8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80073fc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8007400:	ed8d 1b00 	vstr	d1, [sp]
 8007404:	d206      	bcs.n	8007414 <__kernel_cos+0x24>
 8007406:	4630      	mov	r0, r6
 8007408:	4639      	mov	r1, r7
 800740a:	f7f9 fbaf 	bl	8000b6c <__aeabi_d2iz>
 800740e:	2800      	cmp	r0, #0
 8007410:	f000 8088 	beq.w	8007524 <__kernel_cos+0x134>
 8007414:	4632      	mov	r2, r6
 8007416:	463b      	mov	r3, r7
 8007418:	4630      	mov	r0, r6
 800741a:	4639      	mov	r1, r7
 800741c:	f7f9 f90c 	bl	8000638 <__aeabi_dmul>
 8007420:	4b51      	ldr	r3, [pc, #324]	@ (8007568 <__kernel_cos+0x178>)
 8007422:	2200      	movs	r2, #0
 8007424:	4604      	mov	r4, r0
 8007426:	460d      	mov	r5, r1
 8007428:	f7f9 f906 	bl	8000638 <__aeabi_dmul>
 800742c:	a340      	add	r3, pc, #256	@ (adr r3, 8007530 <__kernel_cos+0x140>)
 800742e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007432:	4682      	mov	sl, r0
 8007434:	468b      	mov	fp, r1
 8007436:	4620      	mov	r0, r4
 8007438:	4629      	mov	r1, r5
 800743a:	f7f9 f8fd 	bl	8000638 <__aeabi_dmul>
 800743e:	a33e      	add	r3, pc, #248	@ (adr r3, 8007538 <__kernel_cos+0x148>)
 8007440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007444:	f7f8 ff42 	bl	80002cc <__adddf3>
 8007448:	4622      	mov	r2, r4
 800744a:	462b      	mov	r3, r5
 800744c:	f7f9 f8f4 	bl	8000638 <__aeabi_dmul>
 8007450:	a33b      	add	r3, pc, #236	@ (adr r3, 8007540 <__kernel_cos+0x150>)
 8007452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007456:	f7f8 ff37 	bl	80002c8 <__aeabi_dsub>
 800745a:	4622      	mov	r2, r4
 800745c:	462b      	mov	r3, r5
 800745e:	f7f9 f8eb 	bl	8000638 <__aeabi_dmul>
 8007462:	a339      	add	r3, pc, #228	@ (adr r3, 8007548 <__kernel_cos+0x158>)
 8007464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007468:	f7f8 ff30 	bl	80002cc <__adddf3>
 800746c:	4622      	mov	r2, r4
 800746e:	462b      	mov	r3, r5
 8007470:	f7f9 f8e2 	bl	8000638 <__aeabi_dmul>
 8007474:	a336      	add	r3, pc, #216	@ (adr r3, 8007550 <__kernel_cos+0x160>)
 8007476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800747a:	f7f8 ff25 	bl	80002c8 <__aeabi_dsub>
 800747e:	4622      	mov	r2, r4
 8007480:	462b      	mov	r3, r5
 8007482:	f7f9 f8d9 	bl	8000638 <__aeabi_dmul>
 8007486:	a334      	add	r3, pc, #208	@ (adr r3, 8007558 <__kernel_cos+0x168>)
 8007488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748c:	f7f8 ff1e 	bl	80002cc <__adddf3>
 8007490:	4622      	mov	r2, r4
 8007492:	462b      	mov	r3, r5
 8007494:	f7f9 f8d0 	bl	8000638 <__aeabi_dmul>
 8007498:	4622      	mov	r2, r4
 800749a:	462b      	mov	r3, r5
 800749c:	f7f9 f8cc 	bl	8000638 <__aeabi_dmul>
 80074a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80074a4:	4604      	mov	r4, r0
 80074a6:	460d      	mov	r5, r1
 80074a8:	4630      	mov	r0, r6
 80074aa:	4639      	mov	r1, r7
 80074ac:	f7f9 f8c4 	bl	8000638 <__aeabi_dmul>
 80074b0:	460b      	mov	r3, r1
 80074b2:	4602      	mov	r2, r0
 80074b4:	4629      	mov	r1, r5
 80074b6:	4620      	mov	r0, r4
 80074b8:	f7f8 ff06 	bl	80002c8 <__aeabi_dsub>
 80074bc:	4b2b      	ldr	r3, [pc, #172]	@ (800756c <__kernel_cos+0x17c>)
 80074be:	4598      	cmp	r8, r3
 80074c0:	4606      	mov	r6, r0
 80074c2:	460f      	mov	r7, r1
 80074c4:	d810      	bhi.n	80074e8 <__kernel_cos+0xf8>
 80074c6:	4602      	mov	r2, r0
 80074c8:	460b      	mov	r3, r1
 80074ca:	4650      	mov	r0, sl
 80074cc:	4659      	mov	r1, fp
 80074ce:	f7f8 fefb 	bl	80002c8 <__aeabi_dsub>
 80074d2:	460b      	mov	r3, r1
 80074d4:	4926      	ldr	r1, [pc, #152]	@ (8007570 <__kernel_cos+0x180>)
 80074d6:	4602      	mov	r2, r0
 80074d8:	2000      	movs	r0, #0
 80074da:	f7f8 fef5 	bl	80002c8 <__aeabi_dsub>
 80074de:	ec41 0b10 	vmov	d0, r0, r1
 80074e2:	b003      	add	sp, #12
 80074e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074e8:	4b22      	ldr	r3, [pc, #136]	@ (8007574 <__kernel_cos+0x184>)
 80074ea:	4921      	ldr	r1, [pc, #132]	@ (8007570 <__kernel_cos+0x180>)
 80074ec:	4598      	cmp	r8, r3
 80074ee:	bf8c      	ite	hi
 80074f0:	4d21      	ldrhi	r5, [pc, #132]	@ (8007578 <__kernel_cos+0x188>)
 80074f2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 80074f6:	2400      	movs	r4, #0
 80074f8:	4622      	mov	r2, r4
 80074fa:	462b      	mov	r3, r5
 80074fc:	2000      	movs	r0, #0
 80074fe:	f7f8 fee3 	bl	80002c8 <__aeabi_dsub>
 8007502:	4622      	mov	r2, r4
 8007504:	4680      	mov	r8, r0
 8007506:	4689      	mov	r9, r1
 8007508:	462b      	mov	r3, r5
 800750a:	4650      	mov	r0, sl
 800750c:	4659      	mov	r1, fp
 800750e:	f7f8 fedb 	bl	80002c8 <__aeabi_dsub>
 8007512:	4632      	mov	r2, r6
 8007514:	463b      	mov	r3, r7
 8007516:	f7f8 fed7 	bl	80002c8 <__aeabi_dsub>
 800751a:	4602      	mov	r2, r0
 800751c:	460b      	mov	r3, r1
 800751e:	4640      	mov	r0, r8
 8007520:	4649      	mov	r1, r9
 8007522:	e7da      	b.n	80074da <__kernel_cos+0xea>
 8007524:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8007560 <__kernel_cos+0x170>
 8007528:	e7db      	b.n	80074e2 <__kernel_cos+0xf2>
 800752a:	bf00      	nop
 800752c:	f3af 8000 	nop.w
 8007530:	be8838d4 	.word	0xbe8838d4
 8007534:	bda8fae9 	.word	0xbda8fae9
 8007538:	bdb4b1c4 	.word	0xbdb4b1c4
 800753c:	3e21ee9e 	.word	0x3e21ee9e
 8007540:	809c52ad 	.word	0x809c52ad
 8007544:	3e927e4f 	.word	0x3e927e4f
 8007548:	19cb1590 	.word	0x19cb1590
 800754c:	3efa01a0 	.word	0x3efa01a0
 8007550:	16c15177 	.word	0x16c15177
 8007554:	3f56c16c 	.word	0x3f56c16c
 8007558:	5555554c 	.word	0x5555554c
 800755c:	3fa55555 	.word	0x3fa55555
 8007560:	00000000 	.word	0x00000000
 8007564:	3ff00000 	.word	0x3ff00000
 8007568:	3fe00000 	.word	0x3fe00000
 800756c:	3fd33332 	.word	0x3fd33332
 8007570:	3ff00000 	.word	0x3ff00000
 8007574:	3fe90000 	.word	0x3fe90000
 8007578:	3fd20000 	.word	0x3fd20000
 800757c:	00000000 	.word	0x00000000

08007580 <__kernel_sin>:
 8007580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007584:	ec55 4b10 	vmov	r4, r5, d0
 8007588:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800758c:	b085      	sub	sp, #20
 800758e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8007592:	ed8d 1b02 	vstr	d1, [sp, #8]
 8007596:	4680      	mov	r8, r0
 8007598:	d205      	bcs.n	80075a6 <__kernel_sin+0x26>
 800759a:	4620      	mov	r0, r4
 800759c:	4629      	mov	r1, r5
 800759e:	f7f9 fae5 	bl	8000b6c <__aeabi_d2iz>
 80075a2:	2800      	cmp	r0, #0
 80075a4:	d052      	beq.n	800764c <__kernel_sin+0xcc>
 80075a6:	4622      	mov	r2, r4
 80075a8:	462b      	mov	r3, r5
 80075aa:	4620      	mov	r0, r4
 80075ac:	4629      	mov	r1, r5
 80075ae:	f7f9 f843 	bl	8000638 <__aeabi_dmul>
 80075b2:	4682      	mov	sl, r0
 80075b4:	468b      	mov	fp, r1
 80075b6:	4602      	mov	r2, r0
 80075b8:	460b      	mov	r3, r1
 80075ba:	4620      	mov	r0, r4
 80075bc:	4629      	mov	r1, r5
 80075be:	f7f9 f83b 	bl	8000638 <__aeabi_dmul>
 80075c2:	a342      	add	r3, pc, #264	@ (adr r3, 80076cc <__kernel_sin+0x14c>)
 80075c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c8:	e9cd 0100 	strd	r0, r1, [sp]
 80075cc:	4650      	mov	r0, sl
 80075ce:	4659      	mov	r1, fp
 80075d0:	f7f9 f832 	bl	8000638 <__aeabi_dmul>
 80075d4:	a33f      	add	r3, pc, #252	@ (adr r3, 80076d4 <__kernel_sin+0x154>)
 80075d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075da:	f7f8 fe75 	bl	80002c8 <__aeabi_dsub>
 80075de:	4652      	mov	r2, sl
 80075e0:	465b      	mov	r3, fp
 80075e2:	f7f9 f829 	bl	8000638 <__aeabi_dmul>
 80075e6:	a33d      	add	r3, pc, #244	@ (adr r3, 80076dc <__kernel_sin+0x15c>)
 80075e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ec:	f7f8 fe6e 	bl	80002cc <__adddf3>
 80075f0:	4652      	mov	r2, sl
 80075f2:	465b      	mov	r3, fp
 80075f4:	f7f9 f820 	bl	8000638 <__aeabi_dmul>
 80075f8:	a33a      	add	r3, pc, #232	@ (adr r3, 80076e4 <__kernel_sin+0x164>)
 80075fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075fe:	f7f8 fe63 	bl	80002c8 <__aeabi_dsub>
 8007602:	4652      	mov	r2, sl
 8007604:	465b      	mov	r3, fp
 8007606:	f7f9 f817 	bl	8000638 <__aeabi_dmul>
 800760a:	a338      	add	r3, pc, #224	@ (adr r3, 80076ec <__kernel_sin+0x16c>)
 800760c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007610:	f7f8 fe5c 	bl	80002cc <__adddf3>
 8007614:	4606      	mov	r6, r0
 8007616:	460f      	mov	r7, r1
 8007618:	f1b8 0f00 	cmp.w	r8, #0
 800761c:	d11b      	bne.n	8007656 <__kernel_sin+0xd6>
 800761e:	4602      	mov	r2, r0
 8007620:	460b      	mov	r3, r1
 8007622:	4650      	mov	r0, sl
 8007624:	4659      	mov	r1, fp
 8007626:	f7f9 f807 	bl	8000638 <__aeabi_dmul>
 800762a:	a325      	add	r3, pc, #148	@ (adr r3, 80076c0 <__kernel_sin+0x140>)
 800762c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007630:	f7f8 fe4a 	bl	80002c8 <__aeabi_dsub>
 8007634:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007638:	f7f8 fffe 	bl	8000638 <__aeabi_dmul>
 800763c:	4602      	mov	r2, r0
 800763e:	460b      	mov	r3, r1
 8007640:	4620      	mov	r0, r4
 8007642:	4629      	mov	r1, r5
 8007644:	f7f8 fe42 	bl	80002cc <__adddf3>
 8007648:	4604      	mov	r4, r0
 800764a:	460d      	mov	r5, r1
 800764c:	ec45 4b10 	vmov	d0, r4, r5
 8007650:	b005      	add	sp, #20
 8007652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007656:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800765a:	4b1b      	ldr	r3, [pc, #108]	@ (80076c8 <__kernel_sin+0x148>)
 800765c:	2200      	movs	r2, #0
 800765e:	f7f8 ffeb 	bl	8000638 <__aeabi_dmul>
 8007662:	4632      	mov	r2, r6
 8007664:	4680      	mov	r8, r0
 8007666:	4689      	mov	r9, r1
 8007668:	463b      	mov	r3, r7
 800766a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800766e:	f7f8 ffe3 	bl	8000638 <__aeabi_dmul>
 8007672:	4602      	mov	r2, r0
 8007674:	460b      	mov	r3, r1
 8007676:	4640      	mov	r0, r8
 8007678:	4649      	mov	r1, r9
 800767a:	f7f8 fe25 	bl	80002c8 <__aeabi_dsub>
 800767e:	4652      	mov	r2, sl
 8007680:	465b      	mov	r3, fp
 8007682:	f7f8 ffd9 	bl	8000638 <__aeabi_dmul>
 8007686:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800768a:	f7f8 fe1d 	bl	80002c8 <__aeabi_dsub>
 800768e:	a30c      	add	r3, pc, #48	@ (adr r3, 80076c0 <__kernel_sin+0x140>)
 8007690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007694:	4606      	mov	r6, r0
 8007696:	460f      	mov	r7, r1
 8007698:	e9dd 0100 	ldrd	r0, r1, [sp]
 800769c:	f7f8 ffcc 	bl	8000638 <__aeabi_dmul>
 80076a0:	4602      	mov	r2, r0
 80076a2:	460b      	mov	r3, r1
 80076a4:	4630      	mov	r0, r6
 80076a6:	4639      	mov	r1, r7
 80076a8:	f7f8 fe10 	bl	80002cc <__adddf3>
 80076ac:	4602      	mov	r2, r0
 80076ae:	460b      	mov	r3, r1
 80076b0:	4620      	mov	r0, r4
 80076b2:	4629      	mov	r1, r5
 80076b4:	f7f8 fe08 	bl	80002c8 <__aeabi_dsub>
 80076b8:	e7c6      	b.n	8007648 <__kernel_sin+0xc8>
 80076ba:	bf00      	nop
 80076bc:	f3af 8000 	nop.w
 80076c0:	55555549 	.word	0x55555549
 80076c4:	3fc55555 	.word	0x3fc55555
 80076c8:	3fe00000 	.word	0x3fe00000
 80076cc:	5acfd57c 	.word	0x5acfd57c
 80076d0:	3de5d93a 	.word	0x3de5d93a
 80076d4:	8a2b9ceb 	.word	0x8a2b9ceb
 80076d8:	3e5ae5e6 	.word	0x3e5ae5e6
 80076dc:	57b1fe7d 	.word	0x57b1fe7d
 80076e0:	3ec71de3 	.word	0x3ec71de3
 80076e4:	19c161d5 	.word	0x19c161d5
 80076e8:	3f2a01a0 	.word	0x3f2a01a0
 80076ec:	1110f8a6 	.word	0x1110f8a6
 80076f0:	3f811111 	.word	0x3f811111
 80076f4:	00000000 	.word	0x00000000

080076f8 <__ieee754_rem_pio2>:
 80076f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076fc:	ec57 6b10 	vmov	r6, r7, d0
 8007700:	4bc5      	ldr	r3, [pc, #788]	@ (8007a18 <__ieee754_rem_pio2+0x320>)
 8007702:	b08d      	sub	sp, #52	@ 0x34
 8007704:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007708:	4598      	cmp	r8, r3
 800770a:	4604      	mov	r4, r0
 800770c:	9704      	str	r7, [sp, #16]
 800770e:	d807      	bhi.n	8007720 <__ieee754_rem_pio2+0x28>
 8007710:	2200      	movs	r2, #0
 8007712:	2300      	movs	r3, #0
 8007714:	ed80 0b00 	vstr	d0, [r0]
 8007718:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800771c:	2500      	movs	r5, #0
 800771e:	e028      	b.n	8007772 <__ieee754_rem_pio2+0x7a>
 8007720:	4bbe      	ldr	r3, [pc, #760]	@ (8007a1c <__ieee754_rem_pio2+0x324>)
 8007722:	4598      	cmp	r8, r3
 8007724:	d878      	bhi.n	8007818 <__ieee754_rem_pio2+0x120>
 8007726:	9b04      	ldr	r3, [sp, #16]
 8007728:	4dbd      	ldr	r5, [pc, #756]	@ (8007a20 <__ieee754_rem_pio2+0x328>)
 800772a:	2b00      	cmp	r3, #0
 800772c:	4630      	mov	r0, r6
 800772e:	a3ac      	add	r3, pc, #688	@ (adr r3, 80079e0 <__ieee754_rem_pio2+0x2e8>)
 8007730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007734:	4639      	mov	r1, r7
 8007736:	dd38      	ble.n	80077aa <__ieee754_rem_pio2+0xb2>
 8007738:	f7f8 fdc6 	bl	80002c8 <__aeabi_dsub>
 800773c:	45a8      	cmp	r8, r5
 800773e:	4606      	mov	r6, r0
 8007740:	460f      	mov	r7, r1
 8007742:	d01a      	beq.n	800777a <__ieee754_rem_pio2+0x82>
 8007744:	a3a8      	add	r3, pc, #672	@ (adr r3, 80079e8 <__ieee754_rem_pio2+0x2f0>)
 8007746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774a:	f7f8 fdbd 	bl	80002c8 <__aeabi_dsub>
 800774e:	4602      	mov	r2, r0
 8007750:	460b      	mov	r3, r1
 8007752:	4680      	mov	r8, r0
 8007754:	4689      	mov	r9, r1
 8007756:	4630      	mov	r0, r6
 8007758:	4639      	mov	r1, r7
 800775a:	f7f8 fdb5 	bl	80002c8 <__aeabi_dsub>
 800775e:	a3a2      	add	r3, pc, #648	@ (adr r3, 80079e8 <__ieee754_rem_pio2+0x2f0>)
 8007760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007764:	f7f8 fdb0 	bl	80002c8 <__aeabi_dsub>
 8007768:	e9c4 8900 	strd	r8, r9, [r4]
 800776c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007770:	2501      	movs	r5, #1
 8007772:	4628      	mov	r0, r5
 8007774:	b00d      	add	sp, #52	@ 0x34
 8007776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800777a:	a39d      	add	r3, pc, #628	@ (adr r3, 80079f0 <__ieee754_rem_pio2+0x2f8>)
 800777c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007780:	f7f8 fda2 	bl	80002c8 <__aeabi_dsub>
 8007784:	a39c      	add	r3, pc, #624	@ (adr r3, 80079f8 <__ieee754_rem_pio2+0x300>)
 8007786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778a:	4606      	mov	r6, r0
 800778c:	460f      	mov	r7, r1
 800778e:	f7f8 fd9b 	bl	80002c8 <__aeabi_dsub>
 8007792:	4602      	mov	r2, r0
 8007794:	460b      	mov	r3, r1
 8007796:	4680      	mov	r8, r0
 8007798:	4689      	mov	r9, r1
 800779a:	4630      	mov	r0, r6
 800779c:	4639      	mov	r1, r7
 800779e:	f7f8 fd93 	bl	80002c8 <__aeabi_dsub>
 80077a2:	a395      	add	r3, pc, #596	@ (adr r3, 80079f8 <__ieee754_rem_pio2+0x300>)
 80077a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a8:	e7dc      	b.n	8007764 <__ieee754_rem_pio2+0x6c>
 80077aa:	f7f8 fd8f 	bl	80002cc <__adddf3>
 80077ae:	45a8      	cmp	r8, r5
 80077b0:	4606      	mov	r6, r0
 80077b2:	460f      	mov	r7, r1
 80077b4:	d018      	beq.n	80077e8 <__ieee754_rem_pio2+0xf0>
 80077b6:	a38c      	add	r3, pc, #560	@ (adr r3, 80079e8 <__ieee754_rem_pio2+0x2f0>)
 80077b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077bc:	f7f8 fd86 	bl	80002cc <__adddf3>
 80077c0:	4602      	mov	r2, r0
 80077c2:	460b      	mov	r3, r1
 80077c4:	4680      	mov	r8, r0
 80077c6:	4689      	mov	r9, r1
 80077c8:	4630      	mov	r0, r6
 80077ca:	4639      	mov	r1, r7
 80077cc:	f7f8 fd7c 	bl	80002c8 <__aeabi_dsub>
 80077d0:	a385      	add	r3, pc, #532	@ (adr r3, 80079e8 <__ieee754_rem_pio2+0x2f0>)
 80077d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d6:	f7f8 fd79 	bl	80002cc <__adddf3>
 80077da:	f04f 35ff 	mov.w	r5, #4294967295
 80077de:	e9c4 8900 	strd	r8, r9, [r4]
 80077e2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80077e6:	e7c4      	b.n	8007772 <__ieee754_rem_pio2+0x7a>
 80077e8:	a381      	add	r3, pc, #516	@ (adr r3, 80079f0 <__ieee754_rem_pio2+0x2f8>)
 80077ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ee:	f7f8 fd6d 	bl	80002cc <__adddf3>
 80077f2:	a381      	add	r3, pc, #516	@ (adr r3, 80079f8 <__ieee754_rem_pio2+0x300>)
 80077f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f8:	4606      	mov	r6, r0
 80077fa:	460f      	mov	r7, r1
 80077fc:	f7f8 fd66 	bl	80002cc <__adddf3>
 8007800:	4602      	mov	r2, r0
 8007802:	460b      	mov	r3, r1
 8007804:	4680      	mov	r8, r0
 8007806:	4689      	mov	r9, r1
 8007808:	4630      	mov	r0, r6
 800780a:	4639      	mov	r1, r7
 800780c:	f7f8 fd5c 	bl	80002c8 <__aeabi_dsub>
 8007810:	a379      	add	r3, pc, #484	@ (adr r3, 80079f8 <__ieee754_rem_pio2+0x300>)
 8007812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007816:	e7de      	b.n	80077d6 <__ieee754_rem_pio2+0xde>
 8007818:	4b82      	ldr	r3, [pc, #520]	@ (8007a24 <__ieee754_rem_pio2+0x32c>)
 800781a:	4598      	cmp	r8, r3
 800781c:	f200 80d1 	bhi.w	80079c2 <__ieee754_rem_pio2+0x2ca>
 8007820:	f000 f966 	bl	8007af0 <fabs>
 8007824:	ec57 6b10 	vmov	r6, r7, d0
 8007828:	a375      	add	r3, pc, #468	@ (adr r3, 8007a00 <__ieee754_rem_pio2+0x308>)
 800782a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782e:	4630      	mov	r0, r6
 8007830:	4639      	mov	r1, r7
 8007832:	f7f8 ff01 	bl	8000638 <__aeabi_dmul>
 8007836:	4b7c      	ldr	r3, [pc, #496]	@ (8007a28 <__ieee754_rem_pio2+0x330>)
 8007838:	2200      	movs	r2, #0
 800783a:	f7f8 fd47 	bl	80002cc <__adddf3>
 800783e:	f7f9 f995 	bl	8000b6c <__aeabi_d2iz>
 8007842:	4605      	mov	r5, r0
 8007844:	f7f8 fe8e 	bl	8000564 <__aeabi_i2d>
 8007848:	4602      	mov	r2, r0
 800784a:	460b      	mov	r3, r1
 800784c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007850:	a363      	add	r3, pc, #396	@ (adr r3, 80079e0 <__ieee754_rem_pio2+0x2e8>)
 8007852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007856:	f7f8 feef 	bl	8000638 <__aeabi_dmul>
 800785a:	4602      	mov	r2, r0
 800785c:	460b      	mov	r3, r1
 800785e:	4630      	mov	r0, r6
 8007860:	4639      	mov	r1, r7
 8007862:	f7f8 fd31 	bl	80002c8 <__aeabi_dsub>
 8007866:	a360      	add	r3, pc, #384	@ (adr r3, 80079e8 <__ieee754_rem_pio2+0x2f0>)
 8007868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800786c:	4682      	mov	sl, r0
 800786e:	468b      	mov	fp, r1
 8007870:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007874:	f7f8 fee0 	bl	8000638 <__aeabi_dmul>
 8007878:	2d1f      	cmp	r5, #31
 800787a:	4606      	mov	r6, r0
 800787c:	460f      	mov	r7, r1
 800787e:	dc0c      	bgt.n	800789a <__ieee754_rem_pio2+0x1a2>
 8007880:	4b6a      	ldr	r3, [pc, #424]	@ (8007a2c <__ieee754_rem_pio2+0x334>)
 8007882:	1e6a      	subs	r2, r5, #1
 8007884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007888:	4543      	cmp	r3, r8
 800788a:	d006      	beq.n	800789a <__ieee754_rem_pio2+0x1a2>
 800788c:	4632      	mov	r2, r6
 800788e:	463b      	mov	r3, r7
 8007890:	4650      	mov	r0, sl
 8007892:	4659      	mov	r1, fp
 8007894:	f7f8 fd18 	bl	80002c8 <__aeabi_dsub>
 8007898:	e00e      	b.n	80078b8 <__ieee754_rem_pio2+0x1c0>
 800789a:	463b      	mov	r3, r7
 800789c:	4632      	mov	r2, r6
 800789e:	4650      	mov	r0, sl
 80078a0:	4659      	mov	r1, fp
 80078a2:	f7f8 fd11 	bl	80002c8 <__aeabi_dsub>
 80078a6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80078aa:	9305      	str	r3, [sp, #20]
 80078ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80078b0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80078b4:	2b10      	cmp	r3, #16
 80078b6:	dc02      	bgt.n	80078be <__ieee754_rem_pio2+0x1c6>
 80078b8:	e9c4 0100 	strd	r0, r1, [r4]
 80078bc:	e039      	b.n	8007932 <__ieee754_rem_pio2+0x23a>
 80078be:	a34c      	add	r3, pc, #304	@ (adr r3, 80079f0 <__ieee754_rem_pio2+0x2f8>)
 80078c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078c8:	f7f8 feb6 	bl	8000638 <__aeabi_dmul>
 80078cc:	4606      	mov	r6, r0
 80078ce:	460f      	mov	r7, r1
 80078d0:	4602      	mov	r2, r0
 80078d2:	460b      	mov	r3, r1
 80078d4:	4650      	mov	r0, sl
 80078d6:	4659      	mov	r1, fp
 80078d8:	f7f8 fcf6 	bl	80002c8 <__aeabi_dsub>
 80078dc:	4602      	mov	r2, r0
 80078de:	460b      	mov	r3, r1
 80078e0:	4680      	mov	r8, r0
 80078e2:	4689      	mov	r9, r1
 80078e4:	4650      	mov	r0, sl
 80078e6:	4659      	mov	r1, fp
 80078e8:	f7f8 fcee 	bl	80002c8 <__aeabi_dsub>
 80078ec:	4632      	mov	r2, r6
 80078ee:	463b      	mov	r3, r7
 80078f0:	f7f8 fcea 	bl	80002c8 <__aeabi_dsub>
 80078f4:	a340      	add	r3, pc, #256	@ (adr r3, 80079f8 <__ieee754_rem_pio2+0x300>)
 80078f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fa:	4606      	mov	r6, r0
 80078fc:	460f      	mov	r7, r1
 80078fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007902:	f7f8 fe99 	bl	8000638 <__aeabi_dmul>
 8007906:	4632      	mov	r2, r6
 8007908:	463b      	mov	r3, r7
 800790a:	f7f8 fcdd 	bl	80002c8 <__aeabi_dsub>
 800790e:	4602      	mov	r2, r0
 8007910:	460b      	mov	r3, r1
 8007912:	4606      	mov	r6, r0
 8007914:	460f      	mov	r7, r1
 8007916:	4640      	mov	r0, r8
 8007918:	4649      	mov	r1, r9
 800791a:	f7f8 fcd5 	bl	80002c8 <__aeabi_dsub>
 800791e:	9a05      	ldr	r2, [sp, #20]
 8007920:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007924:	1ad3      	subs	r3, r2, r3
 8007926:	2b31      	cmp	r3, #49	@ 0x31
 8007928:	dc20      	bgt.n	800796c <__ieee754_rem_pio2+0x274>
 800792a:	e9c4 0100 	strd	r0, r1, [r4]
 800792e:	46c2      	mov	sl, r8
 8007930:	46cb      	mov	fp, r9
 8007932:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007936:	4650      	mov	r0, sl
 8007938:	4642      	mov	r2, r8
 800793a:	464b      	mov	r3, r9
 800793c:	4659      	mov	r1, fp
 800793e:	f7f8 fcc3 	bl	80002c8 <__aeabi_dsub>
 8007942:	463b      	mov	r3, r7
 8007944:	4632      	mov	r2, r6
 8007946:	f7f8 fcbf 	bl	80002c8 <__aeabi_dsub>
 800794a:	9b04      	ldr	r3, [sp, #16]
 800794c:	2b00      	cmp	r3, #0
 800794e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007952:	f6bf af0e 	bge.w	8007772 <__ieee754_rem_pio2+0x7a>
 8007956:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800795a:	6063      	str	r3, [r4, #4]
 800795c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007960:	f8c4 8000 	str.w	r8, [r4]
 8007964:	60a0      	str	r0, [r4, #8]
 8007966:	60e3      	str	r3, [r4, #12]
 8007968:	426d      	negs	r5, r5
 800796a:	e702      	b.n	8007772 <__ieee754_rem_pio2+0x7a>
 800796c:	a326      	add	r3, pc, #152	@ (adr r3, 8007a08 <__ieee754_rem_pio2+0x310>)
 800796e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007972:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007976:	f7f8 fe5f 	bl	8000638 <__aeabi_dmul>
 800797a:	4606      	mov	r6, r0
 800797c:	460f      	mov	r7, r1
 800797e:	4602      	mov	r2, r0
 8007980:	460b      	mov	r3, r1
 8007982:	4640      	mov	r0, r8
 8007984:	4649      	mov	r1, r9
 8007986:	f7f8 fc9f 	bl	80002c8 <__aeabi_dsub>
 800798a:	4602      	mov	r2, r0
 800798c:	460b      	mov	r3, r1
 800798e:	4682      	mov	sl, r0
 8007990:	468b      	mov	fp, r1
 8007992:	4640      	mov	r0, r8
 8007994:	4649      	mov	r1, r9
 8007996:	f7f8 fc97 	bl	80002c8 <__aeabi_dsub>
 800799a:	4632      	mov	r2, r6
 800799c:	463b      	mov	r3, r7
 800799e:	f7f8 fc93 	bl	80002c8 <__aeabi_dsub>
 80079a2:	a31b      	add	r3, pc, #108	@ (adr r3, 8007a10 <__ieee754_rem_pio2+0x318>)
 80079a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a8:	4606      	mov	r6, r0
 80079aa:	460f      	mov	r7, r1
 80079ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079b0:	f7f8 fe42 	bl	8000638 <__aeabi_dmul>
 80079b4:	4632      	mov	r2, r6
 80079b6:	463b      	mov	r3, r7
 80079b8:	f7f8 fc86 	bl	80002c8 <__aeabi_dsub>
 80079bc:	4606      	mov	r6, r0
 80079be:	460f      	mov	r7, r1
 80079c0:	e764      	b.n	800788c <__ieee754_rem_pio2+0x194>
 80079c2:	4b1b      	ldr	r3, [pc, #108]	@ (8007a30 <__ieee754_rem_pio2+0x338>)
 80079c4:	4598      	cmp	r8, r3
 80079c6:	d935      	bls.n	8007a34 <__ieee754_rem_pio2+0x33c>
 80079c8:	4632      	mov	r2, r6
 80079ca:	463b      	mov	r3, r7
 80079cc:	4630      	mov	r0, r6
 80079ce:	4639      	mov	r1, r7
 80079d0:	f7f8 fc7a 	bl	80002c8 <__aeabi_dsub>
 80079d4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80079d8:	e9c4 0100 	strd	r0, r1, [r4]
 80079dc:	e69e      	b.n	800771c <__ieee754_rem_pio2+0x24>
 80079de:	bf00      	nop
 80079e0:	54400000 	.word	0x54400000
 80079e4:	3ff921fb 	.word	0x3ff921fb
 80079e8:	1a626331 	.word	0x1a626331
 80079ec:	3dd0b461 	.word	0x3dd0b461
 80079f0:	1a600000 	.word	0x1a600000
 80079f4:	3dd0b461 	.word	0x3dd0b461
 80079f8:	2e037073 	.word	0x2e037073
 80079fc:	3ba3198a 	.word	0x3ba3198a
 8007a00:	6dc9c883 	.word	0x6dc9c883
 8007a04:	3fe45f30 	.word	0x3fe45f30
 8007a08:	2e000000 	.word	0x2e000000
 8007a0c:	3ba3198a 	.word	0x3ba3198a
 8007a10:	252049c1 	.word	0x252049c1
 8007a14:	397b839a 	.word	0x397b839a
 8007a18:	3fe921fb 	.word	0x3fe921fb
 8007a1c:	4002d97b 	.word	0x4002d97b
 8007a20:	3ff921fb 	.word	0x3ff921fb
 8007a24:	413921fb 	.word	0x413921fb
 8007a28:	3fe00000 	.word	0x3fe00000
 8007a2c:	0800856c 	.word	0x0800856c
 8007a30:	7fefffff 	.word	0x7fefffff
 8007a34:	ea4f 5528 	mov.w	r5, r8, asr #20
 8007a38:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8007a3c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8007a40:	4630      	mov	r0, r6
 8007a42:	460f      	mov	r7, r1
 8007a44:	f7f9 f892 	bl	8000b6c <__aeabi_d2iz>
 8007a48:	f7f8 fd8c 	bl	8000564 <__aeabi_i2d>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	460b      	mov	r3, r1
 8007a50:	4630      	mov	r0, r6
 8007a52:	4639      	mov	r1, r7
 8007a54:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007a58:	f7f8 fc36 	bl	80002c8 <__aeabi_dsub>
 8007a5c:	4b22      	ldr	r3, [pc, #136]	@ (8007ae8 <__ieee754_rem_pio2+0x3f0>)
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f7f8 fdea 	bl	8000638 <__aeabi_dmul>
 8007a64:	460f      	mov	r7, r1
 8007a66:	4606      	mov	r6, r0
 8007a68:	f7f9 f880 	bl	8000b6c <__aeabi_d2iz>
 8007a6c:	f7f8 fd7a 	bl	8000564 <__aeabi_i2d>
 8007a70:	4602      	mov	r2, r0
 8007a72:	460b      	mov	r3, r1
 8007a74:	4630      	mov	r0, r6
 8007a76:	4639      	mov	r1, r7
 8007a78:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a7c:	f7f8 fc24 	bl	80002c8 <__aeabi_dsub>
 8007a80:	4b19      	ldr	r3, [pc, #100]	@ (8007ae8 <__ieee754_rem_pio2+0x3f0>)
 8007a82:	2200      	movs	r2, #0
 8007a84:	f7f8 fdd8 	bl	8000638 <__aeabi_dmul>
 8007a88:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8007a8c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8007a90:	f04f 0803 	mov.w	r8, #3
 8007a94:	2600      	movs	r6, #0
 8007a96:	2700      	movs	r7, #0
 8007a98:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8007a9c:	4632      	mov	r2, r6
 8007a9e:	463b      	mov	r3, r7
 8007aa0:	46c2      	mov	sl, r8
 8007aa2:	f108 38ff 	add.w	r8, r8, #4294967295
 8007aa6:	f7f9 f82f 	bl	8000b08 <__aeabi_dcmpeq>
 8007aaa:	2800      	cmp	r0, #0
 8007aac:	d1f4      	bne.n	8007a98 <__ieee754_rem_pio2+0x3a0>
 8007aae:	4b0f      	ldr	r3, [pc, #60]	@ (8007aec <__ieee754_rem_pio2+0x3f4>)
 8007ab0:	9301      	str	r3, [sp, #4]
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	9300      	str	r3, [sp, #0]
 8007ab6:	462a      	mov	r2, r5
 8007ab8:	4653      	mov	r3, sl
 8007aba:	4621      	mov	r1, r4
 8007abc:	a806      	add	r0, sp, #24
 8007abe:	f000 f81f 	bl	8007b00 <__kernel_rem_pio2>
 8007ac2:	9b04      	ldr	r3, [sp, #16]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	4605      	mov	r5, r0
 8007ac8:	f6bf ae53 	bge.w	8007772 <__ieee754_rem_pio2+0x7a>
 8007acc:	e9d4 2100 	ldrd	r2, r1, [r4]
 8007ad0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007ad4:	e9c4 2300 	strd	r2, r3, [r4]
 8007ad8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8007adc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007ae0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8007ae4:	e740      	b.n	8007968 <__ieee754_rem_pio2+0x270>
 8007ae6:	bf00      	nop
 8007ae8:	41700000 	.word	0x41700000
 8007aec:	080085ec 	.word	0x080085ec

08007af0 <fabs>:
 8007af0:	ec51 0b10 	vmov	r0, r1, d0
 8007af4:	4602      	mov	r2, r0
 8007af6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8007afa:	ec43 2b10 	vmov	d0, r2, r3
 8007afe:	4770      	bx	lr

08007b00 <__kernel_rem_pio2>:
 8007b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b04:	ed2d 8b02 	vpush	{d8}
 8007b08:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8007b0c:	f112 0f14 	cmn.w	r2, #20
 8007b10:	9306      	str	r3, [sp, #24]
 8007b12:	9104      	str	r1, [sp, #16]
 8007b14:	4bbe      	ldr	r3, [pc, #760]	@ (8007e10 <__kernel_rem_pio2+0x310>)
 8007b16:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8007b18:	9008      	str	r0, [sp, #32]
 8007b1a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007b1e:	9300      	str	r3, [sp, #0]
 8007b20:	9b06      	ldr	r3, [sp, #24]
 8007b22:	f103 33ff 	add.w	r3, r3, #4294967295
 8007b26:	bfa8      	it	ge
 8007b28:	1ed4      	subge	r4, r2, #3
 8007b2a:	9305      	str	r3, [sp, #20]
 8007b2c:	bfb2      	itee	lt
 8007b2e:	2400      	movlt	r4, #0
 8007b30:	2318      	movge	r3, #24
 8007b32:	fb94 f4f3 	sdivge	r4, r4, r3
 8007b36:	f06f 0317 	mvn.w	r3, #23
 8007b3a:	fb04 3303 	mla	r3, r4, r3, r3
 8007b3e:	eb03 0b02 	add.w	fp, r3, r2
 8007b42:	9b00      	ldr	r3, [sp, #0]
 8007b44:	9a05      	ldr	r2, [sp, #20]
 8007b46:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8007e00 <__kernel_rem_pio2+0x300>
 8007b4a:	eb03 0802 	add.w	r8, r3, r2
 8007b4e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8007b50:	1aa7      	subs	r7, r4, r2
 8007b52:	ae20      	add	r6, sp, #128	@ 0x80
 8007b54:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007b58:	2500      	movs	r5, #0
 8007b5a:	4545      	cmp	r5, r8
 8007b5c:	dd13      	ble.n	8007b86 <__kernel_rem_pio2+0x86>
 8007b5e:	9b06      	ldr	r3, [sp, #24]
 8007b60:	aa20      	add	r2, sp, #128	@ 0x80
 8007b62:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007b66:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8007b6a:	f04f 0800 	mov.w	r8, #0
 8007b6e:	9b00      	ldr	r3, [sp, #0]
 8007b70:	4598      	cmp	r8, r3
 8007b72:	dc31      	bgt.n	8007bd8 <__kernel_rem_pio2+0xd8>
 8007b74:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8007e00 <__kernel_rem_pio2+0x300>
 8007b78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b7c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007b80:	462f      	mov	r7, r5
 8007b82:	2600      	movs	r6, #0
 8007b84:	e01b      	b.n	8007bbe <__kernel_rem_pio2+0xbe>
 8007b86:	42ef      	cmn	r7, r5
 8007b88:	d407      	bmi.n	8007b9a <__kernel_rem_pio2+0x9a>
 8007b8a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007b8e:	f7f8 fce9 	bl	8000564 <__aeabi_i2d>
 8007b92:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007b96:	3501      	adds	r5, #1
 8007b98:	e7df      	b.n	8007b5a <__kernel_rem_pio2+0x5a>
 8007b9a:	ec51 0b18 	vmov	r0, r1, d8
 8007b9e:	e7f8      	b.n	8007b92 <__kernel_rem_pio2+0x92>
 8007ba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ba4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007ba8:	f7f8 fd46 	bl	8000638 <__aeabi_dmul>
 8007bac:	4602      	mov	r2, r0
 8007bae:	460b      	mov	r3, r1
 8007bb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bb4:	f7f8 fb8a 	bl	80002cc <__adddf3>
 8007bb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bbc:	3601      	adds	r6, #1
 8007bbe:	9b05      	ldr	r3, [sp, #20]
 8007bc0:	429e      	cmp	r6, r3
 8007bc2:	f1a7 0708 	sub.w	r7, r7, #8
 8007bc6:	ddeb      	ble.n	8007ba0 <__kernel_rem_pio2+0xa0>
 8007bc8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007bcc:	f108 0801 	add.w	r8, r8, #1
 8007bd0:	ecaa 7b02 	vstmia	sl!, {d7}
 8007bd4:	3508      	adds	r5, #8
 8007bd6:	e7ca      	b.n	8007b6e <__kernel_rem_pio2+0x6e>
 8007bd8:	9b00      	ldr	r3, [sp, #0]
 8007bda:	f8dd 8000 	ldr.w	r8, [sp]
 8007bde:	aa0c      	add	r2, sp, #48	@ 0x30
 8007be0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007be4:	930a      	str	r3, [sp, #40]	@ 0x28
 8007be6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8007be8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007bec:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bee:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8007bf2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007bf4:	ab98      	add	r3, sp, #608	@ 0x260
 8007bf6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007bfa:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8007bfe:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007c02:	ac0c      	add	r4, sp, #48	@ 0x30
 8007c04:	ab70      	add	r3, sp, #448	@ 0x1c0
 8007c06:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8007c0a:	46a1      	mov	r9, r4
 8007c0c:	46c2      	mov	sl, r8
 8007c0e:	f1ba 0f00 	cmp.w	sl, #0
 8007c12:	f1a5 0508 	sub.w	r5, r5, #8
 8007c16:	dc77      	bgt.n	8007d08 <__kernel_rem_pio2+0x208>
 8007c18:	4658      	mov	r0, fp
 8007c1a:	ed9d 0b02 	vldr	d0, [sp, #8]
 8007c1e:	f000 fac7 	bl	80081b0 <scalbn>
 8007c22:	ec57 6b10 	vmov	r6, r7, d0
 8007c26:	2200      	movs	r2, #0
 8007c28:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8007c2c:	4630      	mov	r0, r6
 8007c2e:	4639      	mov	r1, r7
 8007c30:	f7f8 fd02 	bl	8000638 <__aeabi_dmul>
 8007c34:	ec41 0b10 	vmov	d0, r0, r1
 8007c38:	f000 fb3a 	bl	80082b0 <floor>
 8007c3c:	4b75      	ldr	r3, [pc, #468]	@ (8007e14 <__kernel_rem_pio2+0x314>)
 8007c3e:	ec51 0b10 	vmov	r0, r1, d0
 8007c42:	2200      	movs	r2, #0
 8007c44:	f7f8 fcf8 	bl	8000638 <__aeabi_dmul>
 8007c48:	4602      	mov	r2, r0
 8007c4a:	460b      	mov	r3, r1
 8007c4c:	4630      	mov	r0, r6
 8007c4e:	4639      	mov	r1, r7
 8007c50:	f7f8 fb3a 	bl	80002c8 <__aeabi_dsub>
 8007c54:	460f      	mov	r7, r1
 8007c56:	4606      	mov	r6, r0
 8007c58:	f7f8 ff88 	bl	8000b6c <__aeabi_d2iz>
 8007c5c:	9002      	str	r0, [sp, #8]
 8007c5e:	f7f8 fc81 	bl	8000564 <__aeabi_i2d>
 8007c62:	4602      	mov	r2, r0
 8007c64:	460b      	mov	r3, r1
 8007c66:	4630      	mov	r0, r6
 8007c68:	4639      	mov	r1, r7
 8007c6a:	f7f8 fb2d 	bl	80002c8 <__aeabi_dsub>
 8007c6e:	f1bb 0f00 	cmp.w	fp, #0
 8007c72:	4606      	mov	r6, r0
 8007c74:	460f      	mov	r7, r1
 8007c76:	dd6c      	ble.n	8007d52 <__kernel_rem_pio2+0x252>
 8007c78:	f108 31ff 	add.w	r1, r8, #4294967295
 8007c7c:	ab0c      	add	r3, sp, #48	@ 0x30
 8007c7e:	9d02      	ldr	r5, [sp, #8]
 8007c80:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007c84:	f1cb 0018 	rsb	r0, fp, #24
 8007c88:	fa43 f200 	asr.w	r2, r3, r0
 8007c8c:	4415      	add	r5, r2
 8007c8e:	4082      	lsls	r2, r0
 8007c90:	1a9b      	subs	r3, r3, r2
 8007c92:	aa0c      	add	r2, sp, #48	@ 0x30
 8007c94:	9502      	str	r5, [sp, #8]
 8007c96:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8007c9a:	f1cb 0217 	rsb	r2, fp, #23
 8007c9e:	fa43 f902 	asr.w	r9, r3, r2
 8007ca2:	f1b9 0f00 	cmp.w	r9, #0
 8007ca6:	dd64      	ble.n	8007d72 <__kernel_rem_pio2+0x272>
 8007ca8:	9b02      	ldr	r3, [sp, #8]
 8007caa:	2200      	movs	r2, #0
 8007cac:	3301      	adds	r3, #1
 8007cae:	9302      	str	r3, [sp, #8]
 8007cb0:	4615      	mov	r5, r2
 8007cb2:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8007cb6:	4590      	cmp	r8, r2
 8007cb8:	f300 80b8 	bgt.w	8007e2c <__kernel_rem_pio2+0x32c>
 8007cbc:	f1bb 0f00 	cmp.w	fp, #0
 8007cc0:	dd07      	ble.n	8007cd2 <__kernel_rem_pio2+0x1d2>
 8007cc2:	f1bb 0f01 	cmp.w	fp, #1
 8007cc6:	f000 80bf 	beq.w	8007e48 <__kernel_rem_pio2+0x348>
 8007cca:	f1bb 0f02 	cmp.w	fp, #2
 8007cce:	f000 80c6 	beq.w	8007e5e <__kernel_rem_pio2+0x35e>
 8007cd2:	f1b9 0f02 	cmp.w	r9, #2
 8007cd6:	d14c      	bne.n	8007d72 <__kernel_rem_pio2+0x272>
 8007cd8:	4632      	mov	r2, r6
 8007cda:	463b      	mov	r3, r7
 8007cdc:	494e      	ldr	r1, [pc, #312]	@ (8007e18 <__kernel_rem_pio2+0x318>)
 8007cde:	2000      	movs	r0, #0
 8007ce0:	f7f8 faf2 	bl	80002c8 <__aeabi_dsub>
 8007ce4:	4606      	mov	r6, r0
 8007ce6:	460f      	mov	r7, r1
 8007ce8:	2d00      	cmp	r5, #0
 8007cea:	d042      	beq.n	8007d72 <__kernel_rem_pio2+0x272>
 8007cec:	4658      	mov	r0, fp
 8007cee:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8007e08 <__kernel_rem_pio2+0x308>
 8007cf2:	f000 fa5d 	bl	80081b0 <scalbn>
 8007cf6:	4630      	mov	r0, r6
 8007cf8:	4639      	mov	r1, r7
 8007cfa:	ec53 2b10 	vmov	r2, r3, d0
 8007cfe:	f7f8 fae3 	bl	80002c8 <__aeabi_dsub>
 8007d02:	4606      	mov	r6, r0
 8007d04:	460f      	mov	r7, r1
 8007d06:	e034      	b.n	8007d72 <__kernel_rem_pio2+0x272>
 8007d08:	4b44      	ldr	r3, [pc, #272]	@ (8007e1c <__kernel_rem_pio2+0x31c>)
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d10:	f7f8 fc92 	bl	8000638 <__aeabi_dmul>
 8007d14:	f7f8 ff2a 	bl	8000b6c <__aeabi_d2iz>
 8007d18:	f7f8 fc24 	bl	8000564 <__aeabi_i2d>
 8007d1c:	4b40      	ldr	r3, [pc, #256]	@ (8007e20 <__kernel_rem_pio2+0x320>)
 8007d1e:	2200      	movs	r2, #0
 8007d20:	4606      	mov	r6, r0
 8007d22:	460f      	mov	r7, r1
 8007d24:	f7f8 fc88 	bl	8000638 <__aeabi_dmul>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	460b      	mov	r3, r1
 8007d2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d30:	f7f8 faca 	bl	80002c8 <__aeabi_dsub>
 8007d34:	f7f8 ff1a 	bl	8000b6c <__aeabi_d2iz>
 8007d38:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d3c:	f849 0b04 	str.w	r0, [r9], #4
 8007d40:	4639      	mov	r1, r7
 8007d42:	4630      	mov	r0, r6
 8007d44:	f7f8 fac2 	bl	80002cc <__adddf3>
 8007d48:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d50:	e75d      	b.n	8007c0e <__kernel_rem_pio2+0x10e>
 8007d52:	d107      	bne.n	8007d64 <__kernel_rem_pio2+0x264>
 8007d54:	f108 33ff 	add.w	r3, r8, #4294967295
 8007d58:	aa0c      	add	r2, sp, #48	@ 0x30
 8007d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d5e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8007d62:	e79e      	b.n	8007ca2 <__kernel_rem_pio2+0x1a2>
 8007d64:	4b2f      	ldr	r3, [pc, #188]	@ (8007e24 <__kernel_rem_pio2+0x324>)
 8007d66:	2200      	movs	r2, #0
 8007d68:	f7f8 feec 	bl	8000b44 <__aeabi_dcmpge>
 8007d6c:	2800      	cmp	r0, #0
 8007d6e:	d143      	bne.n	8007df8 <__kernel_rem_pio2+0x2f8>
 8007d70:	4681      	mov	r9, r0
 8007d72:	2200      	movs	r2, #0
 8007d74:	2300      	movs	r3, #0
 8007d76:	4630      	mov	r0, r6
 8007d78:	4639      	mov	r1, r7
 8007d7a:	f7f8 fec5 	bl	8000b08 <__aeabi_dcmpeq>
 8007d7e:	2800      	cmp	r0, #0
 8007d80:	f000 80bf 	beq.w	8007f02 <__kernel_rem_pio2+0x402>
 8007d84:	f108 33ff 	add.w	r3, r8, #4294967295
 8007d88:	2200      	movs	r2, #0
 8007d8a:	9900      	ldr	r1, [sp, #0]
 8007d8c:	428b      	cmp	r3, r1
 8007d8e:	da6e      	bge.n	8007e6e <__kernel_rem_pio2+0x36e>
 8007d90:	2a00      	cmp	r2, #0
 8007d92:	f000 8089 	beq.w	8007ea8 <__kernel_rem_pio2+0x3a8>
 8007d96:	f108 38ff 	add.w	r8, r8, #4294967295
 8007d9a:	ab0c      	add	r3, sp, #48	@ 0x30
 8007d9c:	f1ab 0b18 	sub.w	fp, fp, #24
 8007da0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d0f6      	beq.n	8007d96 <__kernel_rem_pio2+0x296>
 8007da8:	4658      	mov	r0, fp
 8007daa:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8007e08 <__kernel_rem_pio2+0x308>
 8007dae:	f000 f9ff 	bl	80081b0 <scalbn>
 8007db2:	f108 0301 	add.w	r3, r8, #1
 8007db6:	00da      	lsls	r2, r3, #3
 8007db8:	9205      	str	r2, [sp, #20]
 8007dba:	ec55 4b10 	vmov	r4, r5, d0
 8007dbe:	aa70      	add	r2, sp, #448	@ 0x1c0
 8007dc0:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8007e1c <__kernel_rem_pio2+0x31c>
 8007dc4:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8007dc8:	4646      	mov	r6, r8
 8007dca:	f04f 0a00 	mov.w	sl, #0
 8007dce:	2e00      	cmp	r6, #0
 8007dd0:	f280 80cf 	bge.w	8007f72 <__kernel_rem_pio2+0x472>
 8007dd4:	4644      	mov	r4, r8
 8007dd6:	2c00      	cmp	r4, #0
 8007dd8:	f2c0 80fd 	blt.w	8007fd6 <__kernel_rem_pio2+0x4d6>
 8007ddc:	4b12      	ldr	r3, [pc, #72]	@ (8007e28 <__kernel_rem_pio2+0x328>)
 8007dde:	461f      	mov	r7, r3
 8007de0:	ab70      	add	r3, sp, #448	@ 0x1c0
 8007de2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007de6:	9306      	str	r3, [sp, #24]
 8007de8:	f04f 0a00 	mov.w	sl, #0
 8007dec:	f04f 0b00 	mov.w	fp, #0
 8007df0:	2600      	movs	r6, #0
 8007df2:	eba8 0504 	sub.w	r5, r8, r4
 8007df6:	e0e2      	b.n	8007fbe <__kernel_rem_pio2+0x4be>
 8007df8:	f04f 0902 	mov.w	r9, #2
 8007dfc:	e754      	b.n	8007ca8 <__kernel_rem_pio2+0x1a8>
 8007dfe:	bf00      	nop
	...
 8007e0c:	3ff00000 	.word	0x3ff00000
 8007e10:	08008738 	.word	0x08008738
 8007e14:	40200000 	.word	0x40200000
 8007e18:	3ff00000 	.word	0x3ff00000
 8007e1c:	3e700000 	.word	0x3e700000
 8007e20:	41700000 	.word	0x41700000
 8007e24:	3fe00000 	.word	0x3fe00000
 8007e28:	080086f8 	.word	0x080086f8
 8007e2c:	f854 3b04 	ldr.w	r3, [r4], #4
 8007e30:	b945      	cbnz	r5, 8007e44 <__kernel_rem_pio2+0x344>
 8007e32:	b123      	cbz	r3, 8007e3e <__kernel_rem_pio2+0x33e>
 8007e34:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8007e38:	f844 3c04 	str.w	r3, [r4, #-4]
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	3201      	adds	r2, #1
 8007e40:	461d      	mov	r5, r3
 8007e42:	e738      	b.n	8007cb6 <__kernel_rem_pio2+0x1b6>
 8007e44:	1acb      	subs	r3, r1, r3
 8007e46:	e7f7      	b.n	8007e38 <__kernel_rem_pio2+0x338>
 8007e48:	f108 32ff 	add.w	r2, r8, #4294967295
 8007e4c:	ab0c      	add	r3, sp, #48	@ 0x30
 8007e4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e52:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007e56:	a90c      	add	r1, sp, #48	@ 0x30
 8007e58:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007e5c:	e739      	b.n	8007cd2 <__kernel_rem_pio2+0x1d2>
 8007e5e:	f108 32ff 	add.w	r2, r8, #4294967295
 8007e62:	ab0c      	add	r3, sp, #48	@ 0x30
 8007e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e68:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007e6c:	e7f3      	b.n	8007e56 <__kernel_rem_pio2+0x356>
 8007e6e:	a90c      	add	r1, sp, #48	@ 0x30
 8007e70:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007e74:	3b01      	subs	r3, #1
 8007e76:	430a      	orrs	r2, r1
 8007e78:	e787      	b.n	8007d8a <__kernel_rem_pio2+0x28a>
 8007e7a:	3401      	adds	r4, #1
 8007e7c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007e80:	2a00      	cmp	r2, #0
 8007e82:	d0fa      	beq.n	8007e7a <__kernel_rem_pio2+0x37a>
 8007e84:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e86:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007e8a:	eb0d 0503 	add.w	r5, sp, r3
 8007e8e:	9b06      	ldr	r3, [sp, #24]
 8007e90:	aa20      	add	r2, sp, #128	@ 0x80
 8007e92:	4443      	add	r3, r8
 8007e94:	f108 0701 	add.w	r7, r8, #1
 8007e98:	3d98      	subs	r5, #152	@ 0x98
 8007e9a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8007e9e:	4444      	add	r4, r8
 8007ea0:	42bc      	cmp	r4, r7
 8007ea2:	da04      	bge.n	8007eae <__kernel_rem_pio2+0x3ae>
 8007ea4:	46a0      	mov	r8, r4
 8007ea6:	e6a2      	b.n	8007bee <__kernel_rem_pio2+0xee>
 8007ea8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007eaa:	2401      	movs	r4, #1
 8007eac:	e7e6      	b.n	8007e7c <__kernel_rem_pio2+0x37c>
 8007eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eb0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8007eb4:	f7f8 fb56 	bl	8000564 <__aeabi_i2d>
 8007eb8:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8008180 <__kernel_rem_pio2+0x680>
 8007ebc:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007ec0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007ec4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ec8:	46b2      	mov	sl, r6
 8007eca:	f04f 0800 	mov.w	r8, #0
 8007ece:	9b05      	ldr	r3, [sp, #20]
 8007ed0:	4598      	cmp	r8, r3
 8007ed2:	dd05      	ble.n	8007ee0 <__kernel_rem_pio2+0x3e0>
 8007ed4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007ed8:	3701      	adds	r7, #1
 8007eda:	eca5 7b02 	vstmia	r5!, {d7}
 8007ede:	e7df      	b.n	8007ea0 <__kernel_rem_pio2+0x3a0>
 8007ee0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8007ee4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007ee8:	f7f8 fba6 	bl	8000638 <__aeabi_dmul>
 8007eec:	4602      	mov	r2, r0
 8007eee:	460b      	mov	r3, r1
 8007ef0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ef4:	f7f8 f9ea 	bl	80002cc <__adddf3>
 8007ef8:	f108 0801 	add.w	r8, r8, #1
 8007efc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f00:	e7e5      	b.n	8007ece <__kernel_rem_pio2+0x3ce>
 8007f02:	f1cb 0000 	rsb	r0, fp, #0
 8007f06:	ec47 6b10 	vmov	d0, r6, r7
 8007f0a:	f000 f951 	bl	80081b0 <scalbn>
 8007f0e:	ec55 4b10 	vmov	r4, r5, d0
 8007f12:	4b9d      	ldr	r3, [pc, #628]	@ (8008188 <__kernel_rem_pio2+0x688>)
 8007f14:	2200      	movs	r2, #0
 8007f16:	4620      	mov	r0, r4
 8007f18:	4629      	mov	r1, r5
 8007f1a:	f7f8 fe13 	bl	8000b44 <__aeabi_dcmpge>
 8007f1e:	b300      	cbz	r0, 8007f62 <__kernel_rem_pio2+0x462>
 8007f20:	4b9a      	ldr	r3, [pc, #616]	@ (800818c <__kernel_rem_pio2+0x68c>)
 8007f22:	2200      	movs	r2, #0
 8007f24:	4620      	mov	r0, r4
 8007f26:	4629      	mov	r1, r5
 8007f28:	f7f8 fb86 	bl	8000638 <__aeabi_dmul>
 8007f2c:	f7f8 fe1e 	bl	8000b6c <__aeabi_d2iz>
 8007f30:	4606      	mov	r6, r0
 8007f32:	f7f8 fb17 	bl	8000564 <__aeabi_i2d>
 8007f36:	4b94      	ldr	r3, [pc, #592]	@ (8008188 <__kernel_rem_pio2+0x688>)
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f7f8 fb7d 	bl	8000638 <__aeabi_dmul>
 8007f3e:	460b      	mov	r3, r1
 8007f40:	4602      	mov	r2, r0
 8007f42:	4629      	mov	r1, r5
 8007f44:	4620      	mov	r0, r4
 8007f46:	f7f8 f9bf 	bl	80002c8 <__aeabi_dsub>
 8007f4a:	f7f8 fe0f 	bl	8000b6c <__aeabi_d2iz>
 8007f4e:	ab0c      	add	r3, sp, #48	@ 0x30
 8007f50:	f10b 0b18 	add.w	fp, fp, #24
 8007f54:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8007f58:	f108 0801 	add.w	r8, r8, #1
 8007f5c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8007f60:	e722      	b.n	8007da8 <__kernel_rem_pio2+0x2a8>
 8007f62:	4620      	mov	r0, r4
 8007f64:	4629      	mov	r1, r5
 8007f66:	f7f8 fe01 	bl	8000b6c <__aeabi_d2iz>
 8007f6a:	ab0c      	add	r3, sp, #48	@ 0x30
 8007f6c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8007f70:	e71a      	b.n	8007da8 <__kernel_rem_pio2+0x2a8>
 8007f72:	ab0c      	add	r3, sp, #48	@ 0x30
 8007f74:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007f78:	f7f8 faf4 	bl	8000564 <__aeabi_i2d>
 8007f7c:	4622      	mov	r2, r4
 8007f7e:	462b      	mov	r3, r5
 8007f80:	f7f8 fb5a 	bl	8000638 <__aeabi_dmul>
 8007f84:	4652      	mov	r2, sl
 8007f86:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8007f8a:	465b      	mov	r3, fp
 8007f8c:	4620      	mov	r0, r4
 8007f8e:	4629      	mov	r1, r5
 8007f90:	f7f8 fb52 	bl	8000638 <__aeabi_dmul>
 8007f94:	3e01      	subs	r6, #1
 8007f96:	4604      	mov	r4, r0
 8007f98:	460d      	mov	r5, r1
 8007f9a:	e718      	b.n	8007dce <__kernel_rem_pio2+0x2ce>
 8007f9c:	9906      	ldr	r1, [sp, #24]
 8007f9e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007fa2:	9106      	str	r1, [sp, #24]
 8007fa4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8007fa8:	f7f8 fb46 	bl	8000638 <__aeabi_dmul>
 8007fac:	4602      	mov	r2, r0
 8007fae:	460b      	mov	r3, r1
 8007fb0:	4650      	mov	r0, sl
 8007fb2:	4659      	mov	r1, fp
 8007fb4:	f7f8 f98a 	bl	80002cc <__adddf3>
 8007fb8:	3601      	adds	r6, #1
 8007fba:	4682      	mov	sl, r0
 8007fbc:	468b      	mov	fp, r1
 8007fbe:	9b00      	ldr	r3, [sp, #0]
 8007fc0:	429e      	cmp	r6, r3
 8007fc2:	dc01      	bgt.n	8007fc8 <__kernel_rem_pio2+0x4c8>
 8007fc4:	42b5      	cmp	r5, r6
 8007fc6:	dae9      	bge.n	8007f9c <__kernel_rem_pio2+0x49c>
 8007fc8:	ab48      	add	r3, sp, #288	@ 0x120
 8007fca:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007fce:	e9c5 ab00 	strd	sl, fp, [r5]
 8007fd2:	3c01      	subs	r4, #1
 8007fd4:	e6ff      	b.n	8007dd6 <__kernel_rem_pio2+0x2d6>
 8007fd6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8007fd8:	2b02      	cmp	r3, #2
 8007fda:	dc0b      	bgt.n	8007ff4 <__kernel_rem_pio2+0x4f4>
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	dc39      	bgt.n	8008054 <__kernel_rem_pio2+0x554>
 8007fe0:	d05d      	beq.n	800809e <__kernel_rem_pio2+0x59e>
 8007fe2:	9b02      	ldr	r3, [sp, #8]
 8007fe4:	f003 0007 	and.w	r0, r3, #7
 8007fe8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8007fec:	ecbd 8b02 	vpop	{d8}
 8007ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ff4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8007ff6:	2b03      	cmp	r3, #3
 8007ff8:	d1f3      	bne.n	8007fe2 <__kernel_rem_pio2+0x4e2>
 8007ffa:	9b05      	ldr	r3, [sp, #20]
 8007ffc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008000:	eb0d 0403 	add.w	r4, sp, r3
 8008004:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8008008:	4625      	mov	r5, r4
 800800a:	46c2      	mov	sl, r8
 800800c:	f1ba 0f00 	cmp.w	sl, #0
 8008010:	f1a5 0508 	sub.w	r5, r5, #8
 8008014:	dc6b      	bgt.n	80080ee <__kernel_rem_pio2+0x5ee>
 8008016:	4645      	mov	r5, r8
 8008018:	2d01      	cmp	r5, #1
 800801a:	f1a4 0408 	sub.w	r4, r4, #8
 800801e:	f300 8087 	bgt.w	8008130 <__kernel_rem_pio2+0x630>
 8008022:	9c05      	ldr	r4, [sp, #20]
 8008024:	ab48      	add	r3, sp, #288	@ 0x120
 8008026:	441c      	add	r4, r3
 8008028:	2000      	movs	r0, #0
 800802a:	2100      	movs	r1, #0
 800802c:	f1b8 0f01 	cmp.w	r8, #1
 8008030:	f300 809c 	bgt.w	800816c <__kernel_rem_pio2+0x66c>
 8008034:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8008038:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800803c:	f1b9 0f00 	cmp.w	r9, #0
 8008040:	f040 80a6 	bne.w	8008190 <__kernel_rem_pio2+0x690>
 8008044:	9b04      	ldr	r3, [sp, #16]
 8008046:	e9c3 7800 	strd	r7, r8, [r3]
 800804a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800804e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8008052:	e7c6      	b.n	8007fe2 <__kernel_rem_pio2+0x4e2>
 8008054:	9d05      	ldr	r5, [sp, #20]
 8008056:	ab48      	add	r3, sp, #288	@ 0x120
 8008058:	441d      	add	r5, r3
 800805a:	4644      	mov	r4, r8
 800805c:	2000      	movs	r0, #0
 800805e:	2100      	movs	r1, #0
 8008060:	2c00      	cmp	r4, #0
 8008062:	da35      	bge.n	80080d0 <__kernel_rem_pio2+0x5d0>
 8008064:	f1b9 0f00 	cmp.w	r9, #0
 8008068:	d038      	beq.n	80080dc <__kernel_rem_pio2+0x5dc>
 800806a:	4602      	mov	r2, r0
 800806c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008070:	9c04      	ldr	r4, [sp, #16]
 8008072:	e9c4 2300 	strd	r2, r3, [r4]
 8008076:	4602      	mov	r2, r0
 8008078:	460b      	mov	r3, r1
 800807a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800807e:	f7f8 f923 	bl	80002c8 <__aeabi_dsub>
 8008082:	ad4a      	add	r5, sp, #296	@ 0x128
 8008084:	2401      	movs	r4, #1
 8008086:	45a0      	cmp	r8, r4
 8008088:	da2b      	bge.n	80080e2 <__kernel_rem_pio2+0x5e2>
 800808a:	f1b9 0f00 	cmp.w	r9, #0
 800808e:	d002      	beq.n	8008096 <__kernel_rem_pio2+0x596>
 8008090:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008094:	4619      	mov	r1, r3
 8008096:	9b04      	ldr	r3, [sp, #16]
 8008098:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800809c:	e7a1      	b.n	8007fe2 <__kernel_rem_pio2+0x4e2>
 800809e:	9c05      	ldr	r4, [sp, #20]
 80080a0:	ab48      	add	r3, sp, #288	@ 0x120
 80080a2:	441c      	add	r4, r3
 80080a4:	2000      	movs	r0, #0
 80080a6:	2100      	movs	r1, #0
 80080a8:	f1b8 0f00 	cmp.w	r8, #0
 80080ac:	da09      	bge.n	80080c2 <__kernel_rem_pio2+0x5c2>
 80080ae:	f1b9 0f00 	cmp.w	r9, #0
 80080b2:	d002      	beq.n	80080ba <__kernel_rem_pio2+0x5ba>
 80080b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80080b8:	4619      	mov	r1, r3
 80080ba:	9b04      	ldr	r3, [sp, #16]
 80080bc:	e9c3 0100 	strd	r0, r1, [r3]
 80080c0:	e78f      	b.n	8007fe2 <__kernel_rem_pio2+0x4e2>
 80080c2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80080c6:	f7f8 f901 	bl	80002cc <__adddf3>
 80080ca:	f108 38ff 	add.w	r8, r8, #4294967295
 80080ce:	e7eb      	b.n	80080a8 <__kernel_rem_pio2+0x5a8>
 80080d0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80080d4:	f7f8 f8fa 	bl	80002cc <__adddf3>
 80080d8:	3c01      	subs	r4, #1
 80080da:	e7c1      	b.n	8008060 <__kernel_rem_pio2+0x560>
 80080dc:	4602      	mov	r2, r0
 80080de:	460b      	mov	r3, r1
 80080e0:	e7c6      	b.n	8008070 <__kernel_rem_pio2+0x570>
 80080e2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80080e6:	f7f8 f8f1 	bl	80002cc <__adddf3>
 80080ea:	3401      	adds	r4, #1
 80080ec:	e7cb      	b.n	8008086 <__kernel_rem_pio2+0x586>
 80080ee:	ed95 7b00 	vldr	d7, [r5]
 80080f2:	ed8d 7b00 	vstr	d7, [sp]
 80080f6:	ed95 7b02 	vldr	d7, [r5, #8]
 80080fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80080fe:	ec53 2b17 	vmov	r2, r3, d7
 8008102:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008106:	f7f8 f8e1 	bl	80002cc <__adddf3>
 800810a:	4602      	mov	r2, r0
 800810c:	460b      	mov	r3, r1
 800810e:	4606      	mov	r6, r0
 8008110:	460f      	mov	r7, r1
 8008112:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008116:	f7f8 f8d7 	bl	80002c8 <__aeabi_dsub>
 800811a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800811e:	f7f8 f8d5 	bl	80002cc <__adddf3>
 8008122:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008126:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800812a:	e9c5 6700 	strd	r6, r7, [r5]
 800812e:	e76d      	b.n	800800c <__kernel_rem_pio2+0x50c>
 8008130:	ed94 7b00 	vldr	d7, [r4]
 8008134:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8008138:	ec51 0b17 	vmov	r0, r1, d7
 800813c:	4652      	mov	r2, sl
 800813e:	465b      	mov	r3, fp
 8008140:	ed8d 7b00 	vstr	d7, [sp]
 8008144:	f7f8 f8c2 	bl	80002cc <__adddf3>
 8008148:	4602      	mov	r2, r0
 800814a:	460b      	mov	r3, r1
 800814c:	4606      	mov	r6, r0
 800814e:	460f      	mov	r7, r1
 8008150:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008154:	f7f8 f8b8 	bl	80002c8 <__aeabi_dsub>
 8008158:	4652      	mov	r2, sl
 800815a:	465b      	mov	r3, fp
 800815c:	f7f8 f8b6 	bl	80002cc <__adddf3>
 8008160:	3d01      	subs	r5, #1
 8008162:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008166:	e9c4 6700 	strd	r6, r7, [r4]
 800816a:	e755      	b.n	8008018 <__kernel_rem_pio2+0x518>
 800816c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008170:	f7f8 f8ac 	bl	80002cc <__adddf3>
 8008174:	f108 38ff 	add.w	r8, r8, #4294967295
 8008178:	e758      	b.n	800802c <__kernel_rem_pio2+0x52c>
 800817a:	bf00      	nop
 800817c:	f3af 8000 	nop.w
	...
 8008188:	41700000 	.word	0x41700000
 800818c:	3e700000 	.word	0x3e700000
 8008190:	9b04      	ldr	r3, [sp, #16]
 8008192:	9a04      	ldr	r2, [sp, #16]
 8008194:	601f      	str	r7, [r3, #0]
 8008196:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800819a:	605c      	str	r4, [r3, #4]
 800819c:	609d      	str	r5, [r3, #8]
 800819e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80081a2:	60d3      	str	r3, [r2, #12]
 80081a4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80081a8:	6110      	str	r0, [r2, #16]
 80081aa:	6153      	str	r3, [r2, #20]
 80081ac:	e719      	b.n	8007fe2 <__kernel_rem_pio2+0x4e2>
 80081ae:	bf00      	nop

080081b0 <scalbn>:
 80081b0:	b570      	push	{r4, r5, r6, lr}
 80081b2:	ec55 4b10 	vmov	r4, r5, d0
 80081b6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80081ba:	4606      	mov	r6, r0
 80081bc:	462b      	mov	r3, r5
 80081be:	b991      	cbnz	r1, 80081e6 <scalbn+0x36>
 80081c0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80081c4:	4323      	orrs	r3, r4
 80081c6:	d03d      	beq.n	8008244 <scalbn+0x94>
 80081c8:	4b35      	ldr	r3, [pc, #212]	@ (80082a0 <scalbn+0xf0>)
 80081ca:	4620      	mov	r0, r4
 80081cc:	4629      	mov	r1, r5
 80081ce:	2200      	movs	r2, #0
 80081d0:	f7f8 fa32 	bl	8000638 <__aeabi_dmul>
 80081d4:	4b33      	ldr	r3, [pc, #204]	@ (80082a4 <scalbn+0xf4>)
 80081d6:	429e      	cmp	r6, r3
 80081d8:	4604      	mov	r4, r0
 80081da:	460d      	mov	r5, r1
 80081dc:	da0f      	bge.n	80081fe <scalbn+0x4e>
 80081de:	a328      	add	r3, pc, #160	@ (adr r3, 8008280 <scalbn+0xd0>)
 80081e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e4:	e01e      	b.n	8008224 <scalbn+0x74>
 80081e6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80081ea:	4291      	cmp	r1, r2
 80081ec:	d10b      	bne.n	8008206 <scalbn+0x56>
 80081ee:	4622      	mov	r2, r4
 80081f0:	4620      	mov	r0, r4
 80081f2:	4629      	mov	r1, r5
 80081f4:	f7f8 f86a 	bl	80002cc <__adddf3>
 80081f8:	4604      	mov	r4, r0
 80081fa:	460d      	mov	r5, r1
 80081fc:	e022      	b.n	8008244 <scalbn+0x94>
 80081fe:	460b      	mov	r3, r1
 8008200:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008204:	3936      	subs	r1, #54	@ 0x36
 8008206:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800820a:	4296      	cmp	r6, r2
 800820c:	dd0d      	ble.n	800822a <scalbn+0x7a>
 800820e:	2d00      	cmp	r5, #0
 8008210:	a11d      	add	r1, pc, #116	@ (adr r1, 8008288 <scalbn+0xd8>)
 8008212:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008216:	da02      	bge.n	800821e <scalbn+0x6e>
 8008218:	a11d      	add	r1, pc, #116	@ (adr r1, 8008290 <scalbn+0xe0>)
 800821a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800821e:	a31a      	add	r3, pc, #104	@ (adr r3, 8008288 <scalbn+0xd8>)
 8008220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008224:	f7f8 fa08 	bl	8000638 <__aeabi_dmul>
 8008228:	e7e6      	b.n	80081f8 <scalbn+0x48>
 800822a:	1872      	adds	r2, r6, r1
 800822c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8008230:	428a      	cmp	r2, r1
 8008232:	dcec      	bgt.n	800820e <scalbn+0x5e>
 8008234:	2a00      	cmp	r2, #0
 8008236:	dd08      	ble.n	800824a <scalbn+0x9a>
 8008238:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800823c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008240:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008244:	ec45 4b10 	vmov	d0, r4, r5
 8008248:	bd70      	pop	{r4, r5, r6, pc}
 800824a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800824e:	da08      	bge.n	8008262 <scalbn+0xb2>
 8008250:	2d00      	cmp	r5, #0
 8008252:	a10b      	add	r1, pc, #44	@ (adr r1, 8008280 <scalbn+0xd0>)
 8008254:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008258:	dac1      	bge.n	80081de <scalbn+0x2e>
 800825a:	a10f      	add	r1, pc, #60	@ (adr r1, 8008298 <scalbn+0xe8>)
 800825c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008260:	e7bd      	b.n	80081de <scalbn+0x2e>
 8008262:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8008266:	3236      	adds	r2, #54	@ 0x36
 8008268:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800826c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008270:	4620      	mov	r0, r4
 8008272:	4b0d      	ldr	r3, [pc, #52]	@ (80082a8 <scalbn+0xf8>)
 8008274:	4629      	mov	r1, r5
 8008276:	2200      	movs	r2, #0
 8008278:	e7d4      	b.n	8008224 <scalbn+0x74>
 800827a:	bf00      	nop
 800827c:	f3af 8000 	nop.w
 8008280:	c2f8f359 	.word	0xc2f8f359
 8008284:	01a56e1f 	.word	0x01a56e1f
 8008288:	8800759c 	.word	0x8800759c
 800828c:	7e37e43c 	.word	0x7e37e43c
 8008290:	8800759c 	.word	0x8800759c
 8008294:	fe37e43c 	.word	0xfe37e43c
 8008298:	c2f8f359 	.word	0xc2f8f359
 800829c:	81a56e1f 	.word	0x81a56e1f
 80082a0:	43500000 	.word	0x43500000
 80082a4:	ffff3cb0 	.word	0xffff3cb0
 80082a8:	3c900000 	.word	0x3c900000
 80082ac:	00000000 	.word	0x00000000

080082b0 <floor>:
 80082b0:	ec51 0b10 	vmov	r0, r1, d0
 80082b4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80082b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082bc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80082c0:	2e13      	cmp	r6, #19
 80082c2:	460c      	mov	r4, r1
 80082c4:	4605      	mov	r5, r0
 80082c6:	4680      	mov	r8, r0
 80082c8:	dc34      	bgt.n	8008334 <floor+0x84>
 80082ca:	2e00      	cmp	r6, #0
 80082cc:	da17      	bge.n	80082fe <floor+0x4e>
 80082ce:	a332      	add	r3, pc, #200	@ (adr r3, 8008398 <floor+0xe8>)
 80082d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d4:	f7f7 fffa 	bl	80002cc <__adddf3>
 80082d8:	2200      	movs	r2, #0
 80082da:	2300      	movs	r3, #0
 80082dc:	f7f8 fc3c 	bl	8000b58 <__aeabi_dcmpgt>
 80082e0:	b150      	cbz	r0, 80082f8 <floor+0x48>
 80082e2:	2c00      	cmp	r4, #0
 80082e4:	da55      	bge.n	8008392 <floor+0xe2>
 80082e6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80082ea:	432c      	orrs	r4, r5
 80082ec:	2500      	movs	r5, #0
 80082ee:	42ac      	cmp	r4, r5
 80082f0:	4c2b      	ldr	r4, [pc, #172]	@ (80083a0 <floor+0xf0>)
 80082f2:	bf08      	it	eq
 80082f4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80082f8:	4621      	mov	r1, r4
 80082fa:	4628      	mov	r0, r5
 80082fc:	e023      	b.n	8008346 <floor+0x96>
 80082fe:	4f29      	ldr	r7, [pc, #164]	@ (80083a4 <floor+0xf4>)
 8008300:	4137      	asrs	r7, r6
 8008302:	ea01 0307 	and.w	r3, r1, r7
 8008306:	4303      	orrs	r3, r0
 8008308:	d01d      	beq.n	8008346 <floor+0x96>
 800830a:	a323      	add	r3, pc, #140	@ (adr r3, 8008398 <floor+0xe8>)
 800830c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008310:	f7f7 ffdc 	bl	80002cc <__adddf3>
 8008314:	2200      	movs	r2, #0
 8008316:	2300      	movs	r3, #0
 8008318:	f7f8 fc1e 	bl	8000b58 <__aeabi_dcmpgt>
 800831c:	2800      	cmp	r0, #0
 800831e:	d0eb      	beq.n	80082f8 <floor+0x48>
 8008320:	2c00      	cmp	r4, #0
 8008322:	bfbe      	ittt	lt
 8008324:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8008328:	4133      	asrlt	r3, r6
 800832a:	18e4      	addlt	r4, r4, r3
 800832c:	ea24 0407 	bic.w	r4, r4, r7
 8008330:	2500      	movs	r5, #0
 8008332:	e7e1      	b.n	80082f8 <floor+0x48>
 8008334:	2e33      	cmp	r6, #51	@ 0x33
 8008336:	dd0a      	ble.n	800834e <floor+0x9e>
 8008338:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800833c:	d103      	bne.n	8008346 <floor+0x96>
 800833e:	4602      	mov	r2, r0
 8008340:	460b      	mov	r3, r1
 8008342:	f7f7 ffc3 	bl	80002cc <__adddf3>
 8008346:	ec41 0b10 	vmov	d0, r0, r1
 800834a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800834e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8008352:	f04f 37ff 	mov.w	r7, #4294967295
 8008356:	40df      	lsrs	r7, r3
 8008358:	4207      	tst	r7, r0
 800835a:	d0f4      	beq.n	8008346 <floor+0x96>
 800835c:	a30e      	add	r3, pc, #56	@ (adr r3, 8008398 <floor+0xe8>)
 800835e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008362:	f7f7 ffb3 	bl	80002cc <__adddf3>
 8008366:	2200      	movs	r2, #0
 8008368:	2300      	movs	r3, #0
 800836a:	f7f8 fbf5 	bl	8000b58 <__aeabi_dcmpgt>
 800836e:	2800      	cmp	r0, #0
 8008370:	d0c2      	beq.n	80082f8 <floor+0x48>
 8008372:	2c00      	cmp	r4, #0
 8008374:	da0a      	bge.n	800838c <floor+0xdc>
 8008376:	2e14      	cmp	r6, #20
 8008378:	d101      	bne.n	800837e <floor+0xce>
 800837a:	3401      	adds	r4, #1
 800837c:	e006      	b.n	800838c <floor+0xdc>
 800837e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8008382:	2301      	movs	r3, #1
 8008384:	40b3      	lsls	r3, r6
 8008386:	441d      	add	r5, r3
 8008388:	4545      	cmp	r5, r8
 800838a:	d3f6      	bcc.n	800837a <floor+0xca>
 800838c:	ea25 0507 	bic.w	r5, r5, r7
 8008390:	e7b2      	b.n	80082f8 <floor+0x48>
 8008392:	2500      	movs	r5, #0
 8008394:	462c      	mov	r4, r5
 8008396:	e7af      	b.n	80082f8 <floor+0x48>
 8008398:	8800759c 	.word	0x8800759c
 800839c:	7e37e43c 	.word	0x7e37e43c
 80083a0:	bff00000 	.word	0xbff00000
 80083a4:	000fffff 	.word	0x000fffff

080083a8 <_init>:
 80083a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083aa:	bf00      	nop
 80083ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ae:	bc08      	pop	{r3}
 80083b0:	469e      	mov	lr, r3
 80083b2:	4770      	bx	lr

080083b4 <_fini>:
 80083b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083b6:	bf00      	nop
 80083b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ba:	bc08      	pop	{r3}
 80083bc:	469e      	mov	lr, r3
 80083be:	4770      	bx	lr
