# -------------------------------------------------------------------------- #
#
# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
# Date created = 20:22:04  March 23, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		century_clock_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY century_clock
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 23.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:22:04  MARCH 23, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VERILOG_FILE seven_segment.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE one_second_pulse.v
set_global_assignment -name VERILOG_FILE one_second_pulse_tb.v
set_global_assignment -name VERILOG_FILE count_60s.v
set_global_assignment -name VERILOG_FILE century_clock.v
set_global_assignment -name VERILOG_FILE bcd.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_Y2 -to clk_50MHz
set_location_assignment PIN_M23 -to rst_n
set_global_assignment -name VERILOG_FILE output_files/count_60_min.v
set_global_assignment -name VERILOG_FILE output_files/count_24_hours.v
set_location_assignment PIN_AD17 -to six_led[41]
set_location_assignment PIN_AE17 -to six_led[40]
set_location_assignment PIN_AG17 -to six_led[39]
set_location_assignment PIN_AH17 -to six_led[38]
set_location_assignment PIN_AF17 -to six_led[37]
set_location_assignment PIN_AG18 -to six_led[36]
set_location_assignment PIN_AA14 -to six_led[35]
set_location_assignment PIN_AA17 -to six_led[34]
set_location_assignment PIN_AB16 -to six_led[33]
set_location_assignment PIN_AA16 -to six_led[32]
set_location_assignment PIN_AB17 -to six_led[31]
set_location_assignment PIN_AB15 -to six_led[30]
set_location_assignment PIN_AA15 -to six_led[29]
set_location_assignment PIN_AC17 -to six_led[28]
set_location_assignment PIN_AD18 -to six_led[27]
set_location_assignment PIN_AC18 -to six_led[26]
set_location_assignment PIN_AB18 -to six_led[25]
set_location_assignment PIN_AH19 -to six_led[24]
set_location_assignment PIN_AG19 -to six_led[23]
set_location_assignment PIN_AF18 -to six_led[22]
set_location_assignment PIN_AH18 -to six_led[21]
set_location_assignment PIN_AB19 -to six_led[20]
set_location_assignment PIN_AA19 -to six_led[19]
set_location_assignment PIN_AG21 -to six_led[18]
set_location_assignment PIN_AH21 -to six_led[17]
set_location_assignment PIN_AE19 -to six_led[16]
set_location_assignment PIN_AF19 -to six_led[15]
set_location_assignment PIN_AE18 -to six_led[14]
set_location_assignment PIN_V21 -to six_led[13]
set_location_assignment PIN_U21 -to six_led[12]
set_location_assignment PIN_AB20 -to six_led[11]
set_location_assignment PIN_AA21 -to six_led[10]
set_location_assignment PIN_AD24 -to six_led[9]
set_location_assignment PIN_AF23 -to six_led[8]
set_location_assignment PIN_Y19 -to six_led[7]
set_location_assignment PIN_AA25 -to six_led[6]
set_location_assignment PIN_AA26 -to six_led[5]
set_location_assignment PIN_Y25 -to six_led[4]
set_location_assignment PIN_W26 -to six_led[3]
set_location_assignment PIN_Y26 -to six_led[2]
set_location_assignment PIN_W27 -to six_led[1]
set_location_assignment PIN_W28 -to six_led[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name VERILOG_FILE output_files/count_day.v