# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../thesis.srcs/sources_1/new/srTest.vhd" \
"../../../../thesis.srcs/sim_1/new/srtest.vhd" \

# Do not sort compile order
nosort
