INFO: [VRFC 10-163] Analyzing VHDL file "/home/ICer/ic_prjs/e203_hbirdv2_MOD/fpga/my_zynq7020/obj/e203_fpga_proj.srcs/sources_1/ip/reset_sys/sim/reset_sys.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reset_sys'
