module three_channel_countdown_timer (
  input wire clk,
  input wire rst,
  input wire clk0,
  input wire clk1,
  input wire clk2,
  input wire counter_we,
  input wire [31 : 0] counter_val,
  input wire [1 : 0] counter_ch,
  output wire counter0_OUT,
  output wire counter1_OUT,
  output wire counter2_OUT,
  output wire [31 : 0] counter_out
);

  reg [31:0] counter0, counter1, counter2;
  reg counter0_flag, counter1_flag, counter2_flag;
  
  always @(posedge clk or posedge rst) begin
    if (rst) begin
      counter0 <= 32'b0;
      counter1 <= 32'b0;
      counter2 <= 32'b0;
      counter0_flag <= 1'b0;
      counter1_flag <= 1'b0;
      counter2_flag <= 1'b0;
    end else begin
      if (counter_we) begin
        case (counter_ch)
          2'b00: counter0 <= counter_val;
          2'b01: counter1 <= counter_val;
          2'b10: counter2 <= counter_val;
        endcase
      end
      
      if (clk0) begin
        if (counter0 == 32'b0)
          counter0_flag <= 1'b1;
        else
          counter0 <= counter0 - 1;
      end
      
      if (clk1) begin
        if (counter1 == 32'b0)
          counter1_flag <= 1'b1;
        else
          counter1 <= counter1 - 1;
      end
      
      if (clk2) begin
        if (counter2 == 32'b0)
          counter2_flag <= 1'b1;
        else
          counter2 <= counter2 - 1;
      end
    end
  end
  
  assign counter0_OUT = counter0_flag;
  assign counter1_OUT = counter1_flag;
  assign counter2_OUT = counter2_flag;
  assign counter_out = (counter_ch == 2'b00) ? counter0 :
                       (counter_ch == 2'b01) ? counter1 :
                       (counter_ch == 2'b10) ? counter2 : 32'b0;
endmodule