

================================================================
== Vitis HLS Report for 'cl_box'
================================================================
* Date:           Fri Oct 18 05:35:00 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cl_box
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.404 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_cl_box_Pipeline_1_fu_173                |cl_box_Pipeline_1                |        7|        7|  28.000 ns|  28.000 ns|    7|    7|       no|
        |grp_cl_box_Pipeline_VITIS_LOOP_22_1_fu_179  |cl_box_Pipeline_VITIS_LOOP_22_1  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       39|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       72|      153|    -|
|Memory               |        0|     -|       64|        3|    0|
|Multiplexer          |        -|     -|        -|      165|    -|
|Register             |        -|     -|       74|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      210|      360|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |grp_cl_box_Pipeline_1_fu_173                |cl_box_Pipeline_1                |        0|   0|   5|   45|    0|
    |grp_cl_box_Pipeline_VITIS_LOOP_22_1_fu_179  |cl_box_Pipeline_VITIS_LOOP_22_1  |        0|   0|  67|  108|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+
    |Total                                       |                                 |        0|   0|  72|  153|    0|
    +--------------------------------------------+---------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |cmd_array_U  |cmd_array_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  64|   3|    0|     5|   32|     1|          160|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_197_p2  |         +|   0|  0|  39|          32|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  39|          32|           2|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  49|          9|    1|          9|
    |cmd_array_address0    |  31|          6|    3|         18|
    |cmd_array_address1    |  14|          3|    3|          9|
    |cmd_array_ce0         |  20|          4|    1|          4|
    |cmd_array_d0          |  14|          3|   32|         96|
    |cmd_array_we0         |  14|          3|    1|          3|
    |ctl_cmd_stream_blk_n  |   9|          2|    1|          2|
    |ctl_cmd_stream_read   |  14|          3|    1|          3|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 165|         33|   43|        144|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |add_ln22_reg_236                                         |  32|   0|   32|          0|
    |ap_CS_fsm                                                |   8|   0|    8|          0|
    |grp_cl_box_Pipeline_1_fu_173_ap_start_reg                |   1|   0|    1|          0|
    |grp_cl_box_Pipeline_VITIS_LOOP_22_1_fu_179_ap_start_reg  |   1|   0|    1|          0|
    |tmp_reg_231                                              |  32|   0|   32|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  74|   0|   74|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_local_block          |  out|    1|  ap_ctrl_hs|          cl_box|  return value|
|ap_local_deadlock       |  out|    1|  ap_ctrl_hs|          cl_box|  return value|
|ap_clk                  |   in|    1|  ap_ctrl_hs|          cl_box|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          cl_box|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          cl_box|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          cl_box|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          cl_box|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          cl_box|  return value|
|ctl_cmd_stream_dout     |   in|   32|     ap_fifo|  ctl_cmd_stream|       pointer|
|ctl_cmd_stream_empty_n  |   in|    1|     ap_fifo|  ctl_cmd_stream|       pointer|
|ctl_cmd_stream_read     |  out|    1|     ap_fifo|  ctl_cmd_stream|       pointer|
|a_baseaddr              |  out|   32|      ap_vld|      a_baseaddr|       pointer|
|a_baseaddr_ap_vld       |  out|    1|      ap_vld|      a_baseaddr|       pointer|
|b_baseaddr              |  out|   32|      ap_vld|      b_baseaddr|       pointer|
|b_baseaddr_ap_vld       |  out|    1|      ap_vld|      b_baseaddr|       pointer|
|c_baseaddr              |  out|   32|      ap_vld|      c_baseaddr|       pointer|
|c_baseaddr_ap_vld       |  out|    1|      ap_vld|      c_baseaddr|       pointer|
|a_row                   |  out|   32|      ap_vld|           a_row|       pointer|
|a_row_ap_vld            |  out|    1|      ap_vld|           a_row|       pointer|
|a_col                   |  out|   32|      ap_vld|           a_col|       pointer|
|a_col_ap_vld            |  out|    1|      ap_vld|           a_col|       pointer|
|b_col                   |  out|   32|      ap_vld|           b_col|       pointer|
|b_col_ap_vld            |  out|    1|      ap_vld|           b_col|       pointer|
|work_id                 |  out|   32|      ap_vld|         work_id|       pointer|
|work_id_ap_vld          |  out|    1|      ap_vld|         work_id|       pointer|
+------------------------+-----+-----+------------+----------------+--------------+

