Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 20 16:46:19 2020
| Host         : AK113-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u3/clk_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 97 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.048        0.000                      0                  186        0.047        0.000                      0                  186        3.000        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.048        0.000                      0                  123        0.141        0.000                      0                  123       19.500        0.000                       0                    68  
  clk_out2_clk_wiz_0         96.830        0.000                      0                   63        0.169        0.000                      0                   63       49.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.052        0.000                      0                  123        0.141        0.000                      0                  123       19.500        0.000                       0                    68  
  clk_out2_clk_wiz_0_1       96.834        0.000                      0                   63        0.169        0.000                      0                   63       49.500        0.000                       0                    33  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.048        0.000                      0                  123        0.047        0.000                      0                  123  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         96.830        0.000                      0                   63        0.059        0.000                      0                   63  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.048        0.000                      0                  123        0.047        0.000                      0                  123  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       96.830        0.000                      0                   63        0.059        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.048ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.497ns (32.402%)  route 3.123ns (67.598%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.134     0.721    u1/u2/hcount[3]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.321     1.042 r  u1/u2/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.458     1.500    u1/u2/hcounter[9]_i_2_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.321     1.821 r  u1/u2/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.960     2.781    u1/u2/hcounter[10]_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.377     3.158 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.572     3.729    u1/u2/plusOp[10]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.095    39.015    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)       -0.237    38.778    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                 35.048    

Slack (MET) :             35.138ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.021ns (24.171%)  route 3.203ns (75.829%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.804     3.334    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.508    38.513    u1/u2/clk_out1
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    38.472    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 35.138    

Slack (MET) :             35.138ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.021ns (24.171%)  route 3.203ns (75.829%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.804     3.334    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.508    38.513    u1/u2/clk_out1
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[8]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    38.472    u1/u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 35.138    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.021ns (24.990%)  route 3.065ns (75.010%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.666     3.195    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[6]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.021ns (24.990%)  route 3.065ns (75.010%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.666     3.195    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[7]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.021ns (24.990%)  route 3.065ns (75.010%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.666     3.195    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[9]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.400ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.021ns (25.185%)  route 3.033ns (74.815%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.634     3.163    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u1/u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X63Y27         FDRE                                         r  u1/u2/hcounter_reg[1]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    38.564    u1/u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 35.400    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.021ns (25.931%)  route 2.916ns (74.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.518     3.047    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.095    39.015    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    38.491    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.444    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.021ns (25.931%)  route 2.916ns (74.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.518     3.047    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.095    39.015    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    38.491    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.444    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.021ns (25.931%)  route 2.916ns (74.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.518     3.047    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.095    39.015    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    38.491    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b2/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b2/clk_out1
    SLICE_X61Y32         FDCE                                         r  b2/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  b2/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.098    -0.354    b2/currState[0]
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.048    -0.306 r  b2/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.306    b2/out_i_1__0_n_0
    SLICE_X60Y32         FDRE                                         r  b2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b2/clk_out1
    SLICE_X60Y32         FDRE                                         r  b2/out_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.133    -0.447    b2/out_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X65Y27         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          0.134    -0.322    u1/u2/hcount[0]
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.048    -0.274 r  u1/u2/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    u1/u2/plusOp[3]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.131    -0.452    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b1/clk_out1
    SLICE_X58Y32         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.097    -0.356    b1/currState[0]
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.311 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.311    b1/out_i_1_n_0
    SLICE_X59Y32         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b1/clk_out1
    SLICE_X59Y32         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X59Y32         FDRE (Hold_fdre_C_D)         0.091    -0.489    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X65Y27         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          0.134    -0.322    u1/u2/hcount[0]
    SLICE_X64Y27         LUT3 (Prop_lut3_I1_O)        0.045    -0.277 r  u1/u2/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    u1/u2/plusOp[2]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.120    -0.463    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 b4/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/pressed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.215%)  route 0.084ns (28.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b4/clk_out1
    SLICE_X60Y32         FDRE                                         r  b4/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  b4/out_reg/Q
                         net (fo=5, routed)           0.084    -0.345    u1/l
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.300 r  u1/pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.300    u1/pressed_i_1_n_0
    SLICE_X61Y32         FDCE                                         r  u1/pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    u1/clk_out1
    SLICE_X61Y32         FDCE                                         r  u1/pressed_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.092    -0.488    u1/pressed_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X65Y27         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          0.138    -0.318    u1/u2/hcount[0]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.273 r  u1/u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    u1/u2/plusOp[5]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.121    -0.462    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b4/clk_out1
    SLICE_X61Y32         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.302    b4/currState[0]
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  b4/out_i_1__2/O
                         net (fo=1, routed)           0.000    -0.257    b4/out_i_1__2_n_0
    SLICE_X60Y32         FDRE                                         r  b4/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b4/clk_out1
    SLICE_X60Y32         FDRE                                         r  b4/out_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.121    -0.459    b4/out_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u1/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.977%)  route 0.152ns (45.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    u1/clk_out1
    SLICE_X61Y32         FDCE                                         r  u1/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u1/pressed_reg/Q
                         net (fo=9, routed)           0.152    -0.300    u1/pressed
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.255 r  u1/vertPos[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    u1/vertPos[3]_i_2_n_0
    SLICE_X60Y31         FDCE                                         r  u1/vertPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.855    -0.835    u1/clk_out1
    SLICE_X60Y31         FDCE                                         r  u1/vertPos_reg[3]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X60Y31         FDCE (Hold_fdce_C_D)         0.120    -0.460    u1/vertPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u1/vertPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.376%)  route 0.149ns (41.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.587    -0.594    u1/clk_out1
    SLICE_X60Y31         FDCE                                         r  u1/vertPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  u1/vertPos_reg[1]/Q
                         net (fo=16, routed)          0.149    -0.281    u1/vPos[1]
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  u1/vertPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u1/vertPos[2]_i_1_n_0
    SLICE_X60Y30         FDCE                                         r  u1/vertPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/clk_out1
    SLICE_X60Y30         FDCE                                         r  u1/vertPos_reg[2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.120    -0.461    u1/vertPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u1/horPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/horPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.296%)  route 0.177ns (48.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    u1/clk_out1
    SLICE_X63Y31         FDCE                                         r  u1/horPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u1/horPos_reg[0]/Q
                         net (fo=16, routed)          0.177    -0.276    u1/hPos[0]
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  u1/horPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u1/horPos[2]_i_1_n_0
    SLICE_X61Y30         FDCE                                         r  u1/horPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/clk_out1
    SLICE_X61Y30         FDCE                                         r  u1/horPos_reg[2]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.091    -0.470    u1/horPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y32     b1/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y32     b1/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y32     b1/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y32     b2/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y32     b2/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y32     b2/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y32     b3/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y32     b3/FSM_sequential_currState_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     b1/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     b1/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     b1/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     b1/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y32     b1/out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y32     b1/out_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     b2/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     b2/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     b2/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     b2/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     b1/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     b1/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y32     b1/out_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     b2/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y32     b2/out_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y32     b3/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y32     b3/FSM_sequential_currState_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y31     u1/horPos_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y31     u1/horPos_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.830ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.116ns  (logic 0.896ns (28.758%)  route 2.220ns (71.242%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 f  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 f  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.676    51.127    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.124    51.251 f  d1/state[0]_i_1/O
                         net (fo=2, routed)           0.854    52.105    d1/state[0]_i_1_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    52.229 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    52.229    d1/state[1]_i_1_n_0
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.111   148.976    
    SLICE_X64Y60         FDCE (Setup_fdce_C_D)        0.082   149.058    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        149.058    
                         arrival time                         -52.229    
  -------------------------------------------------------------------
                         slack                                 96.830    

Slack (MET) :             96.889ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.082ns  (logic 0.896ns (29.068%)  route 2.186ns (70.932%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 148.512 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.667    51.118    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    51.242 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.830    52.072    d1/count_100[6]_i_2_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124    52.196 r  d1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000    52.196    d1/count_100_0[2]
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.508   148.512    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.601   149.113    
                         clock uncertainty           -0.111   149.002    
    SLICE_X64Y58         FDRE (Setup_fdre_C_D)        0.082   149.084    d1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                        149.084    
                         arrival time                         -52.196    
  -------------------------------------------------------------------
                         slack                                 96.889    

Slack (MET) :             96.957ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[4]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.111   148.974    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.455    d1/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        148.455    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.957    

Slack (MET) :             96.957ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[5]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.111   148.974    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.455    d1/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        148.455    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.957    

Slack (MET) :             96.957ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.111   148.974    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.455    d1/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        148.455    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.957    

Slack (MET) :             96.957ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[7]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.111   148.974    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.455    d1/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        148.455    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.957    

Slack (MET) :             97.135ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.717ns  (logic 0.772ns (28.412%)  route 1.945ns (71.588%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.676    51.127    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.124    51.251 r  d1/state[0]_i_1/O
                         net (fo=2, routed)           0.580    51.830    d1/state[0]_i_1_n_0
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.111   148.976    
    SLICE_X64Y60         FDCE (Setup_fdce_C_D)       -0.011   148.965    d1/state_reg[0]
  -------------------------------------------------------------------
                         required time                        148.965    
                         arrival time                         -51.830    
  -------------------------------------------------------------------
                         slack                                 97.135    

Slack (MET) :             97.198ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.748ns  (logic 0.896ns (32.610%)  route 1.852ns (67.391%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.667    51.118    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    51.242 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.495    51.737    d1/count_100[6]_i_2_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.124    51.861 r  d1/count_100[5]_i_1/O
                         net (fo=1, routed)           0.000    51.861    d1/count_100_0[5]
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.111   148.976    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)        0.082   149.058    d1/count_100_reg[5]
  -------------------------------------------------------------------
                         required time                        149.058    
                         arrival time                         -51.861    
  -------------------------------------------------------------------
                         slack                                 97.198    

Slack (MET) :             97.247ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.740ns  (logic 0.888ns (32.413%)  route 1.852ns (67.587%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.667    51.118    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    51.242 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.495    51.737    d1/count_100[6]_i_2_n_0
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.116    51.853 r  d1/count_100[6]_i_1/O
                         net (fo=1, routed)           0.000    51.853    d1/count_100_0[6]
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.111   148.976    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)        0.123   149.099    d1/count_100_reg[6]
  -------------------------------------------------------------------
                         required time                        149.099    
                         arrival time                         -51.853    
  -------------------------------------------------------------------
                         slack                                 97.247    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[1]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.039ns  (logic 0.779ns (38.206%)  route 1.260ns (61.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          0.721    50.317    d1/state[0]
    SLICE_X65Y60         LUT2 (Prop_lut2_I1_O)        0.295    50.612 r  d1/shift_reg[3]_i_1/O
                         net (fo=8, routed)           0.539    51.151    d1/p_1_in[15]
    SLICE_X65Y61         FDSE                                         r  d1/shift_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.506   148.510    d1/CLK
    SLICE_X65Y61         FDSE                                         r  d1/shift_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.086    
                         clock uncertainty           -0.111   148.975    
    SLICE_X65Y61         FDSE (Setup_fdse_C_S)       -0.426   148.549    d1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        148.549    
                         arrival time                         -51.151    
  -------------------------------------------------------------------
                         slack                                 97.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 d1/count_100_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.319ns  (logic 0.194ns (60.730%)  route 0.125ns (39.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 49.173 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 49.411 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.592    49.411    d1/CLK
    SLICE_X65Y59         FDRE                                         r  d1/count_100_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.146    49.557 r  d1/count_100_reg[0]/Q
                         net (fo=8, routed)           0.125    49.682    d1/count_100[0]
    SLICE_X64Y59         LUT2 (Prop_lut2_I1_O)        0.048    49.730 r  d1/count_100[1]_i_1/O
                         net (fo=1, routed)           0.000    49.730    d1/count_100_0[1]
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.862    49.173    d1/CLK
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    49.424    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.137    49.561    d1/count_100_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.561    
                         arrival time                          49.730    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 d1/count_16_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.815%)  route 0.151ns (44.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 f  d1/count_16_reg[3]/Q
                         net (fo=3, routed)           0.151    49.707    d1/count_16_reg[3]
    SLICE_X64Y60         LUT6 (Prop_lut6_I2_O)        0.045    49.752 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    49.752    d1/state[1]_i_1_n_0
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    49.423    
    SLICE_X64Y60         FDCE (Hold_fdce_C_D)         0.124    49.547    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.547    
                         arrival time                          49.752    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.317ns  (logic 0.231ns (72.977%)  route 0.086ns (27.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.133    49.542 r  d1/shift_reg_reg[13]/Q
                         net (fo=1, routed)           0.086    49.627    d1/shift_reg[13]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.098    49.725 r  d1/shift_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    49.725    d1/shift_reg[14]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.099    49.508    d1/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -49.508    
                         arrival time                          49.725    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.344ns  (logic 0.188ns (54.635%)  route 0.156ns (45.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.146    49.555 r  d1/shift_reg_reg[10]/Q
                         net (fo=1, routed)           0.156    49.711    d1/shift_reg[10]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.042    49.753 r  d1/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    49.753    d1/shift_reg[11]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.114    49.523    d1/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        -49.523    
                         arrival time                          49.753    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.346ns  (logic 0.188ns (54.319%)  route 0.158ns (45.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.146    49.555 r  d1/shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.158    49.713    d1/shift_reg[8]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.042    49.755 r  d1/shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    49.755    d1/shift_reg[9]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.114    49.523    d1/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        -49.523    
                         arrival time                          49.755    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 d1/count_16_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.355ns  (logic 0.197ns (55.434%)  route 0.158ns (44.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 r  d1/count_16_reg[0]/Q
                         net (fo=6, routed)           0.158    49.714    d1/count_16_reg[0]
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.051    49.765 r  d1/count_16[2]_i_1/O
                         net (fo=1, routed)           0.000    49.765    d1/p_0_in[2]
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.410    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.109    49.519    d1/count_16_reg[2]
  -------------------------------------------------------------------
                         required time                        -49.519    
                         arrival time                          49.765    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[5]/D
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.518%)  route 0.163ns (43.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.167    49.576 r  d1/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.163    49.739    d1/shift_reg[4]
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.045    49.784 r  d1/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    49.784    d1/shift_reg[5]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
    SLICE_X64Y62         FDSE (Hold_fdse_C_D)         0.125    49.534    d1/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.534    
                         arrival time                          49.784    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 d1/count_16_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.367ns  (logic 0.188ns (51.179%)  route 0.179ns (48.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 r  d1/count_16_reg[0]/Q
                         net (fo=6, routed)           0.179    49.735    d1/count_16_reg[0]
    SLICE_X65Y60         LUT2 (Prop_lut2_I0_O)        0.042    49.777 r  d1/count_16[1]_i_1/O
                         net (fo=1, routed)           0.000    49.777    d1/p_0_in[1]
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.410    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.114    49.524    d1/count_16_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.524    
                         arrival time                          49.777    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 d1/count_16_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.034%)  route 0.181ns (48.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 r  d1/count_16_reg[0]/Q
                         net (fo=6, routed)           0.181    49.737    d1/count_16_reg[0]
    SLICE_X65Y60         LUT5 (Prop_lut5_I3_O)        0.043    49.780 r  d1/count_16[4]_i_2/O
                         net (fo=1, routed)           0.000    49.780    d1/p_0_in[4]
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.410    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.114    49.524    d1/count_16_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.524    
                         arrival time                          49.780    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.396ns  (logic 0.210ns (52.985%)  route 0.186ns (47.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 49.173 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 49.411 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.592    49.411    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.167    49.578 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.186    49.764    d1/count_100[2]
    SLICE_X64Y58         LUT5 (Prop_lut5_I1_O)        0.043    49.807 r  d1/count_100[4]_i_1/O
                         net (fo=1, routed)           0.000    49.807    d1/count_100_0[4]
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.862    49.173    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.411    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.137    49.548    d1/count_100_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.548    
                         arrival time                          49.807    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     d1/count_100_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y59     d1/count_100_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y58     d1/count_100_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y58     d1/count_100_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y58     d1/count_100_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y59     d1/count_100_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y59     d1/count_100_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y58     d1/count_100_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     d1/count_100_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y59     d1/count_100_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y58     d1/count_100_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y58     d1/count_100_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y58     d1/count_100_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y59     d1/count_100_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y59     d1/count_100_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y58     d1/count_100_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     d1/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     d1/count_100_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62     d1/shift_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62     d1/shift_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62     d1/shift_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62     d1/shift_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62     d1/shift_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62     d1/shift_reg_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     d1/shift_reg_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     d1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     d1/shift_reg_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     d1/shift_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.052ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.497ns (32.402%)  route 3.123ns (67.598%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.134     0.721    u1/u2/hcount[3]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.321     1.042 r  u1/u2/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.458     1.500    u1/u2/hcounter[9]_i_2_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.321     1.821 r  u1/u2/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.960     2.781    u1/u2/hcounter[10]_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.377     3.158 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.572     3.729    u1/u2/plusOp[10]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.091    39.018    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)       -0.237    38.781    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                 35.052    

Slack (MET) :             35.142ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.021ns (24.171%)  route 3.203ns (75.829%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.804     3.334    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.508    38.513    u1/u2/clk_out1
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.091    38.999    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    38.475    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 35.142    

Slack (MET) :             35.142ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.021ns (24.171%)  route 3.203ns (75.829%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.804     3.334    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.508    38.513    u1/u2/clk_out1
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[8]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.091    38.999    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    38.475    u1/u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 35.142    

Slack (MET) :             35.279ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.021ns (24.990%)  route 3.065ns (75.010%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.666     3.195    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[6]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    38.474    u1/u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 35.279    

Slack (MET) :             35.279ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.021ns (24.990%)  route 3.065ns (75.010%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.666     3.195    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[7]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    38.474    u1/u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 35.279    

Slack (MET) :             35.279ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.021ns (24.990%)  route 3.065ns (75.010%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.666     3.195    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[9]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    38.474    u1/u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 35.279    

Slack (MET) :             35.404ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.021ns (25.185%)  route 3.033ns (74.815%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.634     3.163    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u1/u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X63Y27         FDRE                                         r  u1/u2/hcounter_reg[1]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.091    38.996    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    38.567    u1/u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 35.404    

Slack (MET) :             35.447ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.021ns (25.931%)  route 2.916ns (74.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.518     3.047    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.091    39.018    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    38.494    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.447    

Slack (MET) :             35.447ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.021ns (25.931%)  route 2.916ns (74.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.518     3.047    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.091    39.018    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    38.494    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.447    

Slack (MET) :             35.447ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.021ns (25.931%)  route 2.916ns (74.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.518     3.047    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.091    39.018    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    38.494    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.494    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b2/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b2/clk_out1
    SLICE_X61Y32         FDCE                                         r  b2/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  b2/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.098    -0.354    b2/currState[0]
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.048    -0.306 r  b2/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.306    b2/out_i_1__0_n_0
    SLICE_X60Y32         FDRE                                         r  b2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b2/clk_out1
    SLICE_X60Y32         FDRE                                         r  b2/out_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.133    -0.447    b2/out_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X65Y27         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          0.134    -0.322    u1/u2/hcount[0]
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.048    -0.274 r  u1/u2/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    u1/u2/plusOp[3]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.131    -0.452    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b1/clk_out1
    SLICE_X58Y32         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.097    -0.356    b1/currState[0]
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.311 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.311    b1/out_i_1_n_0
    SLICE_X59Y32         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b1/clk_out1
    SLICE_X59Y32         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X59Y32         FDRE (Hold_fdre_C_D)         0.091    -0.489    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X65Y27         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          0.134    -0.322    u1/u2/hcount[0]
    SLICE_X64Y27         LUT3 (Prop_lut3_I1_O)        0.045    -0.277 r  u1/u2/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    u1/u2/plusOp[2]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.120    -0.463    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 b4/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/pressed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.215%)  route 0.084ns (28.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b4/clk_out1
    SLICE_X60Y32         FDRE                                         r  b4/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  b4/out_reg/Q
                         net (fo=5, routed)           0.084    -0.345    u1/l
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.300 r  u1/pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.300    u1/pressed_i_1_n_0
    SLICE_X61Y32         FDCE                                         r  u1/pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    u1/clk_out1
    SLICE_X61Y32         FDCE                                         r  u1/pressed_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.092    -0.488    u1/pressed_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X65Y27         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          0.138    -0.318    u1/u2/hcount[0]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.273 r  u1/u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    u1/u2/plusOp[5]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.121    -0.462    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b4/clk_out1
    SLICE_X61Y32         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.302    b4/currState[0]
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  b4/out_i_1__2/O
                         net (fo=1, routed)           0.000    -0.257    b4/out_i_1__2_n_0
    SLICE_X60Y32         FDRE                                         r  b4/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b4/clk_out1
    SLICE_X60Y32         FDRE                                         r  b4/out_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.121    -0.459    b4/out_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u1/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.977%)  route 0.152ns (45.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    u1/clk_out1
    SLICE_X61Y32         FDCE                                         r  u1/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u1/pressed_reg/Q
                         net (fo=9, routed)           0.152    -0.300    u1/pressed
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.255 r  u1/vertPos[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    u1/vertPos[3]_i_2_n_0
    SLICE_X60Y31         FDCE                                         r  u1/vertPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.855    -0.835    u1/clk_out1
    SLICE_X60Y31         FDCE                                         r  u1/vertPos_reg[3]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X60Y31         FDCE (Hold_fdce_C_D)         0.120    -0.460    u1/vertPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u1/vertPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.376%)  route 0.149ns (41.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.587    -0.594    u1/clk_out1
    SLICE_X60Y31         FDCE                                         r  u1/vertPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  u1/vertPos_reg[1]/Q
                         net (fo=16, routed)          0.149    -0.281    u1/vPos[1]
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  u1/vertPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u1/vertPos[2]_i_1_n_0
    SLICE_X60Y30         FDCE                                         r  u1/vertPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/clk_out1
    SLICE_X60Y30         FDCE                                         r  u1/vertPos_reg[2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.120    -0.461    u1/vertPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u1/horPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/horPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.296%)  route 0.177ns (48.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    u1/clk_out1
    SLICE_X63Y31         FDCE                                         r  u1/horPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u1/horPos_reg[0]/Q
                         net (fo=16, routed)          0.177    -0.276    u1/hPos[0]
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  u1/horPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u1/horPos[2]_i_1_n_0
    SLICE_X61Y30         FDCE                                         r  u1/horPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/clk_out1
    SLICE_X61Y30         FDCE                                         r  u1/horPos_reg[2]/C
                         clock pessimism              0.274    -0.561    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.091    -0.470    u1/horPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y32     b1/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y32     b1/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y32     b1/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y32     b2/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y32     b2/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y32     b2/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y32     b3/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y32     b3/FSM_sequential_currState_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     b1/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     b1/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     b1/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     b1/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y32     b1/out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y32     b1/out_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     b2/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     b2/FSM_sequential_currState_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     b2/FSM_sequential_currState_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     b2/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     b1/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y32     b1/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y32     b1/out_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     b2/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y32     b2/out_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y32     b3/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y32     b3/FSM_sequential_currState_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y31     u1/horPos_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y31     u1/horPos_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.834ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.116ns  (logic 0.896ns (28.758%)  route 2.220ns (71.242%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 f  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 f  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.676    51.127    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.124    51.251 f  d1/state[0]_i_1/O
                         net (fo=2, routed)           0.854    52.105    d1/state[0]_i_1_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    52.229 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    52.229    d1/state[1]_i_1_n_0
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.106   148.981    
    SLICE_X64Y60         FDCE (Setup_fdce_C_D)        0.082   149.063    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        149.063    
                         arrival time                         -52.229    
  -------------------------------------------------------------------
                         slack                                 96.834    

Slack (MET) :             96.894ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.082ns  (logic 0.896ns (29.068%)  route 2.186ns (70.932%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 148.512 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.667    51.118    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    51.242 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.830    52.072    d1/count_100[6]_i_2_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124    52.196 r  d1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000    52.196    d1/count_100_0[2]
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.508   148.512    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.601   149.113    
                         clock uncertainty           -0.106   149.007    
    SLICE_X64Y58         FDRE (Setup_fdre_C_D)        0.082   149.089    d1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                        149.089    
                         arrival time                         -52.196    
  -------------------------------------------------------------------
                         slack                                 96.894    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[4]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.106   148.979    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.460    d1/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        148.460    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.961    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[5]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.106   148.979    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.460    d1/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        148.460    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.961    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.106   148.979    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.460    d1/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        148.460    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.961    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[7]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.106   148.979    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.460    d1/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        148.460    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.961    

Slack (MET) :             97.140ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.717ns  (logic 0.772ns (28.412%)  route 1.945ns (71.588%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.676    51.127    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.124    51.251 r  d1/state[0]_i_1/O
                         net (fo=2, routed)           0.580    51.830    d1/state[0]_i_1_n_0
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.106   148.981    
    SLICE_X64Y60         FDCE (Setup_fdce_C_D)       -0.011   148.970    d1/state_reg[0]
  -------------------------------------------------------------------
                         required time                        148.970    
                         arrival time                         -51.830    
  -------------------------------------------------------------------
                         slack                                 97.140    

Slack (MET) :             97.202ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.748ns  (logic 0.896ns (32.610%)  route 1.852ns (67.391%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.667    51.118    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    51.242 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.495    51.737    d1/count_100[6]_i_2_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.124    51.861 r  d1/count_100[5]_i_1/O
                         net (fo=1, routed)           0.000    51.861    d1/count_100_0[5]
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.106   148.981    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)        0.082   149.063    d1/count_100_reg[5]
  -------------------------------------------------------------------
                         required time                        149.063    
                         arrival time                         -51.861    
  -------------------------------------------------------------------
                         slack                                 97.202    

Slack (MET) :             97.251ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.740ns  (logic 0.888ns (32.413%)  route 1.852ns (67.587%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.667    51.118    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    51.242 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.495    51.737    d1/count_100[6]_i_2_n_0
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.116    51.853 r  d1/count_100[6]_i_1/O
                         net (fo=1, routed)           0.000    51.853    d1/count_100_0[6]
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.106   148.981    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)        0.123   149.104    d1/count_100_reg[6]
  -------------------------------------------------------------------
                         required time                        149.104    
                         arrival time                         -51.853    
  -------------------------------------------------------------------
                         slack                                 97.251    

Slack (MET) :             97.403ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[1]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.039ns  (logic 0.779ns (38.206%)  route 1.260ns (61.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          0.721    50.317    d1/state[0]
    SLICE_X65Y60         LUT2 (Prop_lut2_I1_O)        0.295    50.612 r  d1/shift_reg[3]_i_1/O
                         net (fo=8, routed)           0.539    51.151    d1/p_1_in[15]
    SLICE_X65Y61         FDSE                                         r  d1/shift_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.506   148.510    d1/CLK
    SLICE_X65Y61         FDSE                                         r  d1/shift_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.086    
                         clock uncertainty           -0.106   148.980    
    SLICE_X65Y61         FDSE (Setup_fdse_C_S)       -0.426   148.554    d1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        148.554    
                         arrival time                         -51.151    
  -------------------------------------------------------------------
                         slack                                 97.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 d1/count_100_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.319ns  (logic 0.194ns (60.730%)  route 0.125ns (39.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 49.173 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 49.411 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.592    49.411    d1/CLK
    SLICE_X65Y59         FDRE                                         r  d1/count_100_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.146    49.557 r  d1/count_100_reg[0]/Q
                         net (fo=8, routed)           0.125    49.682    d1/count_100[0]
    SLICE_X64Y59         LUT2 (Prop_lut2_I1_O)        0.048    49.730 r  d1/count_100[1]_i_1/O
                         net (fo=1, routed)           0.000    49.730    d1/count_100_0[1]
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.862    49.173    d1/CLK
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    49.424    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.137    49.561    d1/count_100_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.561    
                         arrival time                          49.730    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 d1/count_16_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.815%)  route 0.151ns (44.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 f  d1/count_16_reg[3]/Q
                         net (fo=3, routed)           0.151    49.707    d1/count_16_reg[3]
    SLICE_X64Y60         LUT6 (Prop_lut6_I2_O)        0.045    49.752 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    49.752    d1/state[1]_i_1_n_0
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    49.423    
    SLICE_X64Y60         FDCE (Hold_fdce_C_D)         0.124    49.547    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.547    
                         arrival time                          49.752    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.317ns  (logic 0.231ns (72.977%)  route 0.086ns (27.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.133    49.542 r  d1/shift_reg_reg[13]/Q
                         net (fo=1, routed)           0.086    49.627    d1/shift_reg[13]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.098    49.725 r  d1/shift_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    49.725    d1/shift_reg[14]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.099    49.508    d1/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -49.508    
                         arrival time                          49.725    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.344ns  (logic 0.188ns (54.635%)  route 0.156ns (45.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.146    49.555 r  d1/shift_reg_reg[10]/Q
                         net (fo=1, routed)           0.156    49.711    d1/shift_reg[10]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.042    49.753 r  d1/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    49.753    d1/shift_reg[11]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.114    49.523    d1/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        -49.523    
                         arrival time                          49.753    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.346ns  (logic 0.188ns (54.319%)  route 0.158ns (45.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.146    49.555 r  d1/shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.158    49.713    d1/shift_reg[8]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.042    49.755 r  d1/shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    49.755    d1/shift_reg[9]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.114    49.523    d1/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        -49.523    
                         arrival time                          49.755    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 d1/count_16_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.355ns  (logic 0.197ns (55.434%)  route 0.158ns (44.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 r  d1/count_16_reg[0]/Q
                         net (fo=6, routed)           0.158    49.714    d1/count_16_reg[0]
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.051    49.765 r  d1/count_16[2]_i_1/O
                         net (fo=1, routed)           0.000    49.765    d1/p_0_in[2]
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.410    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.109    49.519    d1/count_16_reg[2]
  -------------------------------------------------------------------
                         required time                        -49.519    
                         arrival time                          49.765    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[5]/D
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.518%)  route 0.163ns (43.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.167    49.576 r  d1/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.163    49.739    d1/shift_reg[4]
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.045    49.784 r  d1/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    49.784    d1/shift_reg[5]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
    SLICE_X64Y62         FDSE (Hold_fdse_C_D)         0.125    49.534    d1/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.534    
                         arrival time                          49.784    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 d1/count_16_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.367ns  (logic 0.188ns (51.179%)  route 0.179ns (48.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 r  d1/count_16_reg[0]/Q
                         net (fo=6, routed)           0.179    49.735    d1/count_16_reg[0]
    SLICE_X65Y60         LUT2 (Prop_lut2_I0_O)        0.042    49.777 r  d1/count_16[1]_i_1/O
                         net (fo=1, routed)           0.000    49.777    d1/p_0_in[1]
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.410    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.114    49.524    d1/count_16_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.524    
                         arrival time                          49.777    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 d1/count_16_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.034%)  route 0.181ns (48.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 r  d1/count_16_reg[0]/Q
                         net (fo=6, routed)           0.181    49.737    d1/count_16_reg[0]
    SLICE_X65Y60         LUT5 (Prop_lut5_I3_O)        0.043    49.780 r  d1/count_16[4]_i_2/O
                         net (fo=1, routed)           0.000    49.780    d1/p_0_in[4]
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.410    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.114    49.524    d1/count_16_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.524    
                         arrival time                          49.780    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.396ns  (logic 0.210ns (52.985%)  route 0.186ns (47.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 49.173 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 49.411 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.592    49.411    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.167    49.578 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.186    49.764    d1/count_100[2]
    SLICE_X64Y58         LUT5 (Prop_lut5_I1_O)        0.043    49.807 r  d1/count_100[4]_i_1/O
                         net (fo=1, routed)           0.000    49.807    d1/count_100_0[4]
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.862    49.173    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.411    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.137    49.548    d1/count_100_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.548    
                         arrival time                          49.807    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     d1/count_100_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y59     d1/count_100_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y58     d1/count_100_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y58     d1/count_100_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y58     d1/count_100_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y59     d1/count_100_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y59     d1/count_100_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y58     d1/count_100_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     d1/count_100_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y59     d1/count_100_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y58     d1/count_100_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y58     d1/count_100_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y58     d1/count_100_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y59     d1/count_100_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y59     d1/count_100_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y58     d1/count_100_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     d1/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     d1/count_100_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62     d1/shift_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62     d1/shift_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62     d1/shift_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62     d1/shift_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62     d1/shift_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y62     d1/shift_reg_reg[15]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     d1/shift_reg_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     d1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     d1/shift_reg_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X65Y61     d1/shift_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.048ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.497ns (32.402%)  route 3.123ns (67.598%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.134     0.721    u1/u2/hcount[3]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.321     1.042 r  u1/u2/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.458     1.500    u1/u2/hcounter[9]_i_2_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.321     1.821 r  u1/u2/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.960     2.781    u1/u2/hcounter[10]_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.377     3.158 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.572     3.729    u1/u2/plusOp[10]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.095    39.015    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)       -0.237    38.778    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                 35.048    

Slack (MET) :             35.138ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.021ns (24.171%)  route 3.203ns (75.829%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.804     3.334    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.508    38.513    u1/u2/clk_out1
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    38.472    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 35.138    

Slack (MET) :             35.138ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.021ns (24.171%)  route 3.203ns (75.829%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.804     3.334    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.508    38.513    u1/u2/clk_out1
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[8]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    38.472    u1/u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 35.138    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.021ns (24.990%)  route 3.065ns (75.010%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.666     3.195    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[6]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.021ns (24.990%)  route 3.065ns (75.010%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.666     3.195    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[7]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.021ns (24.990%)  route 3.065ns (75.010%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.666     3.195    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[9]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.400ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.021ns (25.185%)  route 3.033ns (74.815%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.634     3.163    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u1/u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X63Y27         FDRE                                         r  u1/u2/hcounter_reg[1]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    38.564    u1/u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 35.400    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.021ns (25.931%)  route 2.916ns (74.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.518     3.047    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.095    39.015    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    38.491    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.444    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.021ns (25.931%)  route 2.916ns (74.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.518     3.047    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.095    39.015    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    38.491    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.444    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.021ns (25.931%)  route 2.916ns (74.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.518     3.047    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.095    39.015    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    38.491    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b2/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b2/clk_out1
    SLICE_X61Y32         FDCE                                         r  b2/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  b2/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.098    -0.354    b2/currState[0]
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.048    -0.306 r  b2/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.306    b2/out_i_1__0_n_0
    SLICE_X60Y32         FDRE                                         r  b2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b2/clk_out1
    SLICE_X60Y32         FDRE                                         r  b2/out_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.095    -0.486    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.133    -0.353    b2/out_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X65Y27         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          0.134    -0.322    u1/u2/hcount[0]
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.048    -0.274 r  u1/u2/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    u1/u2/plusOp[3]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.131    -0.358    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b1/clk_out1
    SLICE_X58Y32         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.097    -0.356    b1/currState[0]
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.311 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.311    b1/out_i_1_n_0
    SLICE_X59Y32         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b1/clk_out1
    SLICE_X59Y32         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.095    -0.486    
    SLICE_X59Y32         FDRE (Hold_fdre_C_D)         0.091    -0.395    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X65Y27         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          0.134    -0.322    u1/u2/hcount[0]
    SLICE_X64Y27         LUT3 (Prop_lut3_I1_O)        0.045    -0.277 r  u1/u2/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    u1/u2/plusOp[2]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.120    -0.369    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 b4/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/pressed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.215%)  route 0.084ns (28.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b4/clk_out1
    SLICE_X60Y32         FDRE                                         r  b4/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  b4/out_reg/Q
                         net (fo=5, routed)           0.084    -0.345    u1/l
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.300 r  u1/pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.300    u1/pressed_i_1_n_0
    SLICE_X61Y32         FDCE                                         r  u1/pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    u1/clk_out1
    SLICE_X61Y32         FDCE                                         r  u1/pressed_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.095    -0.486    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.092    -0.394    u1/pressed_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X65Y27         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          0.138    -0.318    u1/u2/hcount[0]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.273 r  u1/u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    u1/u2/plusOp[5]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.121    -0.368    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b4/clk_out1
    SLICE_X61Y32         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.302    b4/currState[0]
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  b4/out_i_1__2/O
                         net (fo=1, routed)           0.000    -0.257    b4/out_i_1__2_n_0
    SLICE_X60Y32         FDRE                                         r  b4/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b4/clk_out1
    SLICE_X60Y32         FDRE                                         r  b4/out_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.095    -0.486    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.121    -0.365    b4/out_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u1/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.977%)  route 0.152ns (45.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    u1/clk_out1
    SLICE_X61Y32         FDCE                                         r  u1/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u1/pressed_reg/Q
                         net (fo=9, routed)           0.152    -0.300    u1/pressed
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.255 r  u1/vertPos[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    u1/vertPos[3]_i_2_n_0
    SLICE_X60Y31         FDCE                                         r  u1/vertPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.855    -0.835    u1/clk_out1
    SLICE_X60Y31         FDCE                                         r  u1/vertPos_reg[3]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.095    -0.486    
    SLICE_X60Y31         FDCE (Hold_fdce_C_D)         0.120    -0.366    u1/vertPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u1/vertPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.376%)  route 0.149ns (41.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.587    -0.594    u1/clk_out1
    SLICE_X60Y31         FDCE                                         r  u1/vertPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  u1/vertPos_reg[1]/Q
                         net (fo=16, routed)          0.149    -0.281    u1/vPos[1]
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  u1/vertPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u1/vertPos[2]_i_1_n_0
    SLICE_X60Y30         FDCE                                         r  u1/vertPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/clk_out1
    SLICE_X60Y30         FDCE                                         r  u1/vertPos_reg[2]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.120    -0.367    u1/vertPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u1/horPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/horPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.296%)  route 0.177ns (48.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    u1/clk_out1
    SLICE_X63Y31         FDCE                                         r  u1/horPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u1/horPos_reg[0]/Q
                         net (fo=16, routed)          0.177    -0.276    u1/hPos[0]
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  u1/horPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u1/horPos[2]_i_1_n_0
    SLICE_X61Y30         FDCE                                         r  u1/horPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/clk_out1
    SLICE_X61Y30         FDCE                                         r  u1/horPos_reg[2]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.095    -0.467    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.091    -0.376    u1/horPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.830ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.116ns  (logic 0.896ns (28.758%)  route 2.220ns (71.242%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 f  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 f  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.676    51.127    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.124    51.251 f  d1/state[0]_i_1/O
                         net (fo=2, routed)           0.854    52.105    d1/state[0]_i_1_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    52.229 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    52.229    d1/state[1]_i_1_n_0
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.111   148.976    
    SLICE_X64Y60         FDCE (Setup_fdce_C_D)        0.082   149.058    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        149.058    
                         arrival time                         -52.229    
  -------------------------------------------------------------------
                         slack                                 96.830    

Slack (MET) :             96.889ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.082ns  (logic 0.896ns (29.068%)  route 2.186ns (70.932%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 148.512 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.667    51.118    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    51.242 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.830    52.072    d1/count_100[6]_i_2_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124    52.196 r  d1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000    52.196    d1/count_100_0[2]
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.508   148.512    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.601   149.113    
                         clock uncertainty           -0.111   149.002    
    SLICE_X64Y58         FDRE (Setup_fdre_C_D)        0.082   149.084    d1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                        149.084    
                         arrival time                         -52.196    
  -------------------------------------------------------------------
                         slack                                 96.889    

Slack (MET) :             96.957ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[4]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.111   148.974    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.455    d1/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        148.455    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.957    

Slack (MET) :             96.957ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[5]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.111   148.974    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.455    d1/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        148.455    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.957    

Slack (MET) :             96.957ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.111   148.974    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.455    d1/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        148.455    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.957    

Slack (MET) :             96.957ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[7]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.111   148.974    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.455    d1/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        148.455    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.957    

Slack (MET) :             97.135ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.717ns  (logic 0.772ns (28.412%)  route 1.945ns (71.588%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.676    51.127    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.124    51.251 r  d1/state[0]_i_1/O
                         net (fo=2, routed)           0.580    51.830    d1/state[0]_i_1_n_0
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.111   148.976    
    SLICE_X64Y60         FDCE (Setup_fdce_C_D)       -0.011   148.965    d1/state_reg[0]
  -------------------------------------------------------------------
                         required time                        148.965    
                         arrival time                         -51.830    
  -------------------------------------------------------------------
                         slack                                 97.135    

Slack (MET) :             97.198ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.748ns  (logic 0.896ns (32.610%)  route 1.852ns (67.391%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.667    51.118    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    51.242 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.495    51.737    d1/count_100[6]_i_2_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.124    51.861 r  d1/count_100[5]_i_1/O
                         net (fo=1, routed)           0.000    51.861    d1/count_100_0[5]
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.111   148.976    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)        0.082   149.058    d1/count_100_reg[5]
  -------------------------------------------------------------------
                         required time                        149.058    
                         arrival time                         -51.861    
  -------------------------------------------------------------------
                         slack                                 97.198    

Slack (MET) :             97.247ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.740ns  (logic 0.888ns (32.413%)  route 1.852ns (67.587%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.667    51.118    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    51.242 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.495    51.737    d1/count_100[6]_i_2_n_0
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.116    51.853 r  d1/count_100[6]_i_1/O
                         net (fo=1, routed)           0.000    51.853    d1/count_100_0[6]
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.111   148.976    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)        0.123   149.099    d1/count_100_reg[6]
  -------------------------------------------------------------------
                         required time                        149.099    
                         arrival time                         -51.853    
  -------------------------------------------------------------------
                         slack                                 97.247    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[1]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.039ns  (logic 0.779ns (38.206%)  route 1.260ns (61.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          0.721    50.317    d1/state[0]
    SLICE_X65Y60         LUT2 (Prop_lut2_I1_O)        0.295    50.612 r  d1/shift_reg[3]_i_1/O
                         net (fo=8, routed)           0.539    51.151    d1/p_1_in[15]
    SLICE_X65Y61         FDSE                                         r  d1/shift_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.506   148.510    d1/CLK
    SLICE_X65Y61         FDSE                                         r  d1/shift_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.086    
                         clock uncertainty           -0.111   148.975    
    SLICE_X65Y61         FDSE (Setup_fdse_C_S)       -0.426   148.549    d1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        148.549    
                         arrival time                         -51.151    
  -------------------------------------------------------------------
                         slack                                 97.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 d1/count_100_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.319ns  (logic 0.194ns (60.730%)  route 0.125ns (39.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 49.173 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 49.411 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.592    49.411    d1/CLK
    SLICE_X65Y59         FDRE                                         r  d1/count_100_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.146    49.557 r  d1/count_100_reg[0]/Q
                         net (fo=8, routed)           0.125    49.682    d1/count_100[0]
    SLICE_X64Y59         LUT2 (Prop_lut2_I1_O)        0.048    49.730 r  d1/count_100[1]_i_1/O
                         net (fo=1, routed)           0.000    49.730    d1/count_100_0[1]
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.862    49.173    d1/CLK
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    49.424    
                         clock uncertainty            0.111    49.534    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.137    49.671    d1/count_100_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.671    
                         arrival time                          49.730    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 d1/count_16_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.815%)  route 0.151ns (44.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 f  d1/count_16_reg[3]/Q
                         net (fo=3, routed)           0.151    49.707    d1/count_16_reg[3]
    SLICE_X64Y60         LUT6 (Prop_lut6_I2_O)        0.045    49.752 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    49.752    d1/state[1]_i_1_n_0
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    49.423    
                         clock uncertainty            0.111    49.533    
    SLICE_X64Y60         FDCE (Hold_fdce_C_D)         0.124    49.657    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.657    
                         arrival time                          49.752    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.317ns  (logic 0.231ns (72.977%)  route 0.086ns (27.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.133    49.542 r  d1/shift_reg_reg[13]/Q
                         net (fo=1, routed)           0.086    49.627    d1/shift_reg[13]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.098    49.725 r  d1/shift_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    49.725    d1/shift_reg[14]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
                         clock uncertainty            0.111    49.519    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.099    49.618    d1/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -49.618    
                         arrival time                          49.725    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.344ns  (logic 0.188ns (54.635%)  route 0.156ns (45.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.146    49.555 r  d1/shift_reg_reg[10]/Q
                         net (fo=1, routed)           0.156    49.711    d1/shift_reg[10]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.042    49.753 r  d1/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    49.753    d1/shift_reg[11]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
                         clock uncertainty            0.111    49.519    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.114    49.633    d1/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        -49.633    
                         arrival time                          49.753    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.346ns  (logic 0.188ns (54.319%)  route 0.158ns (45.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.146    49.555 r  d1/shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.158    49.713    d1/shift_reg[8]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.042    49.755 r  d1/shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    49.755    d1/shift_reg[9]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
                         clock uncertainty            0.111    49.519    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.114    49.633    d1/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        -49.633    
                         arrival time                          49.755    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 d1/count_16_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.355ns  (logic 0.197ns (55.434%)  route 0.158ns (44.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 r  d1/count_16_reg[0]/Q
                         net (fo=6, routed)           0.158    49.714    d1/count_16_reg[0]
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.051    49.765 r  d1/count_16[2]_i_1/O
                         net (fo=1, routed)           0.000    49.765    d1/p_0_in[2]
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.410    
                         clock uncertainty            0.111    49.520    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.109    49.629    d1/count_16_reg[2]
  -------------------------------------------------------------------
                         required time                        -49.629    
                         arrival time                          49.765    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[5]/D
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.518%)  route 0.163ns (43.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.167    49.576 r  d1/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.163    49.739    d1/shift_reg[4]
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.045    49.784 r  d1/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    49.784    d1/shift_reg[5]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
                         clock uncertainty            0.111    49.519    
    SLICE_X64Y62         FDSE (Hold_fdse_C_D)         0.125    49.644    d1/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.644    
                         arrival time                          49.784    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 d1/count_16_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.367ns  (logic 0.188ns (51.179%)  route 0.179ns (48.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 r  d1/count_16_reg[0]/Q
                         net (fo=6, routed)           0.179    49.735    d1/count_16_reg[0]
    SLICE_X65Y60         LUT2 (Prop_lut2_I0_O)        0.042    49.777 r  d1/count_16[1]_i_1/O
                         net (fo=1, routed)           0.000    49.777    d1/p_0_in[1]
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.410    
                         clock uncertainty            0.111    49.520    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.114    49.634    d1/count_16_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.634    
                         arrival time                          49.777    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 d1/count_16_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.034%)  route 0.181ns (48.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 r  d1/count_16_reg[0]/Q
                         net (fo=6, routed)           0.181    49.737    d1/count_16_reg[0]
    SLICE_X65Y60         LUT5 (Prop_lut5_I3_O)        0.043    49.780 r  d1/count_16[4]_i_2/O
                         net (fo=1, routed)           0.000    49.780    d1/p_0_in[4]
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.410    
                         clock uncertainty            0.111    49.520    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.114    49.634    d1/count_16_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.634    
                         arrival time                          49.780    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.396ns  (logic 0.210ns (52.985%)  route 0.186ns (47.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 49.173 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 49.411 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.592    49.411    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.167    49.578 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.186    49.764    d1/count_100[2]
    SLICE_X64Y58         LUT5 (Prop_lut5_I1_O)        0.043    49.807 r  d1/count_100[4]_i_1/O
                         net (fo=1, routed)           0.000    49.807    d1/count_100_0[4]
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.862    49.173    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.411    
                         clock uncertainty            0.111    49.521    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.137    49.658    d1/count_100_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.658    
                         arrival time                          49.807    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.048ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.497ns (32.402%)  route 3.123ns (67.598%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.134     0.721    u1/u2/hcount[3]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.321     1.042 r  u1/u2/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.458     1.500    u1/u2/hcounter[9]_i_2_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.321     1.821 r  u1/u2/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.960     2.781    u1/u2/hcounter[10]_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.377     3.158 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.572     3.729    u1/u2/plusOp[10]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.095    39.015    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)       -0.237    38.778    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                 35.048    

Slack (MET) :             35.138ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.021ns (24.171%)  route 3.203ns (75.829%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.804     3.334    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.508    38.513    u1/u2/clk_out1
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    38.472    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 35.138    

Slack (MET) :             35.138ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.021ns (24.171%)  route 3.203ns (75.829%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.804     3.334    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.508    38.513    u1/u2/clk_out1
    SLICE_X64Y29         FDRE                                         r  u1/u2/hcounter_reg[8]/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.524    38.472    u1/u2/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 35.138    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.021ns (24.990%)  route 3.065ns (75.010%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.666     3.195    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[6]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.021ns (24.990%)  route 3.065ns (75.010%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.666     3.195    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[7]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.021ns (24.990%)  route 3.065ns (75.010%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.666     3.195    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y28         FDRE                                         r  u1/u2/hcounter_reg[9]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y28         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.400ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.021ns (25.185%)  route 3.033ns (74.815%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.634     3.163    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  u1/u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X63Y27         FDRE                                         r  u1/u2/hcounter_reg[1]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.095    38.993    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    38.564    u1/u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 35.400    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.021ns (25.931%)  route 2.916ns (74.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.518     3.047    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.095    39.015    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    38.491    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.444    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.021ns (25.931%)  route 2.916ns (74.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.518     3.047    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.095    39.015    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    38.491    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.444    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.021ns (25.931%)  route 2.916ns (74.069%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.621    -0.891    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.413 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.287     0.875    u1/u2/hcount[3]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.295     1.170 f  u1/u2/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.951     2.120    u1/u2/vcounter[10]_i_6_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I2_O)        0.124     2.244 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.161     2.405    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.529 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.518     3.047    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.505    38.510    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.600    39.109    
                         clock uncertainty           -0.095    39.015    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    38.491    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 35.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 b2/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b2/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b2/clk_out1
    SLICE_X61Y32         FDCE                                         r  b2/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  b2/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.098    -0.354    b2/currState[0]
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.048    -0.306 r  b2/out_i_1__0/O
                         net (fo=1, routed)           0.000    -0.306    b2/out_i_1__0_n_0
    SLICE_X60Y32         FDRE                                         r  b2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b2/clk_out1
    SLICE_X60Y32         FDRE                                         r  b2/out_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.095    -0.486    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.133    -0.353    b2/out_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X65Y27         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          0.134    -0.322    u1/u2/hcount[0]
    SLICE_X64Y27         LUT4 (Prop_lut4_I1_O)        0.048    -0.274 r  u1/u2/hcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    u1/u2/plusOp[3]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.131    -0.358    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b1/clk_out1
    SLICE_X58Y32         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.097    -0.356    b1/currState[0]
    SLICE_X59Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.311 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.311    b1/out_i_1_n_0
    SLICE_X59Y32         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b1/clk_out1
    SLICE_X59Y32         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.095    -0.486    
    SLICE_X59Y32         FDRE (Hold_fdre_C_D)         0.091    -0.395    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X65Y27         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          0.134    -0.322    u1/u2/hcount[0]
    SLICE_X64Y27         LUT3 (Prop_lut3_I1_O)        0.045    -0.277 r  u1/u2/hcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    u1/u2/plusOp[2]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.120    -0.369    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 b4/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/pressed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.215%)  route 0.084ns (28.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b4/clk_out1
    SLICE_X60Y32         FDRE                                         r  b4/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  b4/out_reg/Q
                         net (fo=5, routed)           0.084    -0.345    u1/l
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.300 r  u1/pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.300    u1/pressed_i_1_n_0
    SLICE_X61Y32         FDCE                                         r  u1/pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    u1/clk_out1
    SLICE_X61Y32         FDCE                                         r  u1/pressed_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.095    -0.486    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.092    -0.394    u1/pressed_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X65Y27         FDRE                                         r  u1/u2/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[0]/Q
                         net (fo=12, routed)          0.138    -0.318    u1/u2/hcount[0]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.273 r  u1/u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    u1/u2/plusOp[5]
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X64Y27         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.121    -0.368    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    b4/clk_out1
    SLICE_X61Y32         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.150    -0.302    b4/currState[0]
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  b4/out_i_1__2/O
                         net (fo=1, routed)           0.000    -0.257    b4/out_i_1__2_n_0
    SLICE_X60Y32         FDRE                                         r  b4/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.856    -0.834    b4/clk_out1
    SLICE_X60Y32         FDRE                                         r  b4/out_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.095    -0.486    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.121    -0.365    b4/out_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u1/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.977%)  route 0.152ns (45.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    u1/clk_out1
    SLICE_X61Y32         FDCE                                         r  u1/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u1/pressed_reg/Q
                         net (fo=9, routed)           0.152    -0.300    u1/pressed
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.255 r  u1/vertPos[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    u1/vertPos[3]_i_2_n_0
    SLICE_X60Y31         FDCE                                         r  u1/vertPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.855    -0.835    u1/clk_out1
    SLICE_X60Y31         FDCE                                         r  u1/vertPos_reg[3]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.095    -0.486    
    SLICE_X60Y31         FDCE (Hold_fdce_C_D)         0.120    -0.366    u1/vertPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u1/vertPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/vertPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.376%)  route 0.149ns (41.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.587    -0.594    u1/clk_out1
    SLICE_X60Y31         FDCE                                         r  u1/vertPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.430 r  u1/vertPos_reg[1]/Q
                         net (fo=16, routed)          0.149    -0.281    u1/vPos[1]
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  u1/vertPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    u1/vertPos[2]_i_1_n_0
    SLICE_X60Y30         FDCE                                         r  u1/vertPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/clk_out1
    SLICE_X60Y30         FDCE                                         r  u1/vertPos_reg[2]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.120    -0.367    u1/vertPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u1/horPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/horPos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.296%)  route 0.177ns (48.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.588    -0.593    u1/clk_out1
    SLICE_X63Y31         FDCE                                         r  u1/horPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  u1/horPos_reg[0]/Q
                         net (fo=16, routed)          0.177    -0.276    u1/hPos[0]
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  u1/horPos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    u1/horPos[2]_i_1_n_0
    SLICE_X61Y30         FDCE                                         r  u1/horPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/clk_out1
    SLICE_X61Y30         FDCE                                         r  u1/horPos_reg[2]/C
                         clock pessimism              0.274    -0.561    
                         clock uncertainty            0.095    -0.467    
    SLICE_X61Y30         FDCE (Hold_fdce_C_D)         0.091    -0.376    u1/horPos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.830ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.116ns  (logic 0.896ns (28.758%)  route 2.220ns (71.242%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 f  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 f  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.676    51.127    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.124    51.251 f  d1/state[0]_i_1/O
                         net (fo=2, routed)           0.854    52.105    d1/state[0]_i_1_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.124    52.229 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    52.229    d1/state[1]_i_1_n_0
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.111   148.976    
    SLICE_X64Y60         FDCE (Setup_fdce_C_D)        0.082   149.058    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        149.058    
                         arrival time                         -52.229    
  -------------------------------------------------------------------
                         slack                                 96.830    

Slack (MET) :             96.889ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.082ns  (logic 0.896ns (29.068%)  route 2.186ns (70.932%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 148.512 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.667    51.118    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    51.242 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.830    52.072    d1/count_100[6]_i_2_n_0
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124    52.196 r  d1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000    52.196    d1/count_100_0[2]
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.508   148.512    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.601   149.113    
                         clock uncertainty           -0.111   149.002    
    SLICE_X64Y58         FDRE (Setup_fdre_C_D)        0.082   149.084    d1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                        149.084    
                         arrival time                         -52.196    
  -------------------------------------------------------------------
                         slack                                 96.889    

Slack (MET) :             96.957ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[4]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.111   148.974    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.455    d1/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        148.455    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.957    

Slack (MET) :             96.957ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[5]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.111   148.974    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.455    d1/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        148.455    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.957    

Slack (MET) :             96.957ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.111   148.974    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.455    d1/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        148.455    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.957    

Slack (MET) :             96.957ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[7]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.387ns  (logic 0.779ns (32.638%)  route 1.608ns (67.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          1.059    50.655    d1/state[0]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.295    50.950 r  d1/shift_reg[7]_i_1/O
                         net (fo=4, routed)           0.549    51.499    d1/p_1_in[7]
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.505   148.509    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.085    
                         clock uncertainty           -0.111   148.974    
    SLICE_X64Y62         FDSE (Setup_fdse_C_S)       -0.519   148.455    d1/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        148.455    
                         arrival time                         -51.499    
  -------------------------------------------------------------------
                         slack                                 96.957    

Slack (MET) :             97.135ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.717ns  (logic 0.772ns (28.412%)  route 1.945ns (71.588%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.676    51.127    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.124    51.251 r  d1/state[0]_i_1/O
                         net (fo=2, routed)           0.580    51.830    d1/state[0]_i_1_n_0
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.111   148.976    
    SLICE_X64Y60         FDCE (Setup_fdce_C_D)       -0.011   148.965    d1/state_reg[0]
  -------------------------------------------------------------------
                         required time                        148.965    
                         arrival time                         -51.830    
  -------------------------------------------------------------------
                         slack                                 97.135    

Slack (MET) :             97.198ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.748ns  (logic 0.896ns (32.610%)  route 1.852ns (67.391%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.667    51.118    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    51.242 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.495    51.737    d1/count_100[6]_i_2_n_0
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.124    51.861 r  d1/count_100[5]_i_1/O
                         net (fo=1, routed)           0.000    51.861    d1/count_100_0[5]
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.111   148.976    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)        0.082   149.058    d1/count_100_reg[5]
  -------------------------------------------------------------------
                         required time                        149.058    
                         arrival time                         -51.861    
  -------------------------------------------------------------------
                         slack                                 97.198    

Slack (MET) :             97.247ns  (required time - arrival time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.740ns  (logic 0.888ns (32.413%)  route 1.852ns (67.587%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 148.511 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 49.113 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.625    49.113    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.524    49.637 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.689    50.326    d1/count_100[2]
    SLICE_X64Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.450 r  d1/state[0]_i_2/O
                         net (fo=2, routed)           0.667    51.118    d1/state[0]_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I0_O)        0.124    51.242 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.495    51.737    d1/count_100[6]_i_2_n_0
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.116    51.853 r  d1/count_100[6]_i_1/O
                         net (fo=1, routed)           0.000    51.853    d1/count_100_0[6]
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.507   148.511    d1/CLK
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.087    
                         clock uncertainty           -0.111   148.976    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)        0.123   149.099    d1/count_100_reg[6]
  -------------------------------------------------------------------
                         required time                        149.099    
                         arrival time                         -51.853    
  -------------------------------------------------------------------
                         slack                                 97.247    

Slack (MET) :             97.398ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[1]/S
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.039ns  (logic 0.779ns (38.206%)  route 1.260ns (61.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.888ns = ( 49.112 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.624    49.112    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDCE (Prop_fdce_C_Q)         0.484    49.596 f  d1/state_reg[0]/Q
                         net (fo=19, routed)          0.721    50.317    d1/state[0]
    SLICE_X65Y60         LUT2 (Prop_lut2_I1_O)        0.295    50.612 r  d1/shift_reg[3]_i_1/O
                         net (fo=8, routed)           0.539    51.151    d1/p_1_in[15]
    SLICE_X65Y61         FDSE                                         r  d1/shift_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.506   148.510    d1/CLK
    SLICE_X65Y61         FDSE                                         r  d1/shift_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.576   149.086    
                         clock uncertainty           -0.111   148.975    
    SLICE_X65Y61         FDSE (Setup_fdse_C_S)       -0.426   148.549    d1/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        148.549    
                         arrival time                         -51.151    
  -------------------------------------------------------------------
                         slack                                 97.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 d1/count_100_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.319ns  (logic 0.194ns (60.730%)  route 0.125ns (39.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 49.173 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 49.411 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.592    49.411    d1/CLK
    SLICE_X65Y59         FDRE                                         r  d1/count_100_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.146    49.557 r  d1/count_100_reg[0]/Q
                         net (fo=8, routed)           0.125    49.682    d1/count_100[0]
    SLICE_X64Y59         LUT2 (Prop_lut2_I1_O)        0.048    49.730 r  d1/count_100[1]_i_1/O
                         net (fo=1, routed)           0.000    49.730    d1/count_100_0[1]
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.862    49.173    d1/CLK
    SLICE_X64Y59         FDRE                                         r  d1/count_100_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    49.424    
                         clock uncertainty            0.111    49.534    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.137    49.671    d1/count_100_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.671    
                         arrival time                          49.730    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 d1/count_16_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.815%)  route 0.151ns (44.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 f  d1/count_16_reg[3]/Q
                         net (fo=3, routed)           0.151    49.707    d1/count_16_reg[3]
    SLICE_X64Y60         LUT6 (Prop_lut6_I2_O)        0.045    49.752 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    49.752    d1/state[1]_i_1_n_0
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X64Y60         FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    49.423    
                         clock uncertainty            0.111    49.533    
    SLICE_X64Y60         FDCE (Hold_fdce_C_D)         0.124    49.657    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.657    
                         arrival time                          49.752    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.317ns  (logic 0.231ns (72.977%)  route 0.086ns (27.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.133    49.542 r  d1/shift_reg_reg[13]/Q
                         net (fo=1, routed)           0.086    49.627    d1/shift_reg[13]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.098    49.725 r  d1/shift_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    49.725    d1/shift_reg[14]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
                         clock uncertainty            0.111    49.519    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.099    49.618    d1/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -49.618    
                         arrival time                          49.725    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.344ns  (logic 0.188ns (54.635%)  route 0.156ns (45.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.146    49.555 r  d1/shift_reg_reg[10]/Q
                         net (fo=1, routed)           0.156    49.711    d1/shift_reg[10]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.042    49.753 r  d1/shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    49.753    d1/shift_reg[11]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
                         clock uncertainty            0.111    49.519    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.114    49.633    d1/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        -49.633    
                         arrival time                          49.753    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.346ns  (logic 0.188ns (54.319%)  route 0.158ns (45.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.146    49.555 r  d1/shift_reg_reg[8]/Q
                         net (fo=1, routed)           0.158    49.713    d1/shift_reg[8]
    SLICE_X65Y62         LUT2 (Prop_lut2_I1_O)        0.042    49.755 r  d1/shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    49.755    d1/shift_reg[9]_i_1_n_0
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X65Y62         FDRE                                         r  d1/shift_reg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
                         clock uncertainty            0.111    49.519    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.114    49.633    d1/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        -49.633    
                         arrival time                          49.755    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 d1/count_16_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.355ns  (logic 0.197ns (55.434%)  route 0.158ns (44.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 r  d1/count_16_reg[0]/Q
                         net (fo=6, routed)           0.158    49.714    d1/count_16_reg[0]
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.051    49.765 r  d1/count_16[2]_i_1/O
                         net (fo=1, routed)           0.000    49.765    d1/p_0_in[2]
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.410    
                         clock uncertainty            0.111    49.520    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.109    49.629    d1/count_16_reg[2]
  -------------------------------------------------------------------
                         required time                        -49.629    
                         arrival time                          49.765    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[5]/D
                            (falling edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.518%)  route 0.163ns (43.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns = ( 49.170 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.591ns = ( 49.409 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.590    49.409    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDSE (Prop_fdse_C_Q)         0.167    49.576 r  d1/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.163    49.739    d1/shift_reg[4]
    SLICE_X64Y62         LUT2 (Prop_lut2_I0_O)        0.045    49.784 r  d1/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    49.784    d1/shift_reg[5]_i_1_n_0
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.859    49.170    d1/CLK
    SLICE_X64Y62         FDSE                                         r  d1/shift_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.409    
                         clock uncertainty            0.111    49.519    
    SLICE_X64Y62         FDSE (Hold_fdse_C_D)         0.125    49.644    d1/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.644    
                         arrival time                          49.784    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 d1/count_16_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.367ns  (logic 0.188ns (51.179%)  route 0.179ns (48.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 r  d1/count_16_reg[0]/Q
                         net (fo=6, routed)           0.179    49.735    d1/count_16_reg[0]
    SLICE_X65Y60         LUT2 (Prop_lut2_I0_O)        0.042    49.777 r  d1/count_16[1]_i_1/O
                         net (fo=1, routed)           0.000    49.777    d1/p_0_in[1]
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.410    
                         clock uncertainty            0.111    49.520    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.114    49.634    d1/count_16_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.634    
                         arrival time                          49.777    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 d1/count_16_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.034%)  route 0.181ns (48.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns = ( 49.172 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.591    49.410    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.146    49.556 r  d1/count_16_reg[0]/Q
                         net (fo=6, routed)           0.181    49.737    d1/count_16_reg[0]
    SLICE_X65Y60         LUT5 (Prop_lut5_I3_O)        0.043    49.780 r  d1/count_16[4]_i_2/O
                         net (fo=1, routed)           0.000    49.780    d1/p_0_in[4]
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.861    49.172    d1/CLK
    SLICE_X65Y60         FDRE                                         r  d1/count_16_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.410    
                         clock uncertainty            0.111    49.520    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.114    49.634    d1/count_16_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.634    
                         arrival time                          49.780    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 d1/count_100_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.396ns  (logic 0.210ns (52.985%)  route 0.186ns (47.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 49.173 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 49.411 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.592    49.411    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.167    49.578 r  d1/count_100_reg[2]/Q
                         net (fo=5, routed)           0.186    49.764    d1/count_100[2]
    SLICE_X64Y58         LUT5 (Prop_lut5_I1_O)        0.043    49.807 r  d1/count_100[4]_i_1/O
                         net (fo=1, routed)           0.000    49.807    d1/count_100_0[4]
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.862    49.173    d1/CLK
    SLICE_X64Y58         FDRE                                         r  d1/count_100_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.238    49.411    
                         clock uncertainty            0.111    49.521    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.137    49.658    d1/count_100_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.658    
                         arrival time                          49.807    
  -------------------------------------------------------------------
                         slack                                  0.149    





