Sun Oct 22 19:26:40 JST 2006
JDF G
// Created by Project Navigator ver 1.0
PROJECT tmp2
DESIGN tmp2
DEVFAM virtex2
DEVFAMTIME 0
DEVICE xc2v1000
DEVICETIME 0
DEVPKG fg456
DEVPKGTIME 0
DEVSPEED -5
DEVSPEEDTIME 0
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Modelsim
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
SOURCE pfpga_config.vhd
STIMULUS sim.tbw
[STRATEGY-LIST]
Normal=True
