//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_8
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<19>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<42>;
	.reg .f32 	%f<31>;
	.reg .b64 	%rd<26>;
	.loc	1 19 0                          // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_0];
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_1];
$L__tmp0:
	.loc	1 21 28                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:21:33
	shl.b32 	%r24, %r1, 8;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_2];
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_3];
	.loc	1 22 36                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:22:36
	mov.u32 	%r25, %tid.x;
	shl.b32 	%r26, %r25, 1;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_4];
	and.b32  	%r27, %r26, 254;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_5];
	.loc	1 22 23                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:22:23
	or.b32  	%r28, %r24, %r27;
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_6];
	.loc	1 23 21                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:23:21
	setp.lt.s32 	%p1, %r28, 57600;
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_leaky_relu_leaky_relu_backward_0_param_7];
	.loc	1 25 21                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:25:21
	mul.hi.s32 	%r30, %r28, -1851608123;
	mad.lo.s32 	%r31, %r28, 1, %r30;
	shr.u32 	%r32, %r31, 31;
	shr.s32 	%r33, %r31, 11;
	add.s32 	%r34, %r33, %r32;
	.loc	1 25 29                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:25:29
	shr.u32 	%r35, %r34, 30;
	add.s32 	%r36, %r34, %r35;
	and.b32  	%r37, %r36, -4;
	sub.s32 	%r38, %r34, %r37;
	.loc	1 28 34                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:28:34
	mul.wide.s32 	%rd23, %r28, 4;
	add.s64 	%rd1, %rd15, %rd23;
	.loc	1 28 39                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:28:39
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 29 30                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:29:30
	mul.wide.s32 	%rd24, %r38, 4;
	add.s64 	%rd2, %rd16, %rd24;
	.loc	1 29 35                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:29:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 30 30                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:30:30
	add.s64 	%rd4, %rd17, %rd24;
	.loc	1 30 35                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:30:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 31 30                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:31:30
	add.s64 	%rd6, %rd18, %rd24;
	.loc	1 31 35                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:31:35
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r8;
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r9;
	.loc	1 32 31                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:32:31
	add.s64 	%rd8, %rd19, %rd24;
	.loc	1 32 36                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:32:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 33 31                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:33:31
	add.s64 	%rd10, %rd20, %rd24;
	.loc	1 33 36                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:33:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 37 18                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:37:18
	add.f32 	%f3, %f1, 0f3727C5AC;
	add.f32 	%f4, %f2, 0f3727C5AC;
	.loc	1 38 26                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:38:26
	sqrt.approx.ftz.f32 	%f5, %f3;
	sqrt.approx.ftz.f32 	%f6, %f4;
	.loc	1 29 35                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:29:35
	mov.b32 	%f7, %r4;
	mov.b32 	%f8, %r5;
	.loc	1 30 35                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:30:35
	mov.b32 	%f9, %r7;
	mov.b32 	%f10, %r6;
	.loc	1 33 36                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:33:36
	mov.b32 	%f11, %r13;
	mov.b32 	%f12, %r12;
	.loc	1 32 36                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:32:36
	mov.b32 	%f13, %r11;
	mov.b32 	%f14, %r10;
	.loc	1 26 19                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:26:19
	mul.lo.s32 	%r39, %r34, 3600;
	sub.s32 	%r40, %r28, %r39;
	.loc	1 40 19                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:40:19
	mov.b32 	%r16, %f5;
	mov.b32 	%r15, 1065353216;
	// begin inline asm
	div.full.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f15, %r14;
	mov.b32 	%r19, %f6;
	// begin inline asm
	div.full.f32 %r17, %r15, %r19;
	// end inline asm
	mov.b32 	%f16, %r17;
	.loc	1 53 25                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:53:25
	add.s64 	%rd13, %rd21, %rd23;
	.loc	1 54 30                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:54:30
	mad.lo.s32 	%r41, %r34, 3712, %r40;
	.loc	1 54 25                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:54:25
	cvt.s64.s32 	%rd25, %r41;
	add.s64 	%rd14, %rd22, %rd25;
	.loc	1 28 39                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:28:39
	mov.b32 	%f17, %r2;
	mov.b32 	%f18, %r3;
	.loc	1 34 18                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:34:18
	add.f32 	%f19, %f18, %f8;
	add.f32 	%f20, %f17, %f7;
	.loc	1 35 18                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:35:18
	sub.f32 	%f21, %f20, %f10;
	sub.f32 	%f22, %f19, %f9;
	.loc	1 43 19                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:43:19
	mul.f32 	%f23, %f22, %f16;
	mul.f32 	%f24, %f21, %f15;
	.loc	1 45 20                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:45:20
	fma.rn.f32 	%f25, %f24, %f14, %f12;
	fma.rn.f32 	%f26, %f23, %f13, %f11;
	.loc	1 47 20                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:47:20
	setp.gt.f32 	%p15, %f26, 0f00000000;
	setp.gt.f32 	%p16, %f25, 0f00000000;
	.loc	1 49 20                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:49:20
	mul.f32 	%f27, %f26, 0f3C23D70A;
	mul.f32 	%f28, %f25, 0f3C23D70A;
	.loc	1 50 35                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:50:35
	selp.f32 	%f29, %f25, %f28, %p16;
	selp.f32 	%f30, %f26, %f27, %p15;
	.loc	1 51 20                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:51:20
	setp.gt.f32 	%p17, %f30, 0f00000000;
	setp.gt.f32 	%p18, %f29, 0f00000000;
	.loc	1 34 18                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:34:18
	mov.b32 	%r20, %f20;
	mov.b32 	%r21, %f19;
	.loc	1 52 39                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:52:39
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd1 + 0 ], { %r20, %r21 };
	// end inline asm
	.loc	1 50 35                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:50:35
	mov.b32 	%r22, %f29;
	mov.b32 	%r23, %f30;
	.loc	1 53 37                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:53:37
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd13 + 0 ], { %r22, %r23 };
	// end inline asm
	.loc	1 54 47                         // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:54:47
	selp.u16 	%rs2, 1, 0, %p18;
	selp.u16 	%rs3, 1, 0, %p17;
	shl.b16 	%rs4, %rs3, 8;
	or.b16  	%rs1, %rs2, %rs4;
	// begin inline asm
	@%p1 st.global.b16 [ %rd14 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 54 4                          // c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py:54:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/2g/c2gzvjzxqox74j6nhnvvgx5i4reev7imywzxa6rmvh4hzn3kkzvu.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 50
.b8 103
.b8 122
.b8 118
.b8 106
.b8 122
.b8 120
.b8 113
.b8 111
.b8 120
.b8 55
.b8 52
.b8 106
.b8 54
.b8 110
.b8 104
.b8 110
.b8 118
.b8 118
.b8 103
.b8 120
.b8 53
.b8 105
.b8 52
.b8 114
.b8 101
.b8 101
.b8 118
.b8 55
.b8 105
.b8 109
.b8 121
.b8 119
.b8 122
.b8 120
.b8 97
.b8 54
.b8 114
.b8 109
.b8 118
.b8 104
.b8 52
.b8 104
.b8 122
.b8 110
.b8 51
.b8 107
.b8 107
.b8 122
.b8 118
.b8 117
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 50
.b8 103
.b8 0
	}
	.section	.debug_macinfo	{	}
