{
    "DESIGN_NAME": "user_project_wrapper",
    "RUN_IRDROP_REPORT": 0,
    "RUN_MAGIC_DRC": 0,
    "RUN_LVS": 1,
    "MAGIC_EXT_USE_GDS": 0,
    "QUIT_ON_LVS_ERROR": 0,
    "YOSYS_REWRITE_VERILOG": 1,
    "QUIT_ON_LINTER_ERRORS": 0,
	"MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/user_project_wrapper.v",
		"dir::../../verilog/rtl/carp-lib/obi/obi_demux_1_to_4.sv",
		"dir::../../verilog/rtl/carp-lib/obi/obi_mux_2_to_1.sv",
		"dir::../../verilog/rtl/carp-lib/obi/wb_to_obi.sv",
		"dir::../../verilog/rtl/carp-lib/obi/obi_cdc_fast_primary.sv",
		"dir::../../verilog/rtl/carp-lib/obi_gpio/obi_gpio.sv",
		"dir::../../verilog/rtl/carp-lib/obi_qspi_controller/obi_qspi_controller.sv",
		"dir::../../verilog/rtl/core/include/defs.svh",
		"dir::../../verilog/rtl/core/include/pipe_regs.svh",
		"dir::../../verilog/rtl/core/include/rvfi.svh",
		"dir::../../verilog/rtl/core/rtl/core/core.sv",
		"dir::../../verilog/rtl/core/rtl/core/modules/alu.sv",
		"dir::../../verilog/rtl/core/rtl/core/modules/branch_gen.sv",
		"dir::../../verilog/rtl/core/rtl/core/modules/csr.sv",
		"dir::../../verilog/rtl/core/rtl/core/modules/decoder.sv",
		"dir::../../verilog/rtl/core/rtl/core/modules/fwd_unit.sv",
		"dir::../../verilog/rtl/core/rtl/core/modules/hazard_unit.sv",
		"dir::../../verilog/rtl/core/rtl/core/modules/immed_gen.sv",
		"dir::../../verilog/rtl/core/rtl/core/modules/mem_prep.sv",
		"dir::../../verilog/rtl/core/rtl/core/modules/obi_req_driver.sv",
		"dir::../../verilog/rtl/core/rtl/core/modules/prog_cntr.sv",
		"dir::../../verilog/rtl/core/rtl/core/modules/reg_file.sv",
		"dir::../../verilog/rtl/core/rtl/core/modules/reg_forwarder.sv",
		"dir::../../verilog/rtl/core/rtl/core/stages/decode_stage.sv",
		"dir::../../verilog/rtl/core/rtl/core/stages/exec_stage.sv",
		"dir::../../verilog/rtl/core/rtl/core/stages/fetch_stage.sv",
		"dir::../../verilog/rtl/core/rtl/core/stages/mem_slice_stage.sv",
		"dir::../../verilog/rtl/core/rtl/core/stages/wb_stage.sv",
		"dir::../../verilog/rtl/include/clam-defs.svh",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/Peripheral_Unit_Defs.svh",
		"dir::../../verilog/rtl/peripherals/peripheral_interrupt_queue.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/BaudRateGenerator.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/clk_div_gen.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/clk_divider.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/DeMux1_4.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/GPIO.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/I2C_Master.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/Mux4_1.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/PeriphControlRegFile.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/peripheral_unit.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/Pin_Mux.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/pulse_gen.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/PWM_modulator.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/Quad_Enc_Man.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/S_Curve_Gen.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/SPI_Master.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/SPI_Master_With_Multiple_CS.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/Stepper_Driver.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/Timer.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/UART_Receiver.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/UART_States.svh",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/UART.sv",
		"dir::../../verilog/rtl/peripherals/Peripheral_Unit/UART_Transmitter.sv",
		"dir::../../verilog/rtl/rtl/soc/modules/bootloader.sv",
		"dir::../../verilog/rtl/rtl/soc/modules/memory_interface_unit.sv",
		"dir::../../verilog/rtl/rtl/soc/modules/obi_xbar.sv",
		"dir::../../verilog/rtl/rtl/soc/modules/sram_wrap.sv",
		"dir::../../verilog/rtl/rtl/soc/soc.sv",
		"dir::../../verilog/rtl/carp-lib/obi_qspi_controller/spimemio.v"
    ],
	"VERILOG_INCLUDE_DIRS":   ["pdk_dir::libs.ref/sky130_sram_macros/"],
	"VERILOG_FILES_BLACKBOX": ["dir::../macros/sky130_sram_2kbyte_1rw1r_32x512_8.v"],
    "EXTRA_LEFS": ["pdk_dir::libs.ref/sky130_sram_macros/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef"],
	"EXTRA_GDS_FILES": ["pdk_dir::libs.ref/sky130_sram_macros/gds/sky130_sram_2kbyte_1rw1r_32x512_8.gds"],
    "EXTRA_LIBS": ["dir::../macros/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib"],
    "ROUTING_CORES": 20,
	"KLAYOUT_XOR_THREADS": 20,
	"FP_IO_UNMATCHED_ERROR": 0,
    "FP_PDN_MACRO_HOOKS": "soc_i.sram.sram0 vccd1 vssd1 vccd1 vssd1, soc_i.sram.sram1 vccd1 vssd1 vccd1 vssd1, soc_i.sram.sram2 vccd1 vssd1 vccd1 vssd1, soc_i.sram.sram3 vccd1 vssd1 vccd1 vssd1, soc_i.sram.sram4 vccd1 vssd1 vccd1 vssd1, soc_i.sram.sram5 vccd1 vssd1 vccd1 vssd1, soc_i.sram.sram6 vccd1 vssd1 vccd1 vssd1, soc_i.sram.sram7 vccd1 vssd1 vccd1 vssd1, soc_i.sram.sram8 vccd1 vssd1 vccd1 vssd1, soc_i.sram.sram9 vccd1 vssd1 vccd1 vssd1, soc_i.sram.sram10 vccd1 vssd1 vccd1 vssd1, soc_i.sram.sram11 vccd1 vssd1 vccd1 vssd1",
	"CLOCK_PORT": "user_clock2",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2920 3520",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "MAX_FANOUT_CONSTRAINT": 16,
    "PL_TARGET_DENSITY": 0.20,
	"LEC_ENABLE": 0,
    "GRT_OVERFLOW_ITERS": 100000,    
    "PL_RESIZER_SETUP_SLACK_MARGIN": 1.4,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 1.4,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.8,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.8,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "MAGIC_DEF_LABELS": 0,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "SYNTH_BUFFERING": 1,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 90,    
    "GRT_REPAIR_ANTENNAS": 0,
	"GRT_MAX_DIODE_INS_ITERS": 100000,
	"GRT_ANT_ITERS": 100000,
    "PL_MACRO_HALO": "60 60",
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_ENABLE_RAILS": 1,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 180,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "VDD_NETS": [
      "vccd1",
      "vccd2",
      "vdda1",
      "vdda2"
  ],
  "GND_NETS": [
      "vssd1",
      "vssd2",
      "vssa1",
      "vssa2"
  ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "RUN_CVC": 0,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met5",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
