5 16 fd81 3 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (afunc1.vcd) 2 -o (afunc1.cdd) 2 -v (afunc1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 afunc1.v 8 36 1 
2 1 12 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 b 1 10 107000b 1 0 31 0 32 17 0 ffffffff 0 6 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 afunc1.v 12 16 1 
2 2 13 13 13 50005 1 0 1004 0 0 32 48 0 0
2 3 13 13 13 10001 0 1 1410 0 0 32 1 b
2 4 13 13 13 10005 1 37 16 2 3
2 5 14 14 14 20002 1 0 1008 0 0 32 48 5 0
2 6 14 14 14 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 15 15 15 b000c 1 0 1008 0 0 32 48 20 0
2 8 15 15 15 b000c 1 47 8 7 0 div2.a
2 9 15 15 15 5000e 1 3a 5008 0 8 32 18 0 ffffffff fffffff9 6 0 0 div2
2 10 15 15 15 10001 0 1 1410 0 0 32 1 b
2 11 15 15 15 1000e 1 37 1a 9 10
4 4 11 6 6 4
4 6 0 11 0 4
4 11 0 0 0 4
3 1 main.u$1 "main.u$1" 0 afunc1.v 18 25 1 
3 45 main.div2 "main.div2" 0 afunc1.v 27 34 1 
2 12 29 29 29 20006 7 3d 5802 0 0 1 18 0 1 0 0 0 0 u$2
1 div2 2 27 109001a 1 0 31 0 32 17 ffffffff ffffffff 0 7 0 0
1 a 3 28 100000f 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 12 11 0 0 12
3 7 main.div2.u$2 "main.div2.u$2" 0 afunc1.v 29 33 1 
2 13 30 30 30 b000b 1 0 1804 0 0 32 48 0 0
2 14 30 30 30 40007 0 1 1c10 0 0 32 1 div2
2 15 30 30 30 4000b 7 37 816 13 14
2 16 31 31 31 c000c 1 0 1804 0 0 32 48 0 0
2 17 31 31 31 80008 7 1 180c 0 0 32 1 a
2 18 31 31 31 8000c 7 e 180c 16 17 1 18 0 1 1 1 0 0
2 19 31 31 31 4000e 7 39 80e 18 0
2 20 32 32 32 1e001e 1 0 1808 0 0 32 48 1 0
2 21 32 32 32 180018 1 0 1808 0 0 32 48 1 0
2 22 32 32 32 130013 6 1 1808 0 0 32 1 a
2 23 32 32 32 130018 6 10 180c 21 22 32 18 0 ffffffff ffffffff 1f 0 0
2 24 32 32 32 130018 6 47 80c 23 0 div2.a
2 25 32 32 32 d001a 6 3a 580c 0 24 32 18 0 ffffffff ffffffff 7 0 0 div2
2 26 32 32 32 d001e 6 6 1a08 20 25 32 18 0 ffffffff fffffffe 1 6 1
2 27 32 32 32 60009 0 1 1c10 0 0 32 1 div2
2 28 32 32 32 6001e 6 37 81a 26 27
4 15 11 19 19 15
4 19 0 28 0 15
4 28 0 0 0 15
