# cpu_cisc
Verilog implementation of 8-bit CISC Processor using 4 phase clocking scheme

### Architecture
![cisc_arch](https://github.com/sarthi92/cpu_cisc/blob/master/arch_cisc.png)

### Hardware Flowcharts
![cisc_flow](https://github.com/sarthi92/cpu_cisc/blob/master/cisc_flow.png)

### Control Word Format
![cw_format](https://github.com/sarthi92/cpu_cisc/blob/master/cw_format.png)
![cw_ty](https://github.com/sarthi92/cpu_cisc/blob/master/cw_ty.png)

### Instruction Format
![iformat](https://github.com/sarthi92/cpu_cisc/blob/master/iformat.png)
