<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4035" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4035{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4035{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4035{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_4035{left:96px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-1.4px;}
#t5_4035{left:187px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-1.42px;}
#t6_4035{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t7_4035{left:70px;bottom:1045px;}
#t8_4035{left:96px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_4035{left:337px;bottom:1048px;}
#ta_4035{left:96px;bottom:1024px;}
#tb_4035{left:122px;bottom:1024px;letter-spacing:-0.23px;word-spacing:-1.26px;}
#tc_4035{left:173px;bottom:1024px;letter-spacing:-0.13px;word-spacing:-1.36px;}
#td_4035{left:322px;bottom:1024px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#te_4035{left:442px;bottom:1024px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#tf_4035{left:122px;bottom:1007px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tg_4035{left:122px;bottom:990px;letter-spacing:-0.15px;}
#th_4035{left:148px;bottom:990px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#ti_4035{left:122px;bottom:973px;letter-spacing:-0.17px;word-spacing:-1.24px;}
#tj_4035{left:122px;bottom:956px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tk_4035{left:122px;bottom:940px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tl_4035{left:122px;bottom:923px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tm_4035{left:96px;bottom:898px;}
#tn_4035{left:122px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#to_4035{left:70px;bottom:840px;letter-spacing:0.13px;}
#tp_4035{left:152px;bottom:840px;letter-spacing:0.15px;word-spacing:0.01px;}
#tq_4035{left:70px;bottom:816px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tr_4035{left:70px;bottom:799px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_4035{left:70px;bottom:774px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#tt_4035{left:70px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tu_4035{left:70px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_4035{left:70px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tw_4035{left:70px;bottom:700px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#tx_4035{left:70px;bottom:683px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ty_4035{left:70px;bottom:656px;}
#tz_4035{left:96px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t10_4035{left:96px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_4035{left:96px;bottom:619px;}
#t12_4035{left:122px;bottom:619px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t13_4035{left:122px;bottom:602px;letter-spacing:-0.28px;word-spacing:-0.28px;}
#t14_4035{left:96px;bottom:577px;}
#t15_4035{left:122px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_4035{left:122px;bottom:561px;letter-spacing:-0.63px;}
#t17_4035{left:70px;bottom:534px;}
#t18_4035{left:96px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t19_4035{left:70px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1a_4035{left:70px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_4035{left:70px;bottom:480px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1c_4035{left:70px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1d_4035{left:70px;bottom:438px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1e_4035{left:70px;bottom:380px;letter-spacing:0.13px;}
#t1f_4035{left:152px;bottom:380px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1g_4035{left:70px;bottom:356px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1h_4035{left:70px;bottom:339px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_4035{left:405px;bottom:346px;}
#t1j_4035{left:70px;bottom:313px;}
#t1k_4035{left:96px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1l_4035{left:96px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1m_4035{left:70px;bottom:273px;}
#t1n_4035{left:96px;bottom:276px;letter-spacing:-0.19px;word-spacing:-0.96px;}
#t1o_4035{left:527px;bottom:276px;letter-spacing:-0.13px;word-spacing:-1.01px;}
#t1p_4035{left:96px;bottom:260px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1q_4035{left:70px;bottom:233px;}
#t1r_4035{left:96px;bottom:237px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1s_4035{left:70px;bottom:210px;}
#t1t_4035{left:96px;bottom:214px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1u_4035{left:96px;bottom:197px;letter-spacing:-0.22px;word-spacing:-0.34px;}
#t1v_4035{left:70px;bottom:133px;letter-spacing:-0.13px;}
#t1w_4035{left:92px;bottom:133px;letter-spacing:-0.11px;}
#t1x_4035{left:618px;bottom:133px;}
#t1y_4035{left:625px;bottom:133px;letter-spacing:-0.11px;}
#t1z_4035{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_4035{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4035{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4035{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4035{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_4035{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_4035{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4035{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_4035{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_4035{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4035" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4035Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4035" style="-webkit-user-select: none;"><object width="935" height="1210" data="4035/4035.svg" type="image/svg+xml" id="pdf4035" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4035" class="t s1_4035">Vol. 3C </span><span id="t2_4035" class="t s1_4035">28-13 </span>
<span id="t3_4035" class="t s2_4035">VM EXITS </span>
<span id="t4_4035" class="t s3_4035">For other VM </span><span id="t5_4035" class="t s3_4035">exits (including those due to external interrupts when the “acknowledge interrupt on exit” VM-exit </span>
<span id="t6_4035" class="t s3_4035">control is 0), the field is marked invalid (by clearing bit 31) and the remainder of the field is undefined. </span>
<span id="t7_4035" class="t s4_4035">• </span><span id="t8_4035" class="t s5_4035">VM-exit interruption error code</span><span id="t9_4035" class="t s3_4035">. </span>
<span id="ta_4035" class="t s3_4035">— </span><span id="tb_4035" class="t s3_4035">For VM </span><span id="tc_4035" class="t s3_4035">exits that set both bit </span><span id="td_4035" class="t s3_4035">31 (valid) and bit </span><span id="te_4035" class="t s3_4035">11 (error code valid) in the VM-exit interruption-information </span>
<span id="tf_4035" class="t s3_4035">field, this field receives the error code that would have been pushed on the stack had the event causing the </span>
<span id="tg_4035" class="t s3_4035">VM </span><span id="th_4035" class="t s3_4035">exit been delivered normally through the IDT. The EXT bit is set in this field exactly when it would be set </span>
<span id="ti_4035" class="t s3_4035">normally. For exceptions that occur during the delivery of double fault (if the IDT-vectoring information field </span>
<span id="tj_4035" class="t s3_4035">indicates a double fault), the EXT bit is set to 1, assuming that (1) that the exception would produce an </span>
<span id="tk_4035" class="t s3_4035">error code normally (if not incident to double-fault delivery) and (2) that the error code uses the EXT bit </span>
<span id="tl_4035" class="t s3_4035">(not for page faults, which use a different format). </span>
<span id="tm_4035" class="t s3_4035">— </span><span id="tn_4035" class="t s3_4035">For other VM exits, the value of this field is undefined. </span>
<span id="to_4035" class="t s6_4035">28.2.3 </span><span id="tp_4035" class="t s6_4035">Information About NMI Unblocking Due to IRET </span>
<span id="tq_4035" class="t s3_4035">A VM exit may occur during execution of the IRET instruction for reasons including the following: faults, EPT viola- </span>
<span id="tr_4035" class="t s3_4035">tions, page-modification log-full events, SPP-related events, or instruction timeouts. </span>
<span id="ts_4035" class="t s3_4035">An execution of IRET that commences while non-maskable interrupts (NMIs) are blocked will unblock NMIs even if </span>
<span id="tt_4035" class="t s3_4035">a fault or VM exit occurs; the state saved by such a VM exit will indicate that NMIs were not blocked. </span>
<span id="tu_4035" class="t s3_4035">VM exits for the reasons enumerated above provide more information to software by saving a bit called “NMI </span>
<span id="tv_4035" class="t s3_4035">unblocking due to IRET.” This bit is defined if (1) either the “NMI exiting” VM-execution control is 0 or the “virtual </span>
<span id="tw_4035" class="t s3_4035">NMIs” VM-execution control is 1; (2) the VM exit does not set the valid bit in the IDT-vectoring information field </span>
<span id="tx_4035" class="t s3_4035">(see Section 28.2.4); and (3) the VM exit is not due to a double fault. In these cases, the bit is defined as follows: </span>
<span id="ty_4035" class="t s4_4035">• </span><span id="tz_4035" class="t s3_4035">The bit is 1 if the VM exit resulted from a memory access as part of execution of the IRET instruction and one </span>
<span id="t10_4035" class="t s3_4035">of the following holds: </span>
<span id="t11_4035" class="t s3_4035">— </span><span id="t12_4035" class="t s3_4035">The “virtual NMIs” VM-execution control is 0 and blocking by NMI (see Table 25-3) was in effect before </span>
<span id="t13_4035" class="t s3_4035">execution of IRET. </span>
<span id="t14_4035" class="t s3_4035">— </span><span id="t15_4035" class="t s3_4035">The “virtual NMIs” VM-execution control is 1 and virtual-NMI blocking was in effect before execution of </span>
<span id="t16_4035" class="t s3_4035">IRET. </span>
<span id="t17_4035" class="t s4_4035">• </span><span id="t18_4035" class="t s3_4035">The bit is 0 for all other relevant VM exits. </span>
<span id="t19_4035" class="t s3_4035">For VM exits due to faults, NMI unblocking due to IRET is saved in bit 12 of the VM-exit interruption-information </span>
<span id="t1a_4035" class="t s3_4035">field (Section 28.2.2). For VM exits due to EPT violations, page-modification log-full events, SPP-related events, </span>
<span id="t1b_4035" class="t s3_4035">and instruction timeouts, NMI unblocking due to IRET is saved in bit 12 of the exit qualification (Section 28.2.1). </span>
<span id="t1c_4035" class="t s3_4035">(Executions of IRET may also incur VM exits due to APIC accesses and EPT misconfigurations. These VM exits do </span>
<span id="t1d_4035" class="t s3_4035">not report information about NMI unblocking due to IRET.) </span>
<span id="t1e_4035" class="t s6_4035">28.2.4 </span><span id="t1f_4035" class="t s6_4035">Information for VM Exits During Event Delivery </span>
<span id="t1g_4035" class="t s3_4035">Section 25.9.3 defined fields containing information for VM exits that occur while delivering an event through the </span>
<span id="t1h_4035" class="t s3_4035">IDT and as a result of any of the following cases: </span>
<span id="t1i_4035" class="t s7_4035">1 </span>
<span id="t1j_4035" class="t s4_4035">• </span><span id="t1k_4035" class="t s3_4035">A fault occurs during event delivery and causes a VM exit (because the bit associated with the fault is set to 1 </span>
<span id="t1l_4035" class="t s3_4035">in the exception bitmap). </span>
<span id="t1m_4035" class="t s4_4035">• </span><span id="t1n_4035" class="t s3_4035">A task switch is invoked through a task gate in the IDT. The VM </span><span id="t1o_4035" class="t s3_4035">exit occurs due to the task switch only after the </span>
<span id="t1p_4035" class="t s3_4035">initial checks of the task switch pass (see Section 26.4.2). </span>
<span id="t1q_4035" class="t s4_4035">• </span><span id="t1r_4035" class="t s3_4035">Event delivery causes an APIC-access VM exit (see Section 30.4). </span>
<span id="t1s_4035" class="t s4_4035">• </span><span id="t1t_4035" class="t s3_4035">An EPT violation, EPT misconfiguration, page-modification log-full event, or SPP-related event that occurs </span>
<span id="t1u_4035" class="t s3_4035">during event delivery. </span>
<span id="t1v_4035" class="t s8_4035">1. </span><span id="t1w_4035" class="t s8_4035">This includes the case in which a VM exit occurs while delivering a software interrupt (INT </span><span id="t1x_4035" class="t s9_4035">n</span><span id="t1y_4035" class="t s8_4035">) through the 16-bit IVT (interrupt vec- </span>
<span id="t1z_4035" class="t s8_4035">tor table) that is used in virtual-8086 mode with virtual-machine extensions (if RFLAGS.VM = CR4.VME = 1). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
