# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do sync_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.20DoJeitoDoProfessor/sync.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture good of sync
# 
# vcom -93 -work work {E:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.20DoJeitoDoProfessor/testbench_sync/testbench_sync.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_sync
# -- Compiling architecture sim of testbench_sync
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  testbench_sync
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench_sync 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_sync(sim)
# Loading work.sync(good)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Failure: Just kidding -- 10 tests completed successfully.
#    Time: 145 ns  Iteration: 1  Process: /testbench_sync/line__85 File: E:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.20DoJeitoDoProfessor/testbench_sync/testbench_sync.vhd
# Break in Process line__85 at E:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.20DoJeitoDoProfessor/testbench_sync/testbench_sync.vhd line 110
# Simulation Breakpoint: Break in Process line__85 at E:/CircuitoLógicoAula/Projetos_CL/Exemplo 4.20DoJeitoDoProfessor/testbench_sync/testbench_sync.vhd line 110
# MACRO ./sync_run_msim_rtl_vhdl.do PAUSED at line 17
