// Seed: 3408855558
module module_0;
  always id_1 <= id_1;
  assign id_2 = id_1;
  assign id_1 = 1;
  wire id_3;
endmodule
module module_1;
  logic [7:0] id_1, id_2;
  assign id_1[""] = 'b0;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  initial $display(-1);
  wire id_3, id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_3 (
    output wor id_0,
    input wire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri id_4,
    input wor id_5,
    output supply0 id_6
);
  assign id_3 = id_4 && -1'b0;
  wand id_8, id_9;
  assign id_3 = (id_2);
  module_2 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9
  );
  wor id_10 = 1;
  tri1 id_11, id_12, id_13;
  assign id_10 = -1;
  parameter id_14 = -1;
  tri1 id_15 = id_4;
  assign id_8  = 1'b0;
  assign id_10 = 1;
  always id_13 = -1;
  wire id_16;
endmodule
