;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @-10
	SUB 12, @-19
	SUB 12, @-19
	SUB <0, @2
	SPL 100, 200
	MOV -1, <-20
	MOV -1, <-20
	SUB @127, 106
	SUB @127, 106
	SPL 0, 40
	SLT -121, 0
	SUB @127, 106
	JMP @72, #200
	SUB #112, @0
	SUB @127, 100
	SUB -207, <-120
	SUB @127, 106
	SLT -7, <-20
	SUB #672, @200
	MOV -7, <-20
	SUB 0, -9
	SLT 721, 0
	SUB #-30, 9
	SUB #-30, 9
	MOV -1, <-20
	SUB #-30, 9
	JMN <0, <300
	CMP 70, 9
	SLT #0, -0
	MOV 0, 9
	JMN 0, <0
	SPL 0, <7
	SPL 0, <7
	JMN 0, <0
	ADD 7, 400
	CMP 70, 9
	SLT #0, -0
	SPL 0, <40
	CMP 12, @10
	SUB 15, @-10
	SUB 15, @-10
	SUB 15, @-10
	SUB 15, @-10
	SPL 0, <402
	SUB 15, @-10
	DJN -1, @-20
	SUB 12, @-19
