
microstm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca8c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000be4  0800cc20  0800cc20  0000dc20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d804  0800d804  0000f220  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d804  0800d804  0000e804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d80c  0800d80c  0000f220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d80c  0800d80c  0000e80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d810  0800d810  0000e810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000220  20000000  0800d814  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005bec  20000220  0800da34  0000f220  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005e0c  0800da34  0000fe0c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f220  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015265  00000000  00000000  0000f250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000312e  00000000  00000000  000244b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e8  00000000  00000000  000275e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f9a  00000000  00000000  000289d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028ea7  00000000  00000000  0002996a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017188  00000000  00000000  00052811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7d8a  00000000  00000000  00069999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00161723  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069e4  00000000  00000000  00161768  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  0016814c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cc04 	.word	0x0800cc04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	0800cc04 	.word	0x0800cc04

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <fs_find_dir>:

static Directory root_dir;
static Directory* current_dir;

// A helper function to find a directory by path
static Directory* fs_find_dir(const char* path) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b0c6      	sub	sp, #280	@ 0x118
 8001044:	af00      	add	r7, sp, #0
 8001046:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800104a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800104e:	6018      	str	r0, [r3, #0]
    if (path == NULL) {
 8001050:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001054:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <fs_find_dir+0x22>
        return NULL;
 800105e:	2300      	movs	r3, #0
 8001060:	e098      	b.n	8001194 <fs_find_dir+0x154>
    }

    if (strcmp(path, ".") == 0 || strcmp(path, "") == 0) {
 8001062:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001066:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800106a:	494d      	ldr	r1, [pc, #308]	@ (80011a0 <fs_find_dir+0x160>)
 800106c:	6818      	ldr	r0, [r3, #0]
 800106e:	f7ff f8af 	bl	80001d0 <strcmp>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d007      	beq.n	8001088 <fs_find_dir+0x48>
 8001078:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800107c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d102      	bne.n	800108e <fs_find_dir+0x4e>
        return current_dir;
 8001088:	4b46      	ldr	r3, [pc, #280]	@ (80011a4 <fs_find_dir+0x164>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	e082      	b.n	8001194 <fs_find_dir+0x154>
    }

    if (strcmp(path, "/") == 0) {
 800108e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001092:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001096:	4944      	ldr	r1, [pc, #272]	@ (80011a8 <fs_find_dir+0x168>)
 8001098:	6818      	ldr	r0, [r3, #0]
 800109a:	f7ff f899 	bl	80001d0 <strcmp>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d101      	bne.n	80010a8 <fs_find_dir+0x68>
        return &root_dir;
 80010a4:	4b41      	ldr	r3, [pc, #260]	@ (80011ac <fs_find_dir+0x16c>)
 80010a6:	e075      	b.n	8001194 <fs_find_dir+0x154>
    }

    char path_copy[MAX_PATH_SIZE];
    strncpy(path_copy, path, MAX_PATH_SIZE);
 80010a8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010ac:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80010b0:	f107 0008 	add.w	r0, r7, #8
 80010b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010b8:	6819      	ldr	r1, [r3, #0]
 80010ba:	f008 f9f4 	bl	80094a6 <strncpy>
    path_copy[MAX_PATH_SIZE - 1] = '\0';
 80010be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010c2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff

    Directory* start_dir = (path[0] == '/') ? &root_dir : current_dir;
 80010cc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80010d0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	2b2f      	cmp	r3, #47	@ 0x2f
 80010da:	d002      	beq.n	80010e2 <fs_find_dir+0xa2>
 80010dc:	4b31      	ldr	r3, [pc, #196]	@ (80011a4 <fs_find_dir+0x164>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	e000      	b.n	80010e4 <fs_find_dir+0xa4>
 80010e2:	4b32      	ldr	r3, [pc, #200]	@ (80011ac <fs_find_dir+0x16c>)
 80010e4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    Directory* target_dir = start_dir;
 80010e8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80010ec:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    char* token = strtok(path_copy, "/");
 80010f0:	f107 0308 	add.w	r3, r7, #8
 80010f4:	492c      	ldr	r1, [pc, #176]	@ (80011a8 <fs_find_dir+0x168>)
 80010f6:	4618      	mov	r0, r3
 80010f8:	f008 fa10 	bl	800951c <strtok>
 80010fc:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    while (token != NULL) {
 8001100:	e042      	b.n	8001188 <fs_find_dir+0x148>
        if (strcmp(token, "..") == 0) {
 8001102:	492b      	ldr	r1, [pc, #172]	@ (80011b0 <fs_find_dir+0x170>)
 8001104:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8001108:	f7ff f862 	bl	80001d0 <strcmp>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d110      	bne.n	8001134 <fs_find_dir+0xf4>
            if (target_dir->parent != NULL) {
 8001112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001116:	691b      	ldr	r3, [r3, #16]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d004      	beq.n	8001126 <fs_find_dir+0xe6>
                target_dir = target_dir->parent;
 800111c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
            }
            token = strtok(NULL, "/");
 8001126:	4920      	ldr	r1, [pc, #128]	@ (80011a8 <fs_find_dir+0x168>)
 8001128:	2000      	movs	r0, #0
 800112a:	f008 f9f7 	bl	800951c <strtok>
 800112e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
            continue;
 8001132:	e029      	b.n	8001188 <fs_find_dir+0x148>
        }

        Directory* subdir = target_dir->subdirs;
 8001134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        while (subdir != NULL) {
 800113e:	e013      	b.n	8001168 <fs_find_dir+0x128>
            if (strcmp(subdir->name, token) == 0) {
 8001140:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001144:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff f841 	bl	80001d0 <strcmp>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d104      	bne.n	800115e <fs_find_dir+0x11e>
                target_dir = subdir;
 8001154:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001158:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
                break;
 800115c:	e008      	b.n	8001170 <fs_find_dir+0x130>
            }
            subdir = subdir->next;
 800115e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001162:	69db      	ldr	r3, [r3, #28]
 8001164:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        while (subdir != NULL) {
 8001168:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800116c:	2b00      	cmp	r3, #0
 800116e:	d1e7      	bne.n	8001140 <fs_find_dir+0x100>
        }

        if (subdir == NULL) {
 8001170:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001174:	2b00      	cmp	r3, #0
 8001176:	d101      	bne.n	800117c <fs_find_dir+0x13c>
            return NULL; // Path not found
 8001178:	2300      	movs	r3, #0
 800117a:	e00b      	b.n	8001194 <fs_find_dir+0x154>
        }

        token = strtok(NULL, "/");
 800117c:	490a      	ldr	r1, [pc, #40]	@ (80011a8 <fs_find_dir+0x168>)
 800117e:	2000      	movs	r0, #0
 8001180:	f008 f9cc 	bl	800951c <strtok>
 8001184:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    while (token != NULL) {
 8001188:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800118c:	2b00      	cmp	r3, #0
 800118e:	d1b8      	bne.n	8001102 <fs_find_dir+0xc2>
    }

    return target_dir;
 8001190:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
}
 8001194:	4618      	mov	r0, r3
 8001196:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	0800cc20 	.word	0x0800cc20
 80011a4:	2000025c 	.word	0x2000025c
 80011a8:	0800cc24 	.word	0x0800cc24
 80011ac:	2000023c 	.word	0x2000023c
 80011b0:	0800cc28 	.word	0x0800cc28

080011b4 <filesystem_init>:
    "clear",
	"exit",
    NULL // Sentinel value to mark the end of the array
};

void filesystem_init(void) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
    // Initialize the root directory
    strncpy(root_dir.name, "/", MAX_FILENAME_SIZE);
 80011b8:	2210      	movs	r2, #16
 80011ba:	490a      	ldr	r1, [pc, #40]	@ (80011e4 <filesystem_init+0x30>)
 80011bc:	480a      	ldr	r0, [pc, #40]	@ (80011e8 <filesystem_init+0x34>)
 80011be:	f008 f972 	bl	80094a6 <strncpy>
    root_dir.parent = &root_dir; // Root's parent is itself
 80011c2:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <filesystem_init+0x34>)
 80011c4:	4a08      	ldr	r2, [pc, #32]	@ (80011e8 <filesystem_init+0x34>)
 80011c6:	611a      	str	r2, [r3, #16]
    root_dir.subdirs = NULL;
 80011c8:	4b07      	ldr	r3, [pc, #28]	@ (80011e8 <filesystem_init+0x34>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	615a      	str	r2, [r3, #20]
    root_dir.files = NULL;
 80011ce:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <filesystem_init+0x34>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
    root_dir.next = NULL;
 80011d4:	4b04      	ldr	r3, [pc, #16]	@ (80011e8 <filesystem_init+0x34>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	61da      	str	r2, [r3, #28]

    // Set the current directory to root
    current_dir = &root_dir;
 80011da:	4b04      	ldr	r3, [pc, #16]	@ (80011ec <filesystem_init+0x38>)
 80011dc:	4a02      	ldr	r2, [pc, #8]	@ (80011e8 <filesystem_init+0x34>)
 80011de:	601a      	str	r2, [r3, #0]
}
 80011e0:	bf00      	nop
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	0800cc24 	.word	0x0800cc24
 80011e8:	2000023c 	.word	0x2000023c
 80011ec:	2000025c 	.word	0x2000025c

080011f0 <fs_get_cwd_path>:

void set_current_dir(Directory* dir) {
    current_dir = dir;
}

void fs_get_cwd_path(char* buf, int size) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 80011f6:	af02      	add	r7, sp, #8
 80011f8:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80011fc:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001200:	6018      	str	r0, [r3, #0]
 8001202:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001206:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800120a:	6019      	str	r1, [r3, #0]
    if (current_dir == &root_dir) {
 800120c:	4b2a      	ldr	r3, [pc, #168]	@ (80012b8 <fs_get_cwd_path+0xc8>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a2a      	ldr	r2, [pc, #168]	@ (80012bc <fs_get_cwd_path+0xcc>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d10d      	bne.n	8001232 <fs_get_cwd_path+0x42>
        snprintf(buf, size, "/");
 8001216:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800121a:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800121e:	6819      	ldr	r1, [r3, #0]
 8001220:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001224:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001228:	4a25      	ldr	r2, [pc, #148]	@ (80012c0 <fs_get_cwd_path+0xd0>)
 800122a:	6818      	ldr	r0, [r3, #0]
 800122c:	f008 f886 	bl	800933c <sniprintf>
 8001230:	e03e      	b.n	80012b0 <fs_get_cwd_path+0xc0>
        return;
    }

    char path[MAX_PATH_SIZE] = "";
 8001232:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001236:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800123a:	4618      	mov	r0, r3
 800123c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001240:	461a      	mov	r2, r3
 8001242:	2100      	movs	r1, #0
 8001244:	f008 f915 	bl	8009472 <memset>
    Directory* dir = current_dir;
 8001248:	4b1b      	ldr	r3, [pc, #108]	@ (80012b8 <fs_get_cwd_path+0xc8>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

    while (dir != &root_dir) {
 8001250:	e01a      	b.n	8001288 <fs_get_cwd_path+0x98>
        char temp[MAX_PATH_SIZE];
        snprintf(temp, MAX_PATH_SIZE, "/%s%s", dir->name, path);
 8001252:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 8001256:	f107 000c 	add.w	r0, r7, #12
 800125a:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	4613      	mov	r3, r2
 8001262:	4a18      	ldr	r2, [pc, #96]	@ (80012c4 <fs_get_cwd_path+0xd4>)
 8001264:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001268:	f008 f868 	bl	800933c <sniprintf>
        strncpy(path, temp, MAX_PATH_SIZE);
 800126c:	f107 010c 	add.w	r1, r7, #12
 8001270:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001274:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001278:	4618      	mov	r0, r3
 800127a:	f008 f914 	bl	80094a6 <strncpy>
        dir = dir->parent;
 800127e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001282:	691b      	ldr	r3, [r3, #16]
 8001284:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (dir != &root_dir) {
 8001288:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800128c:	4a0b      	ldr	r2, [pc, #44]	@ (80012bc <fs_get_cwd_path+0xcc>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d1df      	bne.n	8001252 <fs_get_cwd_path+0x62>
    }

    snprintf(buf, size, "%s", path);
 8001292:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001296:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800129a:	6819      	ldr	r1, [r3, #0]
 800129c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80012a0:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 80012a4:	f5a2 7003 	sub.w	r0, r2, #524	@ 0x20c
 80012a8:	4a07      	ldr	r2, [pc, #28]	@ (80012c8 <fs_get_cwd_path+0xd8>)
 80012aa:	6800      	ldr	r0, [r0, #0]
 80012ac:	f008 f846 	bl	800933c <sniprintf>
}
 80012b0:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	2000025c 	.word	0x2000025c
 80012bc:	2000023c 	.word	0x2000023c
 80012c0:	0800cc24 	.word	0x0800cc24
 80012c4:	0800cc94 	.word	0x0800cc94
 80012c8:	0800cc9c 	.word	0x0800cc9c

080012cc <fs_pwd>:

void fs_pwd(char* buf, int size) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 80012d2:	af02      	add	r7, sp, #8
 80012d4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80012d8:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80012dc:	6018      	str	r0, [r3, #0]
 80012de:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80012e2:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80012e6:	6019      	str	r1, [r3, #0]
    if (current_dir == &root_dir) {
 80012e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001394 <fs_pwd+0xc8>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a2a      	ldr	r2, [pc, #168]	@ (8001398 <fs_pwd+0xcc>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d10d      	bne.n	800130e <fs_pwd+0x42>
        snprintf(buf, size, "/\r\n");
 80012f2:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80012f6:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80012fa:	6819      	ldr	r1, [r3, #0]
 80012fc:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001300:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001304:	4a25      	ldr	r2, [pc, #148]	@ (800139c <fs_pwd+0xd0>)
 8001306:	6818      	ldr	r0, [r3, #0]
 8001308:	f008 f818 	bl	800933c <sniprintf>
 800130c:	e03e      	b.n	800138c <fs_pwd+0xc0>
        return;
    }

    char path[MAX_PATH_SIZE] = "";
 800130e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001312:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001316:	4618      	mov	r0, r3
 8001318:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800131c:	461a      	mov	r2, r3
 800131e:	2100      	movs	r1, #0
 8001320:	f008 f8a7 	bl	8009472 <memset>
    Directory* dir = current_dir;
 8001324:	4b1b      	ldr	r3, [pc, #108]	@ (8001394 <fs_pwd+0xc8>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

    while (dir != &root_dir) {
 800132c:	e01a      	b.n	8001364 <fs_pwd+0x98>
        char temp[MAX_PATH_SIZE];
        snprintf(temp, MAX_PATH_SIZE, "/%s%s", dir->name, path);
 800132e:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 8001332:	f107 000c 	add.w	r0, r7, #12
 8001336:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	4613      	mov	r3, r2
 800133e:	4a18      	ldr	r2, [pc, #96]	@ (80013a0 <fs_pwd+0xd4>)
 8001340:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001344:	f007 fffa 	bl	800933c <sniprintf>
        strncpy(path, temp, MAX_PATH_SIZE);
 8001348:	f107 010c 	add.w	r1, r7, #12
 800134c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001350:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001354:	4618      	mov	r0, r3
 8001356:	f008 f8a6 	bl	80094a6 <strncpy>
        dir = dir->parent;
 800135a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800135e:	691b      	ldr	r3, [r3, #16]
 8001360:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (dir != &root_dir) {
 8001364:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001368:	4a0b      	ldr	r2, [pc, #44]	@ (8001398 <fs_pwd+0xcc>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d1df      	bne.n	800132e <fs_pwd+0x62>
    }

    snprintf(buf, size, "%s\r\n", path);
 800136e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001372:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8001376:	6819      	ldr	r1, [r3, #0]
 8001378:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800137c:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 8001380:	f5a2 7003 	sub.w	r0, r2, #524	@ 0x20c
 8001384:	4a07      	ldr	r2, [pc, #28]	@ (80013a4 <fs_pwd+0xd8>)
 8001386:	6800      	ldr	r0, [r0, #0]
 8001388:	f007 ffd8 	bl	800933c <sniprintf>
}
 800138c:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	2000025c 	.word	0x2000025c
 8001398:	2000023c 	.word	0x2000023c
 800139c:	0800cca0 	.word	0x0800cca0
 80013a0:	0800cc94 	.word	0x0800cc94
 80013a4:	0800cca4 	.word	0x0800cca4

080013a8 <fs_ls>:

void fs_ls(char* buf, int size) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
    Directory* dir;
    File* file;
    int offset = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]

    // List subdirectories
    for (dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 80013b6:	4b20      	ldr	r3, [pc, #128]	@ (8001438 <fs_ls+0x90>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	695b      	ldr	r3, [r3, #20]
 80013bc:	617b      	str	r3, [r7, #20]
 80013be:	e011      	b.n	80013e4 <fs_ls+0x3c>
        offset += snprintf(buf + offset, size - offset, "d %s\r\n", dir->name);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	18d0      	adds	r0, r2, r3
 80013c6:	683a      	ldr	r2, [r7, #0]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	4619      	mov	r1, r3
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	4a1a      	ldr	r2, [pc, #104]	@ (800143c <fs_ls+0x94>)
 80013d2:	f007 ffb3 	bl	800933c <sniprintf>
 80013d6:	4602      	mov	r2, r0
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	4413      	add	r3, r2
 80013dc:	60fb      	str	r3, [r7, #12]
    for (dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	617b      	str	r3, [r7, #20]
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1ea      	bne.n	80013c0 <fs_ls+0x18>
    }

    // List files
    for (file = current_dir->files; file != NULL; file = file->next) {
 80013ea:	4b13      	ldr	r3, [pc, #76]	@ (8001438 <fs_ls+0x90>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	e011      	b.n	8001418 <fs_ls+0x70>
        offset += snprintf(buf + offset, size - offset, "f %s\r\n", file->name);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	18d0      	adds	r0, r2, r3
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	4619      	mov	r1, r3
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	4a0e      	ldr	r2, [pc, #56]	@ (8001440 <fs_ls+0x98>)
 8001406:	f007 ff99 	bl	800933c <sniprintf>
 800140a:	4602      	mov	r2, r0
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	4413      	add	r3, r2
 8001410:	60fb      	str	r3, [r7, #12]
    for (file = current_dir->files; file != NULL; file = file->next) {
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	699b      	ldr	r3, [r3, #24]
 8001416:	613b      	str	r3, [r7, #16]
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d1ea      	bne.n	80013f4 <fs_ls+0x4c>
    }

    if (offset == 0) {
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d105      	bne.n	8001430 <fs_ls+0x88>
        snprintf(buf, size, "\r\n");
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	4a07      	ldr	r2, [pc, #28]	@ (8001444 <fs_ls+0x9c>)
 8001428:	4619      	mov	r1, r3
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f007 ff86 	bl	800933c <sniprintf>
    }
}
 8001430:	bf00      	nop
 8001432:	3718      	adds	r7, #24
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	2000025c 	.word	0x2000025c
 800143c:	0800ccac 	.word	0x0800ccac
 8001440:	0800ccb4 	.word	0x0800ccb4
 8001444:	0800ccbc 	.word	0x0800ccbc

08001448 <fs_mkdir>:

int fs_mkdir(char* name) {
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0 || strlen(name) >= MAX_FILENAME_SIZE) {
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d009      	beq.n	800146a <fs_mkdir+0x22>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d005      	beq.n	800146a <fs_mkdir+0x22>
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f7fe ff16 	bl	8000290 <strlen>
 8001464:	4603      	mov	r3, r0
 8001466:	2b0f      	cmp	r3, #15
 8001468:	d902      	bls.n	8001470 <fs_mkdir+0x28>
        return -1; // Invalid name
 800146a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800146e:	e03a      	b.n	80014e6 <fs_mkdir+0x9e>
    }

    // Check if a directory with the same name already exists
    for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 8001470:	4b1f      	ldr	r3, [pc, #124]	@ (80014f0 <fs_mkdir+0xa8>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	695b      	ldr	r3, [r3, #20]
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	e00d      	b.n	8001496 <fs_mkdir+0x4e>
        if (strcmp(dir->name, name) == 0) {
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	6879      	ldr	r1, [r7, #4]
 800147e:	4618      	mov	r0, r3
 8001480:	f7fe fea6 	bl	80001d0 <strcmp>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d102      	bne.n	8001490 <fs_mkdir+0x48>
            return -2; // Directory already exists
 800148a:	f06f 0301 	mvn.w	r3, #1
 800148e:	e02a      	b.n	80014e6 <fs_mkdir+0x9e>
    for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	69db      	ldr	r3, [r3, #28]
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1ee      	bne.n	800147a <fs_mkdir+0x32>
        }
    }

    Directory* new_dir = (Directory*)malloc(sizeof(Directory));
 800149c:	2020      	movs	r0, #32
 800149e:	f006 ff69 	bl	8008374 <malloc>
 80014a2:	4603      	mov	r3, r0
 80014a4:	60bb      	str	r3, [r7, #8]
    if (new_dir == NULL) {
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d102      	bne.n	80014b2 <fs_mkdir+0x6a>
        return -3; // Malloc failed
 80014ac:	f06f 0302 	mvn.w	r3, #2
 80014b0:	e019      	b.n	80014e6 <fs_mkdir+0x9e>
    }

    strncpy(new_dir->name, name, MAX_FILENAME_SIZE);
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	2210      	movs	r2, #16
 80014b6:	6879      	ldr	r1, [r7, #4]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f007 fff4 	bl	80094a6 <strncpy>
    new_dir->parent = current_dir;
 80014be:	4b0c      	ldr	r3, [pc, #48]	@ (80014f0 <fs_mkdir+0xa8>)
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	611a      	str	r2, [r3, #16]
    new_dir->subdirs = NULL;
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	2200      	movs	r2, #0
 80014ca:	615a      	str	r2, [r3, #20]
    new_dir->files = NULL;
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	2200      	movs	r2, #0
 80014d0:	619a      	str	r2, [r3, #24]

    // Add to the list of subdirectories
    new_dir->next = current_dir->subdirs;
 80014d2:	4b07      	ldr	r3, [pc, #28]	@ (80014f0 <fs_mkdir+0xa8>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	695a      	ldr	r2, [r3, #20]
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	61da      	str	r2, [r3, #28]
    current_dir->subdirs = new_dir;
 80014dc:	4b04      	ldr	r3, [pc, #16]	@ (80014f0 <fs_mkdir+0xa8>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	68ba      	ldr	r2, [r7, #8]
 80014e2:	615a      	str	r2, [r3, #20]

    return 0; // Success
 80014e4:	2300      	movs	r3, #0
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	2000025c 	.word	0x2000025c

080014f4 <fs_cd>:

int fs_cd(char* name) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <fs_cd+0x16>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d102      	bne.n	8001510 <fs_cd+0x1c>
        return -1; // Invalid name
 800150a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800150e:	e00d      	b.n	800152c <fs_cd+0x38>
    }

    Directory* new_dir = fs_find_dir(name);
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f7ff fd95 	bl	8001040 <fs_find_dir>
 8001516:	60f8      	str	r0, [r7, #12]

    if (new_dir != NULL) {
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d004      	beq.n	8001528 <fs_cd+0x34>
        current_dir = new_dir;
 800151e:	4a05      	ldr	r2, [pc, #20]	@ (8001534 <fs_cd+0x40>)
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	6013      	str	r3, [r2, #0]
        return 0; // Success
 8001524:	2300      	movs	r3, #0
 8001526:	e001      	b.n	800152c <fs_cd+0x38>
    }

    return -2; // Directory not found
 8001528:	f06f 0301 	mvn.w	r3, #1
}
 800152c:	4618      	mov	r0, r3
 800152e:	3710      	adds	r7, #16
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	2000025c 	.word	0x2000025c

08001538 <fs_rmdir>:

int fs_rmdir(char* name) {
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d003      	beq.n	800154e <fs_rmdir+0x16>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d102      	bne.n	8001554 <fs_rmdir+0x1c>
        return -1; // Invalid name
 800154e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001552:	e03d      	b.n	80015d0 <fs_rmdir+0x98>
    }

    Directory* dir_to_remove = NULL;
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]
    Directory* prev_dir = NULL;
 8001558:	2300      	movs	r3, #0
 800155a:	613b      	str	r3, [r7, #16]

    // Find the directory to remove
    for (Directory* dir = current_dir->subdirs; dir != NULL; prev_dir = dir, dir = dir->next) {
 800155c:	4b1e      	ldr	r3, [pc, #120]	@ (80015d8 <fs_rmdir+0xa0>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	695b      	ldr	r3, [r3, #20]
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	e00f      	b.n	8001586 <fs_rmdir+0x4e>
        if (strcmp(dir->name, name) == 0) {
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	6879      	ldr	r1, [r7, #4]
 800156a:	4618      	mov	r0, r3
 800156c:	f7fe fe30 	bl	80001d0 <strcmp>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d102      	bne.n	800157c <fs_rmdir+0x44>
            dir_to_remove = dir;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	617b      	str	r3, [r7, #20]
            break;
 800157a:	e007      	b.n	800158c <fs_rmdir+0x54>
    for (Directory* dir = current_dir->subdirs; dir != NULL; prev_dir = dir, dir = dir->next) {
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	613b      	str	r3, [r7, #16]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	69db      	ldr	r3, [r3, #28]
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d1ec      	bne.n	8001566 <fs_rmdir+0x2e>
        }
    }

    if (dir_to_remove == NULL) {
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d102      	bne.n	8001598 <fs_rmdir+0x60>
        return -2; // Directory not found
 8001592:	f06f 0301 	mvn.w	r3, #1
 8001596:	e01b      	b.n	80015d0 <fs_rmdir+0x98>
    }

    if (dir_to_remove->subdirs != NULL || dir_to_remove->files != NULL) {
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	695b      	ldr	r3, [r3, #20]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d103      	bne.n	80015a8 <fs_rmdir+0x70>
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d002      	beq.n	80015ae <fs_rmdir+0x76>
        return -3; // Directory not empty
 80015a8:	f06f 0302 	mvn.w	r3, #2
 80015ac:	e010      	b.n	80015d0 <fs_rmdir+0x98>
    }

    // Remove the directory from the list
    if (prev_dir == NULL) {
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d105      	bne.n	80015c0 <fs_rmdir+0x88>
        current_dir->subdirs = dir_to_remove->next;
 80015b4:	4b08      	ldr	r3, [pc, #32]	@ (80015d8 <fs_rmdir+0xa0>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	69d2      	ldr	r2, [r2, #28]
 80015bc:	615a      	str	r2, [r3, #20]
 80015be:	e003      	b.n	80015c8 <fs_rmdir+0x90>
    } else {
        prev_dir->next = dir_to_remove->next;
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	69da      	ldr	r2, [r3, #28]
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	61da      	str	r2, [r3, #28]
    }

    free(dir_to_remove);
 80015c8:	6978      	ldr	r0, [r7, #20]
 80015ca:	f006 fedb 	bl	8008384 <free>

    return 0; // Success
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3718      	adds	r7, #24
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	2000025c 	.word	0x2000025c

080015dc <fs_touch>:

int fs_touch(char* name) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0 || strlen(name) >= MAX_FILENAME_SIZE) {
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d009      	beq.n	80015fe <fs_touch+0x22>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d005      	beq.n	80015fe <fs_touch+0x22>
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7fe fe4c 	bl	8000290 <strlen>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b0f      	cmp	r3, #15
 80015fc:	d902      	bls.n	8001604 <fs_touch+0x28>
        return -1; // Invalid name
 80015fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001602:	e036      	b.n	8001672 <fs_touch+0x96>
    }

    // Check if a file with the same name already exists
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8001604:	4b1d      	ldr	r3, [pc, #116]	@ (800167c <fs_touch+0xa0>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	699b      	ldr	r3, [r3, #24]
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	e00d      	b.n	800162a <fs_touch+0x4e>
        if (strcmp(file->name, name) == 0) {
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	6879      	ldr	r1, [r7, #4]
 8001612:	4618      	mov	r0, r3
 8001614:	f7fe fddc 	bl	80001d0 <strcmp>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d102      	bne.n	8001624 <fs_touch+0x48>
            return -2; // File already exists
 800161e:	f06f 0301 	mvn.w	r3, #1
 8001622:	e026      	b.n	8001672 <fs_touch+0x96>
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d1ee      	bne.n	800160e <fs_touch+0x32>
        }
    }

    File* new_file = (File*)malloc(sizeof(File));
 8001630:	201c      	movs	r0, #28
 8001632:	f006 fe9f 	bl	8008374 <malloc>
 8001636:	4603      	mov	r3, r0
 8001638:	60bb      	str	r3, [r7, #8]
    if (new_file == NULL) {
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d102      	bne.n	8001646 <fs_touch+0x6a>
        return -3; // Malloc failed
 8001640:	f06f 0302 	mvn.w	r3, #2
 8001644:	e015      	b.n	8001672 <fs_touch+0x96>
    }

    strncpy(new_file->name, name, MAX_FILENAME_SIZE);
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	2210      	movs	r2, #16
 800164a:	6879      	ldr	r1, [r7, #4]
 800164c:	4618      	mov	r0, r3
 800164e:	f007 ff2a 	bl	80094a6 <strncpy>
    new_file->data = NULL;
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	2200      	movs	r2, #0
 8001656:	611a      	str	r2, [r3, #16]
    new_file->size = 0;
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	2200      	movs	r2, #0
 800165c:	615a      	str	r2, [r3, #20]

    // Add to the list of files
    new_file->next = current_dir->files;
 800165e:	4b07      	ldr	r3, [pc, #28]	@ (800167c <fs_touch+0xa0>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	699a      	ldr	r2, [r3, #24]
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	619a      	str	r2, [r3, #24]
    current_dir->files = new_file;
 8001668:	4b04      	ldr	r3, [pc, #16]	@ (800167c <fs_touch+0xa0>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68ba      	ldr	r2, [r7, #8]
 800166e:	619a      	str	r2, [r3, #24]

    return 0; // Success
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3710      	adds	r7, #16
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	2000025c 	.word	0x2000025c

08001680 <fs_cat>:

int fs_cat(char* name) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d003      	beq.n	8001696 <fs_cat+0x16>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d102      	bne.n	800169c <fs_cat+0x1c>
        return -1; // Invalid name
 8001696:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800169a:	e016      	b.n	80016ca <fs_cat+0x4a>
    }

    for (File* file = current_dir->files; file != NULL; file = file->next) {
 800169c:	4b0d      	ldr	r3, [pc, #52]	@ (80016d4 <fs_cat+0x54>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	e00c      	b.n	80016c0 <fs_cat+0x40>
        if (strcmp(file->name, name) == 0) {
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	6879      	ldr	r1, [r7, #4]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7fe fd90 	bl	80001d0 <strcmp>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d101      	bne.n	80016ba <fs_cat+0x3a>
            if (file->size == 0) {
                // For now, we just print a message for empty files
                // Later, we would print file->data
            }
            return 0; // Success
 80016b6:	2300      	movs	r3, #0
 80016b8:	e007      	b.n	80016ca <fs_cat+0x4a>
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	699b      	ldr	r3, [r3, #24]
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d1ef      	bne.n	80016a6 <fs_cat+0x26>
        }
    }

    return -2; // File not found
 80016c6:	f06f 0301 	mvn.w	r3, #1
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	2000025c 	.word	0x2000025c

080016d8 <fs_rm>:

int fs_rm(char* name) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d003      	beq.n	80016ee <fs_rm+0x16>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d102      	bne.n	80016f4 <fs_rm+0x1c>
        return -1; // Invalid name
 80016ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80016f2:	e03b      	b.n	800176c <fs_rm+0x94>
    }

    File* file_to_remove = NULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
    File* prev_file = NULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	613b      	str	r3, [r7, #16]

    // Find the file to remove
    for (File* file = current_dir->files; file != NULL; prev_file = file, file = file->next) {
 80016fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001774 <fs_rm+0x9c>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	e00f      	b.n	8001726 <fs_rm+0x4e>
        if (strcmp(file->name, name) == 0) {
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	6879      	ldr	r1, [r7, #4]
 800170a:	4618      	mov	r0, r3
 800170c:	f7fe fd60 	bl	80001d0 <strcmp>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d102      	bne.n	800171c <fs_rm+0x44>
            file_to_remove = file;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	617b      	str	r3, [r7, #20]
            break;
 800171a:	e007      	b.n	800172c <fs_rm+0x54>
    for (File* file = current_dir->files; file != NULL; prev_file = file, file = file->next) {
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	613b      	str	r3, [r7, #16]
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d1ec      	bne.n	8001706 <fs_rm+0x2e>
        }
    }

    if (file_to_remove == NULL) {
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d102      	bne.n	8001738 <fs_rm+0x60>
        return -2; // File not found
 8001732:	f06f 0301 	mvn.w	r3, #1
 8001736:	e019      	b.n	800176c <fs_rm+0x94>
    }

    // Remove the file from the list
    if (prev_file == NULL) {
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d105      	bne.n	800174a <fs_rm+0x72>
        current_dir->files = file_to_remove->next;
 800173e:	4b0d      	ldr	r3, [pc, #52]	@ (8001774 <fs_rm+0x9c>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	697a      	ldr	r2, [r7, #20]
 8001744:	6992      	ldr	r2, [r2, #24]
 8001746:	619a      	str	r2, [r3, #24]
 8001748:	e003      	b.n	8001752 <fs_rm+0x7a>
    } else {
        prev_file->next = file_to_remove->next;
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	699a      	ldr	r2, [r3, #24]
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	619a      	str	r2, [r3, #24]
    }

    if (file_to_remove->data != NULL) {
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	691b      	ldr	r3, [r3, #16]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d004      	beq.n	8001764 <fs_rm+0x8c>
        free(file_to_remove->data);
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	4618      	mov	r0, r3
 8001760:	f006 fe10 	bl	8008384 <free>
    }
    free(file_to_remove);
 8001764:	6978      	ldr	r0, [r7, #20]
 8001766:	f006 fe0d 	bl	8008384 <free>

    return 0; // Success
 800176a:	2300      	movs	r3, #0
}
 800176c:	4618      	mov	r0, r3
 800176e:	3718      	adds	r7, #24
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	2000025c 	.word	0x2000025c

08001778 <parse_command>:

void parse_command(char* buffer, char** command, char** args) {
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
    *command = strtok(buffer, " \r\n");
 8001784:	4908      	ldr	r1, [pc, #32]	@ (80017a8 <parse_command+0x30>)
 8001786:	68f8      	ldr	r0, [r7, #12]
 8001788:	f007 fec8 	bl	800951c <strtok>
 800178c:	4602      	mov	r2, r0
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	601a      	str	r2, [r3, #0]
    *args = strtok(NULL, "\r\n");
 8001792:	4906      	ldr	r1, [pc, #24]	@ (80017ac <parse_command+0x34>)
 8001794:	2000      	movs	r0, #0
 8001796:	f007 fec1 	bl	800951c <strtok>
 800179a:	4602      	mov	r2, r0
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	601a      	str	r2, [r3, #0]
}
 80017a0:	bf00      	nop
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	0800ccc0 	.word	0x0800ccc0
 80017ac:	0800ccbc 	.word	0x0800ccbc

080017b0 <fs_autocomplete>:

int fs_autocomplete(char* buffer, int len, char* out_buffer) {
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b0d2      	sub	sp, #328	@ 0x148
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80017ba:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80017be:	6018      	str	r0, [r3, #0]
 80017c0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80017c4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80017c8:	6019      	str	r1, [r3, #0]
 80017ca:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80017ce:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80017d2:	601a      	str	r2, [r3, #0]
    if (len == 0) return 0;
 80017d4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80017d8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d101      	bne.n	80017e6 <fs_autocomplete+0x36>
 80017e2:	2300      	movs	r3, #0
 80017e4:	e141      	b.n	8001a6a <fs_autocomplete+0x2ba>

    char partial_name[MAX_FILENAME_SIZE];
    strncpy(partial_name, buffer, len);
 80017e6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80017ea:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80017f4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80017f8:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 80017fc:	6819      	ldr	r1, [r3, #0]
 80017fe:	f007 fe52 	bl	80094a6 <strncpy>
    partial_name[len] = 0;
 8001802:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001806:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800180a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4413      	add	r3, r2
 8001812:	2200      	movs	r2, #0
 8001814:	701a      	strb	r2, [r3, #0]

    char* best_match = NULL;
 8001816:	2300      	movs	r3, #0
 8001818:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    int match_count = 0;
 800181c:	2300      	movs	r3, #0
 800181e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140

    // Command completion (only for the first word)
    if (buffer == inBuffer) {
 8001822:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001826:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a91      	ldr	r2, [pc, #580]	@ (8001a74 <fs_autocomplete+0x2c4>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d156      	bne.n	80018e0 <fs_autocomplete+0x130>
        for (int i = 0; commands[i] != NULL; i++) {
 8001832:	2300      	movs	r3, #0
 8001834:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001838:	e026      	b.n	8001888 <fs_autocomplete+0xd8>
            if (strncmp(commands[i], partial_name, len) == 0) {
 800183a:	4a8f      	ldr	r2, [pc, #572]	@ (8001a78 <fs_autocomplete+0x2c8>)
 800183c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001840:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001844:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001848:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001852:	4619      	mov	r1, r3
 8001854:	f007 fe15 	bl	8009482 <strncmp>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d10f      	bne.n	800187e <fs_autocomplete+0xce>
                if (best_match == NULL) best_match = (char*)commands[i];
 800185e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001862:	2b00      	cmp	r3, #0
 8001864:	d106      	bne.n	8001874 <fs_autocomplete+0xc4>
 8001866:	4a84      	ldr	r2, [pc, #528]	@ (8001a78 <fs_autocomplete+0x2c8>)
 8001868:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800186c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001870:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
                match_count++;
 8001874:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001878:	3301      	adds	r3, #1
 800187a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
        for (int i = 0; commands[i] != NULL; i++) {
 800187e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001882:	3301      	adds	r3, #1
 8001884:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001888:	4a7b      	ldr	r2, [pc, #492]	@ (8001a78 <fs_autocomplete+0x2c8>)
 800188a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800188e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1d1      	bne.n	800183a <fs_autocomplete+0x8a>
            }
        }
        if (match_count == 1) {
 8001896:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800189a:	2b01      	cmp	r3, #1
 800189c:	d120      	bne.n	80018e0 <fs_autocomplete+0x130>
            strncpy(out_buffer, best_match + len, MAX_FILENAME_SIZE - 1);
 800189e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80018a2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80018ac:	18d1      	adds	r1, r2, r3
 80018ae:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80018b2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80018b6:	220f      	movs	r2, #15
 80018b8:	6818      	ldr	r0, [r3, #0]
 80018ba:	f007 fdf4 	bl	80094a6 <strncpy>
            out_buffer[MAX_FILENAME_SIZE - 1] = '\0';
 80018be:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80018c2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	330f      	adds	r3, #15
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
            return strlen(out_buffer);
 80018ce:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80018d2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80018d6:	6818      	ldr	r0, [r3, #0]
 80018d8:	f7fe fcda 	bl	8000290 <strlen>
 80018dc:	4603      	mov	r3, r0
 80018de:	e0c4      	b.n	8001a6a <fs_autocomplete+0x2ba>
        }
    }

    // Path completion
    match_count = 0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    best_match = NULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144

    char path_buf[MAX_PATH_SIZE];
    strncpy(path_buf, partial_name, MAX_PATH_SIZE);
 80018ec:	f507 718a 	add.w	r1, r7, #276	@ 0x114
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018f8:	4618      	mov	r0, r3
 80018fa:	f007 fdd4 	bl	80094a6 <strncpy>
    path_buf[MAX_PATH_SIZE - 1] = '\0';
 80018fe:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001902:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001906:	2200      	movs	r2, #0
 8001908:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff

    char* last_slash = strrchr(path_buf, '/');
 800190c:	f107 0314 	add.w	r3, r7, #20
 8001910:	212f      	movs	r1, #47	@ 0x2f
 8001912:	4618      	mov	r0, r3
 8001914:	f007 fdeb 	bl	80094ee <strrchr>
 8001918:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
    Directory* search_dir;
    char* partial_item;

    if (last_slash != NULL) {
 800191c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001920:	2b00      	cmp	r3, #0
 8001922:	d01a      	beq.n	800195a <fs_autocomplete+0x1aa>
        partial_item = last_slash + 1;
 8001924:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001928:	3301      	adds	r3, #1
 800192a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
        if (last_slash == path_buf) {
 800192e:	f107 0314 	add.w	r3, r7, #20
 8001932:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8001936:	429a      	cmp	r2, r3
 8001938:	d103      	bne.n	8001942 <fs_autocomplete+0x192>
            search_dir = &root_dir;
 800193a:	4b50      	ldr	r3, [pc, #320]	@ (8001a7c <fs_autocomplete+0x2cc>)
 800193c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001940:	e013      	b.n	800196a <fs_autocomplete+0x1ba>
        } else {
            *last_slash = '\0';
 8001942:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001946:	2200      	movs	r2, #0
 8001948:	701a      	strb	r2, [r3, #0]
            search_dir = fs_find_dir(path_buf);
 800194a:	f107 0314 	add.w	r3, r7, #20
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff fb76 	bl	8001040 <fs_find_dir>
 8001954:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
 8001958:	e007      	b.n	800196a <fs_autocomplete+0x1ba>
        }
    } else {
        search_dir = current_dir;
 800195a:	4b49      	ldr	r3, [pc, #292]	@ (8001a80 <fs_autocomplete+0x2d0>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
        partial_item = path_buf;
 8001962:	f107 0314 	add.w	r3, r7, #20
 8001966:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    }

    if (search_dir == NULL) return 0;
 800196a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <fs_autocomplete+0x1c6>
 8001972:	2300      	movs	r3, #0
 8001974:	e079      	b.n	8001a6a <fs_autocomplete+0x2ba>

    int partial_item_len = strlen(partial_item);
 8001976:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 800197a:	f7fe fc89 	bl	8000290 <strlen>
 800197e:	4603      	mov	r3, r0
 8001980:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

    // Search subdirectories
    for (Directory* dir = search_dir->subdirs; dir != NULL; dir = dir->next) {
 8001984:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001988:	695b      	ldr	r3, [r3, #20]
 800198a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800198e:	e01d      	b.n	80019cc <fs_autocomplete+0x21c>
        if (strncmp(dir->name, partial_item, partial_item_len) == 0) {
 8001990:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001994:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001998:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 800199c:	4618      	mov	r0, r3
 800199e:	f007 fd70 	bl	8009482 <strncmp>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d10c      	bne.n	80019c2 <fs_autocomplete+0x212>
            if (best_match == NULL) best_match = dir->name;
 80019a8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d103      	bne.n	80019b8 <fs_autocomplete+0x208>
 80019b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80019b4:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
            match_count++;
 80019b8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80019bc:	3301      	adds	r3, #1
 80019be:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    for (Directory* dir = search_dir->subdirs; dir != NULL; dir = dir->next) {
 80019c2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80019c6:	69db      	ldr	r3, [r3, #28]
 80019c8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80019cc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1dd      	bne.n	8001990 <fs_autocomplete+0x1e0>
        }
    }

    // Search files
    for (File* file = search_dir->files; file != NULL; file = file->next) {
 80019d4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80019de:	e01d      	b.n	8001a1c <fs_autocomplete+0x26c>
        if (strncmp(file->name, partial_item, partial_item_len) == 0) {
 80019e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80019e4:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80019e8:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 80019ec:	4618      	mov	r0, r3
 80019ee:	f007 fd48 	bl	8009482 <strncmp>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d10c      	bne.n	8001a12 <fs_autocomplete+0x262>
            if (best_match == NULL) best_match = file->name;
 80019f8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d103      	bne.n	8001a08 <fs_autocomplete+0x258>
 8001a00:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001a04:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
            match_count++;
 8001a08:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    for (File* file = search_dir->files; file != NULL; file = file->next) {
 8001a12:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001a1c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d1dd      	bne.n	80019e0 <fs_autocomplete+0x230>
        }
    }

    if (match_count == 1) {
 8001a24:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d11d      	bne.n	8001a68 <fs_autocomplete+0x2b8>
        strncpy(out_buffer, best_match + partial_item_len, MAX_FILENAME_SIZE - 1);
 8001a2c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001a30:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001a34:	18d1      	adds	r1, r2, r3
 8001a36:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001a3a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001a3e:	220f      	movs	r2, #15
 8001a40:	6818      	ldr	r0, [r3, #0]
 8001a42:	f007 fd30 	bl	80094a6 <strncpy>
        out_buffer[MAX_FILENAME_SIZE - 1] = '\0';
 8001a46:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001a4a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	330f      	adds	r3, #15
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]
        return strlen(out_buffer);
 8001a56:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001a5a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001a5e:	6818      	ldr	r0, [r3, #0]
 8001a60:	f7fe fc16 	bl	8000290 <strlen>
 8001a64:	4603      	mov	r3, r0
 8001a66:	e000      	b.n	8001a6a <fs_autocomplete+0x2ba>
    }

    return 0;
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200004a8 	.word	0x200004a8
 8001a78:	20000000 	.word	0x20000000
 8001a7c:	2000023c 	.word	0x2000023c
 8001a80:	2000025c 	.word	0x2000025c

08001a84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a84:	b5b0      	push	{r4, r5, r7, lr}
 8001a86:	f6ad 0d28 	subw	sp, sp, #2088	@ 0x828
 8001a8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
    char* command = NULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
    char* args = NULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	f8c7 3820 	str.w	r3, [r7, #2080]	@ 0x820
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a98:	f002 f8c9 	bl	8003c2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a9c:	f000 f84e 	bl	8001b3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001aa0:	f000 f966 	bl	8001d70 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001aa4:	f000 f934 	bl	8001d10 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001aa8:	f000 f89a 	bl	8001be0 <MX_SPI1_Init>
  MX_TIM4_Init();
 8001aac:	f000 f8d6 	bl	8001c5c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  ST7735_Init(ST7735_SPI);
 8001ab0:	481d      	ldr	r0, [pc, #116]	@ (8001b28 <main+0xa4>)
 8001ab2:	f001 f8d3 	bl	8002c5c <ST7735_Init>
  ST7735_SetInversion(false);
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f001 f992 	bl	8002de0 <ST7735_SetInversion>

  ST7735_SetRotation(ST7735_ROTATION_90);
 8001abc:	2001      	movs	r0, #1
 8001abe:	f001 f9a9 	bl	8002e14 <ST7735_SetRotation>
  ST7735_FillScreen(COLOR_BLACK);
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	f001 fa62 	bl	8002f8c <ST7735_FillScreen>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001ac8:	210c      	movs	r1, #12
 8001aca:	4818      	ldr	r0, [pc, #96]	@ (8001b2c <main+0xa8>)
 8001acc:	f004 fcb6 	bl	800643c <HAL_TIM_PWM_Start>


  MX_USART2_UART_Init();
 8001ad0:	f000 f91e 	bl	8001d10 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
    filesystem_init();
 8001ad4:	f7ff fb6e 	bl	80011b4 <filesystem_init>
	const char initMsg[] = "MicroSTM-OS initialized\r\n";
 8001ad8:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 8001adc:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 8001ae0:	4a13      	ldr	r2, [pc, #76]	@ (8001b30 <main+0xac>)
 8001ae2:	461c      	mov	r4, r3
 8001ae4:	4615      	mov	r5, r2
 8001ae6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ae8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001aea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001aee:	c403      	stmia	r4!, {r0, r1}
 8001af0:	8022      	strh	r2, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)initMsg, (uint16_t)strlen(initMsg), 1000);
 8001af2:	1d39      	adds	r1, r7, #4
 8001af4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001af8:	2219      	movs	r2, #25
 8001afa:	480e      	ldr	r0, [pc, #56]	@ (8001b34 <main+0xb0>)
 8001afc:	f005 fb6d 	bl	80071da <HAL_UART_Transmit>
    
    print_prompt(); // Initial prompt
 8001b00:	f000 f9ec 	bl	8001edc <print_prompt>

  	  USART2->CR1 |= USART_CR1_RXNEIE;
 8001b04:	4b0c      	ldr	r3, [pc, #48]	@ (8001b38 <main+0xb4>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a0b      	ldr	r2, [pc, #44]	@ (8001b38 <main+0xb4>)
 8001b0a:	f043 0320 	orr.w	r3, r3, #32
 8001b0e:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
        handle_serial_and_display(command, args, outBuffer, sizeof(outBuffer));
 8001b10:	f107 0220 	add.w	r2, r7, #32
 8001b14:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001b18:	f8d7 1820 	ldr.w	r1, [r7, #2080]	@ 0x820
 8001b1c:	f8d7 0824 	ldr.w	r0, [r7, #2084]	@ 0x824
 8001b20:	f000 fa86 	bl	8002030 <handle_serial_and_display>
 8001b24:	e7f4      	b.n	8001b10 <main+0x8c>
 8001b26:	bf00      	nop
 8001b28:	20000260 	.word	0x20000260
 8001b2c:	200002c4 	.word	0x200002c4
 8001b30:	0800ccc4 	.word	0x0800ccc4
 8001b34:	20000310 	.word	0x20000310
 8001b38:	40004400 	.word	0x40004400

08001b3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b096      	sub	sp, #88	@ 0x58
 8001b40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b42:	f107 0314 	add.w	r3, r7, #20
 8001b46:	2244      	movs	r2, #68	@ 0x44
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f007 fc91 	bl	8009472 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b50:	463b      	mov	r3, r7
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	605a      	str	r2, [r3, #4]
 8001b58:	609a      	str	r2, [r3, #8]
 8001b5a:	60da      	str	r2, [r3, #12]
 8001b5c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001b5e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001b62:	f002 fd83 	bl	800466c <HAL_PWREx_ControlVoltageScaling>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001b6c:	f000 ff60 	bl	8002a30 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b70:	2302      	movs	r3, #2
 8001b72:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b78:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b7a:	2310      	movs	r3, #16
 8001b7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b82:	2302      	movs	r3, #2
 8001b84:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001b86:	2301      	movs	r3, #1
 8001b88:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001b8a:	230a      	movs	r3, #10
 8001b8c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001b8e:	2307      	movs	r3, #7
 8001b90:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b92:	2302      	movs	r3, #2
 8001b94:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b96:	2302      	movs	r3, #2
 8001b98:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b9a:	f107 0314 	add.w	r3, r7, #20
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f002 fdba 	bl	8004718 <HAL_RCC_OscConfig>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001baa:	f000 ff41 	bl	8002a30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bae:	230f      	movs	r3, #15
 8001bb0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001bc2:	463b      	mov	r3, r7
 8001bc4:	2104      	movs	r1, #4
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f003 f982 	bl	8004ed0 <HAL_RCC_ClockConfig>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001bd2:	f000 ff2d 	bl	8002a30 <Error_Handler>
  }
}
 8001bd6:	bf00      	nop
 8001bd8:	3758      	adds	r7, #88	@ 0x58
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001be4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001be6:	4a1c      	ldr	r2, [pc, #112]	@ (8001c58 <MX_SPI1_Init+0x78>)
 8001be8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001bea:	4b1a      	ldr	r3, [pc, #104]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001bec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001bf0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bf2:	4b18      	ldr	r3, [pc, #96]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001bf8:	4b16      	ldr	r3, [pc, #88]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001bfa:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001bfe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c00:	4b14      	ldr	r3, [pc, #80]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c06:	4b13      	ldr	r3, [pc, #76]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c0c:	4b11      	ldr	r3, [pc, #68]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001c0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c12:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c14:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c20:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c26:	4b0b      	ldr	r3, [pc, #44]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001c2c:	4b09      	ldr	r3, [pc, #36]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001c2e:	2207      	movs	r2, #7
 8001c30:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c32:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c38:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001c3a:	2208      	movs	r2, #8
 8001c3c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c3e:	4805      	ldr	r0, [pc, #20]	@ (8001c54 <MX_SPI1_Init+0x74>)
 8001c40:	f004 f826 	bl	8005c90 <HAL_SPI_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001c4a:	f000 fef1 	bl	8002a30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	20000260 	.word	0x20000260
 8001c58:	40013000 	.word	0x40013000

08001c5c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b08a      	sub	sp, #40	@ 0x28
 8001c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c62:	f107 031c 	add.w	r3, r7, #28
 8001c66:	2200      	movs	r2, #0
 8001c68:	601a      	str	r2, [r3, #0]
 8001c6a:	605a      	str	r2, [r3, #4]
 8001c6c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c6e:	463b      	mov	r3, r7
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
 8001c7c:	615a      	str	r2, [r3, #20]
 8001c7e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c80:	4b21      	ldr	r3, [pc, #132]	@ (8001d08 <MX_TIM4_Init+0xac>)
 8001c82:	4a22      	ldr	r2, [pc, #136]	@ (8001d0c <MX_TIM4_Init+0xb0>)
 8001c84:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001c86:	4b20      	ldr	r3, [pc, #128]	@ (8001d08 <MX_TIM4_Init+0xac>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d08 <MX_TIM4_Init+0xac>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001c92:	4b1d      	ldr	r3, [pc, #116]	@ (8001d08 <MX_TIM4_Init+0xac>)
 8001c94:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c98:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d08 <MX_TIM4_Init+0xac>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca0:	4b19      	ldr	r3, [pc, #100]	@ (8001d08 <MX_TIM4_Init+0xac>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ca6:	4818      	ldr	r0, [pc, #96]	@ (8001d08 <MX_TIM4_Init+0xac>)
 8001ca8:	f004 fb70 	bl	800638c <HAL_TIM_PWM_Init>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001cb2:	f000 febd 	bl	8002a30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cbe:	f107 031c 	add.w	r3, r7, #28
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4810      	ldr	r0, [pc, #64]	@ (8001d08 <MX_TIM4_Init+0xac>)
 8001cc6:	f005 f975 	bl	8006fb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001cd0:	f000 feae 	bl	8002a30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cd4:	2360      	movs	r3, #96	@ 0x60
 8001cd6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ce4:	463b      	mov	r3, r7
 8001ce6:	220c      	movs	r2, #12
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4807      	ldr	r0, [pc, #28]	@ (8001d08 <MX_TIM4_Init+0xac>)
 8001cec:	f004 fcac 	bl	8006648 <HAL_TIM_PWM_ConfigChannel>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001cf6:	f000 fe9b 	bl	8002a30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001cfa:	4803      	ldr	r0, [pc, #12]	@ (8001d08 <MX_TIM4_Init+0xac>)
 8001cfc:	f001 fa68 	bl	80031d0 <HAL_TIM_MspPostInit>

}
 8001d00:	bf00      	nop
 8001d02:	3728      	adds	r7, #40	@ 0x28
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	200002c4 	.word	0x200002c4
 8001d0c:	40000800 	.word	0x40000800

08001d10 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d14:	4b14      	ldr	r3, [pc, #80]	@ (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d16:	4a15      	ldr	r2, [pc, #84]	@ (8001d6c <MX_USART2_UART_Init+0x5c>)
 8001d18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d1a:	4b13      	ldr	r3, [pc, #76]	@ (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d22:	4b11      	ldr	r3, [pc, #68]	@ (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d28:	4b0f      	ldr	r3, [pc, #60]	@ (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d34:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d36:	220c      	movs	r2, #12
 8001d38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d40:	4b09      	ldr	r3, [pc, #36]	@ (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d46:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d4c:	4b06      	ldr	r3, [pc, #24]	@ (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d52:	4805      	ldr	r0, [pc, #20]	@ (8001d68 <MX_USART2_UART_Init+0x58>)
 8001d54:	f005 f9b6 	bl	80070c4 <HAL_UART_Init>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001d5e:	f000 fe67 	bl	8002a30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000310 	.word	0x20000310
 8001d6c:	40004400 	.word	0x40004400

08001d70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b088      	sub	sp, #32
 8001d74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d76:	f107 030c 	add.w	r3, r7, #12
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
 8001d84:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d86:	4b29      	ldr	r3, [pc, #164]	@ (8001e2c <MX_GPIO_Init+0xbc>)
 8001d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d8a:	4a28      	ldr	r2, [pc, #160]	@ (8001e2c <MX_GPIO_Init+0xbc>)
 8001d8c:	f043 0301 	orr.w	r3, r3, #1
 8001d90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d92:	4b26      	ldr	r3, [pc, #152]	@ (8001e2c <MX_GPIO_Init+0xbc>)
 8001d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	60bb      	str	r3, [r7, #8]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d9e:	4b23      	ldr	r3, [pc, #140]	@ (8001e2c <MX_GPIO_Init+0xbc>)
 8001da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da2:	4a22      	ldr	r2, [pc, #136]	@ (8001e2c <MX_GPIO_Init+0xbc>)
 8001da4:	f043 0304 	orr.w	r3, r3, #4
 8001da8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001daa:	4b20      	ldr	r3, [pc, #128]	@ (8001e2c <MX_GPIO_Init+0xbc>)
 8001dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dae:	f003 0304 	and.w	r3, r3, #4
 8001db2:	607b      	str	r3, [r7, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001db6:	4b1d      	ldr	r3, [pc, #116]	@ (8001e2c <MX_GPIO_Init+0xbc>)
 8001db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dba:	4a1c      	ldr	r2, [pc, #112]	@ (8001e2c <MX_GPIO_Init+0xbc>)
 8001dbc:	f043 0302 	orr.w	r3, r3, #2
 8001dc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dc2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e2c <MX_GPIO_Init+0xbc>)
 8001dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	603b      	str	r3, [r7, #0]
 8001dcc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8001dd4:	4816      	ldr	r0, [pc, #88]	@ (8001e30 <MX_GPIO_Init+0xc0>)
 8001dd6:	f002 fc23 	bl	8004620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8001dda:	2200      	movs	r2, #0
 8001ddc:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8001de0:	4814      	ldr	r0, [pc, #80]	@ (8001e34 <MX_GPIO_Init+0xc4>)
 8001de2:	f002 fc1d 	bl	8004620 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001de6:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001dea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dec:	2301      	movs	r3, #1
 8001dee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df4:	2300      	movs	r3, #0
 8001df6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001df8:	f107 030c 	add.w	r3, r7, #12
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	480c      	ldr	r0, [pc, #48]	@ (8001e30 <MX_GPIO_Init+0xc0>)
 8001e00:	f002 f970 	bl	80040e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_DC_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin|LCD_CS_Pin;
 8001e04:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001e08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e12:	2300      	movs	r3, #0
 8001e14:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e16:	f107 030c 	add.w	r3, r7, #12
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4805      	ldr	r0, [pc, #20]	@ (8001e34 <MX_GPIO_Init+0xc4>)
 8001e1e:	f002 f961 	bl	80040e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001e22:	bf00      	nop
 8001e24:	3720      	adds	r7, #32
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	48000800 	.word	0x48000800
 8001e34:	48000400 	.word	0x48000400

08001e38 <LCD_Print>:

/* USER CODE BEGIN 4 */
// Global variable to keep track of the current line on the LCD
static uint8_t lcd_current_line = 0;

void LCD_Print(const char* text, uint16_t color) {
 8001e38:	b590      	push	{r4, r7, lr}
 8001e3a:	b087      	sub	sp, #28
 8001e3c:	af04      	add	r7, sp, #16
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	460b      	mov	r3, r1
 8001e42:	807b      	strh	r3, [r7, #2]
    // Clear the current line before drawing new text
    ST7735_FillRect(0, LCD_TOP_OFFSET + lcd_current_line * LCD_LINE_HEIGHT, ST7735_Width(), LCD_LINE_HEIGHT, COLOR_BLACK);
 8001e44:	4b23      	ldr	r3, [pc, #140]	@ (8001ed4 <LCD_Print+0x9c>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	461a      	mov	r2, r3
 8001e4a:	00d2      	lsls	r2, r2, #3
 8001e4c:	4413      	add	r3, r2
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	330a      	adds	r3, #10
 8001e52:	b29c      	uxth	r4, r3
 8001e54:	f001 f882 	bl	8002f5c <ST7735_Width>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	9300      	str	r3, [sp, #0]
 8001e60:	2309      	movs	r3, #9
 8001e62:	4621      	mov	r1, r4
 8001e64:	2000      	movs	r0, #0
 8001e66:	f001 f8a9 	bl	8002fbc <ST7735_FillRect>
    GFX_DrawString(4, LCD_TOP_OFFSET + lcd_current_line * LCD_LINE_HEIGHT, (char*)text, color, COLOR_BLACK, 1, &Font5x7);
 8001e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed4 <LCD_Print+0x9c>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	00d2      	lsls	r2, r2, #3
 8001e72:	4413      	add	r3, r2
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	330a      	adds	r3, #10
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	b219      	sxth	r1, r3
 8001e7c:	887b      	ldrh	r3, [r7, #2]
 8001e7e:	4a16      	ldr	r2, [pc, #88]	@ (8001ed8 <LCD_Print+0xa0>)
 8001e80:	9202      	str	r2, [sp, #8]
 8001e82:	2201      	movs	r2, #1
 8001e84:	9201      	str	r2, [sp, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	9200      	str	r2, [sp, #0]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	2004      	movs	r0, #4
 8001e8e:	f001 fe66 	bl	8003b5e <GFX_DrawString>
    lcd_current_line++;
 8001e92:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <LCD_Print+0x9c>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	3301      	adds	r3, #1
 8001e98:	b2da      	uxtb	r2, r3
 8001e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed4 <LCD_Print+0x9c>)
 8001e9c:	701a      	strb	r2, [r3, #0]
    if (lcd_current_line >= LCD_MAX_LINES) {
 8001e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed4 <LCD_Print+0x9c>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b0b      	cmp	r3, #11
 8001ea4:	d912      	bls.n	8001ecc <LCD_Print+0x94>
        lcd_current_line = 0; // Wrap around or scroll up
 8001ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <LCD_Print+0x9c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	701a      	strb	r2, [r3, #0]
        // For simplicity, just wrap around. A more advanced implementation would scroll.
        ST7735_FillRect(0, LCD_TOP_OFFSET, ST7735_Width(), ST7735_Height() - LCD_TOP_OFFSET, COLOR_BLACK); // Clear relevant part of screen on wrap around for now
 8001eac:	f001 f856 	bl	8002f5c <ST7735_Width>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	461c      	mov	r4, r3
 8001eb4:	f001 f85e 	bl	8002f74 <ST7735_Height>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	3b0a      	subs	r3, #10
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	9200      	str	r2, [sp, #0]
 8001ec2:	4622      	mov	r2, r4
 8001ec4:	210a      	movs	r1, #10
 8001ec6:	2000      	movs	r0, #0
 8001ec8:	f001 f878 	bl	8002fbc <ST7735_FillRect>
    }
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd90      	pop	{r4, r7, pc}
 8001ed4:	2000049b 	.word	0x2000049b
 8001ed8:	0800d37c 	.word	0x0800d37c

08001edc <print_prompt>:

void print_prompt(void) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
    fs_get_cwd_path(prompt_buffer, MAX_PATH_SIZE);
 8001ee0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ee4:	4810      	ldr	r0, [pc, #64]	@ (8001f28 <print_prompt+0x4c>)
 8001ee6:	f7ff f983 	bl	80011f0 <fs_get_cwd_path>
    strcat(prompt_buffer, "> ");
 8001eea:	480f      	ldr	r0, [pc, #60]	@ (8001f28 <print_prompt+0x4c>)
 8001eec:	f7fe f9d0 	bl	8000290 <strlen>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8001f28 <print_prompt+0x4c>)
 8001ef6:	4413      	add	r3, r2
 8001ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8001f2c <print_prompt+0x50>)
 8001efa:	8811      	ldrh	r1, [r2, #0]
 8001efc:	7892      	ldrb	r2, [r2, #2]
 8001efe:	8019      	strh	r1, [r3, #0]
 8001f00:	709a      	strb	r2, [r3, #2]
    HAL_UART_Transmit(&huart2, (uint8_t*)prompt_buffer, (uint16_t)strlen(prompt_buffer), 1000);
 8001f02:	4809      	ldr	r0, [pc, #36]	@ (8001f28 <print_prompt+0x4c>)
 8001f04:	f7fe f9c4 	bl	8000290 <strlen>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	b29a      	uxth	r2, r3
 8001f0c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f10:	4905      	ldr	r1, [pc, #20]	@ (8001f28 <print_prompt+0x4c>)
 8001f12:	4807      	ldr	r0, [pc, #28]	@ (8001f30 <print_prompt+0x54>)
 8001f14:	f005 f961 	bl	80071da <HAL_UART_Transmit>
    // Also display prompt on LCD
    LCD_Print(prompt_buffer, COLOR_WHITE);
 8001f18:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001f1c:	4802      	ldr	r0, [pc, #8]	@ (8001f28 <print_prompt+0x4c>)
 8001f1e:	f7ff ff8b 	bl	8001e38 <LCD_Print>
}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20000398 	.word	0x20000398
 8001f2c:	0800cce0 	.word	0x0800cce0
 8001f30:	20000310 	.word	0x20000310

08001f34 <unified_output>:

void unified_output(const char* text, uint16_t color) {
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b0a6      	sub	sp, #152	@ 0x98
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	807b      	strh	r3, [r7, #2]
    HAL_UART_Transmit(&huart2, (uint8_t*)text, (uint16_t)strlen(text), 1000);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f7fe f9a5 	bl	8000290 <strlen>
 8001f46:	4603      	mov	r3, r0
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f4e:	6879      	ldr	r1, [r7, #4]
 8001f50:	4835      	ldr	r0, [pc, #212]	@ (8002028 <unified_output+0xf4>)
 8001f52:	f005 f942 	bl	80071da <HAL_UART_Transmit>

    // Now for the LCD, we need to handle multi-line text
    char line_buffer[128]; // Assuming max line length for LCD is less than 128
    const char* p_start = text;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    const char* p_end;

    while((p_end = strpbrk(p_start, "\r\n")) != NULL) {
 8001f5c:	e03e      	b.n	8001fdc <unified_output+0xa8>
        size_t len = p_end - p_start;
 8001f5e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001f62:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        if (len > 0) {
 8001f6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d01d      	beq.n	8001fb0 <unified_output+0x7c>
            if (len >= sizeof(line_buffer)) {
 8001f74:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001f78:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f7a:	d902      	bls.n	8001f82 <unified_output+0x4e>
                len = sizeof(line_buffer) - 1;
 8001f7c:	237f      	movs	r3, #127	@ 0x7f
 8001f7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
            }
            strncpy(line_buffer, p_start, len);
 8001f82:	f107 030c 	add.w	r3, r7, #12
 8001f86:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001f8a:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f007 fa89 	bl	80094a6 <strncpy>
            line_buffer[len] = '\0';
 8001f94:	f107 020c 	add.w	r2, r7, #12
 8001f98:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001f9c:	4413      	add	r3, r2
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	701a      	strb	r2, [r3, #0]
            LCD_Print(line_buffer, color);
 8001fa2:	887a      	ldrh	r2, [r7, #2]
 8001fa4:	f107 030c 	add.w	r3, r7, #12
 8001fa8:	4611      	mov	r1, r2
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff ff44 	bl	8001e38 <LCD_Print>
        }
        
        if (*p_end == '\r' && *(p_end + 1) == '\n') {
 8001fb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	2b0d      	cmp	r3, #13
 8001fb8:	d10b      	bne.n	8001fd2 <unified_output+0x9e>
 8001fba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	2b0a      	cmp	r3, #10
 8001fc4:	d105      	bne.n	8001fd2 <unified_output+0x9e>
            p_start = p_end + 2;
 8001fc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fca:	3302      	adds	r3, #2
 8001fcc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001fd0:	e004      	b.n	8001fdc <unified_output+0xa8>
        } else {
            p_start = p_end + 1;
 8001fd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    while((p_end = strpbrk(p_start, "\r\n")) != NULL) {
 8001fdc:	4913      	ldr	r1, [pc, #76]	@ (800202c <unified_output+0xf8>)
 8001fde:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8001fe2:	f007 fa73 	bl	80094cc <strpbrk>
 8001fe6:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 8001fea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1b5      	bne.n	8001f5e <unified_output+0x2a>
        }
    }

    // Print the rest of the string if it doesn't end with a newline
    if (*p_start != '\0') {
 8001ff2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d011      	beq.n	8002020 <unified_output+0xec>
        strncpy(line_buffer, p_start, sizeof(line_buffer) - 1);
 8001ffc:	f107 030c 	add.w	r3, r7, #12
 8002000:	227f      	movs	r2, #127	@ 0x7f
 8002002:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8002006:	4618      	mov	r0, r3
 8002008:	f007 fa4d 	bl	80094a6 <strncpy>
        line_buffer[sizeof(line_buffer) - 1] = '\0';
 800200c:	2300      	movs	r3, #0
 800200e:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
        LCD_Print(line_buffer, color);
 8002012:	887a      	ldrh	r2, [r7, #2]
 8002014:	f107 030c 	add.w	r3, r7, #12
 8002018:	4611      	mov	r1, r2
 800201a:	4618      	mov	r0, r3
 800201c:	f7ff ff0c 	bl	8001e38 <LCD_Print>
    }
}
 8002020:	bf00      	nop
 8002022:	3798      	adds	r7, #152	@ 0x98
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20000310 	.word	0x20000310
 800202c:	0800cce4 	.word	0x0800cce4

08002030 <handle_serial_and_display>:

void handle_serial_and_display(char* command, char* args, char* outBuffer, size_t outBufferSize) {
 8002030:	b590      	push	{r4, r7, lr}
 8002032:	f5ad 7d3b 	sub.w	sp, sp, #748	@ 0x2ec
 8002036:	af02      	add	r7, sp, #8
 8002038:	f507 7438 	add.w	r4, r7, #736	@ 0x2e0
 800203c:	f5a4 7435 	sub.w	r4, r4, #724	@ 0x2d4
 8002040:	6020      	str	r0, [r4, #0]
 8002042:	f507 7038 	add.w	r0, r7, #736	@ 0x2e0
 8002046:	f5a0 7036 	sub.w	r0, r0, #728	@ 0x2d8
 800204a:	6001      	str	r1, [r0, #0]
 800204c:	f507 7138 	add.w	r1, r7, #736	@ 0x2e0
 8002050:	f5a1 7137 	sub.w	r1, r1, #732	@ 0x2dc
 8002054:	600a      	str	r2, [r1, #0]
 8002056:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 800205a:	f5a2 7238 	sub.w	r2, r2, #736	@ 0x2e0
 800205e:	6013      	str	r3, [r2, #0]
    if (dataRxd == true){
 8002060:	4bad      	ldr	r3, [pc, #692]	@ (8002318 <handle_serial_and_display+0x2e8>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	f000 8450 	beq.w	800290a <handle_serial_and_display+0x8da>
        dataRxd = false;
 800206a:	4bab      	ldr	r3, [pc, #684]	@ (8002318 <handle_serial_and_display+0x2e8>)
 800206c:	2200      	movs	r2, #0
 800206e:	701a      	strb	r2, [r3, #0]

        parse_command(inBuffer, &command, &args);
 8002070:	f107 0208 	add.w	r2, r7, #8
 8002074:	f107 030c 	add.w	r3, r7, #12
 8002078:	4619      	mov	r1, r3
 800207a:	48a8      	ldr	r0, [pc, #672]	@ (800231c <handle_serial_and_display+0x2ec>)
 800207c:	f7ff fb7c 	bl	8001778 <parse_command>

        if (command != NULL && strlen(command) > 0) {
 8002080:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002084:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2b00      	cmp	r3, #0
 800208c:	f000 8435 	beq.w	80028fa <handle_serial_and_display+0x8ca>
 8002090:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002094:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	f000 842c 	beq.w	80028fa <handle_serial_and_display+0x8ca>
            // Debug print to serial
            snprintf(outBuffer, outBufferSize, "Command: '%s', Args: '%s'\r\n", command, args ? args : "");
 80020a2:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80020a6:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80020b0:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d005      	beq.n	80020c6 <handle_serial_and_display+0x96>
 80020ba:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80020be:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	e000      	b.n	80020c8 <handle_serial_and_display+0x98>
 80020c6:	4b96      	ldr	r3, [pc, #600]	@ (8002320 <handle_serial_and_display+0x2f0>)
 80020c8:	f507 7138 	add.w	r1, r7, #736	@ 0x2e0
 80020cc:	f5a1 7138 	sub.w	r1, r1, #736	@ 0x2e0
 80020d0:	f507 7038 	add.w	r0, r7, #736	@ 0x2e0
 80020d4:	f5a0 7037 	sub.w	r0, r0, #732	@ 0x2dc
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	4613      	mov	r3, r2
 80020dc:	4a91      	ldr	r2, [pc, #580]	@ (8002324 <handle_serial_and_display+0x2f4>)
 80020de:	6809      	ldr	r1, [r1, #0]
 80020e0:	6800      	ldr	r0, [r0, #0]
 80020e2:	f007 f92b 	bl	800933c <sniprintf>
			unified_output(outBuffer, COLOR_WHITE);
 80020e6:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80020ea:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 80020ee:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80020f2:	6818      	ldr	r0, [r3, #0]
 80020f4:	f7ff ff1e 	bl	8001f34 <unified_output>

            if (strcmp(command, "BLUE") == 0) {
 80020f8:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80020fc:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4989      	ldr	r1, [pc, #548]	@ (8002328 <handle_serial_and_display+0x2f8>)
 8002104:	4618      	mov	r0, r3
 8002106:	f7fe f863 	bl	80001d0 <strcmp>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d13f      	bne.n	8002190 <handle_serial_and_display+0x160>
                if (args != NULL && strcmp(args, "ON") == 0) {
 8002110:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002114:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d017      	beq.n	800214e <handle_serial_and_display+0x11e>
 800211e:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002122:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4980      	ldr	r1, [pc, #512]	@ (800232c <handle_serial_and_display+0x2fc>)
 800212a:	4618      	mov	r0, r3
 800212c:	f7fe f850 	bl	80001d0 <strcmp>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d10b      	bne.n	800214e <handle_serial_and_display+0x11e>
                    GPIOC->ODR |= (1 << 6);
 8002136:	4b7e      	ldr	r3, [pc, #504]	@ (8002330 <handle_serial_and_display+0x300>)
 8002138:	695b      	ldr	r3, [r3, #20]
 800213a:	4a7d      	ldr	r2, [pc, #500]	@ (8002330 <handle_serial_and_display+0x300>)
 800213c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002140:	6153      	str	r3, [r2, #20]
                    unified_output("BLUE ON\r\n", COLOR_GREEN);
 8002142:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8002146:	487b      	ldr	r0, [pc, #492]	@ (8002334 <handle_serial_and_display+0x304>)
 8002148:	f7ff fef4 	bl	8001f34 <unified_output>
 800214c:	e3d5      	b.n	80028fa <handle_serial_and_display+0x8ca>
                } else if (args != NULL && strcmp(args, "OFF") == 0) {
 800214e:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002152:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2b00      	cmp	r3, #0
 800215a:	f000 83ce 	beq.w	80028fa <handle_serial_and_display+0x8ca>
 800215e:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002162:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4973      	ldr	r1, [pc, #460]	@ (8002338 <handle_serial_and_display+0x308>)
 800216a:	4618      	mov	r0, r3
 800216c:	f7fe f830 	bl	80001d0 <strcmp>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	f040 83c1 	bne.w	80028fa <handle_serial_and_display+0x8ca>
                    GPIOC->ODR &= ~(1 << 6);
 8002178:	4b6d      	ldr	r3, [pc, #436]	@ (8002330 <handle_serial_and_display+0x300>)
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	4a6c      	ldr	r2, [pc, #432]	@ (8002330 <handle_serial_and_display+0x300>)
 800217e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002182:	6153      	str	r3, [r2, #20]
                    unified_output("BLUE OFF\r\n", COLOR_RED);
 8002184:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8002188:	486c      	ldr	r0, [pc, #432]	@ (800233c <handle_serial_and_display+0x30c>)
 800218a:	f7ff fed3 	bl	8001f34 <unified_output>
 800218e:	e3b4      	b.n	80028fa <handle_serial_and_display+0x8ca>
                }
            } else if (strcmp(command, "RED") == 0) {
 8002190:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002194:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4969      	ldr	r1, [pc, #420]	@ (8002340 <handle_serial_and_display+0x310>)
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe f817 	bl	80001d0 <strcmp>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d13f      	bne.n	8002228 <handle_serial_and_display+0x1f8>
                if (args != NULL && strcmp(args, "ON") == 0) {
 80021a8:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80021ac:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d017      	beq.n	80021e6 <handle_serial_and_display+0x1b6>
 80021b6:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80021ba:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	495a      	ldr	r1, [pc, #360]	@ (800232c <handle_serial_and_display+0x2fc>)
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7fe f804 	bl	80001d0 <strcmp>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10b      	bne.n	80021e6 <handle_serial_and_display+0x1b6>
                    GPIOC->ODR |= (1 << 7);
 80021ce:	4b58      	ldr	r3, [pc, #352]	@ (8002330 <handle_serial_and_display+0x300>)
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	4a57      	ldr	r2, [pc, #348]	@ (8002330 <handle_serial_and_display+0x300>)
 80021d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021d8:	6153      	str	r3, [r2, #20]
                    unified_output("RED ON\r\n", COLOR_GREEN);
 80021da:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 80021de:	4859      	ldr	r0, [pc, #356]	@ (8002344 <handle_serial_and_display+0x314>)
 80021e0:	f7ff fea8 	bl	8001f34 <unified_output>
 80021e4:	e389      	b.n	80028fa <handle_serial_and_display+0x8ca>
                } else if (args != NULL && strcmp(args, "OFF") == 0) {
 80021e6:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80021ea:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	f000 8382 	beq.w	80028fa <handle_serial_and_display+0x8ca>
 80021f6:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80021fa:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	494d      	ldr	r1, [pc, #308]	@ (8002338 <handle_serial_and_display+0x308>)
 8002202:	4618      	mov	r0, r3
 8002204:	f7fd ffe4 	bl	80001d0 <strcmp>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	f040 8375 	bne.w	80028fa <handle_serial_and_display+0x8ca>
                    GPIOC->ODR &= ~(1 << 7);
 8002210:	4b47      	ldr	r3, [pc, #284]	@ (8002330 <handle_serial_and_display+0x300>)
 8002212:	695b      	ldr	r3, [r3, #20]
 8002214:	4a46      	ldr	r2, [pc, #280]	@ (8002330 <handle_serial_and_display+0x300>)
 8002216:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800221a:	6153      	str	r3, [r2, #20]
                    unified_output("RED OFF\r\n", COLOR_RED);
 800221c:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8002220:	4849      	ldr	r0, [pc, #292]	@ (8002348 <handle_serial_and_display+0x318>)
 8002222:	f7ff fe87 	bl	8001f34 <unified_output>
 8002226:	e368      	b.n	80028fa <handle_serial_and_display+0x8ca>
                }
            } else if (strcmp(command, "GREEN") == 0) {
 8002228:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 800222c:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4946      	ldr	r1, [pc, #280]	@ (800234c <handle_serial_and_display+0x31c>)
 8002234:	4618      	mov	r0, r3
 8002236:	f7fd ffcb 	bl	80001d0 <strcmp>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d13f      	bne.n	80022c0 <handle_serial_and_display+0x290>
                if (args != NULL && strcmp(args, "ON") == 0) {
 8002240:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002244:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d017      	beq.n	800227e <handle_serial_and_display+0x24e>
 800224e:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002252:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4934      	ldr	r1, [pc, #208]	@ (800232c <handle_serial_and_display+0x2fc>)
 800225a:	4618      	mov	r0, r3
 800225c:	f7fd ffb8 	bl	80001d0 <strcmp>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10b      	bne.n	800227e <handle_serial_and_display+0x24e>
                    GPIOC->ODR |= (1 << 8);
 8002266:	4b32      	ldr	r3, [pc, #200]	@ (8002330 <handle_serial_and_display+0x300>)
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	4a31      	ldr	r2, [pc, #196]	@ (8002330 <handle_serial_and_display+0x300>)
 800226c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002270:	6153      	str	r3, [r2, #20]
                    unified_output("GREEN ON\r\n", COLOR_GREEN);
 8002272:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8002276:	4836      	ldr	r0, [pc, #216]	@ (8002350 <handle_serial_and_display+0x320>)
 8002278:	f7ff fe5c 	bl	8001f34 <unified_output>
 800227c:	e33d      	b.n	80028fa <handle_serial_and_display+0x8ca>
                } else if (args != NULL && strcmp(args, "OFF") == 0) {
 800227e:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002282:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 8336 	beq.w	80028fa <handle_serial_and_display+0x8ca>
 800228e:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002292:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4927      	ldr	r1, [pc, #156]	@ (8002338 <handle_serial_and_display+0x308>)
 800229a:	4618      	mov	r0, r3
 800229c:	f7fd ff98 	bl	80001d0 <strcmp>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f040 8329 	bne.w	80028fa <handle_serial_and_display+0x8ca>
                    GPIOC->ODR &= ~(1 << 8);
 80022a8:	4b21      	ldr	r3, [pc, #132]	@ (8002330 <handle_serial_and_display+0x300>)
 80022aa:	695b      	ldr	r3, [r3, #20]
 80022ac:	4a20      	ldr	r2, [pc, #128]	@ (8002330 <handle_serial_and_display+0x300>)
 80022ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022b2:	6153      	str	r3, [r2, #20]
                    unified_output("GREEN OFF\r\n", COLOR_RED);
 80022b4:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 80022b8:	4826      	ldr	r0, [pc, #152]	@ (8002354 <handle_serial_and_display+0x324>)
 80022ba:	f7ff fe3b 	bl	8001f34 <unified_output>
 80022be:	e31c      	b.n	80028fa <handle_serial_and_display+0x8ca>
                }
            } else if (strcmp(command, "WHITE") == 0) {
 80022c0:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80022c4:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4923      	ldr	r1, [pc, #140]	@ (8002358 <handle_serial_and_display+0x328>)
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7fd ff7f 	bl	80001d0 <strcmp>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d164      	bne.n	80023a2 <handle_serial_and_display+0x372>
                if (args != NULL && strcmp(args, "ON") == 0) {
 80022d8:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80022dc:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d03c      	beq.n	8002360 <handle_serial_and_display+0x330>
 80022e6:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80022ea:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	490e      	ldr	r1, [pc, #56]	@ (800232c <handle_serial_and_display+0x2fc>)
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7fd ff6c 	bl	80001d0 <strcmp>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d130      	bne.n	8002360 <handle_serial_and_display+0x330>
                    GPIOC->ODR |= (1 << 9);
 80022fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002330 <handle_serial_and_display+0x300>)
 8002300:	695b      	ldr	r3, [r3, #20]
 8002302:	4a0b      	ldr	r2, [pc, #44]	@ (8002330 <handle_serial_and_display+0x300>)
 8002304:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002308:	6153      	str	r3, [r2, #20]
                    unified_output("WHITE ON\r\n", COLOR_GREEN);
 800230a:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 800230e:	4813      	ldr	r0, [pc, #76]	@ (800235c <handle_serial_and_display+0x32c>)
 8002310:	f7ff fe10 	bl	8001f34 <unified_output>
 8002314:	e2f1      	b.n	80028fa <handle_serial_and_display+0x8ca>
 8002316:	bf00      	nop
 8002318:	20000ca8 	.word	0x20000ca8
 800231c:	200004a8 	.word	0x200004a8
 8002320:	0800cce8 	.word	0x0800cce8
 8002324:	0800ccec 	.word	0x0800ccec
 8002328:	0800cd08 	.word	0x0800cd08
 800232c:	0800cd10 	.word	0x0800cd10
 8002330:	48000800 	.word	0x48000800
 8002334:	0800cd14 	.word	0x0800cd14
 8002338:	0800cd20 	.word	0x0800cd20
 800233c:	0800cd24 	.word	0x0800cd24
 8002340:	0800cd30 	.word	0x0800cd30
 8002344:	0800cd34 	.word	0x0800cd34
 8002348:	0800cd40 	.word	0x0800cd40
 800234c:	0800cd4c 	.word	0x0800cd4c
 8002350:	0800cd54 	.word	0x0800cd54
 8002354:	0800cd60 	.word	0x0800cd60
 8002358:	0800cd6c 	.word	0x0800cd6c
 800235c:	0800cd74 	.word	0x0800cd74
                } else if (args != NULL && strcmp(args, "OFF") == 0) {
 8002360:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002364:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	f000 82c5 	beq.w	80028fa <handle_serial_and_display+0x8ca>
 8002370:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002374:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	49b9      	ldr	r1, [pc, #740]	@ (8002660 <handle_serial_and_display+0x630>)
 800237c:	4618      	mov	r0, r3
 800237e:	f7fd ff27 	bl	80001d0 <strcmp>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	f040 82b8 	bne.w	80028fa <handle_serial_and_display+0x8ca>
                    GPIOC->ODR &= ~(1 << 9);
 800238a:	4bb6      	ldr	r3, [pc, #728]	@ (8002664 <handle_serial_and_display+0x634>)
 800238c:	695b      	ldr	r3, [r3, #20]
 800238e:	4ab5      	ldr	r2, [pc, #724]	@ (8002664 <handle_serial_and_display+0x634>)
 8002390:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002394:	6153      	str	r3, [r2, #20]
                    unified_output("WHITE OFF\r\n", COLOR_RED);
 8002396:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 800239a:	48b3      	ldr	r0, [pc, #716]	@ (8002668 <handle_serial_and_display+0x638>)
 800239c:	f7ff fdca 	bl	8001f34 <unified_output>
 80023a0:	e2ab      	b.n	80028fa <handle_serial_and_display+0x8ca>
                }
            } else if (strcmp(command, "help") == 0) {
 80023a2:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80023a6:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	49af      	ldr	r1, [pc, #700]	@ (800266c <handle_serial_and_display+0x63c>)
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fd ff0e 	bl	80001d0 <strcmp>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d113      	bne.n	80023e2 <handle_serial_and_display+0x3b2>
                const char helpMsg[] =
 80023ba:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80023be:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 80023c2:	4aab      	ldr	r2, [pc, #684]	@ (8002670 <handle_serial_and_display+0x640>)
 80023c4:	4618      	mov	r0, r3
 80023c6:	4611      	mov	r1, r2
 80023c8:	f240 2345 	movw	r3, #581	@ 0x245
 80023cc:	461a      	mov	r2, r3
 80023ce:	f007 f988 	bl	80096e2 <memcpy>
                    "  BLUE ON / BLUE OFF  - Control onboard BLUE LED\r\n"
                    "  RED ON / RED OFF    - Control onboard RED LED\r\n"
                    "  GREEN ON / GREEN OFF- Control onboard GREEN LED\r\n"
                    "  WHITE ON / WHITE OFF- Control onboard WHITE LED\r\n"
                    "  exit                - Close the connection\r\n";
                unified_output(helpMsg, COLOR_WHITE);
 80023d2:	f107 0310 	add.w	r3, r7, #16
 80023d6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80023da:	4618      	mov	r0, r3
 80023dc:	f7ff fdaa 	bl	8001f34 <unified_output>
 80023e0:	e28b      	b.n	80028fa <handle_serial_and_display+0x8ca>
            } else if (strcmp(command, "echo") == 0) {
 80023e2:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80023e6:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	49a1      	ldr	r1, [pc, #644]	@ (8002674 <handle_serial_and_display+0x644>)
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7fd feee 	bl	80001d0 <strcmp>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d123      	bne.n	8002442 <handle_serial_and_display+0x412>
                if (args != NULL) {
 80023fa:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80023fe:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	f000 8278 	beq.w	80028fa <handle_serial_and_display+0x8ca>
                    snprintf(outBuffer, outBufferSize, "%s\r\n", args);
 800240a:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 800240e:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 8002418:	f5a2 7138 	sub.w	r1, r2, #736	@ 0x2e0
 800241c:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 8002420:	f5a2 7037 	sub.w	r0, r2, #732	@ 0x2dc
 8002424:	4a94      	ldr	r2, [pc, #592]	@ (8002678 <handle_serial_and_display+0x648>)
 8002426:	6809      	ldr	r1, [r1, #0]
 8002428:	6800      	ldr	r0, [r0, #0]
 800242a:	f006 ff87 	bl	800933c <sniprintf>
                    unified_output(outBuffer, COLOR_WHITE);
 800242e:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002432:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 8002436:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800243a:	6818      	ldr	r0, [r3, #0]
 800243c:	f7ff fd7a 	bl	8001f34 <unified_output>
 8002440:	e25b      	b.n	80028fa <handle_serial_and_display+0x8ca>
                }
            } else if (strcmp(command, "pwd") == 0) {
 8002442:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002446:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	498b      	ldr	r1, [pc, #556]	@ (800267c <handle_serial_and_display+0x64c>)
 800244e:	4618      	mov	r0, r3
 8002450:	f7fd febe 	bl	80001d0 <strcmp>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d116      	bne.n	8002488 <handle_serial_and_display+0x458>
                fs_pwd(outBuffer, outBufferSize);
 800245a:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 800245e:	f5a3 7338 	sub.w	r3, r3, #736	@ 0x2e0
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002468:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 800246c:	4611      	mov	r1, r2
 800246e:	6818      	ldr	r0, [r3, #0]
 8002470:	f7fe ff2c 	bl	80012cc <fs_pwd>
                unified_output(outBuffer, COLOR_WHITE);
 8002474:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002478:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 800247c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8002480:	6818      	ldr	r0, [r3, #0]
 8002482:	f7ff fd57 	bl	8001f34 <unified_output>
 8002486:	e238      	b.n	80028fa <handle_serial_and_display+0x8ca>
            } else if (strcmp(command, "ls") == 0) {
 8002488:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 800248c:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	497b      	ldr	r1, [pc, #492]	@ (8002680 <handle_serial_and_display+0x650>)
 8002494:	4618      	mov	r0, r3
 8002496:	f7fd fe9b 	bl	80001d0 <strcmp>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d116      	bne.n	80024ce <handle_serial_and_display+0x49e>
                fs_ls(outBuffer, outBufferSize);
 80024a0:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80024a4:	f5a3 7338 	sub.w	r3, r3, #736	@ 0x2e0
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80024ae:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 80024b2:	4611      	mov	r1, r2
 80024b4:	6818      	ldr	r0, [r3, #0]
 80024b6:	f7fe ff77 	bl	80013a8 <fs_ls>
                unified_output(outBuffer, COLOR_WHITE);
 80024ba:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80024be:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 80024c2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80024c6:	6818      	ldr	r0, [r3, #0]
 80024c8:	f7ff fd34 	bl	8001f34 <unified_output>
 80024cc:	e215      	b.n	80028fa <handle_serial_and_display+0x8ca>
            } else if (strcmp(command, "mkdir") == 0) {
 80024ce:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80024d2:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	496a      	ldr	r1, [pc, #424]	@ (8002684 <handle_serial_and_display+0x654>)
 80024da:	4618      	mov	r0, r3
 80024dc:	f7fd fe78 	bl	80001d0 <strcmp>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d137      	bne.n	8002556 <handle_serial_and_display+0x526>
                if (fs_mkdir(args) != 0) {
 80024e6:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80024ea:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe ffa9 	bl	8001448 <fs_mkdir>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d010      	beq.n	800251e <handle_serial_and_display+0x4ee>
                    const char errMsg[] = "mkdir failed\r\n";
 80024fc:	4b62      	ldr	r3, [pc, #392]	@ (8002688 <handle_serial_and_display+0x658>)
 80024fe:	f507 7431 	add.w	r4, r7, #708	@ 0x2c4
 8002502:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002504:	c407      	stmia	r4!, {r0, r1, r2}
 8002506:	8023      	strh	r3, [r4, #0]
 8002508:	3402      	adds	r4, #2
 800250a:	0c1b      	lsrs	r3, r3, #16
 800250c:	7023      	strb	r3, [r4, #0]
                    unified_output(errMsg, COLOR_RED);
 800250e:	f507 7331 	add.w	r3, r7, #708	@ 0x2c4
 8002512:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff fd0c 	bl	8001f34 <unified_output>
 800251c:	e1ed      	b.n	80028fa <handle_serial_and_display+0x8ca>
                } else {
                    snprintf(outBuffer, outBufferSize, "mkdir %s success\r\n", args);
 800251e:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002522:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 800252c:	f5a2 7138 	sub.w	r1, r2, #736	@ 0x2e0
 8002530:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 8002534:	f5a2 7037 	sub.w	r0, r2, #732	@ 0x2dc
 8002538:	4a54      	ldr	r2, [pc, #336]	@ (800268c <handle_serial_and_display+0x65c>)
 800253a:	6809      	ldr	r1, [r1, #0]
 800253c:	6800      	ldr	r0, [r0, #0]
 800253e:	f006 fefd 	bl	800933c <sniprintf>
                    unified_output(outBuffer, COLOR_GREEN);
 8002542:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002546:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 800254a:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 800254e:	6818      	ldr	r0, [r3, #0]
 8002550:	f7ff fcf0 	bl	8001f34 <unified_output>
 8002554:	e1d1      	b.n	80028fa <handle_serial_and_display+0x8ca>
                }
            } else if (strcmp(command, "cd") == 0) {
 8002556:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 800255a:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	494b      	ldr	r1, [pc, #300]	@ (8002690 <handle_serial_and_display+0x660>)
 8002562:	4618      	mov	r0, r3
 8002564:	f7fd fe34 	bl	80001d0 <strcmp>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d134      	bne.n	80025d8 <handle_serial_and_display+0x5a8>
                if (fs_cd(args) != 0) {
 800256e:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002572:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4618      	mov	r0, r3
 800257a:	f7fe ffbb 	bl	80014f4 <fs_cd>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00d      	beq.n	80025a0 <handle_serial_and_display+0x570>
                    const char errMsg[] = "cd failed\r\n";
 8002584:	4a43      	ldr	r2, [pc, #268]	@ (8002694 <handle_serial_and_display+0x664>)
 8002586:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 800258a:	ca07      	ldmia	r2, {r0, r1, r2}
 800258c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                    unified_output(errMsg, COLOR_RED);
 8002590:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002594:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff fccb 	bl	8001f34 <unified_output>
 800259e:	e1ac      	b.n	80028fa <handle_serial_and_display+0x8ca>
                } else {
                    snprintf(outBuffer, outBufferSize, "cd %s success\r\n", args);
 80025a0:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80025a4:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 80025ae:	f5a2 7138 	sub.w	r1, r2, #736	@ 0x2e0
 80025b2:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 80025b6:	f5a2 7037 	sub.w	r0, r2, #732	@ 0x2dc
 80025ba:	4a37      	ldr	r2, [pc, #220]	@ (8002698 <handle_serial_and_display+0x668>)
 80025bc:	6809      	ldr	r1, [r1, #0]
 80025be:	6800      	ldr	r0, [r0, #0]
 80025c0:	f006 febc 	bl	800933c <sniprintf>
                    unified_output(outBuffer, COLOR_GREEN);
 80025c4:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80025c8:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 80025cc:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 80025d0:	6818      	ldr	r0, [r3, #0]
 80025d2:	f7ff fcaf 	bl	8001f34 <unified_output>
 80025d6:	e190      	b.n	80028fa <handle_serial_and_display+0x8ca>
                }
            } else if (strcmp(command, "rmdir") == 0) {
 80025d8:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80025dc:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	492e      	ldr	r1, [pc, #184]	@ (800269c <handle_serial_and_display+0x66c>)
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fd fdf3 	bl	80001d0 <strcmp>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d15b      	bne.n	80026a8 <handle_serial_and_display+0x678>
                if (fs_rmdir(args) != 0) {
 80025f0:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80025f4:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fe ff9c 	bl	8001538 <fs_rmdir>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d010      	beq.n	8002628 <handle_serial_and_display+0x5f8>
                    const char errMsg[] = "rmdir failed\r\n";
 8002606:	4b26      	ldr	r3, [pc, #152]	@ (80026a0 <handle_serial_and_display+0x670>)
 8002608:	f507 742a 	add.w	r4, r7, #680	@ 0x2a8
 800260c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800260e:	c407      	stmia	r4!, {r0, r1, r2}
 8002610:	8023      	strh	r3, [r4, #0]
 8002612:	3402      	adds	r4, #2
 8002614:	0c1b      	lsrs	r3, r3, #16
 8002616:	7023      	strb	r3, [r4, #0]
                    unified_output(errMsg, COLOR_RED);
 8002618:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 800261c:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff fc87 	bl	8001f34 <unified_output>
 8002626:	e168      	b.n	80028fa <handle_serial_and_display+0x8ca>
                } else {
                    snprintf(outBuffer, outBufferSize, "rmdir %s success\r\n", args);
 8002628:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 800262c:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 8002636:	f5a2 7138 	sub.w	r1, r2, #736	@ 0x2e0
 800263a:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 800263e:	f5a2 7037 	sub.w	r0, r2, #732	@ 0x2dc
 8002642:	4a18      	ldr	r2, [pc, #96]	@ (80026a4 <handle_serial_and_display+0x674>)
 8002644:	6809      	ldr	r1, [r1, #0]
 8002646:	6800      	ldr	r0, [r0, #0]
 8002648:	f006 fe78 	bl	800933c <sniprintf>
                    unified_output(outBuffer, COLOR_GREEN);
 800264c:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002650:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 8002654:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8002658:	6818      	ldr	r0, [r3, #0]
 800265a:	f7ff fc6b 	bl	8001f34 <unified_output>
 800265e:	e14c      	b.n	80028fa <handle_serial_and_display+0x8ca>
 8002660:	0800cd20 	.word	0x0800cd20
 8002664:	48000800 	.word	0x48000800
 8002668:	0800cd80 	.word	0x0800cd80
 800266c:	0800cd8c 	.word	0x0800cd8c
 8002670:	0800ce8c 	.word	0x0800ce8c
 8002674:	0800cd94 	.word	0x0800cd94
 8002678:	0800cd9c 	.word	0x0800cd9c
 800267c:	0800cda4 	.word	0x0800cda4
 8002680:	0800cda8 	.word	0x0800cda8
 8002684:	0800cdac 	.word	0x0800cdac
 8002688:	0800d0d4 	.word	0x0800d0d4
 800268c:	0800cdb4 	.word	0x0800cdb4
 8002690:	0800cdc8 	.word	0x0800cdc8
 8002694:	0800d0e4 	.word	0x0800d0e4
 8002698:	0800cdcc 	.word	0x0800cdcc
 800269c:	0800cddc 	.word	0x0800cddc
 80026a0:	0800d0f0 	.word	0x0800d0f0
 80026a4:	0800cde4 	.word	0x0800cde4
                }
            } else if (strcmp(command, "clear") == 0) {
 80026a8:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80026ac:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	499c      	ldr	r1, [pc, #624]	@ (8002924 <handle_serial_and_display+0x8f4>)
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7fd fd8b 	bl	80001d0 <strcmp>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d11a      	bne.n	80026f6 <handle_serial_and_display+0x6c6>
                const char clearScreen[] = "\033[2J\033[H";
 80026c0:	4a99      	ldr	r2, [pc, #612]	@ (8002928 <handle_serial_and_display+0x8f8>)
 80026c2:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 80026c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026ca:	e883 0003 	stmia.w	r3, {r0, r1}
                HAL_UART_Transmit(&huart2, (uint8_t*)clearScreen, strlen(clearScreen), 1000);
 80026ce:	f507 7128 	add.w	r1, r7, #672	@ 0x2a0
 80026d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026d6:	2207      	movs	r2, #7
 80026d8:	4894      	ldr	r0, [pc, #592]	@ (800292c <handle_serial_and_display+0x8fc>)
 80026da:	f004 fd7e 	bl	80071da <HAL_UART_Transmit>
                ST7735_FillScreen(COLOR_BLACK);
 80026de:	2000      	movs	r0, #0
 80026e0:	f000 fc54 	bl	8002f8c <ST7735_FillScreen>
                lcd_current_line = 0;
 80026e4:	4b92      	ldr	r3, [pc, #584]	@ (8002930 <handle_serial_and_display+0x900>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	701a      	strb	r2, [r3, #0]
                unified_output("LCD Cleared\r\n", COLOR_WHITE);
 80026ea:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80026ee:	4891      	ldr	r0, [pc, #580]	@ (8002934 <handle_serial_and_display+0x904>)
 80026f0:	f7ff fc20 	bl	8001f34 <unified_output>
 80026f4:	e101      	b.n	80028fa <handle_serial_and_display+0x8ca>
            } else if (strcmp(command, "touch") == 0) {
 80026f6:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80026fa:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	498d      	ldr	r1, [pc, #564]	@ (8002938 <handle_serial_and_display+0x908>)
 8002702:	4618      	mov	r0, r3
 8002704:	f7fd fd64 	bl	80001d0 <strcmp>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d137      	bne.n	800277e <handle_serial_and_display+0x74e>
                if (fs_touch(args) != 0) {
 800270e:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002712:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4618      	mov	r0, r3
 800271a:	f7fe ff5f 	bl	80015dc <fs_touch>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d010      	beq.n	8002746 <handle_serial_and_display+0x716>
                    const char errMsg[] = "touch failed\r\n";
 8002724:	4b85      	ldr	r3, [pc, #532]	@ (800293c <handle_serial_and_display+0x90c>)
 8002726:	f507 7424 	add.w	r4, r7, #656	@ 0x290
 800272a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800272c:	c407      	stmia	r4!, {r0, r1, r2}
 800272e:	8023      	strh	r3, [r4, #0]
 8002730:	3402      	adds	r4, #2
 8002732:	0c1b      	lsrs	r3, r3, #16
 8002734:	7023      	strb	r3, [r4, #0]
                    unified_output(errMsg, COLOR_RED);
 8002736:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 800273a:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 800273e:	4618      	mov	r0, r3
 8002740:	f7ff fbf8 	bl	8001f34 <unified_output>
 8002744:	e0d9      	b.n	80028fa <handle_serial_and_display+0x8ca>
                } else {
                    snprintf(outBuffer, outBufferSize, "touch %s success\r\n", args);
 8002746:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 800274a:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 8002754:	f5a2 7138 	sub.w	r1, r2, #736	@ 0x2e0
 8002758:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 800275c:	f5a2 7037 	sub.w	r0, r2, #732	@ 0x2dc
 8002760:	4a77      	ldr	r2, [pc, #476]	@ (8002940 <handle_serial_and_display+0x910>)
 8002762:	6809      	ldr	r1, [r1, #0]
 8002764:	6800      	ldr	r0, [r0, #0]
 8002766:	f006 fde9 	bl	800933c <sniprintf>
                    unified_output(outBuffer, COLOR_GREEN);
 800276a:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 800276e:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 8002772:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8002776:	6818      	ldr	r0, [r3, #0]
 8002778:	f7ff fbdc 	bl	8001f34 <unified_output>
 800277c:	e0bd      	b.n	80028fa <handle_serial_and_display+0x8ca>
                }
            } else if (strcmp(command, "cat") == 0) {
 800277e:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002782:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	496e      	ldr	r1, [pc, #440]	@ (8002944 <handle_serial_and_display+0x914>)
 800278a:	4618      	mov	r0, r3
 800278c:	f7fd fd20 	bl	80001d0 <strcmp>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d134      	bne.n	8002800 <handle_serial_and_display+0x7d0>
                if (fs_cat(args) != 0) {
 8002796:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 800279a:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7fe ff6d 	bl	8001680 <fs_cat>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d00d      	beq.n	80027c8 <handle_serial_and_display+0x798>
                    const char errMsg[] = "cat failed\r\n";
 80027ac:	4b66      	ldr	r3, [pc, #408]	@ (8002948 <handle_serial_and_display+0x918>)
 80027ae:	f507 7420 	add.w	r4, r7, #640	@ 0x280
 80027b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027b4:	c407      	stmia	r4!, {r0, r1, r2}
 80027b6:	7023      	strb	r3, [r4, #0]
                    unified_output(errMsg, COLOR_RED);
 80027b8:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 80027bc:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff fbb7 	bl	8001f34 <unified_output>
 80027c6:	e098      	b.n	80028fa <handle_serial_and_display+0x8ca>
                } else {
                    snprintf(outBuffer, outBufferSize, "cat %s executed. Output on serial.\r\n", args);
 80027c8:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80027cc:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 80027d6:	f5a2 7138 	sub.w	r1, r2, #736	@ 0x2e0
 80027da:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 80027de:	f5a2 7037 	sub.w	r0, r2, #732	@ 0x2dc
 80027e2:	4a5a      	ldr	r2, [pc, #360]	@ (800294c <handle_serial_and_display+0x91c>)
 80027e4:	6809      	ldr	r1, [r1, #0]
 80027e6:	6800      	ldr	r0, [r0, #0]
 80027e8:	f006 fda8 	bl	800933c <sniprintf>
                    unified_output(outBuffer, COLOR_WHITE);
 80027ec:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80027f0:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 80027f4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80027f8:	6818      	ldr	r0, [r3, #0]
 80027fa:	f7ff fb9b 	bl	8001f34 <unified_output>
 80027fe:	e07c      	b.n	80028fa <handle_serial_and_display+0x8ca>
                }
            } else if (strcmp(command, "rm") == 0) {
 8002800:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002804:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4951      	ldr	r1, [pc, #324]	@ (8002950 <handle_serial_and_display+0x920>)
 800280c:	4618      	mov	r0, r3
 800280e:	f7fd fcdf 	bl	80001d0 <strcmp>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d134      	bne.n	8002882 <handle_serial_and_display+0x852>
                if (fs_rm(args) != 0) {
 8002818:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 800281c:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4618      	mov	r0, r3
 8002824:	f7fe ff58 	bl	80016d8 <fs_rm>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d00d      	beq.n	800284a <handle_serial_and_display+0x81a>
                    const char errMsg[] = "rm failed\r\n";
 800282e:	4a49      	ldr	r2, [pc, #292]	@ (8002954 <handle_serial_and_display+0x924>)
 8002830:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 8002834:	ca07      	ldmia	r2, {r0, r1, r2}
 8002836:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                    unified_output(errMsg, COLOR_RED);
 800283a:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 800283e:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff fb76 	bl	8001f34 <unified_output>
 8002848:	e057      	b.n	80028fa <handle_serial_and_display+0x8ca>
                } else {
                    snprintf(outBuffer, outBufferSize, "rm %s success\r\n", args);
 800284a:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 800284e:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 8002858:	f5a2 7138 	sub.w	r1, r2, #736	@ 0x2e0
 800285c:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 8002860:	f5a2 7037 	sub.w	r0, r2, #732	@ 0x2dc
 8002864:	4a3c      	ldr	r2, [pc, #240]	@ (8002958 <handle_serial_and_display+0x928>)
 8002866:	6809      	ldr	r1, [r1, #0]
 8002868:	6800      	ldr	r0, [r0, #0]
 800286a:	f006 fd67 	bl	800933c <sniprintf>
                    unified_output(outBuffer, COLOR_GREEN);
 800286e:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002872:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 8002876:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 800287a:	6818      	ldr	r0, [r3, #0]
 800287c:	f7ff fb5a 	bl	8001f34 <unified_output>
 8002880:	e03b      	b.n	80028fa <handle_serial_and_display+0x8ca>
                }
            } else if (strcmp(command, "exit") == 0) {
 8002882:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 8002886:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4933      	ldr	r1, [pc, #204]	@ (800295c <handle_serial_and_display+0x92c>)
 800288e:	4618      	mov	r0, r3
 8002890:	f7fd fc9e 	bl	80001d0 <strcmp>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d114      	bne.n	80028c4 <handle_serial_and_display+0x894>
                const char exitMsg[] = "Goodbye!\r\n";
 800289a:	4a31      	ldr	r2, [pc, #196]	@ (8002960 <handle_serial_and_display+0x930>)
 800289c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80028a0:	ca07      	ldmia	r2, {r0, r1, r2}
 80028a2:	c303      	stmia	r3!, {r0, r1}
 80028a4:	801a      	strh	r2, [r3, #0]
 80028a6:	3302      	adds	r3, #2
 80028a8:	0c12      	lsrs	r2, r2, #16
 80028aa:	701a      	strb	r2, [r3, #0]
                unified_output(exitMsg, COLOR_WHITE);
 80028ac:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80028b0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff fb3d 	bl	8001f34 <unified_output>
                HAL_UART_DeInit(&huart2);
 80028ba:	481c      	ldr	r0, [pc, #112]	@ (800292c <handle_serial_and_display+0x8fc>)
 80028bc:	f004 fc50 	bl	8007160 <HAL_UART_DeInit>
                while(1);
 80028c0:	bf00      	nop
 80028c2:	e7fd      	b.n	80028c0 <handle_serial_and_display+0x890>
            } else {
                snprintf(outBuffer, outBufferSize, "Unknown command: %s\r\n", command);
 80028c4:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80028c8:	f5a3 7335 	sub.w	r3, r3, #724	@ 0x2d4
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 80028d2:	f5a2 7138 	sub.w	r1, r2, #736	@ 0x2e0
 80028d6:	f507 7238 	add.w	r2, r7, #736	@ 0x2e0
 80028da:	f5a2 7037 	sub.w	r0, r2, #732	@ 0x2dc
 80028de:	4a21      	ldr	r2, [pc, #132]	@ (8002964 <handle_serial_and_display+0x934>)
 80028e0:	6809      	ldr	r1, [r1, #0]
 80028e2:	6800      	ldr	r0, [r0, #0]
 80028e4:	f006 fd2a 	bl	800933c <sniprintf>
                unified_output(outBuffer, COLOR_RED);
 80028e8:	f507 7338 	add.w	r3, r7, #736	@ 0x2e0
 80028ec:	f5a3 7337 	sub.w	r3, r3, #732	@ 0x2dc
 80028f0:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 80028f4:	6818      	ldr	r0, [r3, #0]
 80028f6:	f7ff fb1d 	bl	8001f34 <unified_output>
            }
        }
        
        // Clear the input buffer for the next command
        memset(inBuffer, 0, sizeof(inBuffer));
 80028fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028fe:	2100      	movs	r1, #0
 8002900:	4819      	ldr	r0, [pc, #100]	@ (8002968 <handle_serial_and_display+0x938>)
 8002902:	f006 fdb6 	bl	8009472 <memset>

        print_prompt();
 8002906:	f7ff fae9 	bl	8001edc <print_prompt>
    }

    if (tabCompletion == true) {
 800290a:	4b18      	ldr	r3, [pc, #96]	@ (800296c <handle_serial_and_display+0x93c>)
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	2b00      	cmp	r3, #0
 8002910:	f000 8082 	beq.w	8002a18 <handle_serial_and_display+0x9e8>
        tabCompletion = false;
 8002914:	4b15      	ldr	r3, [pc, #84]	@ (800296c <handle_serial_and_display+0x93c>)
 8002916:	2200      	movs	r2, #0
 8002918:	701a      	strb	r2, [r3, #0]
        char completion_buffer[MAX_FILENAME_SIZE];
        
        // Find the start of the current word to autocomplete
        int current_word_start = inPointer;
 800291a:	4b15      	ldr	r3, [pc, #84]	@ (8002970 <handle_serial_and_display+0x940>)
 800291c:	881b      	ldrh	r3, [r3, #0]
 800291e:	f8c7 32dc 	str.w	r3, [r7, #732]	@ 0x2dc
        while (current_word_start > 0 && inBuffer[current_word_start - 1] != ' ') {
 8002922:	e02c      	b.n	800297e <handle_serial_and_display+0x94e>
 8002924:	0800cdf8 	.word	0x0800cdf8
 8002928:	0800d100 	.word	0x0800d100
 800292c:	20000310 	.word	0x20000310
 8002930:	2000049b 	.word	0x2000049b
 8002934:	0800ce00 	.word	0x0800ce00
 8002938:	0800ce10 	.word	0x0800ce10
 800293c:	0800d108 	.word	0x0800d108
 8002940:	0800ce18 	.word	0x0800ce18
 8002944:	0800ce2c 	.word	0x0800ce2c
 8002948:	0800d118 	.word	0x0800d118
 800294c:	0800ce30 	.word	0x0800ce30
 8002950:	0800ce58 	.word	0x0800ce58
 8002954:	0800d128 	.word	0x0800d128
 8002958:	0800ce5c 	.word	0x0800ce5c
 800295c:	0800ce6c 	.word	0x0800ce6c
 8002960:	0800d134 	.word	0x0800d134
 8002964:	0800ce74 	.word	0x0800ce74
 8002968:	200004a8 	.word	0x200004a8
 800296c:	20000ca9 	.word	0x20000ca9
 8002970:	200004a4 	.word	0x200004a4
            current_word_start--;
 8002974:	f8d7 32dc 	ldr.w	r3, [r7, #732]	@ 0x2dc
 8002978:	3b01      	subs	r3, #1
 800297a:	f8c7 32dc 	str.w	r3, [r7, #732]	@ 0x2dc
        while (current_word_start > 0 && inBuffer[current_word_start - 1] != ' ') {
 800297e:	f8d7 32dc 	ldr.w	r3, [r7, #732]	@ 0x2dc
 8002982:	2b00      	cmp	r3, #0
 8002984:	dd06      	ble.n	8002994 <handle_serial_and_display+0x964>
 8002986:	f8d7 32dc 	ldr.w	r3, [r7, #732]	@ 0x2dc
 800298a:	3b01      	subs	r3, #1
 800298c:	4a25      	ldr	r2, [pc, #148]	@ (8002a24 <handle_serial_and_display+0x9f4>)
 800298e:	5cd3      	ldrb	r3, [r2, r3]
 8002990:	2b20      	cmp	r3, #32
 8002992:	d1ef      	bne.n	8002974 <handle_serial_and_display+0x944>
        }
        
        int partial_len = inPointer - current_word_start;
 8002994:	4b24      	ldr	r3, [pc, #144]	@ (8002a28 <handle_serial_and_display+0x9f8>)
 8002996:	881b      	ldrh	r3, [r3, #0]
 8002998:	461a      	mov	r2, r3
 800299a:	f8d7 32dc 	ldr.w	r3, [r7, #732]	@ 0x2dc
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	f8c7 32d8 	str.w	r3, [r7, #728]	@ 0x2d8
        
        if (partial_len > 0) {
 80029a4:	f8d7 32d8 	ldr.w	r3, [r7, #728]	@ 0x2d8
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	dd35      	ble.n	8002a18 <handle_serial_and_display+0x9e8>
            int completed_len = fs_autocomplete(inBuffer + current_word_start, partial_len, completion_buffer);
 80029ac:	f8d7 32dc 	ldr.w	r3, [r7, #732]	@ 0x2dc
 80029b0:	4a1c      	ldr	r2, [pc, #112]	@ (8002a24 <handle_serial_and_display+0x9f4>)
 80029b2:	4413      	add	r3, r2
 80029b4:	f507 7216 	add.w	r2, r7, #600	@ 0x258
 80029b8:	f8d7 12d8 	ldr.w	r1, [r7, #728]	@ 0x2d8
 80029bc:	4618      	mov	r0, r3
 80029be:	f7fe fef7 	bl	80017b0 <fs_autocomplete>
 80029c2:	f8c7 02d4 	str.w	r0, [r7, #724]	@ 0x2d4
            if (completed_len > 0) {
 80029c6:	f8d7 32d4 	ldr.w	r3, [r7, #724]	@ 0x2d4
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	dd24      	ble.n	8002a18 <handle_serial_and_display+0x9e8>
                HAL_UART_Transmit(&huart2, (uint8_t*)completion_buffer, completed_len, 1000);
 80029ce:	f8d7 32d4 	ldr.w	r3, [r7, #724]	@ 0x2d4
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	f507 7116 	add.w	r1, r7, #600	@ 0x258
 80029d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029dc:	4813      	ldr	r0, [pc, #76]	@ (8002a2c <handle_serial_and_display+0x9fc>)
 80029de:	f004 fbfc 	bl	80071da <HAL_UART_Transmit>
                strncpy(inBuffer + inPointer, completion_buffer, completed_len);
 80029e2:	4b11      	ldr	r3, [pc, #68]	@ (8002a28 <handle_serial_and_display+0x9f8>)
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	461a      	mov	r2, r3
 80029e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002a24 <handle_serial_and_display+0x9f4>)
 80029ea:	4413      	add	r3, r2
 80029ec:	f8d7 22d4 	ldr.w	r2, [r7, #724]	@ 0x2d4
 80029f0:	f507 7116 	add.w	r1, r7, #600	@ 0x258
 80029f4:	4618      	mov	r0, r3
 80029f6:	f006 fd56 	bl	80094a6 <strncpy>
                inPointer += completed_len;
 80029fa:	f8d7 32d4 	ldr.w	r3, [r7, #724]	@ 0x2d4
 80029fe:	b29a      	uxth	r2, r3
 8002a00:	4b09      	ldr	r3, [pc, #36]	@ (8002a28 <handle_serial_and_display+0x9f8>)
 8002a02:	881b      	ldrh	r3, [r3, #0]
 8002a04:	4413      	add	r3, r2
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	4b07      	ldr	r3, [pc, #28]	@ (8002a28 <handle_serial_and_display+0x9f8>)
 8002a0a:	801a      	strh	r2, [r3, #0]
                inBuffer[inPointer] = 0;
 8002a0c:	4b06      	ldr	r3, [pc, #24]	@ (8002a28 <handle_serial_and_display+0x9f8>)
 8002a0e:	881b      	ldrh	r3, [r3, #0]
 8002a10:	461a      	mov	r2, r3
 8002a12:	4b04      	ldr	r3, [pc, #16]	@ (8002a24 <handle_serial_and_display+0x9f4>)
 8002a14:	2100      	movs	r1, #0
 8002a16:	5499      	strb	r1, [r3, r2]
            }
        }
    }
}
 8002a18:	bf00      	nop
 8002a1a:	f507 7739 	add.w	r7, r7, #740	@ 0x2e4
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd90      	pop	{r4, r7, pc}
 8002a22:	bf00      	nop
 8002a24:	200004a8 	.word	0x200004a8
 8002a28:	200004a4 	.word	0x200004a4
 8002a2c:	20000310 	.word	0x20000310

08002a30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a34:	b672      	cpsid	i
}
 8002a36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a38:	bf00      	nop
 8002a3a:	e7fd      	b.n	8002a38 <Error_Handler+0x8>

08002a3c <CS_Select>:
static uint16_t s_lcd_w = ST7735_LCD_WIDTH;
static uint16_t s_lcd_h = ST7735_LCD_HEIGHT;
static uint16_t s_x_offset = ST7735_X_OFFSET;
static uint16_t s_y_offset = ST7735_Y_OFFSET;

static inline void CS_Select(void)   { HAL_GPIO_WritePin(ST7735_CS_GPIO_Port,  ST7735_CS_Pin,  GPIO_PIN_RESET); }
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	2200      	movs	r2, #0
 8002a42:	2140      	movs	r1, #64	@ 0x40
 8002a44:	4802      	ldr	r0, [pc, #8]	@ (8002a50 <CS_Select+0x14>)
 8002a46:	f001 fdeb 	bl	8004620 <HAL_GPIO_WritePin>
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	48000400 	.word	0x48000400

08002a54 <CS_Unselect>:
static inline void CS_Unselect(void) { HAL_GPIO_WritePin(ST7735_CS_GPIO_Port,  ST7735_CS_Pin,  GPIO_PIN_SET);   }
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	2201      	movs	r2, #1
 8002a5a:	2140      	movs	r1, #64	@ 0x40
 8002a5c:	4802      	ldr	r0, [pc, #8]	@ (8002a68 <CS_Unselect+0x14>)
 8002a5e:	f001 fddf 	bl	8004620 <HAL_GPIO_WritePin>
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	48000400 	.word	0x48000400

08002a6c <DC_Cmd>:
static inline void DC_Cmd(void)      { HAL_GPIO_WritePin(ST7735_DC_GPIO_Port,  ST7735_DC_Pin,  GPIO_PIN_RESET); }
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	2200      	movs	r2, #0
 8002a72:	2180      	movs	r1, #128	@ 0x80
 8002a74:	4802      	ldr	r0, [pc, #8]	@ (8002a80 <DC_Cmd+0x14>)
 8002a76:	f001 fdd3 	bl	8004620 <HAL_GPIO_WritePin>
 8002a7a:	bf00      	nop
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	48000400 	.word	0x48000400

08002a84 <DC_Data>:
static inline void DC_Data(void)     { HAL_GPIO_WritePin(ST7735_DC_GPIO_Port,  ST7735_DC_Pin,  GPIO_PIN_SET);   }
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	2201      	movs	r2, #1
 8002a8a:	2180      	movs	r1, #128	@ 0x80
 8002a8c:	4802      	ldr	r0, [pc, #8]	@ (8002a98 <DC_Data+0x14>)
 8002a8e:	f001 fdc7 	bl	8004620 <HAL_GPIO_WritePin>
 8002a92:	bf00      	nop
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	48000400 	.word	0x48000400

08002a9c <spi_set_datasize>:

// Switch SPI data size on-the-fly (8b for commands/params, 16b for pixels)
static void spi_set_datasize(uint32_t datasize)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  if (s_hspi->Init.DataSize == datasize) return;
 8002aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae0 <spi_set_datasize+0x44>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d013      	beq.n	8002ad8 <spi_set_datasize+0x3c>
  __HAL_SPI_DISABLE(s_hspi);
 8002ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8002ae0 <spi_set_datasize+0x44>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	4b09      	ldr	r3, [pc, #36]	@ (8002ae0 <spi_set_datasize+0x44>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ac2:	601a      	str	r2, [r3, #0]
  s_hspi->Init.DataSize = datasize;
 8002ac4:	4b06      	ldr	r3, [pc, #24]	@ (8002ae0 <spi_set_datasize+0x44>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	60da      	str	r2, [r3, #12]
  HAL_SPI_Init(s_hspi); // reconfigures CR2 DS bits
 8002acc:	4b04      	ldr	r3, [pc, #16]	@ (8002ae0 <spi_set_datasize+0x44>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f003 f8dd 	bl	8005c90 <HAL_SPI_Init>
 8002ad6:	e000      	b.n	8002ada <spi_set_datasize+0x3e>
  if (s_hspi->Init.DataSize == datasize) return;
 8002ad8:	bf00      	nop
}
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	2000049c 	.word	0x2000049c

08002ae4 <tx8>:

// --- Low-level helpers (8-bit command/param TX) ---
static HAL_StatusTypeDef tx8(const uint8_t* data, uint16_t len) {
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	460b      	mov	r3, r1
 8002aee:	807b      	strh	r3, [r7, #2]
  spi_set_datasize(SPI_DATASIZE_8BIT);
 8002af0:	f44f 60e0 	mov.w	r0, #1792	@ 0x700
 8002af4:	f7ff ffd2 	bl	8002a9c <spi_set_datasize>
  return HAL_SPI_Transmit(s_hspi, (uint8_t*)data, len, HAL_MAX_DELAY);
 8002af8:	4b06      	ldr	r3, [pc, #24]	@ (8002b14 <tx8+0x30>)
 8002afa:	6818      	ldr	r0, [r3, #0]
 8002afc:	887a      	ldrh	r2, [r7, #2]
 8002afe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b02:	6879      	ldr	r1, [r7, #4]
 8002b04:	f003 f967 	bl	8005dd6 <HAL_SPI_Transmit>
 8002b08:	4603      	mov	r3, r0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	2000049c 	.word	0x2000049c

08002b18 <hw_reset>:

static void hw_reset(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  CS_Select();
  DC_Cmd(); uint8_t cmd = ST7735_SWRESET; tx8(&cmd,1);
  CS_Unselect();
  HAL_Delay(150);
#else
  HAL_GPIO_WritePin(ST7735_RST_GPIO_Port, ST7735_RST_Pin, GPIO_PIN_RESET);
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002b22:	4808      	ldr	r0, [pc, #32]	@ (8002b44 <hw_reset+0x2c>)
 8002b24:	f001 fd7c 	bl	8004620 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8002b28:	2014      	movs	r0, #20
 8002b2a:	f001 f8f5 	bl	8003d18 <HAL_Delay>
  HAL_GPIO_WritePin(ST7735_RST_GPIO_Port, ST7735_RST_Pin, GPIO_PIN_SET);
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002b34:	4803      	ldr	r0, [pc, #12]	@ (8002b44 <hw_reset+0x2c>)
 8002b36:	f001 fd73 	bl	8004620 <HAL_GPIO_WritePin>
  HAL_Delay(150);
 8002b3a:	2096      	movs	r0, #150	@ 0x96
 8002b3c:	f001 f8ec 	bl	8003d18 <HAL_Delay>
#endif
}
 8002b40:	bf00      	nop
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	48000400 	.word	0x48000400

08002b48 <cmd_param>:

static void cmd_param(uint8_t cmd, const uint8_t* params, uint16_t len)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	4603      	mov	r3, r0
 8002b50:	6039      	str	r1, [r7, #0]
 8002b52:	71fb      	strb	r3, [r7, #7]
 8002b54:	4613      	mov	r3, r2
 8002b56:	80bb      	strh	r3, [r7, #4]
#if ST7735_KEEP_CS_ASSERTED
  CS_Select();
 8002b58:	f7ff ff70 	bl	8002a3c <CS_Select>
  DC_Cmd(); tx8(&cmd,1);
 8002b5c:	f7ff ff86 	bl	8002a6c <DC_Cmd>
 8002b60:	1dfb      	adds	r3, r7, #7
 8002b62:	2101      	movs	r1, #1
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff ffbd 	bl	8002ae4 <tx8>
  if (len) { DC_Data(); tx8(params, len); }
 8002b6a:	88bb      	ldrh	r3, [r7, #4]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d006      	beq.n	8002b7e <cmd_param+0x36>
 8002b70:	f7ff ff88 	bl	8002a84 <DC_Data>
 8002b74:	88bb      	ldrh	r3, [r7, #4]
 8002b76:	4619      	mov	r1, r3
 8002b78:	6838      	ldr	r0, [r7, #0]
 8002b7a:	f7ff ffb3 	bl	8002ae4 <tx8>
  CS_Unselect();
 8002b7e:	f7ff ff69 	bl	8002a54 <CS_Unselect>
#else
  CS_Select(); DC_Cmd(); tx8(&cmd,1); CS_Unselect();
  if (len) { CS_Select(); DC_Data(); tx8(params, len); CS_Unselect(); }
#endif
}
 8002b82:	bf00      	nop
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
	...

08002b8c <set_addr_window16>:

static void set_addr_window16(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8002b8c:	b590      	push	{r4, r7, lr}
 8002b8e:	b087      	sub	sp, #28
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4604      	mov	r4, r0
 8002b94:	4608      	mov	r0, r1
 8002b96:	4611      	mov	r1, r2
 8002b98:	461a      	mov	r2, r3
 8002b9a:	4623      	mov	r3, r4
 8002b9c:	80fb      	strh	r3, [r7, #6]
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	80bb      	strh	r3, [r7, #4]
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	807b      	strh	r3, [r7, #2]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	803b      	strh	r3, [r7, #0]
  x0 += s_x_offset; x1 += s_x_offset;
 8002baa:	4b2a      	ldr	r3, [pc, #168]	@ (8002c54 <set_addr_window16+0xc8>)
 8002bac:	881a      	ldrh	r2, [r3, #0]
 8002bae:	88fb      	ldrh	r3, [r7, #6]
 8002bb0:	4413      	add	r3, r2
 8002bb2:	80fb      	strh	r3, [r7, #6]
 8002bb4:	4b27      	ldr	r3, [pc, #156]	@ (8002c54 <set_addr_window16+0xc8>)
 8002bb6:	881a      	ldrh	r2, [r3, #0]
 8002bb8:	887b      	ldrh	r3, [r7, #2]
 8002bba:	4413      	add	r3, r2
 8002bbc:	807b      	strh	r3, [r7, #2]
  y0 += s_y_offset; y1 += s_y_offset;
 8002bbe:	4b26      	ldr	r3, [pc, #152]	@ (8002c58 <set_addr_window16+0xcc>)
 8002bc0:	881a      	ldrh	r2, [r3, #0]
 8002bc2:	88bb      	ldrh	r3, [r7, #4]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	80bb      	strh	r3, [r7, #4]
 8002bc8:	4b23      	ldr	r3, [pc, #140]	@ (8002c58 <set_addr_window16+0xcc>)
 8002bca:	881a      	ldrh	r2, [r3, #0]
 8002bcc:	883b      	ldrh	r3, [r7, #0]
 8002bce:	4413      	add	r3, r2
 8002bd0:	803b      	strh	r3, [r7, #0]

  uint8_t col[4] = { (uint8_t)(x0>>8), (uint8_t)(x0&0xFF), (uint8_t)(x1>>8), (uint8_t)(x1&0xFF) };
 8002bd2:	88fb      	ldrh	r3, [r7, #6]
 8002bd4:	0a1b      	lsrs	r3, r3, #8
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	753b      	strb	r3, [r7, #20]
 8002bdc:	88fb      	ldrh	r3, [r7, #6]
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	757b      	strb	r3, [r7, #21]
 8002be2:	887b      	ldrh	r3, [r7, #2]
 8002be4:	0a1b      	lsrs	r3, r3, #8
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	75bb      	strb	r3, [r7, #22]
 8002bec:	887b      	ldrh	r3, [r7, #2]
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	75fb      	strb	r3, [r7, #23]
  uint8_t row[4] = { (uint8_t)(y0>>8), (uint8_t)(y0&0xFF), (uint8_t)(y1>>8), (uint8_t)(y1&0xFF) };
 8002bf2:	88bb      	ldrh	r3, [r7, #4]
 8002bf4:	0a1b      	lsrs	r3, r3, #8
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	743b      	strb	r3, [r7, #16]
 8002bfc:	88bb      	ldrh	r3, [r7, #4]
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	747b      	strb	r3, [r7, #17]
 8002c02:	883b      	ldrh	r3, [r7, #0]
 8002c04:	0a1b      	lsrs	r3, r3, #8
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	74bb      	strb	r3, [r7, #18]
 8002c0c:	883b      	ldrh	r3, [r7, #0]
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	74fb      	strb	r3, [r7, #19]
  cmd_param(ST7735_CASET, col, 4);
 8002c12:	f107 0314 	add.w	r3, r7, #20
 8002c16:	2204      	movs	r2, #4
 8002c18:	4619      	mov	r1, r3
 8002c1a:	202a      	movs	r0, #42	@ 0x2a
 8002c1c:	f7ff ff94 	bl	8002b48 <cmd_param>
  cmd_param(ST7735_RASET, row, 4);
 8002c20:	f107 0310 	add.w	r3, r7, #16
 8002c24:	2204      	movs	r2, #4
 8002c26:	4619      	mov	r1, r3
 8002c28:	202b      	movs	r0, #43	@ 0x2b
 8002c2a:	f7ff ff8d 	bl	8002b48 <cmd_param>

#if ST7735_KEEP_CS_ASSERTED
  CS_Select();
 8002c2e:	f7ff ff05 	bl	8002a3c <CS_Select>
  DC_Cmd(); uint8_t cmd = ST7735_RAMWR; tx8(&cmd,1);
 8002c32:	f7ff ff1b 	bl	8002a6c <DC_Cmd>
 8002c36:	232c      	movs	r3, #44	@ 0x2c
 8002c38:	73fb      	strb	r3, [r7, #15]
 8002c3a:	f107 030f 	add.w	r3, r7, #15
 8002c3e:	2101      	movs	r1, #1
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7ff ff4f 	bl	8002ae4 <tx8>
  DC_Data(); // next: 16-bit stream
 8002c46:	f7ff ff1d 	bl	8002a84 <DC_Data>
#else
  uint8_t cmd = ST7735_RAMWR;
  cmd_param(cmd, NULL, 0);
#endif
}
 8002c4a:	bf00      	nop
 8002c4c:	371c      	adds	r7, #28
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd90      	pop	{r4, r7, pc}
 8002c52:	bf00      	nop
 8002c54:	200004a0 	.word	0x200004a0
 8002c58:	200004a2 	.word	0x200004a2

08002c5c <ST7735_Init>:

// --- Public API ---
void ST7735_Init(SPI_HandleTypeDef* hspi)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b08c      	sub	sp, #48	@ 0x30
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  s_hspi = hspi;
 8002c64:	4a59      	ldr	r2, [pc, #356]	@ (8002dcc <ST7735_Init+0x170>)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6013      	str	r3, [r2, #0]

#ifdef ST7735_BL_GPIO_Port
  HAL_GPIO_WritePin(ST7735_BL_GPIO_Port, ST7735_BL_Pin, GPIO_PIN_RESET);
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002c70:	4857      	ldr	r0, [pc, #348]	@ (8002dd0 <ST7735_Init+0x174>)
 8002c72:	f001 fcd5 	bl	8004620 <HAL_GPIO_WritePin>
#endif

  hw_reset();
 8002c76:	f7ff ff4f 	bl	8002b18 <hw_reset>

  cmd_param(ST7735_SLPOUT, NULL, 0);
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	2100      	movs	r1, #0
 8002c7e:	2011      	movs	r0, #17
 8002c80:	f7ff ff62 	bl	8002b48 <cmd_param>
  HAL_Delay(120);
 8002c84:	2078      	movs	r0, #120	@ 0x78
 8002c86:	f001 f847 	bl	8003d18 <HAL_Delay>

  uint8_t colmod = ST7735_COLMOD_16BIT;
 8002c8a:	2305      	movs	r3, #5
 8002c8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  cmd_param(ST7735_COLMOD, &colmod, 1);
 8002c90:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 8002c94:	2201      	movs	r2, #1
 8002c96:	4619      	mov	r1, r3
 8002c98:	203a      	movs	r0, #58	@ 0x3a
 8002c9a:	f7ff ff55 	bl	8002b48 <cmd_param>
  HAL_Delay(10);
 8002c9e:	200a      	movs	r0, #10
 8002ca0:	f001 f83a 	bl	8003d18 <HAL_Delay>
  uint8_t frmctr3[] = {0x01, 0x2C, 0x2D, 0x01, 0x2C, 0x2D};
  cmd_param(ST7735_FRMCTR1, frmctr1, sizeof(frmctr1));
  cmd_param(ST7735_FRMCTR2, frmctr2, sizeof(frmctr2));
  cmd_param(ST7735_FRMCTR3, frmctr3, sizeof(frmctr3));*/

  uint8_t frm1[] = {0x00, 0x06, 0x03};
 8002ca4:	4a4b      	ldr	r2, [pc, #300]	@ (8002dd4 <ST7735_Init+0x178>)
 8002ca6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002caa:	6812      	ldr	r2, [r2, #0]
 8002cac:	4611      	mov	r1, r2
 8002cae:	8019      	strh	r1, [r3, #0]
 8002cb0:	3302      	adds	r3, #2
 8002cb2:	0c12      	lsrs	r2, r2, #16
 8002cb4:	701a      	strb	r2, [r3, #0]
  uint8_t frm2[] = {0x00, 0x06, 0x03};
 8002cb6:	4a47      	ldr	r2, [pc, #284]	@ (8002dd4 <ST7735_Init+0x178>)
 8002cb8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002cbc:	6812      	ldr	r2, [r2, #0]
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	8019      	strh	r1, [r3, #0]
 8002cc2:	3302      	adds	r3, #2
 8002cc4:	0c12      	lsrs	r2, r2, #16
 8002cc6:	701a      	strb	r2, [r3, #0]
  uint8_t frm3[] = {0x00, 0x06, 0x03, 0x00, 0x06, 0x03};
 8002cc8:	4a43      	ldr	r2, [pc, #268]	@ (8002dd8 <ST7735_Init+0x17c>)
 8002cca:	f107 0320 	add.w	r3, r7, #32
 8002cce:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002cd2:	6018      	str	r0, [r3, #0]
 8002cd4:	3304      	adds	r3, #4
 8002cd6:	8019      	strh	r1, [r3, #0]
  cmd_param(ST7735_FRMCTR1, frm1, sizeof(frm1));
 8002cd8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002cdc:	2203      	movs	r2, #3
 8002cde:	4619      	mov	r1, r3
 8002ce0:	20b1      	movs	r0, #177	@ 0xb1
 8002ce2:	f7ff ff31 	bl	8002b48 <cmd_param>
  cmd_param(ST7735_FRMCTR2, frm2, sizeof(frm2));
 8002ce6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002cea:	2203      	movs	r2, #3
 8002cec:	4619      	mov	r1, r3
 8002cee:	20b2      	movs	r0, #178	@ 0xb2
 8002cf0:	f7ff ff2a 	bl	8002b48 <cmd_param>
  cmd_param(ST7735_FRMCTR3, frm3, sizeof(frm3));
 8002cf4:	f107 0320 	add.w	r3, r7, #32
 8002cf8:	2206      	movs	r2, #6
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	20b3      	movs	r0, #179	@ 0xb3
 8002cfe:	f7ff ff23 	bl	8002b48 <cmd_param>


  uint8_t invctr = 0x07;
 8002d02:	2307      	movs	r3, #7
 8002d04:	77fb      	strb	r3, [r7, #31]
  cmd_param(ST7735_INVCTR, &invctr, 1);
 8002d06:	f107 031f 	add.w	r3, r7, #31
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	20b4      	movs	r0, #180	@ 0xb4
 8002d10:	f7ff ff1a 	bl	8002b48 <cmd_param>

  uint8_t pwctr1[] = {0xA2, 0x02, 0x84};
 8002d14:	4a31      	ldr	r2, [pc, #196]	@ (8002ddc <ST7735_Init+0x180>)
 8002d16:	f107 031c 	add.w	r3, r7, #28
 8002d1a:	6812      	ldr	r2, [r2, #0]
 8002d1c:	4611      	mov	r1, r2
 8002d1e:	8019      	strh	r1, [r3, #0]
 8002d20:	3302      	adds	r3, #2
 8002d22:	0c12      	lsrs	r2, r2, #16
 8002d24:	701a      	strb	r2, [r3, #0]
  uint8_t pwctr2 = 0xC5;
 8002d26:	23c5      	movs	r3, #197	@ 0xc5
 8002d28:	76fb      	strb	r3, [r7, #27]
  uint8_t pwctr3[] = {0x0A, 0x00};
 8002d2a:	230a      	movs	r3, #10
 8002d2c:	833b      	strh	r3, [r7, #24]
  uint8_t pwctr4[] = {0x8A, 0x2A};
 8002d2e:	f642 238a 	movw	r3, #10890	@ 0x2a8a
 8002d32:	82bb      	strh	r3, [r7, #20]
  uint8_t pwctr5[] = {0x8A, 0xEE};
 8002d34:	f64e 638a 	movw	r3, #61066	@ 0xee8a
 8002d38:	823b      	strh	r3, [r7, #16]
  cmd_param(ST7735_PWCTR1, pwctr1, sizeof(pwctr1));
 8002d3a:	f107 031c 	add.w	r3, r7, #28
 8002d3e:	2203      	movs	r2, #3
 8002d40:	4619      	mov	r1, r3
 8002d42:	20c0      	movs	r0, #192	@ 0xc0
 8002d44:	f7ff ff00 	bl	8002b48 <cmd_param>
  cmd_param(ST7735_PWCTR2, &pwctr2, 1);
 8002d48:	f107 031b 	add.w	r3, r7, #27
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	4619      	mov	r1, r3
 8002d50:	20c1      	movs	r0, #193	@ 0xc1
 8002d52:	f7ff fef9 	bl	8002b48 <cmd_param>
  cmd_param(ST7735_PWCTR3, pwctr3, sizeof(pwctr3));
 8002d56:	f107 0318 	add.w	r3, r7, #24
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	20c2      	movs	r0, #194	@ 0xc2
 8002d60:	f7ff fef2 	bl	8002b48 <cmd_param>
  cmd_param(ST7735_PWCTR4, pwctr4, sizeof(pwctr4));
 8002d64:	f107 0314 	add.w	r3, r7, #20
 8002d68:	2202      	movs	r2, #2
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	20c3      	movs	r0, #195	@ 0xc3
 8002d6e:	f7ff feeb 	bl	8002b48 <cmd_param>
  cmd_param(ST7735_PWCTR5, pwctr5, sizeof(pwctr5));
 8002d72:	f107 0310 	add.w	r3, r7, #16
 8002d76:	2202      	movs	r2, #2
 8002d78:	4619      	mov	r1, r3
 8002d7a:	20c4      	movs	r0, #196	@ 0xc4
 8002d7c:	f7ff fee4 	bl	8002b48 <cmd_param>

  uint8_t vmctr1 = 0x0E;
 8002d80:	230e      	movs	r3, #14
 8002d82:	73fb      	strb	r3, [r7, #15]
  cmd_param(ST7735_VMCTR1, &vmctr1, 1);
 8002d84:	f107 030f 	add.w	r3, r7, #15
 8002d88:	2201      	movs	r2, #1
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	20c5      	movs	r0, #197	@ 0xc5
 8002d8e:	f7ff fedb 	bl	8002b48 <cmd_param>

#if ST7735_USE_BGR
  uint8_t mad = ST7735_MADCTL_BGR;
#else
  uint8_t mad = ST7735_MADCTL_RGB;
 8002d92:	2300      	movs	r3, #0
 8002d94:	73bb      	strb	r3, [r7, #14]
#endif
  cmd_param(ST7735_MADCTL, &mad, 1);
 8002d96:	f107 030e 	add.w	r3, r7, #14
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	2036      	movs	r0, #54	@ 0x36
 8002da0:	f7ff fed2 	bl	8002b48 <cmd_param>

  cmd_param(ST7735_INVOFF, NULL, 0);
 8002da4:	2200      	movs	r2, #0
 8002da6:	2100      	movs	r1, #0
 8002da8:	2020      	movs	r0, #32
 8002daa:	f7ff fecd 	bl	8002b48 <cmd_param>
  HAL_Delay(10);
 8002dae:	200a      	movs	r0, #10
 8002db0:	f000 ffb2 	bl	8003d18 <HAL_Delay>

  cmd_param(ST7735_DISPON, NULL, 0);
 8002db4:	2200      	movs	r2, #0
 8002db6:	2100      	movs	r1, #0
 8002db8:	2029      	movs	r0, #41	@ 0x29
 8002dba:	f7ff fec5 	bl	8002b48 <cmd_param>
  HAL_Delay(100);
 8002dbe:	2064      	movs	r0, #100	@ 0x64
 8002dc0:	f000 ffaa 	bl	8003d18 <HAL_Delay>
}
 8002dc4:	bf00      	nop
 8002dc6:	3730      	adds	r7, #48	@ 0x30
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	2000049c 	.word	0x2000049c
 8002dd0:	48000400 	.word	0x48000400
 8002dd4:	0800d140 	.word	0x0800d140
 8002dd8:	0800d144 	.word	0x0800d144
 8002ddc:	0800d14c 	.word	0x0800d14c

08002de0 <ST7735_SetInversion>:

void ST7735_SetInversion(bool enable)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	4603      	mov	r3, r0
 8002de8:	71fb      	strb	r3, [r7, #7]
  if (enable) cmd_param(ST7735_INVON, NULL, 0);
 8002dea:	79fb      	ldrb	r3, [r7, #7]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d005      	beq.n	8002dfc <ST7735_SetInversion+0x1c>
 8002df0:	2200      	movs	r2, #0
 8002df2:	2100      	movs	r1, #0
 8002df4:	2021      	movs	r0, #33	@ 0x21
 8002df6:	f7ff fea7 	bl	8002b48 <cmd_param>
 8002dfa:	e004      	b.n	8002e06 <ST7735_SetInversion+0x26>
  else        cmd_param(ST7735_INVOFF, NULL, 0);
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	2100      	movs	r1, #0
 8002e00:	2020      	movs	r0, #32
 8002e02:	f7ff fea1 	bl	8002b48 <cmd_param>
  HAL_Delay(10);
 8002e06:	200a      	movs	r0, #10
 8002e08:	f000 ff86 	bl	8003d18 <HAL_Delay>
}
 8002e0c:	bf00      	nop
 8002e0e:	3708      	adds	r7, #8
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <ST7735_SetRotation>:

void ST7735_SetRotation(ST7735_Rotation_t r)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b084      	sub	sp, #16
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	71fb      	strb	r3, [r7, #7]
#if ST7735_USE_BGR
  const uint8_t base = ST7735_MADCTL_BGR;
#else
  const uint8_t base = ST7735_MADCTL_RGB;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	73fb      	strb	r3, [r7, #15]
#endif
  uint8_t mad = base;
 8002e22:	7bfb      	ldrb	r3, [r7, #15]
 8002e24:	73bb      	strb	r3, [r7, #14]
  switch (r)
 8002e26:	79fb      	ldrb	r3, [r7, #7]
 8002e28:	2b03      	cmp	r3, #3
 8002e2a:	d838      	bhi.n	8002e9e <ST7735_SetRotation+0x8a>
 8002e2c:	a201      	add	r2, pc, #4	@ (adr r2, 8002e34 <ST7735_SetRotation+0x20>)
 8002e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e32:	bf00      	nop
 8002e34:	08002e45 	.word	0x08002e45
 8002e38:	08002e5d 	.word	0x08002e5d
 8002e3c:	08002e75 	.word	0x08002e75
 8002e40:	08002e87 	.word	0x08002e87
  {
    case ST7735_ROTATION_0:   mad = base | ST7735_MADCTL_MX | ST7735_MADCTL_MY; s_lcd_w = ST7735_LCD_WIDTH;  s_lcd_h = ST7735_LCD_HEIGHT; break;
 8002e44:	7bfb      	ldrb	r3, [r7, #15]
 8002e46:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	73bb      	strb	r3, [r7, #14]
 8002e4e:	4b19      	ldr	r3, [pc, #100]	@ (8002eb4 <ST7735_SetRotation+0xa0>)
 8002e50:	2280      	movs	r2, #128	@ 0x80
 8002e52:	801a      	strh	r2, [r3, #0]
 8002e54:	4b18      	ldr	r3, [pc, #96]	@ (8002eb8 <ST7735_SetRotation+0xa4>)
 8002e56:	22a0      	movs	r2, #160	@ 0xa0
 8002e58:	801a      	strh	r2, [r3, #0]
 8002e5a:	e020      	b.n	8002e9e <ST7735_SetRotation+0x8a>
    case ST7735_ROTATION_90:  mad = base | ST7735_MADCTL_MY | ST7735_MADCTL_MV; s_lcd_w = ST7735_LCD_HEIGHT; s_lcd_h = ST7735_LCD_WIDTH;  break;
 8002e5c:	7bfb      	ldrb	r3, [r7, #15]
 8002e5e:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	73bb      	strb	r3, [r7, #14]
 8002e66:	4b13      	ldr	r3, [pc, #76]	@ (8002eb4 <ST7735_SetRotation+0xa0>)
 8002e68:	22a0      	movs	r2, #160	@ 0xa0
 8002e6a:	801a      	strh	r2, [r3, #0]
 8002e6c:	4b12      	ldr	r3, [pc, #72]	@ (8002eb8 <ST7735_SetRotation+0xa4>)
 8002e6e:	2280      	movs	r2, #128	@ 0x80
 8002e70:	801a      	strh	r2, [r3, #0]
 8002e72:	e014      	b.n	8002e9e <ST7735_SetRotation+0x8a>
    case ST7735_ROTATION_180: mad = base;                                       s_lcd_w = ST7735_LCD_WIDTH;  s_lcd_h = ST7735_LCD_HEIGHT; break;
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
 8002e76:	73bb      	strb	r3, [r7, #14]
 8002e78:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb4 <ST7735_SetRotation+0xa0>)
 8002e7a:	2280      	movs	r2, #128	@ 0x80
 8002e7c:	801a      	strh	r2, [r3, #0]
 8002e7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb8 <ST7735_SetRotation+0xa4>)
 8002e80:	22a0      	movs	r2, #160	@ 0xa0
 8002e82:	801a      	strh	r2, [r3, #0]
 8002e84:	e00b      	b.n	8002e9e <ST7735_SetRotation+0x8a>
    case ST7735_ROTATION_270: mad = base | ST7735_MADCTL_MX | ST7735_MADCTL_MV; s_lcd_w = ST7735_LCD_HEIGHT; s_lcd_h = ST7735_LCD_WIDTH;  break;
 8002e86:	7bfb      	ldrb	r3, [r7, #15]
 8002e88:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	73bb      	strb	r3, [r7, #14]
 8002e90:	4b08      	ldr	r3, [pc, #32]	@ (8002eb4 <ST7735_SetRotation+0xa0>)
 8002e92:	22a0      	movs	r2, #160	@ 0xa0
 8002e94:	801a      	strh	r2, [r3, #0]
 8002e96:	4b08      	ldr	r3, [pc, #32]	@ (8002eb8 <ST7735_SetRotation+0xa4>)
 8002e98:	2280      	movs	r2, #128	@ 0x80
 8002e9a:	801a      	strh	r2, [r3, #0]
 8002e9c:	bf00      	nop
  }
  cmd_param(ST7735_MADCTL, &mad, 1);
 8002e9e:	f107 030e 	add.w	r3, r7, #14
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	2036      	movs	r0, #54	@ 0x36
 8002ea8:	f7ff fe4e 	bl	8002b48 <cmd_param>
}
 8002eac:	bf00      	nop
 8002eae:	3710      	adds	r7, #16
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	20000048 	.word	0x20000048
 8002eb8:	2000004a 	.word	0x2000004a

08002ebc <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8002ebc:	b590      	push	{r4, r7, lr}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	4604      	mov	r4, r0
 8002ec4:	4608      	mov	r0, r1
 8002ec6:	4611      	mov	r1, r2
 8002ec8:	461a      	mov	r2, r3
 8002eca:	4623      	mov	r3, r4
 8002ecc:	80fb      	strh	r3, [r7, #6]
 8002ece:	4603      	mov	r3, r0
 8002ed0:	80bb      	strh	r3, [r7, #4]
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	807b      	strh	r3, [r7, #2]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	803b      	strh	r3, [r7, #0]
  if (x1 < x0 || y1 < y0) return;
 8002eda:	887a      	ldrh	r2, [r7, #2]
 8002edc:	88fb      	ldrh	r3, [r7, #6]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d31c      	bcc.n	8002f1c <ST7735_SetAddressWindow+0x60>
 8002ee2:	883a      	ldrh	r2, [r7, #0]
 8002ee4:	88bb      	ldrh	r3, [r7, #4]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d318      	bcc.n	8002f1c <ST7735_SetAddressWindow+0x60>
  if (x1 >= s_lcd_w) x1 = s_lcd_w - 1;
 8002eea:	4b0e      	ldr	r3, [pc, #56]	@ (8002f24 <ST7735_SetAddressWindow+0x68>)
 8002eec:	881b      	ldrh	r3, [r3, #0]
 8002eee:	887a      	ldrh	r2, [r7, #2]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d303      	bcc.n	8002efc <ST7735_SetAddressWindow+0x40>
 8002ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8002f24 <ST7735_SetAddressWindow+0x68>)
 8002ef6:	881b      	ldrh	r3, [r3, #0]
 8002ef8:	3b01      	subs	r3, #1
 8002efa:	807b      	strh	r3, [r7, #2]
  if (y1 >= s_lcd_h) y1 = s_lcd_h - 1;
 8002efc:	4b0a      	ldr	r3, [pc, #40]	@ (8002f28 <ST7735_SetAddressWindow+0x6c>)
 8002efe:	881b      	ldrh	r3, [r3, #0]
 8002f00:	883a      	ldrh	r2, [r7, #0]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d303      	bcc.n	8002f0e <ST7735_SetAddressWindow+0x52>
 8002f06:	4b08      	ldr	r3, [pc, #32]	@ (8002f28 <ST7735_SetAddressWindow+0x6c>)
 8002f08:	881b      	ldrh	r3, [r3, #0]
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	803b      	strh	r3, [r7, #0]
  set_addr_window16(x0, y0, x1, y1);
 8002f0e:	883b      	ldrh	r3, [r7, #0]
 8002f10:	887a      	ldrh	r2, [r7, #2]
 8002f12:	88b9      	ldrh	r1, [r7, #4]
 8002f14:	88f8      	ldrh	r0, [r7, #6]
 8002f16:	f7ff fe39 	bl	8002b8c <set_addr_window16>
 8002f1a:	e000      	b.n	8002f1e <ST7735_SetAddressWindow+0x62>
  if (x1 < x0 || y1 < y0) return;
 8002f1c:	bf00      	nop
}
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd90      	pop	{r4, r7, pc}
 8002f24:	20000048 	.word	0x20000048
 8002f28:	2000004a 	.word	0x2000004a

08002f2c <ST7735_WritePixels>:

void ST7735_WritePixels(const uint16_t* pixels, size_t count)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  // switch to 16-bit for pixel stream
  spi_set_datasize(SPI_DATASIZE_16BIT);
 8002f36:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002f3a:	f7ff fdaf 	bl	8002a9c <spi_set_datasize>
#if ST7735_KEEP_CS_ASSERTED
  HAL_SPI_Transmit(s_hspi, (uint8_t*)pixels, (uint16_t)count, HAL_MAX_DELAY);
 8002f3e:	4b06      	ldr	r3, [pc, #24]	@ (8002f58 <ST7735_WritePixels+0x2c>)
 8002f40:	6818      	ldr	r0, [r3, #0]
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f4a:	6879      	ldr	r1, [r7, #4]
 8002f4c:	f002 ff43 	bl	8005dd6 <HAL_SPI_Transmit>
#else
  CS_Select(); DC_Data();
  HAL_SPI_Transmit(s_hspi, (uint8_t*)pixels, (uint16_t)count, HAL_MAX_DELAY);
  CS_Unselect();
#endif
}
 8002f50:	bf00      	nop
 8002f52:	3708      	adds	r7, #8
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	2000049c 	.word	0x2000049c

08002f5c <ST7735_Width>:
#endif
    s_dma_busy = false;
  }
}

uint16_t ST7735_Width(void)  { return s_lcd_w; }
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	4b03      	ldr	r3, [pc, #12]	@ (8002f70 <ST7735_Width+0x14>)
 8002f62:	881b      	ldrh	r3, [r3, #0]
 8002f64:	4618      	mov	r0, r3
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	20000048 	.word	0x20000048

08002f74 <ST7735_Height>:
uint16_t ST7735_Height(void) { return s_lcd_h; }
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	4b03      	ldr	r3, [pc, #12]	@ (8002f88 <ST7735_Height+0x14>)
 8002f7a:	881b      	ldrh	r3, [r3, #0]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	2000004a 	.word	0x2000004a

08002f8c <ST7735_FillScreen>:
    if (e2 <= dx) { err += dx; y0 += sy; }
  }
}

void ST7735_FillScreen(uint16_t rgb565)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af02      	add	r7, sp, #8
 8002f92:	4603      	mov	r3, r0
 8002f94:	80fb      	strh	r3, [r7, #6]
  ST7735_FillRect(0, 0, s_lcd_w, s_lcd_h, rgb565);
 8002f96:	4b07      	ldr	r3, [pc, #28]	@ (8002fb4 <ST7735_FillScreen+0x28>)
 8002f98:	881a      	ldrh	r2, [r3, #0]
 8002f9a:	4b07      	ldr	r3, [pc, #28]	@ (8002fb8 <ST7735_FillScreen+0x2c>)
 8002f9c:	8819      	ldrh	r1, [r3, #0]
 8002f9e:	88fb      	ldrh	r3, [r7, #6]
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	f000 f808 	bl	8002fbc <ST7735_FillRect>
}
 8002fac:	bf00      	nop
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	20000048 	.word	0x20000048
 8002fb8:	2000004a 	.word	0x2000004a

08002fbc <ST7735_FillRect>:

void ST7735_FillRect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t rgb565)
{
 8002fbc:	b590      	push	{r4, r7, lr}
 8002fbe:	b0a7      	sub	sp, #156	@ 0x9c
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4604      	mov	r4, r0
 8002fc4:	4608      	mov	r0, r1
 8002fc6:	4611      	mov	r1, r2
 8002fc8:	461a      	mov	r2, r3
 8002fca:	4623      	mov	r3, r4
 8002fcc:	80fb      	strh	r3, [r7, #6]
 8002fce:	4603      	mov	r3, r0
 8002fd0:	80bb      	strh	r3, [r7, #4]
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	807b      	strh	r3, [r7, #2]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	803b      	strh	r3, [r7, #0]
  if (x >= s_lcd_w || y >= s_lcd_h) return;
 8002fda:	4b38      	ldr	r3, [pc, #224]	@ (80030bc <ST7735_FillRect+0x100>)
 8002fdc:	881b      	ldrh	r3, [r3, #0]
 8002fde:	88fa      	ldrh	r2, [r7, #6]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d266      	bcs.n	80030b2 <ST7735_FillRect+0xf6>
 8002fe4:	4b36      	ldr	r3, [pc, #216]	@ (80030c0 <ST7735_FillRect+0x104>)
 8002fe6:	881b      	ldrh	r3, [r3, #0]
 8002fe8:	88ba      	ldrh	r2, [r7, #4]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d261      	bcs.n	80030b2 <ST7735_FillRect+0xf6>
  if ((x + w) > s_lcd_w) w = s_lcd_w - x;
 8002fee:	88fa      	ldrh	r2, [r7, #6]
 8002ff0:	887b      	ldrh	r3, [r7, #2]
 8002ff2:	4413      	add	r3, r2
 8002ff4:	4a31      	ldr	r2, [pc, #196]	@ (80030bc <ST7735_FillRect+0x100>)
 8002ff6:	8812      	ldrh	r2, [r2, #0]
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	dd04      	ble.n	8003006 <ST7735_FillRect+0x4a>
 8002ffc:	4b2f      	ldr	r3, [pc, #188]	@ (80030bc <ST7735_FillRect+0x100>)
 8002ffe:	881a      	ldrh	r2, [r3, #0]
 8003000:	88fb      	ldrh	r3, [r7, #6]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	807b      	strh	r3, [r7, #2]
  if ((y + h) > s_lcd_h) h = s_lcd_h - y;
 8003006:	88ba      	ldrh	r2, [r7, #4]
 8003008:	883b      	ldrh	r3, [r7, #0]
 800300a:	4413      	add	r3, r2
 800300c:	4a2c      	ldr	r2, [pc, #176]	@ (80030c0 <ST7735_FillRect+0x104>)
 800300e:	8812      	ldrh	r2, [r2, #0]
 8003010:	4293      	cmp	r3, r2
 8003012:	dd04      	ble.n	800301e <ST7735_FillRect+0x62>
 8003014:	4b2a      	ldr	r3, [pc, #168]	@ (80030c0 <ST7735_FillRect+0x104>)
 8003016:	881a      	ldrh	r2, [r3, #0]
 8003018:	88bb      	ldrh	r3, [r7, #4]
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	803b      	strh	r3, [r7, #0]

  ST7735_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 800301e:	88fa      	ldrh	r2, [r7, #6]
 8003020:	887b      	ldrh	r3, [r7, #2]
 8003022:	4413      	add	r3, r2
 8003024:	b29b      	uxth	r3, r3
 8003026:	3b01      	subs	r3, #1
 8003028:	b29c      	uxth	r4, r3
 800302a:	88ba      	ldrh	r2, [r7, #4]
 800302c:	883b      	ldrh	r3, [r7, #0]
 800302e:	4413      	add	r3, r2
 8003030:	b29b      	uxth	r3, r3
 8003032:	3b01      	subs	r3, #1
 8003034:	b29b      	uxth	r3, r3
 8003036:	88b9      	ldrh	r1, [r7, #4]
 8003038:	88f8      	ldrh	r0, [r7, #6]
 800303a:	4622      	mov	r2, r4
 800303c:	f7ff ff3e 	bl	8002ebc <ST7735_SetAddressWindow>

  uint16_t lineBuf[64];
  for (size_t i = 0; i < sizeof(lineBuf)/sizeof(lineBuf[0]); ++i)
 8003040:	2300      	movs	r3, #0
 8003042:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003046:	e00d      	b.n	8003064 <ST7735_FillRect+0xa8>
    lineBuf[i] = rgb565;
 8003048:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	3398      	adds	r3, #152	@ 0x98
 8003050:	443b      	add	r3, r7
 8003052:	f8b7 20a8 	ldrh.w	r2, [r7, #168]	@ 0xa8
 8003056:	f823 2c8c 	strh.w	r2, [r3, #-140]
  for (size_t i = 0; i < sizeof(lineBuf)/sizeof(lineBuf[0]); ++i)
 800305a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800305e:	3301      	adds	r3, #1
 8003060:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003064:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003068:	2b3f      	cmp	r3, #63	@ 0x3f
 800306a:	d9ed      	bls.n	8003048 <ST7735_FillRect+0x8c>

  size_t total = (size_t)w * h;
 800306c:	887b      	ldrh	r3, [r7, #2]
 800306e:	883a      	ldrh	r2, [r7, #0]
 8003070:	fb02 f303 	mul.w	r3, r2, r3
 8003074:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  while (total)
 8003078:	e014      	b.n	80030a4 <ST7735_FillRect+0xe8>
  {
    size_t chunk = MIN(total, (size_t)(sizeof(lineBuf)/sizeof(lineBuf[0])));
 800307a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800307e:	2b40      	cmp	r3, #64	@ 0x40
 8003080:	bf28      	it	cs
 8003082:	2340      	movcs	r3, #64	@ 0x40
 8003084:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    ST7735_WritePixels(lineBuf, chunk);
 8003088:	f107 030c 	add.w	r3, r7, #12
 800308c:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff ff4b 	bl	8002f2c <ST7735_WritePixels>
    total -= chunk;
 8003096:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800309a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  while (total)
 80030a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1e6      	bne.n	800307a <ST7735_FillRect+0xbe>
  }

#if ST7735_KEEP_CS_ASSERTED
  CS_Unselect();
 80030ac:	f7ff fcd2 	bl	8002a54 <CS_Unselect>
 80030b0:	e000      	b.n	80030b4 <ST7735_FillRect+0xf8>
  if (x >= s_lcd_w || y >= s_lcd_h) return;
 80030b2:	bf00      	nop
#endif
}
 80030b4:	379c      	adds	r7, #156	@ 0x9c
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd90      	pop	{r4, r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20000048 	.word	0x20000048
 80030c0:	2000004a 	.word	0x2000004a

080030c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003108 <HAL_MspInit+0x44>)
 80030cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ce:	4a0e      	ldr	r2, [pc, #56]	@ (8003108 <HAL_MspInit+0x44>)
 80030d0:	f043 0301 	orr.w	r3, r3, #1
 80030d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80030d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003108 <HAL_MspInit+0x44>)
 80030d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	607b      	str	r3, [r7, #4]
 80030e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030e2:	4b09      	ldr	r3, [pc, #36]	@ (8003108 <HAL_MspInit+0x44>)
 80030e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e6:	4a08      	ldr	r2, [pc, #32]	@ (8003108 <HAL_MspInit+0x44>)
 80030e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80030ee:	4b06      	ldr	r3, [pc, #24]	@ (8003108 <HAL_MspInit+0x44>)
 80030f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030f6:	603b      	str	r3, [r7, #0]
 80030f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030fa:	bf00      	nop
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	40021000 	.word	0x40021000

0800310c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b08a      	sub	sp, #40	@ 0x28
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003114:	f107 0314 	add.w	r3, r7, #20
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	605a      	str	r2, [r3, #4]
 800311e:	609a      	str	r2, [r3, #8]
 8003120:	60da      	str	r2, [r3, #12]
 8003122:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a17      	ldr	r2, [pc, #92]	@ (8003188 <HAL_SPI_MspInit+0x7c>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d128      	bne.n	8003180 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800312e:	4b17      	ldr	r3, [pc, #92]	@ (800318c <HAL_SPI_MspInit+0x80>)
 8003130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003132:	4a16      	ldr	r2, [pc, #88]	@ (800318c <HAL_SPI_MspInit+0x80>)
 8003134:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003138:	6613      	str	r3, [r2, #96]	@ 0x60
 800313a:	4b14      	ldr	r3, [pc, #80]	@ (800318c <HAL_SPI_MspInit+0x80>)
 800313c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800313e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003146:	4b11      	ldr	r3, [pc, #68]	@ (800318c <HAL_SPI_MspInit+0x80>)
 8003148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800314a:	4a10      	ldr	r2, [pc, #64]	@ (800318c <HAL_SPI_MspInit+0x80>)
 800314c:	f043 0301 	orr.w	r3, r3, #1
 8003150:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003152:	4b0e      	ldr	r3, [pc, #56]	@ (800318c <HAL_SPI_MspInit+0x80>)
 8003154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003156:	f003 0301 	and.w	r3, r3, #1
 800315a:	60fb      	str	r3, [r7, #12]
 800315c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800315e:	23a0      	movs	r3, #160	@ 0xa0
 8003160:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003162:	2302      	movs	r3, #2
 8003164:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003166:	2300      	movs	r3, #0
 8003168:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800316a:	2303      	movs	r3, #3
 800316c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800316e:	2305      	movs	r3, #5
 8003170:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003172:	f107 0314 	add.w	r3, r7, #20
 8003176:	4619      	mov	r1, r3
 8003178:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800317c:	f000 ffb2 	bl	80040e4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003180:	bf00      	nop
 8003182:	3728      	adds	r7, #40	@ 0x28
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	40013000 	.word	0x40013000
 800318c:	40021000 	.word	0x40021000

08003190 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a0a      	ldr	r2, [pc, #40]	@ (80031c8 <HAL_TIM_PWM_MspInit+0x38>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d10b      	bne.n	80031ba <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80031a2:	4b0a      	ldr	r3, [pc, #40]	@ (80031cc <HAL_TIM_PWM_MspInit+0x3c>)
 80031a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a6:	4a09      	ldr	r2, [pc, #36]	@ (80031cc <HAL_TIM_PWM_MspInit+0x3c>)
 80031a8:	f043 0304 	orr.w	r3, r3, #4
 80031ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80031ae:	4b07      	ldr	r3, [pc, #28]	@ (80031cc <HAL_TIM_PWM_MspInit+0x3c>)
 80031b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b2:	f003 0304 	and.w	r3, r3, #4
 80031b6:	60fb      	str	r3, [r7, #12]
 80031b8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 80031ba:	bf00      	nop
 80031bc:	3714      	adds	r7, #20
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	40000800 	.word	0x40000800
 80031cc:	40021000 	.word	0x40021000

080031d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b088      	sub	sp, #32
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d8:	f107 030c 	add.w	r3, r7, #12
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	60da      	str	r2, [r3, #12]
 80031e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a11      	ldr	r2, [pc, #68]	@ (8003234 <HAL_TIM_MspPostInit+0x64>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d11c      	bne.n	800322c <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031f2:	4b11      	ldr	r3, [pc, #68]	@ (8003238 <HAL_TIM_MspPostInit+0x68>)
 80031f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031f6:	4a10      	ldr	r2, [pc, #64]	@ (8003238 <HAL_TIM_MspPostInit+0x68>)
 80031f8:	f043 0302 	orr.w	r3, r3, #2
 80031fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003238 <HAL_TIM_MspPostInit+0x68>)
 8003200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	60bb      	str	r3, [r7, #8]
 8003208:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800320a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800320e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003210:	2302      	movs	r3, #2
 8003212:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003214:	2300      	movs	r3, #0
 8003216:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003218:	2300      	movs	r3, #0
 800321a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800321c:	2302      	movs	r3, #2
 800321e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003220:	f107 030c 	add.w	r3, r7, #12
 8003224:	4619      	mov	r1, r3
 8003226:	4805      	ldr	r0, [pc, #20]	@ (800323c <HAL_TIM_MspPostInit+0x6c>)
 8003228:	f000 ff5c 	bl	80040e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800322c:	bf00      	nop
 800322e:	3720      	adds	r7, #32
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40000800 	.word	0x40000800
 8003238:	40021000 	.word	0x40021000
 800323c:	48000400 	.word	0x48000400

08003240 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b0ac      	sub	sp, #176	@ 0xb0
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003248:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	605a      	str	r2, [r3, #4]
 8003252:	609a      	str	r2, [r3, #8]
 8003254:	60da      	str	r2, [r3, #12]
 8003256:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003258:	f107 0314 	add.w	r3, r7, #20
 800325c:	2288      	movs	r2, #136	@ 0x88
 800325e:	2100      	movs	r1, #0
 8003260:	4618      	mov	r0, r3
 8003262:	f006 f906 	bl	8009472 <memset>
  if(huart->Instance==USART2)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a25      	ldr	r2, [pc, #148]	@ (8003300 <HAL_UART_MspInit+0xc0>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d143      	bne.n	80032f8 <HAL_UART_MspInit+0xb8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003270:	2302      	movs	r3, #2
 8003272:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003274:	2300      	movs	r3, #0
 8003276:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003278:	f107 0314 	add.w	r3, r7, #20
 800327c:	4618      	mov	r0, r3
 800327e:	f002 f84b 	bl	8005318 <HAL_RCCEx_PeriphCLKConfig>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d001      	beq.n	800328c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003288:	f7ff fbd2 	bl	8002a30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800328c:	4b1d      	ldr	r3, [pc, #116]	@ (8003304 <HAL_UART_MspInit+0xc4>)
 800328e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003290:	4a1c      	ldr	r2, [pc, #112]	@ (8003304 <HAL_UART_MspInit+0xc4>)
 8003292:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003296:	6593      	str	r3, [r2, #88]	@ 0x58
 8003298:	4b1a      	ldr	r3, [pc, #104]	@ (8003304 <HAL_UART_MspInit+0xc4>)
 800329a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032a0:	613b      	str	r3, [r7, #16]
 80032a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032a4:	4b17      	ldr	r3, [pc, #92]	@ (8003304 <HAL_UART_MspInit+0xc4>)
 80032a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032a8:	4a16      	ldr	r2, [pc, #88]	@ (8003304 <HAL_UART_MspInit+0xc4>)
 80032aa:	f043 0301 	orr.w	r3, r3, #1
 80032ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032b0:	4b14      	ldr	r3, [pc, #80]	@ (8003304 <HAL_UART_MspInit+0xc4>)
 80032b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	60fb      	str	r3, [r7, #12]
 80032ba:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80032bc:	230c      	movs	r3, #12
 80032be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c2:	2302      	movs	r3, #2
 80032c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c8:	2300      	movs	r3, #0
 80032ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ce:	2303      	movs	r3, #3
 80032d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80032d4:	2307      	movs	r3, #7
 80032d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032da:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80032de:	4619      	mov	r1, r3
 80032e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80032e4:	f000 fefe 	bl	80040e4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80032e8:	2200      	movs	r2, #0
 80032ea:	2100      	movs	r1, #0
 80032ec:	2026      	movs	r0, #38	@ 0x26
 80032ee:	f000 fe36 	bl	8003f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80032f2:	2026      	movs	r0, #38	@ 0x26
 80032f4:	f000 fe4f 	bl	8003f96 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80032f8:	bf00      	nop
 80032fa:	37b0      	adds	r7, #176	@ 0xb0
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	40004400 	.word	0x40004400
 8003304:	40021000 	.word	0x40021000

08003308 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a0a      	ldr	r2, [pc, #40]	@ (8003340 <HAL_UART_MspDeInit+0x38>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d10d      	bne.n	8003336 <HAL_UART_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN USART2_MspDeInit 0 */

    /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800331a:	4b0a      	ldr	r3, [pc, #40]	@ (8003344 <HAL_UART_MspDeInit+0x3c>)
 800331c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800331e:	4a09      	ldr	r2, [pc, #36]	@ (8003344 <HAL_UART_MspDeInit+0x3c>)
 8003320:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003324:	6593      	str	r3, [r2, #88]	@ 0x58

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8003326:	210c      	movs	r1, #12
 8003328:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800332c:	f001 f884 	bl	8004438 <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8003330:	2026      	movs	r0, #38	@ 0x26
 8003332:	f000 fe3e 	bl	8003fb2 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN USART2_MspDeInit 1 */

    /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8003336:	bf00      	nop
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	40004400 	.word	0x40004400
 8003344:	40021000 	.word	0x40021000

08003348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800334c:	bf00      	nop
 800334e:	e7fd      	b.n	800334c <NMI_Handler+0x4>

08003350 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003354:	bf00      	nop
 8003356:	e7fd      	b.n	8003354 <HardFault_Handler+0x4>

08003358 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800335c:	bf00      	nop
 800335e:	e7fd      	b.n	800335c <MemManage_Handler+0x4>

08003360 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003364:	bf00      	nop
 8003366:	e7fd      	b.n	8003364 <BusFault_Handler+0x4>

08003368 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800336c:	bf00      	nop
 800336e:	e7fd      	b.n	800336c <UsageFault_Handler+0x4>

08003370 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003374:	bf00      	nop
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr

0800337e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800337e:	b480      	push	{r7}
 8003380:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003382:	bf00      	nop
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr

0800338c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800338c:	b480      	push	{r7}
 800338e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003390:	bf00      	nop
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr

0800339a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800339e:	f000 fc9b 	bl	8003cd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}
	...

080033a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08a      	sub	sp, #40	@ 0x28
 80033ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    uint32_t isr = USART2->ISR;
 80033ae:	4ba0      	ldr	r3, [pc, #640]	@ (8003630 <USART2_IRQHandler+0x288>)
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	627b      	str	r3, [r7, #36]	@ 0x24
    if (isr & USART_ISR_RXNE) {
 80033b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b6:	f003 0320 	and.w	r3, r3, #32
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	f000 819c 	beq.w	80036f8 <USART2_IRQHandler+0x350>
        char inByte = USART2->RDR;
 80033c0:	4b9b      	ldr	r3, [pc, #620]	@ (8003630 <USART2_IRQHandler+0x288>)
 80033c2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        if (esc_sequence_state == 2) { // ESC [ received, expect A or B
 80033cc:	4b99      	ldr	r3, [pc, #612]	@ (8003634 <USART2_IRQHandler+0x28c>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	f040 80a2 	bne.w	800351a <USART2_IRQHandler+0x172>
            esc_sequence_state = 0; // Reset state
 80033d6:	4b97      	ldr	r3, [pc, #604]	@ (8003634 <USART2_IRQHandler+0x28c>)
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]
            if (inByte == 'A') { // Up arrow
 80033dc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80033e0:	2b41      	cmp	r3, #65	@ 0x41
 80033e2:	d138      	bne.n	8003456 <USART2_IRQHandler+0xae>
                if (historyCount > 0 && historyIndex > 0) {
 80033e4:	4b94      	ldr	r3, [pc, #592]	@ (8003638 <USART2_IRQHandler+0x290>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f340 8185 	ble.w	80036f8 <USART2_IRQHandler+0x350>
 80033ee:	4b93      	ldr	r3, [pc, #588]	@ (800363c <USART2_IRQHandler+0x294>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	f340 8180 	ble.w	80036f8 <USART2_IRQHandler+0x350>
                    historyIndex--;
 80033f8:	4b90      	ldr	r3, [pc, #576]	@ (800363c <USART2_IRQHandler+0x294>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	3b01      	subs	r3, #1
 80033fe:	4a8f      	ldr	r2, [pc, #572]	@ (800363c <USART2_IRQHandler+0x294>)
 8003400:	6013      	str	r3, [r2, #0]
                    // Clear current line
                    char clear_line[] = "\r\033[K";
 8003402:	4b8f      	ldr	r3, [pc, #572]	@ (8003640 <USART2_IRQHandler+0x298>)
 8003404:	61fb      	str	r3, [r7, #28]
 8003406:	2300      	movs	r3, #0
 8003408:	f887 3020 	strb.w	r3, [r7, #32]
                    HAL_UART_Transmit(&huart2, (uint8_t*)clear_line, sizeof(clear_line) - 1, 1000);
 800340c:	f107 011c 	add.w	r1, r7, #28
 8003410:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003414:	2204      	movs	r2, #4
 8003416:	488b      	ldr	r0, [pc, #556]	@ (8003644 <USART2_IRQHandler+0x29c>)
 8003418:	f003 fedf 	bl	80071da <HAL_UART_Transmit>

                    // Print prompt
                    extern void print_prompt(void);
                    print_prompt();
 800341c:	f7fe fd5e 	bl	8001edc <print_prompt>

                    strncpy(inBuffer, commandHistory[historyIndex], MAX_COMMAND_LENGTH);
 8003420:	4b86      	ldr	r3, [pc, #536]	@ (800363c <USART2_IRQHandler+0x294>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	02db      	lsls	r3, r3, #11
 8003426:	4a88      	ldr	r2, [pc, #544]	@ (8003648 <USART2_IRQHandler+0x2a0>)
 8003428:	4413      	add	r3, r2
 800342a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800342e:	4619      	mov	r1, r3
 8003430:	4886      	ldr	r0, [pc, #536]	@ (800364c <USART2_IRQHandler+0x2a4>)
 8003432:	f006 f838 	bl	80094a6 <strncpy>
                    inPointer = strlen(inBuffer);
 8003436:	4885      	ldr	r0, [pc, #532]	@ (800364c <USART2_IRQHandler+0x2a4>)
 8003438:	f7fc ff2a 	bl	8000290 <strlen>
 800343c:	4603      	mov	r3, r0
 800343e:	b29a      	uxth	r2, r3
 8003440:	4b83      	ldr	r3, [pc, #524]	@ (8003650 <USART2_IRQHandler+0x2a8>)
 8003442:	801a      	strh	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*)inBuffer, inPointer, 1000);
 8003444:	4b82      	ldr	r3, [pc, #520]	@ (8003650 <USART2_IRQHandler+0x2a8>)
 8003446:	881a      	ldrh	r2, [r3, #0]
 8003448:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800344c:	497f      	ldr	r1, [pc, #508]	@ (800364c <USART2_IRQHandler+0x2a4>)
 800344e:	487d      	ldr	r0, [pc, #500]	@ (8003644 <USART2_IRQHandler+0x29c>)
 8003450:	f003 fec3 	bl	80071da <HAL_UART_Transmit>
 8003454:	e150      	b.n	80036f8 <USART2_IRQHandler+0x350>
                }
            } else if (inByte == 'B') { // Down arrow
 8003456:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800345a:	2b42      	cmp	r3, #66	@ 0x42
 800345c:	f040 814c 	bne.w	80036f8 <USART2_IRQHandler+0x350>
                if (historyCount > 0 && historyIndex < historyCount -1) {
 8003460:	4b75      	ldr	r3, [pc, #468]	@ (8003638 <USART2_IRQHandler+0x290>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	dd34      	ble.n	80034d2 <USART2_IRQHandler+0x12a>
 8003468:	4b73      	ldr	r3, [pc, #460]	@ (8003638 <USART2_IRQHandler+0x290>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	1e5a      	subs	r2, r3, #1
 800346e:	4b73      	ldr	r3, [pc, #460]	@ (800363c <USART2_IRQHandler+0x294>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	429a      	cmp	r2, r3
 8003474:	dd2d      	ble.n	80034d2 <USART2_IRQHandler+0x12a>
                    historyIndex++;
 8003476:	4b71      	ldr	r3, [pc, #452]	@ (800363c <USART2_IRQHandler+0x294>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	3301      	adds	r3, #1
 800347c:	4a6f      	ldr	r2, [pc, #444]	@ (800363c <USART2_IRQHandler+0x294>)
 800347e:	6013      	str	r3, [r2, #0]
                    // Clear current line
                    char clear_line[] = "\r\033[K";
 8003480:	4b6f      	ldr	r3, [pc, #444]	@ (8003640 <USART2_IRQHandler+0x298>)
 8003482:	617b      	str	r3, [r7, #20]
 8003484:	2300      	movs	r3, #0
 8003486:	763b      	strb	r3, [r7, #24]
                    HAL_UART_Transmit(&huart2, (uint8_t*)clear_line, sizeof(clear_line) - 1, 1000);
 8003488:	f107 0114 	add.w	r1, r7, #20
 800348c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003490:	2204      	movs	r2, #4
 8003492:	486c      	ldr	r0, [pc, #432]	@ (8003644 <USART2_IRQHandler+0x29c>)
 8003494:	f003 fea1 	bl	80071da <HAL_UART_Transmit>

                    // Print prompt
                    extern void print_prompt(void);
                    print_prompt();
 8003498:	f7fe fd20 	bl	8001edc <print_prompt>

                    strncpy(inBuffer, commandHistory[historyIndex], MAX_COMMAND_LENGTH);
 800349c:	4b67      	ldr	r3, [pc, #412]	@ (800363c <USART2_IRQHandler+0x294>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	02db      	lsls	r3, r3, #11
 80034a2:	4a69      	ldr	r2, [pc, #420]	@ (8003648 <USART2_IRQHandler+0x2a0>)
 80034a4:	4413      	add	r3, r2
 80034a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80034aa:	4619      	mov	r1, r3
 80034ac:	4867      	ldr	r0, [pc, #412]	@ (800364c <USART2_IRQHandler+0x2a4>)
 80034ae:	f005 fffa 	bl	80094a6 <strncpy>
                    inPointer = strlen(inBuffer);
 80034b2:	4866      	ldr	r0, [pc, #408]	@ (800364c <USART2_IRQHandler+0x2a4>)
 80034b4:	f7fc feec 	bl	8000290 <strlen>
 80034b8:	4603      	mov	r3, r0
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	4b64      	ldr	r3, [pc, #400]	@ (8003650 <USART2_IRQHandler+0x2a8>)
 80034be:	801a      	strh	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*)inBuffer, inPointer, 1000);
 80034c0:	4b63      	ldr	r3, [pc, #396]	@ (8003650 <USART2_IRQHandler+0x2a8>)
 80034c2:	881a      	ldrh	r2, [r3, #0]
 80034c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034c8:	4960      	ldr	r1, [pc, #384]	@ (800364c <USART2_IRQHandler+0x2a4>)
 80034ca:	485e      	ldr	r0, [pc, #376]	@ (8003644 <USART2_IRQHandler+0x29c>)
 80034cc:	f003 fe85 	bl	80071da <HAL_UART_Transmit>
                if (historyCount > 0 && historyIndex < historyCount -1) {
 80034d0:	e112      	b.n	80036f8 <USART2_IRQHandler+0x350>
                } else if (historyIndex == historyCount -1) { // If at the last command, clear input
 80034d2:	4b59      	ldr	r3, [pc, #356]	@ (8003638 <USART2_IRQHandler+0x290>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	1e5a      	subs	r2, r3, #1
 80034d8:	4b58      	ldr	r3, [pc, #352]	@ (800363c <USART2_IRQHandler+0x294>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	429a      	cmp	r2, r3
 80034de:	f040 810b 	bne.w	80036f8 <USART2_IRQHandler+0x350>
                    historyIndex = historyCount; // Move past the last command in history
 80034e2:	4b55      	ldr	r3, [pc, #340]	@ (8003638 <USART2_IRQHandler+0x290>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a55      	ldr	r2, [pc, #340]	@ (800363c <USART2_IRQHandler+0x294>)
 80034e8:	6013      	str	r3, [r2, #0]
                    // Clear current line
                    char clear_line[] = "\r\033[K";
 80034ea:	4b55      	ldr	r3, [pc, #340]	@ (8003640 <USART2_IRQHandler+0x298>)
 80034ec:	60fb      	str	r3, [r7, #12]
 80034ee:	2300      	movs	r3, #0
 80034f0:	743b      	strb	r3, [r7, #16]
                    HAL_UART_Transmit(&huart2, (uint8_t*)clear_line, sizeof(clear_line) - 1, 1000);
 80034f2:	f107 010c 	add.w	r1, r7, #12
 80034f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034fa:	2204      	movs	r2, #4
 80034fc:	4851      	ldr	r0, [pc, #324]	@ (8003644 <USART2_IRQHandler+0x29c>)
 80034fe:	f003 fe6c 	bl	80071da <HAL_UART_Transmit>

                    // Print prompt
                    extern void print_prompt(void);
                    print_prompt();
 8003502:	f7fe fceb 	bl	8001edc <print_prompt>

                    memset(inBuffer, 0, sizeof(inBuffer));
 8003506:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800350a:	2100      	movs	r1, #0
 800350c:	484f      	ldr	r0, [pc, #316]	@ (800364c <USART2_IRQHandler+0x2a4>)
 800350e:	f005 ffb0 	bl	8009472 <memset>
                    inPointer = 0;
 8003512:	4b4f      	ldr	r3, [pc, #316]	@ (8003650 <USART2_IRQHandler+0x2a8>)
 8003514:	2200      	movs	r2, #0
 8003516:	801a      	strh	r2, [r3, #0]
 8003518:	e0ee      	b.n	80036f8 <USART2_IRQHandler+0x350>
                }
            }
        } else if (esc_sequence_state == 1) { // ESC received, expect [
 800351a:	4b46      	ldr	r3, [pc, #280]	@ (8003634 <USART2_IRQHandler+0x28c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d10b      	bne.n	800353a <USART2_IRQHandler+0x192>
            if (inByte == '[') {
 8003522:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003526:	2b5b      	cmp	r3, #91	@ 0x5b
 8003528:	d103      	bne.n	8003532 <USART2_IRQHandler+0x18a>
                esc_sequence_state = 2;
 800352a:	4b42      	ldr	r3, [pc, #264]	@ (8003634 <USART2_IRQHandler+0x28c>)
 800352c:	2202      	movs	r2, #2
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	e0e2      	b.n	80036f8 <USART2_IRQHandler+0x350>
            } else {
                esc_sequence_state = 0; // Not an escape sequence we care about
 8003532:	4b40      	ldr	r3, [pc, #256]	@ (8003634 <USART2_IRQHandler+0x28c>)
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	e0de      	b.n	80036f8 <USART2_IRQHandler+0x350>
            }
        } else if (inByte == 27) { // ESC character
 800353a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800353e:	2b1b      	cmp	r3, #27
 8003540:	d103      	bne.n	800354a <USART2_IRQHandler+0x1a2>
            esc_sequence_state = 1;
 8003542:	4b3c      	ldr	r3, [pc, #240]	@ (8003634 <USART2_IRQHandler+0x28c>)
 8003544:	2201      	movs	r2, #1
 8003546:	601a      	str	r2, [r3, #0]
 8003548:	e0d6      	b.n	80036f8 <USART2_IRQHandler+0x350>
        } else if (inByte == '\r' || inByte == '\n') {
 800354a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800354e:	2b0d      	cmp	r3, #13
 8003550:	d004      	beq.n	800355c <USART2_IRQHandler+0x1b4>
 8003552:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003556:	2b0a      	cmp	r3, #10
 8003558:	f040 8082 	bne.w	8003660 <USART2_IRQHandler+0x2b8>
            // Echo newline
            char newline[] = "\r\n";
 800355c:	4a3d      	ldr	r2, [pc, #244]	@ (8003654 <USART2_IRQHandler+0x2ac>)
 800355e:	f107 0308 	add.w	r3, r7, #8
 8003562:	6812      	ldr	r2, [r2, #0]
 8003564:	4611      	mov	r1, r2
 8003566:	8019      	strh	r1, [r3, #0]
 8003568:	3302      	adds	r3, #2
 800356a:	0c12      	lsrs	r2, r2, #16
 800356c:	701a      	strb	r2, [r3, #0]
            HAL_UART_Transmit(&huart2, (uint8_t*)newline, sizeof(newline) - 1, 1000);
 800356e:	f107 0108 	add.w	r1, r7, #8
 8003572:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003576:	2202      	movs	r2, #2
 8003578:	4832      	ldr	r0, [pc, #200]	@ (8003644 <USART2_IRQHandler+0x29c>)
 800357a:	f003 fe2e 	bl	80071da <HAL_UART_Transmit>

            // Save command to history if not empty and different from last command
            if (inPointer > 0 && (historyCount == 0 || strcmp(inBuffer, commandHistory[(historyCount - 1 + HISTORY_SIZE) % HISTORY_SIZE]) != 0)) {
 800357e:	4b34      	ldr	r3, [pc, #208]	@ (8003650 <USART2_IRQHandler+0x2a8>)
 8003580:	881b      	ldrh	r3, [r3, #0]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d040      	beq.n	8003608 <USART2_IRQHandler+0x260>
 8003586:	4b2c      	ldr	r3, [pc, #176]	@ (8003638 <USART2_IRQHandler+0x290>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d018      	beq.n	80035c0 <USART2_IRQHandler+0x218>
 800358e:	4b2a      	ldr	r3, [pc, #168]	@ (8003638 <USART2_IRQHandler+0x290>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f103 0109 	add.w	r1, r3, #9
 8003596:	4b30      	ldr	r3, [pc, #192]	@ (8003658 <USART2_IRQHandler+0x2b0>)
 8003598:	fb83 2301 	smull	r2, r3, r3, r1
 800359c:	109a      	asrs	r2, r3, #2
 800359e:	17cb      	asrs	r3, r1, #31
 80035a0:	1ad2      	subs	r2, r2, r3
 80035a2:	4613      	mov	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	4413      	add	r3, r2
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	1aca      	subs	r2, r1, r3
 80035ac:	02d3      	lsls	r3, r2, #11
 80035ae:	4a26      	ldr	r2, [pc, #152]	@ (8003648 <USART2_IRQHandler+0x2a0>)
 80035b0:	4413      	add	r3, r2
 80035b2:	4619      	mov	r1, r3
 80035b4:	4825      	ldr	r0, [pc, #148]	@ (800364c <USART2_IRQHandler+0x2a4>)
 80035b6:	f7fc fe0b 	bl	80001d0 <strcmp>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d023      	beq.n	8003608 <USART2_IRQHandler+0x260>
                strncpy(commandHistory[historyCount], inBuffer, MAX_COMMAND_LENGTH - 1);
 80035c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003638 <USART2_IRQHandler+0x290>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	02db      	lsls	r3, r3, #11
 80035c6:	4a20      	ldr	r2, [pc, #128]	@ (8003648 <USART2_IRQHandler+0x2a0>)
 80035c8:	4413      	add	r3, r2
 80035ca:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80035ce:	491f      	ldr	r1, [pc, #124]	@ (800364c <USART2_IRQHandler+0x2a4>)
 80035d0:	4618      	mov	r0, r3
 80035d2:	f005 ff68 	bl	80094a6 <strncpy>
                commandHistory[historyCount][MAX_COMMAND_LENGTH - 1] = 0; // Ensure null termination
 80035d6:	4b18      	ldr	r3, [pc, #96]	@ (8003638 <USART2_IRQHandler+0x290>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a1b      	ldr	r2, [pc, #108]	@ (8003648 <USART2_IRQHandler+0x2a0>)
 80035dc:	02db      	lsls	r3, r3, #11
 80035de:	4413      	add	r3, r2
 80035e0:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80035e4:	2200      	movs	r2, #0
 80035e6:	701a      	strb	r2, [r3, #0]
                historyCount = (historyCount + 1) % HISTORY_SIZE;
 80035e8:	4b13      	ldr	r3, [pc, #76]	@ (8003638 <USART2_IRQHandler+0x290>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	1c59      	adds	r1, r3, #1
 80035ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003658 <USART2_IRQHandler+0x2b0>)
 80035f0:	fb83 2301 	smull	r2, r3, r3, r1
 80035f4:	109a      	asrs	r2, r3, #2
 80035f6:	17cb      	asrs	r3, r1, #31
 80035f8:	1ad2      	subs	r2, r2, r3
 80035fa:	4613      	mov	r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	4413      	add	r3, r2
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	1aca      	subs	r2, r1, r3
 8003604:	4b0c      	ldr	r3, [pc, #48]	@ (8003638 <USART2_IRQHandler+0x290>)
 8003606:	601a      	str	r2, [r3, #0]
            }
            historyIndex = historyCount; // Reset history index to the latest command
 8003608:	4b0b      	ldr	r3, [pc, #44]	@ (8003638 <USART2_IRQHandler+0x290>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a0b      	ldr	r2, [pc, #44]	@ (800363c <USART2_IRQHandler+0x294>)
 800360e:	6013      	str	r3, [r2, #0]

            // Terminate the string and signal that data is ready
            inBuffer[inPointer] = 0;
 8003610:	4b0f      	ldr	r3, [pc, #60]	@ (8003650 <USART2_IRQHandler+0x2a8>)
 8003612:	881b      	ldrh	r3, [r3, #0]
 8003614:	461a      	mov	r2, r3
 8003616:	4b0d      	ldr	r3, [pc, #52]	@ (800364c <USART2_IRQHandler+0x2a4>)
 8003618:	2100      	movs	r1, #0
 800361a:	5499      	strb	r1, [r3, r2]
            dataRxd = true;
 800361c:	4b0f      	ldr	r3, [pc, #60]	@ (800365c <USART2_IRQHandler+0x2b4>)
 800361e:	2201      	movs	r2, #1
 8003620:	701a      	strb	r2, [r3, #0]
            inPointer = 0;
 8003622:	4b0b      	ldr	r3, [pc, #44]	@ (8003650 <USART2_IRQHandler+0x2a8>)
 8003624:	2200      	movs	r2, #0
 8003626:	801a      	strh	r2, [r3, #0]
            esc_sequence_state = 0; // Reset state
 8003628:	4b02      	ldr	r3, [pc, #8]	@ (8003634 <USART2_IRQHandler+0x28c>)
 800362a:	2200      	movs	r2, #0
 800362c:	601a      	str	r2, [r3, #0]
        } else if (inByte == '\r' || inByte == '\n') {
 800362e:	e063      	b.n	80036f8 <USART2_IRQHandler+0x350>
 8003630:	40004400 	.word	0x40004400
 8003634:	20005cb4 	.word	0x20005cb4
 8003638:	20005cac 	.word	0x20005cac
 800363c:	20005cb0 	.word	0x20005cb0
 8003640:	4b5b1b0d 	.word	0x4b5b1b0d
 8003644:	20000310 	.word	0x20000310
 8003648:	20000cac 	.word	0x20000cac
 800364c:	200004a8 	.word	0x200004a8
 8003650:	200004a4 	.word	0x200004a4
 8003654:	0800d150 	.word	0x0800d150
 8003658:	66666667 	.word	0x66666667
 800365c:	20000ca8 	.word	0x20000ca8
            } else if (inByte == '\b' || inByte == 127) {
 8003660:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003664:	2b08      	cmp	r3, #8
 8003666:	d003      	beq.n	8003670 <USART2_IRQHandler+0x2c8>
 8003668:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800366c:	2b7f      	cmp	r3, #127	@ 0x7f
 800366e:	d11c      	bne.n	80036aa <USART2_IRQHandler+0x302>
                // Handle backspace
                if (inPointer > 0) {
 8003670:	4b25      	ldr	r3, [pc, #148]	@ (8003708 <USART2_IRQHandler+0x360>)
 8003672:	881b      	ldrh	r3, [r3, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d014      	beq.n	80036a2 <USART2_IRQHandler+0x2fa>
                    inPointer--;
 8003678:	4b23      	ldr	r3, [pc, #140]	@ (8003708 <USART2_IRQHandler+0x360>)
 800367a:	881b      	ldrh	r3, [r3, #0]
 800367c:	3b01      	subs	r3, #1
 800367e:	b29a      	uxth	r2, r3
 8003680:	4b21      	ldr	r3, [pc, #132]	@ (8003708 <USART2_IRQHandler+0x360>)
 8003682:	801a      	strh	r2, [r3, #0]
                    inBuffer[inPointer] = '\0'; // Null-terminate the string at the new end
 8003684:	4b20      	ldr	r3, [pc, #128]	@ (8003708 <USART2_IRQHandler+0x360>)
 8003686:	881b      	ldrh	r3, [r3, #0]
 8003688:	461a      	mov	r2, r3
 800368a:	4b20      	ldr	r3, [pc, #128]	@ (800370c <USART2_IRQHandler+0x364>)
 800368c:	2100      	movs	r1, #0
 800368e:	5499      	strb	r1, [r3, r2]
                    // Erase character from terminal: backspace, space, backspace
                    char backspace_seq[] = "\b \b";
 8003690:	4b1f      	ldr	r3, [pc, #124]	@ (8003710 <USART2_IRQHandler+0x368>)
 8003692:	607b      	str	r3, [r7, #4]
                    HAL_UART_Transmit(&huart2, (uint8_t*)backspace_seq, sizeof(backspace_seq) - 1, 1000);
 8003694:	1d39      	adds	r1, r7, #4
 8003696:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800369a:	2203      	movs	r2, #3
 800369c:	481d      	ldr	r0, [pc, #116]	@ (8003714 <USART2_IRQHandler+0x36c>)
 800369e:	f003 fd9c 	bl	80071da <HAL_UART_Transmit>
                }
                esc_sequence_state = 0; // Reset state
 80036a2:	4b1d      	ldr	r3, [pc, #116]	@ (8003718 <USART2_IRQHandler+0x370>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	601a      	str	r2, [r3, #0]
 80036a8:	e026      	b.n	80036f8 <USART2_IRQHandler+0x350>
            } else if (inByte == '\t') {
 80036aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80036ae:	2b09      	cmp	r3, #9
 80036b0:	d106      	bne.n	80036c0 <USART2_IRQHandler+0x318>
                tabCompletion = true;
 80036b2:	4b1a      	ldr	r3, [pc, #104]	@ (800371c <USART2_IRQHandler+0x374>)
 80036b4:	2201      	movs	r2, #1
 80036b6:	701a      	strb	r2, [r3, #0]
                esc_sequence_state = 0; // Reset state
 80036b8:	4b17      	ldr	r3, [pc, #92]	@ (8003718 <USART2_IRQHandler+0x370>)
 80036ba:	2200      	movs	r2, #0
 80036bc:	601a      	str	r2, [r3, #0]
 80036be:	e01b      	b.n	80036f8 <USART2_IRQHandler+0x350>
            } else {
                // Echo other characters and add to buffer
                if (inPointer < sizeof(inBuffer) - 1) {
 80036c0:	4b11      	ldr	r3, [pc, #68]	@ (8003708 <USART2_IRQHandler+0x360>)
 80036c2:	881b      	ldrh	r3, [r3, #0]
 80036c4:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d812      	bhi.n	80036f2 <USART2_IRQHandler+0x34a>
                    HAL_UART_Transmit(&huart2, (uint8_t*)&inByte, 1, 1000);
 80036cc:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 80036d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80036d4:	2201      	movs	r2, #1
 80036d6:	480f      	ldr	r0, [pc, #60]	@ (8003714 <USART2_IRQHandler+0x36c>)
 80036d8:	f003 fd7f 	bl	80071da <HAL_UART_Transmit>
                    inBuffer[inPointer++] = inByte;
 80036dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003708 <USART2_IRQHandler+0x360>)
 80036de:	881b      	ldrh	r3, [r3, #0]
 80036e0:	1c5a      	adds	r2, r3, #1
 80036e2:	b291      	uxth	r1, r2
 80036e4:	4a08      	ldr	r2, [pc, #32]	@ (8003708 <USART2_IRQHandler+0x360>)
 80036e6:	8011      	strh	r1, [r2, #0]
 80036e8:	461a      	mov	r2, r3
 80036ea:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 80036ee:	4b07      	ldr	r3, [pc, #28]	@ (800370c <USART2_IRQHandler+0x364>)
 80036f0:	5499      	strb	r1, [r3, r2]
                }
                esc_sequence_state = 0; // Reset state
 80036f2:	4b09      	ldr	r3, [pc, #36]	@ (8003718 <USART2_IRQHandler+0x370>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	601a      	str	r2, [r3, #0]
            }
    }
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80036f8:	4806      	ldr	r0, [pc, #24]	@ (8003714 <USART2_IRQHandler+0x36c>)
 80036fa:	f003 fdf7 	bl	80072ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80036fe:	bf00      	nop
 8003700:	3728      	adds	r7, #40	@ 0x28
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	200004a4 	.word	0x200004a4
 800370c:	200004a8 	.word	0x200004a8
 8003710:	00082008 	.word	0x00082008
 8003714:	20000310 	.word	0x20000310
 8003718:	20005cb4 	.word	0x20005cb4
 800371c:	20000ca9 	.word	0x20000ca9

08003720 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0
  return 1;
 8003724:	2301      	movs	r3, #1
}
 8003726:	4618      	mov	r0, r3
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr

08003730 <_kill>:

int _kill(int pid, int sig)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800373a:	f005 ffa5 	bl	8009688 <__errno>
 800373e:	4603      	mov	r3, r0
 8003740:	2216      	movs	r2, #22
 8003742:	601a      	str	r2, [r3, #0]
  return -1;
 8003744:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003748:	4618      	mov	r0, r3
 800374a:	3708      	adds	r7, #8
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <_exit>:

void _exit (int status)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003758:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f7ff ffe7 	bl	8003730 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003762:	bf00      	nop
 8003764:	e7fd      	b.n	8003762 <_exit+0x12>

08003766 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	b086      	sub	sp, #24
 800376a:	af00      	add	r7, sp, #0
 800376c:	60f8      	str	r0, [r7, #12]
 800376e:	60b9      	str	r1, [r7, #8]
 8003770:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003772:	2300      	movs	r3, #0
 8003774:	617b      	str	r3, [r7, #20]
 8003776:	e00a      	b.n	800378e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003778:	f3af 8000 	nop.w
 800377c:	4601      	mov	r1, r0
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	1c5a      	adds	r2, r3, #1
 8003782:	60ba      	str	r2, [r7, #8]
 8003784:	b2ca      	uxtb	r2, r1
 8003786:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	3301      	adds	r3, #1
 800378c:	617b      	str	r3, [r7, #20]
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	429a      	cmp	r2, r3
 8003794:	dbf0      	blt.n	8003778 <_read+0x12>
  }

  return len;
 8003796:	687b      	ldr	r3, [r7, #4]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3718      	adds	r7, #24
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037ac:	2300      	movs	r3, #0
 80037ae:	617b      	str	r3, [r7, #20]
 80037b0:	e009      	b.n	80037c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	1c5a      	adds	r2, r3, #1
 80037b6:	60ba      	str	r2, [r7, #8]
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	3301      	adds	r3, #1
 80037c4:	617b      	str	r3, [r7, #20]
 80037c6:	697a      	ldr	r2, [r7, #20]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	dbf1      	blt.n	80037b2 <_write+0x12>
  }
  return len;
 80037ce:	687b      	ldr	r3, [r7, #4]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3718      	adds	r7, #24
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <_close>:

int _close(int file)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80037e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003800:	605a      	str	r2, [r3, #4]
  return 0;
 8003802:	2300      	movs	r3, #0
}
 8003804:	4618      	mov	r0, r3
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <_isatty>:

int _isatty(int file)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003818:	2301      	movs	r3, #1
}
 800381a:	4618      	mov	r0, r3
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003826:	b480      	push	{r7}
 8003828:	b085      	sub	sp, #20
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003848:	4a14      	ldr	r2, [pc, #80]	@ (800389c <_sbrk+0x5c>)
 800384a:	4b15      	ldr	r3, [pc, #84]	@ (80038a0 <_sbrk+0x60>)
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003854:	4b13      	ldr	r3, [pc, #76]	@ (80038a4 <_sbrk+0x64>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d102      	bne.n	8003862 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800385c:	4b11      	ldr	r3, [pc, #68]	@ (80038a4 <_sbrk+0x64>)
 800385e:	4a12      	ldr	r2, [pc, #72]	@ (80038a8 <_sbrk+0x68>)
 8003860:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003862:	4b10      	ldr	r3, [pc, #64]	@ (80038a4 <_sbrk+0x64>)
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4413      	add	r3, r2
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	429a      	cmp	r2, r3
 800386e:	d207      	bcs.n	8003880 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003870:	f005 ff0a 	bl	8009688 <__errno>
 8003874:	4603      	mov	r3, r0
 8003876:	220c      	movs	r2, #12
 8003878:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800387a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800387e:	e009      	b.n	8003894 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003880:	4b08      	ldr	r3, [pc, #32]	@ (80038a4 <_sbrk+0x64>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003886:	4b07      	ldr	r3, [pc, #28]	@ (80038a4 <_sbrk+0x64>)
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4413      	add	r3, r2
 800388e:	4a05      	ldr	r2, [pc, #20]	@ (80038a4 <_sbrk+0x64>)
 8003890:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003892:	68fb      	ldr	r3, [r7, #12]
}
 8003894:	4618      	mov	r0, r3
 8003896:	3718      	adds	r7, #24
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	20018000 	.word	0x20018000
 80038a0:	00000400 	.word	0x00000400
 80038a4:	20005cb8 	.word	0x20005cb8
 80038a8:	20005e10 	.word	0x20005e10

080038ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80038b0:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <SystemInit+0x20>)
 80038b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038b6:	4a05      	ldr	r2, [pc, #20]	@ (80038cc <SystemInit+0x20>)
 80038b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80038bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80038c0:	bf00      	nop
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	e000ed00 	.word	0xe000ed00

080038d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80038d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003908 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80038d4:	f7ff ffea 	bl	80038ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80038d8:	480c      	ldr	r0, [pc, #48]	@ (800390c <LoopForever+0x6>)
  ldr r1, =_edata
 80038da:	490d      	ldr	r1, [pc, #52]	@ (8003910 <LoopForever+0xa>)
  ldr r2, =_sidata
 80038dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003914 <LoopForever+0xe>)
  movs r3, #0
 80038de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038e0:	e002      	b.n	80038e8 <LoopCopyDataInit>

080038e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038e6:	3304      	adds	r3, #4

080038e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038ec:	d3f9      	bcc.n	80038e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003918 <LoopForever+0x12>)
  ldr r4, =_ebss
 80038f0:	4c0a      	ldr	r4, [pc, #40]	@ (800391c <LoopForever+0x16>)
  movs r3, #0
 80038f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038f4:	e001      	b.n	80038fa <LoopFillZerobss>

080038f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038f8:	3204      	adds	r2, #4

080038fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038fc:	d3fb      	bcc.n	80038f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038fe:	f005 fec9 	bl	8009694 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003902:	f7fe f8bf 	bl	8001a84 <main>

08003906 <LoopForever>:

LoopForever:
    b LoopForever
 8003906:	e7fe      	b.n	8003906 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003908:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800390c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003910:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8003914:	0800d814 	.word	0x0800d814
  ldr r2, =_sbss
 8003918:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 800391c:	20005e0c 	.word	0x20005e0c

08003920 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003920:	e7fe      	b.n	8003920 <ADC1_2_IRQHandler>

08003922 <is_printable>:
#include "gfx_text.h"

//   primitives  driver :
void ST7735_DrawPixel(int16_t x, int16_t y, uint16_t color);

static inline int is_printable(char c) {
 8003922:	b480      	push	{r7}
 8003924:	b083      	sub	sp, #12
 8003926:	af00      	add	r7, sp, #0
 8003928:	4603      	mov	r3, r0
 800392a:	71fb      	strb	r3, [r7, #7]
    return (c >= 0x20 && c <= 0x7F);
 800392c:	79fb      	ldrb	r3, [r7, #7]
 800392e:	2b1f      	cmp	r3, #31
 8003930:	d905      	bls.n	800393e <is_printable+0x1c>
 8003932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003936:	2b00      	cmp	r3, #0
 8003938:	db01      	blt.n	800393e <is_printable+0x1c>
 800393a:	2301      	movs	r3, #1
 800393c:	e000      	b.n	8003940 <is_printable+0x1e>
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <GFX_DrawChar>:

void GFX_DrawChar(int16_t x, int16_t y, char c,
                  uint16_t color, uint16_t bg, uint8_t scale,
                  const Font5x7_t *font)
{
 800394c:	b590      	push	{r4, r7, lr}
 800394e:	b089      	sub	sp, #36	@ 0x24
 8003950:	af00      	add	r7, sp, #0
 8003952:	4604      	mov	r4, r0
 8003954:	4608      	mov	r0, r1
 8003956:	4611      	mov	r1, r2
 8003958:	461a      	mov	r2, r3
 800395a:	4623      	mov	r3, r4
 800395c:	80fb      	strh	r3, [r7, #6]
 800395e:	4603      	mov	r3, r0
 8003960:	80bb      	strh	r3, [r7, #4]
 8003962:	460b      	mov	r3, r1
 8003964:	70fb      	strb	r3, [r7, #3]
 8003966:	4613      	mov	r3, r2
 8003968:	803b      	strh	r3, [r7, #0]
    if (!is_printable(c)) c = '?';
 800396a:	78fb      	ldrb	r3, [r7, #3]
 800396c:	4618      	mov	r0, r3
 800396e:	f7ff ffd8 	bl	8003922 <is_printable>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d101      	bne.n	800397c <GFX_DrawChar+0x30>
 8003978:	233f      	movs	r3, #63	@ 0x3f
 800397a:	70fb      	strb	r3, [r7, #3]
    const uint8_t *glyph = font->data + (c - 0x20) * font->width;
 800397c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	78fa      	ldrb	r2, [r7, #3]
 8003982:	3a20      	subs	r2, #32
 8003984:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003986:	7809      	ldrb	r1, [r1, #0]
 8003988:	fb01 f202 	mul.w	r2, r1, r2
 800398c:	4413      	add	r3, r2
 800398e:	613b      	str	r3, [r7, #16]

    //  background   (bg != transparent)
    const uint8_t w = font->width, h = font->height;
 8003990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	73fb      	strb	r3, [r7, #15]
 8003996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003998:	785b      	ldrb	r3, [r3, #1]
 800399a:	73bb      	strb	r3, [r7, #14]

    for (uint8_t col = 0; col < w; col++) {
 800399c:	2300      	movs	r3, #0
 800399e:	77fb      	strb	r3, [r7, #31]
 80039a0:	e09c      	b.n	8003adc <GFX_DrawChar+0x190>
        uint8_t bits = glyph[col];
 80039a2:	7ffb      	ldrb	r3, [r7, #31]
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	4413      	add	r3, r2
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	77bb      	strb	r3, [r7, #30]
        for (uint8_t row = 0; row < h; row++) {
 80039ac:	2300      	movs	r3, #0
 80039ae:	777b      	strb	r3, [r7, #29]
 80039b0:	e08c      	b.n	8003acc <GFX_DrawChar+0x180>
            uint16_t pix = (bits & 0x01) ? color : bg;
 80039b2:	7fbb      	ldrb	r3, [r7, #30]
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d001      	beq.n	80039c0 <GFX_DrawChar+0x74>
 80039bc:	883b      	ldrh	r3, [r7, #0]
 80039be:	e000      	b.n	80039c2 <GFX_DrawChar+0x76>
 80039c0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80039c2:	81bb      	strh	r3, [r7, #12]
            if (bg != 0xFFFFu) { //  0xFFFF  "transparent" flag
 80039c4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80039c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d03a      	beq.n	8003a44 <GFX_DrawChar+0xf8>
                //  background
                for (uint8_t dx = 0; dx < scale; dx++)
 80039ce:	2300      	movs	r3, #0
 80039d0:	773b      	strb	r3, [r7, #28]
 80039d2:	e031      	b.n	8003a38 <GFX_DrawChar+0xec>
                    for (uint8_t dy = 0; dy < scale; dy++)
 80039d4:	2300      	movs	r3, #0
 80039d6:	76fb      	strb	r3, [r7, #27]
 80039d8:	e026      	b.n	8003a28 <GFX_DrawChar+0xdc>
                        ST7735_DrawPixel(x + col*scale + dx, y + row*scale + dy, pix);
 80039da:	7ffb      	ldrb	r3, [r7, #31]
 80039dc:	b29a      	uxth	r2, r3
 80039de:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80039e2:	b29b      	uxth	r3, r3
 80039e4:	fb12 f303 	smulbb	r3, r2, r3
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	88fb      	ldrh	r3, [r7, #6]
 80039ec:	4413      	add	r3, r2
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	7f3b      	ldrb	r3, [r7, #28]
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	4413      	add	r3, r2
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	b218      	sxth	r0, r3
 80039fa:	7f7b      	ldrb	r3, [r7, #29]
 80039fc:	b29a      	uxth	r2, r3
 80039fe:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	fb12 f303 	smulbb	r3, r2, r3
 8003a08:	b29a      	uxth	r2, r3
 8003a0a:	88bb      	ldrh	r3, [r7, #4]
 8003a0c:	4413      	add	r3, r2
 8003a0e:	b29a      	uxth	r2, r3
 8003a10:	7efb      	ldrb	r3, [r7, #27]
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	4413      	add	r3, r2
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	b21b      	sxth	r3, r3
 8003a1a:	89ba      	ldrh	r2, [r7, #12]
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	f000 f8ee 	bl	8003bfe <ST7735_DrawPixel>
                    for (uint8_t dy = 0; dy < scale; dy++)
 8003a22:	7efb      	ldrb	r3, [r7, #27]
 8003a24:	3301      	adds	r3, #1
 8003a26:	76fb      	strb	r3, [r7, #27]
 8003a28:	7efa      	ldrb	r2, [r7, #27]
 8003a2a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d3d3      	bcc.n	80039da <GFX_DrawChar+0x8e>
                for (uint8_t dx = 0; dx < scale; dx++)
 8003a32:	7f3b      	ldrb	r3, [r7, #28]
 8003a34:	3301      	adds	r3, #1
 8003a36:	773b      	strb	r3, [r7, #28]
 8003a38:	7f3a      	ldrb	r2, [r7, #28]
 8003a3a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d3c8      	bcc.n	80039d4 <GFX_DrawChar+0x88>
 8003a42:	e03d      	b.n	8003ac0 <GFX_DrawChar+0x174>
            } else {
                //  background:   foreground pixels
                if (pix == color) {
 8003a44:	89ba      	ldrh	r2, [r7, #12]
 8003a46:	883b      	ldrh	r3, [r7, #0]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d139      	bne.n	8003ac0 <GFX_DrawChar+0x174>
                    for (uint8_t dx = 0; dx < scale; dx++)
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	76bb      	strb	r3, [r7, #26]
 8003a50:	e031      	b.n	8003ab6 <GFX_DrawChar+0x16a>
                        for (uint8_t dy = 0; dy < scale; dy++)
 8003a52:	2300      	movs	r3, #0
 8003a54:	767b      	strb	r3, [r7, #25]
 8003a56:	e026      	b.n	8003aa6 <GFX_DrawChar+0x15a>
                            ST7735_DrawPixel(x + col*scale + dx, y + row*scale + dy, color);
 8003a58:	7ffb      	ldrb	r3, [r7, #31]
 8003a5a:	b29a      	uxth	r2, r3
 8003a5c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	fb12 f303 	smulbb	r3, r2, r3
 8003a66:	b29a      	uxth	r2, r3
 8003a68:	88fb      	ldrh	r3, [r7, #6]
 8003a6a:	4413      	add	r3, r2
 8003a6c:	b29a      	uxth	r2, r3
 8003a6e:	7ebb      	ldrb	r3, [r7, #26]
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	4413      	add	r3, r2
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	b218      	sxth	r0, r3
 8003a78:	7f7b      	ldrb	r3, [r7, #29]
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	fb12 f303 	smulbb	r3, r2, r3
 8003a86:	b29a      	uxth	r2, r3
 8003a88:	88bb      	ldrh	r3, [r7, #4]
 8003a8a:	4413      	add	r3, r2
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	7e7b      	ldrb	r3, [r7, #25]
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	4413      	add	r3, r2
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	b21b      	sxth	r3, r3
 8003a98:	883a      	ldrh	r2, [r7, #0]
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	f000 f8af 	bl	8003bfe <ST7735_DrawPixel>
                        for (uint8_t dy = 0; dy < scale; dy++)
 8003aa0:	7e7b      	ldrb	r3, [r7, #25]
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	767b      	strb	r3, [r7, #25]
 8003aa6:	7e7a      	ldrb	r2, [r7, #25]
 8003aa8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d3d3      	bcc.n	8003a58 <GFX_DrawChar+0x10c>
                    for (uint8_t dx = 0; dx < scale; dx++)
 8003ab0:	7ebb      	ldrb	r3, [r7, #26]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	76bb      	strb	r3, [r7, #26]
 8003ab6:	7eba      	ldrb	r2, [r7, #26]
 8003ab8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d3c8      	bcc.n	8003a52 <GFX_DrawChar+0x106>
                }
            }
            bits >>= 1;
 8003ac0:	7fbb      	ldrb	r3, [r7, #30]
 8003ac2:	085b      	lsrs	r3, r3, #1
 8003ac4:	77bb      	strb	r3, [r7, #30]
        for (uint8_t row = 0; row < h; row++) {
 8003ac6:	7f7b      	ldrb	r3, [r7, #29]
 8003ac8:	3301      	adds	r3, #1
 8003aca:	777b      	strb	r3, [r7, #29]
 8003acc:	7f7a      	ldrb	r2, [r7, #29]
 8003ace:	7bbb      	ldrb	r3, [r7, #14]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	f4ff af6e 	bcc.w	80039b2 <GFX_DrawChar+0x66>
    for (uint8_t col = 0; col < w; col++) {
 8003ad6:	7ffb      	ldrb	r3, [r7, #31]
 8003ad8:	3301      	adds	r3, #1
 8003ada:	77fb      	strb	r3, [r7, #31]
 8003adc:	7ffa      	ldrb	r2, [r7, #31]
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	f4ff af5e 	bcc.w	80039a2 <GFX_DrawChar+0x56>
        }
    }

    // 1    
    if (bg != 0xFFFFu) {
 8003ae6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003ae8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d032      	beq.n	8003b56 <GFX_DrawChar+0x20a>
        for (uint8_t row = 0; row < h*scale; row++)
 8003af0:	2300      	movs	r3, #0
 8003af2:	763b      	strb	r3, [r7, #24]
 8003af4:	e027      	b.n	8003b46 <GFX_DrawChar+0x1fa>
            for (uint8_t dx = 0; dx < scale; dx++)
 8003af6:	2300      	movs	r3, #0
 8003af8:	75fb      	strb	r3, [r7, #23]
 8003afa:	e01c      	b.n	8003b36 <GFX_DrawChar+0x1ea>
                ST7735_DrawPixel(x + w*scale + dx, y + row, bg);
 8003afc:	7bfb      	ldrb	r3, [r7, #15]
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	fb12 f303 	smulbb	r3, r2, r3
 8003b0a:	b29a      	uxth	r2, r3
 8003b0c:	88fb      	ldrh	r3, [r7, #6]
 8003b0e:	4413      	add	r3, r2
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	7dfb      	ldrb	r3, [r7, #23]
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	4413      	add	r3, r2
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	b218      	sxth	r0, r3
 8003b1c:	7e3b      	ldrb	r3, [r7, #24]
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	88bb      	ldrh	r3, [r7, #4]
 8003b22:	4413      	add	r3, r2
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	b21b      	sxth	r3, r3
 8003b28:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	f000 f867 	bl	8003bfe <ST7735_DrawPixel>
            for (uint8_t dx = 0; dx < scale; dx++)
 8003b30:	7dfb      	ldrb	r3, [r7, #23]
 8003b32:	3301      	adds	r3, #1
 8003b34:	75fb      	strb	r3, [r7, #23]
 8003b36:	7dfa      	ldrb	r2, [r7, #23]
 8003b38:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d3dd      	bcc.n	8003afc <GFX_DrawChar+0x1b0>
        for (uint8_t row = 0; row < h*scale; row++)
 8003b40:	7e3b      	ldrb	r3, [r7, #24]
 8003b42:	3301      	adds	r3, #1
 8003b44:	763b      	strb	r3, [r7, #24]
 8003b46:	7e3a      	ldrb	r2, [r7, #24]
 8003b48:	7bbb      	ldrb	r3, [r7, #14]
 8003b4a:	f897 1034 	ldrb.w	r1, [r7, #52]	@ 0x34
 8003b4e:	fb01 f303 	mul.w	r3, r1, r3
 8003b52:	429a      	cmp	r2, r3
 8003b54:	dbcf      	blt.n	8003af6 <GFX_DrawChar+0x1aa>
    }
}
 8003b56:	bf00      	nop
 8003b58:	3724      	adds	r7, #36	@ 0x24
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd90      	pop	{r4, r7, pc}

08003b5e <GFX_DrawString>:

void GFX_DrawString(int16_t x, int16_t y, const char *s,
                    uint16_t color, uint16_t bg, uint8_t scale,
                    const Font5x7_t *font)
{
 8003b5e:	b590      	push	{r4, r7, lr}
 8003b60:	b08b      	sub	sp, #44	@ 0x2c
 8003b62:	af04      	add	r7, sp, #16
 8003b64:	60ba      	str	r2, [r7, #8]
 8003b66:	461a      	mov	r2, r3
 8003b68:	4603      	mov	r3, r0
 8003b6a:	81fb      	strh	r3, [r7, #14]
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	81bb      	strh	r3, [r7, #12]
 8003b70:	4613      	mov	r3, r2
 8003b72:	80fb      	strh	r3, [r7, #6]
    int16_t cx = x;
 8003b74:	89fb      	ldrh	r3, [r7, #14]
 8003b76:	82fb      	strh	r3, [r7, #22]
    for (const char *p = s; *p; ++p) {
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	613b      	str	r3, [r7, #16]
 8003b7c:	e036      	b.n	8003bec <GFX_DrawString+0x8e>
        if (*p == '\n') {
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	2b0a      	cmp	r3, #10
 8003b84:	d110      	bne.n	8003ba8 <GFX_DrawString+0x4a>
            y += (font->height + 1) * scale;
 8003b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b88:	785b      	ldrb	r3, [r3, #1]
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	b29a      	uxth	r2, r3
 8003b8e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	fb12 f303 	smulbb	r3, r2, r3
 8003b98:	b29a      	uxth	r2, r3
 8003b9a:	89bb      	ldrh	r3, [r7, #12]
 8003b9c:	4413      	add	r3, r2
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	81bb      	strh	r3, [r7, #12]
            cx = x;
 8003ba2:	89fb      	ldrh	r3, [r7, #14]
 8003ba4:	82fb      	strh	r3, [r7, #22]
            continue;
 8003ba6:	e01e      	b.n	8003be6 <GFX_DrawString+0x88>
        }
        GFX_DrawChar(cx, y, *p, color, bg, scale, font);
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	781a      	ldrb	r2, [r3, #0]
 8003bac:	88fc      	ldrh	r4, [r7, #6]
 8003bae:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8003bb2:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 8003bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bb8:	9302      	str	r3, [sp, #8]
 8003bba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003bbe:	9301      	str	r3, [sp, #4]
 8003bc0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003bc2:	9300      	str	r3, [sp, #0]
 8003bc4:	4623      	mov	r3, r4
 8003bc6:	f7ff fec1 	bl	800394c <GFX_DrawChar>
        cx += (font->width + 1) * scale; // +1    
 8003bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	3301      	adds	r3, #1
 8003bd0:	b29a      	uxth	r2, r3
 8003bd2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	fb12 f303 	smulbb	r3, r2, r3
 8003bdc:	b29a      	uxth	r2, r3
 8003bde:	8afb      	ldrh	r3, [r7, #22]
 8003be0:	4413      	add	r3, r2
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	82fb      	strh	r3, [r7, #22]
    for (const char *p = s; *p; ++p) {
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	3301      	adds	r3, #1
 8003bea:	613b      	str	r3, [r7, #16]
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1c4      	bne.n	8003b7e <GFX_DrawString+0x20>
    }
}
 8003bf4:	bf00      	nop
 8003bf6:	bf00      	nop
 8003bf8:	371c      	adds	r7, #28
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd90      	pop	{r4, r7, pc}

08003bfe <ST7735_DrawPixel>:
//#define ST7735_SWAP_BYTES 1

static inline uint16_t swap16(uint16_t v) { return (v << 8) | (v >> 8); }

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b082      	sub	sp, #8
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	4603      	mov	r3, r0
 8003c06:	80fb      	strh	r3, [r7, #6]
 8003c08:	460b      	mov	r3, r1
 8003c0a:	80bb      	strh	r3, [r7, #4]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	807b      	strh	r3, [r7, #2]
    //  clip   
    // if (x < 0 || y < 0 || x >= ST7735_WIDTH() || y >= ST7735_HEIGHT()) return;

    ST7735_SetAddressWindow(x, y, x, y);
 8003c10:	88bb      	ldrh	r3, [r7, #4]
 8003c12:	88fa      	ldrh	r2, [r7, #6]
 8003c14:	88b9      	ldrh	r1, [r7, #4]
 8003c16:	88f8      	ldrh	r0, [r7, #6]
 8003c18:	f7ff f950 	bl	8002ebc <ST7735_SetAddressWindow>

    #ifdef ST7735_SWAP_BYTES
    uint16_t c = swap16(color);
    ST7735_WritePixels(&c, 1);
    #else
    ST7735_WritePixels(&color, 1);
 8003c1c:	1cbb      	adds	r3, r7, #2
 8003c1e:	2101      	movs	r1, #1
 8003c20:	4618      	mov	r0, r3
 8003c22:	f7ff f983 	bl	8002f2c <ST7735_WritePixels>
    #endif
}
 8003c26:	bf00      	nop
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}

08003c2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c2e:	b580      	push	{r7, lr}
 8003c30:	b082      	sub	sp, #8
 8003c32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003c34:	2300      	movs	r3, #0
 8003c36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c38:	2003      	movs	r0, #3
 8003c3a:	f000 f985 	bl	8003f48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003c3e:	200f      	movs	r0, #15
 8003c40:	f000 f80e 	bl	8003c60 <HAL_InitTick>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d002      	beq.n	8003c50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	71fb      	strb	r3, [r7, #7]
 8003c4e:	e001      	b.n	8003c54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003c50:	f7ff fa38 	bl	80030c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003c54:	79fb      	ldrb	r3, [r7, #7]
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
	...

08003c60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003c6c:	4b17      	ldr	r3, [pc, #92]	@ (8003ccc <HAL_InitTick+0x6c>)
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d023      	beq.n	8003cbc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003c74:	4b16      	ldr	r3, [pc, #88]	@ (8003cd0 <HAL_InitTick+0x70>)
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	4b14      	ldr	r3, [pc, #80]	@ (8003ccc <HAL_InitTick+0x6c>)
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	4619      	mov	r1, r3
 8003c7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c82:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f000 f99f 	bl	8003fce <HAL_SYSTICK_Config>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d10f      	bne.n	8003cb6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b0f      	cmp	r3, #15
 8003c9a:	d809      	bhi.n	8003cb0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	6879      	ldr	r1, [r7, #4]
 8003ca0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003ca4:	f000 f95b 	bl	8003f5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003ca8:	4a0a      	ldr	r2, [pc, #40]	@ (8003cd4 <HAL_InitTick+0x74>)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6013      	str	r3, [r2, #0]
 8003cae:	e007      	b.n	8003cc0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	73fb      	strb	r3, [r7, #15]
 8003cb4:	e004      	b.n	8003cc0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	73fb      	strb	r3, [r7, #15]
 8003cba:	e001      	b.n	8003cc0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	20000054 	.word	0x20000054
 8003cd0:	2000004c 	.word	0x2000004c
 8003cd4:	20000050 	.word	0x20000050

08003cd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003cdc:	4b06      	ldr	r3, [pc, #24]	@ (8003cf8 <HAL_IncTick+0x20>)
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	4b06      	ldr	r3, [pc, #24]	@ (8003cfc <HAL_IncTick+0x24>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	4a04      	ldr	r2, [pc, #16]	@ (8003cfc <HAL_IncTick+0x24>)
 8003cea:	6013      	str	r3, [r2, #0]
}
 8003cec:	bf00      	nop
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	20000054 	.word	0x20000054
 8003cfc:	20005cbc 	.word	0x20005cbc

08003d00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d00:	b480      	push	{r7}
 8003d02:	af00      	add	r7, sp, #0
  return uwTick;
 8003d04:	4b03      	ldr	r3, [pc, #12]	@ (8003d14 <HAL_GetTick+0x14>)
 8003d06:	681b      	ldr	r3, [r3, #0]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
 8003d12:	bf00      	nop
 8003d14:	20005cbc 	.word	0x20005cbc

08003d18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d20:	f7ff ffee 	bl	8003d00 <HAL_GetTick>
 8003d24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d30:	d005      	beq.n	8003d3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003d32:	4b0a      	ldr	r3, [pc, #40]	@ (8003d5c <HAL_Delay+0x44>)
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	461a      	mov	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d3e:	bf00      	nop
 8003d40:	f7ff ffde 	bl	8003d00 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d8f7      	bhi.n	8003d40 <HAL_Delay+0x28>
  {
  }
}
 8003d50:	bf00      	nop
 8003d52:	bf00      	nop
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	20000054 	.word	0x20000054

08003d60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f003 0307 	and.w	r3, r3, #7
 8003d6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d70:	4b0c      	ldr	r3, [pc, #48]	@ (8003da4 <__NVIC_SetPriorityGrouping+0x44>)
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d76:	68ba      	ldr	r2, [r7, #8]
 8003d78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d92:	4a04      	ldr	r2, [pc, #16]	@ (8003da4 <__NVIC_SetPriorityGrouping+0x44>)
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	60d3      	str	r3, [r2, #12]
}
 8003d98:	bf00      	nop
 8003d9a:	3714      	adds	r7, #20
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr
 8003da4:	e000ed00 	.word	0xe000ed00

08003da8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003da8:	b480      	push	{r7}
 8003daa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dac:	4b04      	ldr	r3, [pc, #16]	@ (8003dc0 <__NVIC_GetPriorityGrouping+0x18>)
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	0a1b      	lsrs	r3, r3, #8
 8003db2:	f003 0307 	and.w	r3, r3, #7
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	e000ed00 	.word	0xe000ed00

08003dc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	4603      	mov	r3, r0
 8003dcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	db0b      	blt.n	8003dee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dd6:	79fb      	ldrb	r3, [r7, #7]
 8003dd8:	f003 021f 	and.w	r2, r3, #31
 8003ddc:	4907      	ldr	r1, [pc, #28]	@ (8003dfc <__NVIC_EnableIRQ+0x38>)
 8003dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de2:	095b      	lsrs	r3, r3, #5
 8003de4:	2001      	movs	r0, #1
 8003de6:	fa00 f202 	lsl.w	r2, r0, r2
 8003dea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dee:	bf00      	nop
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	e000e100 	.word	0xe000e100

08003e00 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	db12      	blt.n	8003e38 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e12:	79fb      	ldrb	r3, [r7, #7]
 8003e14:	f003 021f 	and.w	r2, r3, #31
 8003e18:	490a      	ldr	r1, [pc, #40]	@ (8003e44 <__NVIC_DisableIRQ+0x44>)
 8003e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1e:	095b      	lsrs	r3, r3, #5
 8003e20:	2001      	movs	r0, #1
 8003e22:	fa00 f202 	lsl.w	r2, r0, r2
 8003e26:	3320      	adds	r3, #32
 8003e28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003e2c:	f3bf 8f4f 	dsb	sy
}
 8003e30:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003e32:	f3bf 8f6f 	isb	sy
}
 8003e36:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr
 8003e44:	e000e100 	.word	0xe000e100

08003e48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	4603      	mov	r3, r0
 8003e50:	6039      	str	r1, [r7, #0]
 8003e52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	db0a      	blt.n	8003e72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	b2da      	uxtb	r2, r3
 8003e60:	490c      	ldr	r1, [pc, #48]	@ (8003e94 <__NVIC_SetPriority+0x4c>)
 8003e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e66:	0112      	lsls	r2, r2, #4
 8003e68:	b2d2      	uxtb	r2, r2
 8003e6a:	440b      	add	r3, r1
 8003e6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e70:	e00a      	b.n	8003e88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	b2da      	uxtb	r2, r3
 8003e76:	4908      	ldr	r1, [pc, #32]	@ (8003e98 <__NVIC_SetPriority+0x50>)
 8003e78:	79fb      	ldrb	r3, [r7, #7]
 8003e7a:	f003 030f 	and.w	r3, r3, #15
 8003e7e:	3b04      	subs	r3, #4
 8003e80:	0112      	lsls	r2, r2, #4
 8003e82:	b2d2      	uxtb	r2, r2
 8003e84:	440b      	add	r3, r1
 8003e86:	761a      	strb	r2, [r3, #24]
}
 8003e88:	bf00      	nop
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr
 8003e94:	e000e100 	.word	0xe000e100
 8003e98:	e000ed00 	.word	0xe000ed00

08003e9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b089      	sub	sp, #36	@ 0x24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f003 0307 	and.w	r3, r3, #7
 8003eae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	f1c3 0307 	rsb	r3, r3, #7
 8003eb6:	2b04      	cmp	r3, #4
 8003eb8:	bf28      	it	cs
 8003eba:	2304      	movcs	r3, #4
 8003ebc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	2b06      	cmp	r3, #6
 8003ec4:	d902      	bls.n	8003ecc <NVIC_EncodePriority+0x30>
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	3b03      	subs	r3, #3
 8003eca:	e000      	b.n	8003ece <NVIC_EncodePriority+0x32>
 8003ecc:	2300      	movs	r3, #0
 8003ece:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003ed4:	69bb      	ldr	r3, [r7, #24]
 8003ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eda:	43da      	mvns	r2, r3
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	401a      	ands	r2, r3
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ee4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	fa01 f303 	lsl.w	r3, r1, r3
 8003eee:	43d9      	mvns	r1, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ef4:	4313      	orrs	r3, r2
         );
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3724      	adds	r7, #36	@ 0x24
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr
	...

08003f04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f14:	d301      	bcc.n	8003f1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f16:	2301      	movs	r3, #1
 8003f18:	e00f      	b.n	8003f3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f1a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f44 <SysTick_Config+0x40>)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f22:	210f      	movs	r1, #15
 8003f24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f28:	f7ff ff8e 	bl	8003e48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f2c:	4b05      	ldr	r3, [pc, #20]	@ (8003f44 <SysTick_Config+0x40>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f32:	4b04      	ldr	r3, [pc, #16]	@ (8003f44 <SysTick_Config+0x40>)
 8003f34:	2207      	movs	r2, #7
 8003f36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3708      	adds	r7, #8
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	e000e010 	.word	0xe000e010

08003f48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	f7ff ff05 	bl	8003d60 <__NVIC_SetPriorityGrouping>
}
 8003f56:	bf00      	nop
 8003f58:	3708      	adds	r7, #8
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b086      	sub	sp, #24
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	4603      	mov	r3, r0
 8003f66:	60b9      	str	r1, [r7, #8]
 8003f68:	607a      	str	r2, [r7, #4]
 8003f6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f70:	f7ff ff1a 	bl	8003da8 <__NVIC_GetPriorityGrouping>
 8003f74:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	68b9      	ldr	r1, [r7, #8]
 8003f7a:	6978      	ldr	r0, [r7, #20]
 8003f7c:	f7ff ff8e 	bl	8003e9c <NVIC_EncodePriority>
 8003f80:	4602      	mov	r2, r0
 8003f82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f86:	4611      	mov	r1, r2
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7ff ff5d 	bl	8003e48 <__NVIC_SetPriority>
}
 8003f8e:	bf00      	nop
 8003f90:	3718      	adds	r7, #24
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b082      	sub	sp, #8
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7ff ff0d 	bl	8003dc4 <__NVIC_EnableIRQ>
}
 8003faa:	bf00      	nop
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b082      	sub	sp, #8
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	4603      	mov	r3, r0
 8003fba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7ff ff1d 	bl	8003e00 <__NVIC_DisableIRQ>
}
 8003fc6:	bf00      	nop
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	b082      	sub	sp, #8
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f7ff ff94 	bl	8003f04 <SysTick_Config>
 8003fdc:	4603      	mov	r3, r0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}

08003fe6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fe6:	b480      	push	{r7}
 8003fe8:	b085      	sub	sp, #20
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d008      	beq.n	8004010 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2204      	movs	r2, #4
 8004002:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e022      	b.n	8004056 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f022 020e 	bic.w	r2, r2, #14
 800401e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f022 0201 	bic.w	r2, r2, #1
 800402e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004034:	f003 021c 	and.w	r2, r3, #28
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800403c:	2101      	movs	r1, #1
 800403e:	fa01 f202 	lsl.w	r2, r1, r2
 8004042:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004054:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004056:	4618      	mov	r0, r3
 8004058:	3714      	adds	r7, #20
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr

08004062 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b084      	sub	sp, #16
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800406a:	2300      	movs	r3, #0
 800406c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d005      	beq.n	8004086 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2204      	movs	r2, #4
 800407e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	73fb      	strb	r3, [r7, #15]
 8004084:	e029      	b.n	80040da <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 020e 	bic.w	r2, r2, #14
 8004094:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f022 0201 	bic.w	r2, r2, #1
 80040a4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040aa:	f003 021c 	and.w	r2, r3, #28
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b2:	2101      	movs	r1, #1
 80040b4:	fa01 f202 	lsl.w	r2, r1, r2
 80040b8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	4798      	blx	r3
    }
  }
  return status;
 80040da:	7bfb      	ldrb	r3, [r7, #15]
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3710      	adds	r7, #16
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b087      	sub	sp, #28
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040ee:	2300      	movs	r3, #0
 80040f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040f2:	e17f      	b.n	80043f4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	2101      	movs	r1, #1
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004100:	4013      	ands	r3, r2
 8004102:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 8171 	beq.w	80043ee <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f003 0303 	and.w	r3, r3, #3
 8004114:	2b01      	cmp	r3, #1
 8004116:	d005      	beq.n	8004124 <HAL_GPIO_Init+0x40>
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f003 0303 	and.w	r3, r3, #3
 8004120:	2b02      	cmp	r3, #2
 8004122:	d130      	bne.n	8004186 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	2203      	movs	r2, #3
 8004130:	fa02 f303 	lsl.w	r3, r2, r3
 8004134:	43db      	mvns	r3, r3
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	4013      	ands	r3, r2
 800413a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	68da      	ldr	r2, [r3, #12]
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	fa02 f303 	lsl.w	r3, r2, r3
 8004148:	693a      	ldr	r2, [r7, #16]
 800414a:	4313      	orrs	r3, r2
 800414c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	693a      	ldr	r2, [r7, #16]
 8004152:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800415a:	2201      	movs	r2, #1
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	fa02 f303 	lsl.w	r3, r2, r3
 8004162:	43db      	mvns	r3, r3
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	4013      	ands	r3, r2
 8004168:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	091b      	lsrs	r3, r3, #4
 8004170:	f003 0201 	and.w	r2, r3, #1
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	fa02 f303 	lsl.w	r3, r2, r3
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	4313      	orrs	r3, r2
 800417e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	693a      	ldr	r2, [r7, #16]
 8004184:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	f003 0303 	and.w	r3, r3, #3
 800418e:	2b03      	cmp	r3, #3
 8004190:	d118      	bne.n	80041c4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004196:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004198:	2201      	movs	r2, #1
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	fa02 f303 	lsl.w	r3, r2, r3
 80041a0:	43db      	mvns	r3, r3
 80041a2:	693a      	ldr	r2, [r7, #16]
 80041a4:	4013      	ands	r3, r2
 80041a6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	08db      	lsrs	r3, r3, #3
 80041ae:	f003 0201 	and.w	r2, r3, #1
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	fa02 f303 	lsl.w	r3, r2, r3
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f003 0303 	and.w	r3, r3, #3
 80041cc:	2b03      	cmp	r3, #3
 80041ce:	d017      	beq.n	8004200 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	2203      	movs	r2, #3
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	43db      	mvns	r3, r3
 80041e2:	693a      	ldr	r2, [r7, #16]
 80041e4:	4013      	ands	r3, r2
 80041e6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	693a      	ldr	r2, [r7, #16]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f003 0303 	and.w	r3, r3, #3
 8004208:	2b02      	cmp	r3, #2
 800420a:	d123      	bne.n	8004254 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	08da      	lsrs	r2, r3, #3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	3208      	adds	r2, #8
 8004214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004218:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	f003 0307 	and.w	r3, r3, #7
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	220f      	movs	r2, #15
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	43db      	mvns	r3, r3
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	4013      	ands	r3, r2
 800422e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	691a      	ldr	r2, [r3, #16]
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	f003 0307 	and.w	r3, r3, #7
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	fa02 f303 	lsl.w	r3, r2, r3
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	4313      	orrs	r3, r2
 8004244:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	08da      	lsrs	r2, r3, #3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	3208      	adds	r2, #8
 800424e:	6939      	ldr	r1, [r7, #16]
 8004250:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	2203      	movs	r2, #3
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	43db      	mvns	r3, r3
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	4013      	ands	r3, r2
 800426a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f003 0203 	and.w	r2, r3, #3
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	693a      	ldr	r2, [r7, #16]
 800427e:	4313      	orrs	r3, r2
 8004280:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	693a      	ldr	r2, [r7, #16]
 8004286:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 80ac 	beq.w	80043ee <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004296:	4b5f      	ldr	r3, [pc, #380]	@ (8004414 <HAL_GPIO_Init+0x330>)
 8004298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800429a:	4a5e      	ldr	r2, [pc, #376]	@ (8004414 <HAL_GPIO_Init+0x330>)
 800429c:	f043 0301 	orr.w	r3, r3, #1
 80042a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80042a2:	4b5c      	ldr	r3, [pc, #368]	@ (8004414 <HAL_GPIO_Init+0x330>)
 80042a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	60bb      	str	r3, [r7, #8]
 80042ac:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80042ae:	4a5a      	ldr	r2, [pc, #360]	@ (8004418 <HAL_GPIO_Init+0x334>)
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	089b      	lsrs	r3, r3, #2
 80042b4:	3302      	adds	r3, #2
 80042b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	f003 0303 	and.w	r3, r3, #3
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	220f      	movs	r2, #15
 80042c6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ca:	43db      	mvns	r3, r3
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	4013      	ands	r3, r2
 80042d0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80042d8:	d025      	beq.n	8004326 <HAL_GPIO_Init+0x242>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a4f      	ldr	r2, [pc, #316]	@ (800441c <HAL_GPIO_Init+0x338>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d01f      	beq.n	8004322 <HAL_GPIO_Init+0x23e>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a4e      	ldr	r2, [pc, #312]	@ (8004420 <HAL_GPIO_Init+0x33c>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d019      	beq.n	800431e <HAL_GPIO_Init+0x23a>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a4d      	ldr	r2, [pc, #308]	@ (8004424 <HAL_GPIO_Init+0x340>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d013      	beq.n	800431a <HAL_GPIO_Init+0x236>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a4c      	ldr	r2, [pc, #304]	@ (8004428 <HAL_GPIO_Init+0x344>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d00d      	beq.n	8004316 <HAL_GPIO_Init+0x232>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a4b      	ldr	r2, [pc, #300]	@ (800442c <HAL_GPIO_Init+0x348>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d007      	beq.n	8004312 <HAL_GPIO_Init+0x22e>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a4a      	ldr	r2, [pc, #296]	@ (8004430 <HAL_GPIO_Init+0x34c>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d101      	bne.n	800430e <HAL_GPIO_Init+0x22a>
 800430a:	2306      	movs	r3, #6
 800430c:	e00c      	b.n	8004328 <HAL_GPIO_Init+0x244>
 800430e:	2307      	movs	r3, #7
 8004310:	e00a      	b.n	8004328 <HAL_GPIO_Init+0x244>
 8004312:	2305      	movs	r3, #5
 8004314:	e008      	b.n	8004328 <HAL_GPIO_Init+0x244>
 8004316:	2304      	movs	r3, #4
 8004318:	e006      	b.n	8004328 <HAL_GPIO_Init+0x244>
 800431a:	2303      	movs	r3, #3
 800431c:	e004      	b.n	8004328 <HAL_GPIO_Init+0x244>
 800431e:	2302      	movs	r3, #2
 8004320:	e002      	b.n	8004328 <HAL_GPIO_Init+0x244>
 8004322:	2301      	movs	r3, #1
 8004324:	e000      	b.n	8004328 <HAL_GPIO_Init+0x244>
 8004326:	2300      	movs	r3, #0
 8004328:	697a      	ldr	r2, [r7, #20]
 800432a:	f002 0203 	and.w	r2, r2, #3
 800432e:	0092      	lsls	r2, r2, #2
 8004330:	4093      	lsls	r3, r2
 8004332:	693a      	ldr	r2, [r7, #16]
 8004334:	4313      	orrs	r3, r2
 8004336:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004338:	4937      	ldr	r1, [pc, #220]	@ (8004418 <HAL_GPIO_Init+0x334>)
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	089b      	lsrs	r3, r3, #2
 800433e:	3302      	adds	r3, #2
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004346:	4b3b      	ldr	r3, [pc, #236]	@ (8004434 <HAL_GPIO_Init+0x350>)
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	43db      	mvns	r3, r3
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	4013      	ands	r3, r2
 8004354:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d003      	beq.n	800436a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004362:	693a      	ldr	r2, [r7, #16]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	4313      	orrs	r3, r2
 8004368:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800436a:	4a32      	ldr	r2, [pc, #200]	@ (8004434 <HAL_GPIO_Init+0x350>)
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004370:	4b30      	ldr	r3, [pc, #192]	@ (8004434 <HAL_GPIO_Init+0x350>)
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	43db      	mvns	r3, r3
 800437a:	693a      	ldr	r2, [r7, #16]
 800437c:	4013      	ands	r3, r2
 800437e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d003      	beq.n	8004394 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800438c:	693a      	ldr	r2, [r7, #16]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	4313      	orrs	r3, r2
 8004392:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004394:	4a27      	ldr	r2, [pc, #156]	@ (8004434 <HAL_GPIO_Init+0x350>)
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800439a:	4b26      	ldr	r3, [pc, #152]	@ (8004434 <HAL_GPIO_Init+0x350>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	43db      	mvns	r3, r3
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	4013      	ands	r3, r2
 80043a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80043be:	4a1d      	ldr	r2, [pc, #116]	@ (8004434 <HAL_GPIO_Init+0x350>)
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80043c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004434 <HAL_GPIO_Init+0x350>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	43db      	mvns	r3, r3
 80043ce:	693a      	ldr	r2, [r7, #16]
 80043d0:	4013      	ands	r3, r2
 80043d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d003      	beq.n	80043e8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80043e8:	4a12      	ldr	r2, [pc, #72]	@ (8004434 <HAL_GPIO_Init+0x350>)
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	3301      	adds	r3, #1
 80043f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	fa22 f303 	lsr.w	r3, r2, r3
 80043fe:	2b00      	cmp	r3, #0
 8004400:	f47f ae78 	bne.w	80040f4 <HAL_GPIO_Init+0x10>
  }
}
 8004404:	bf00      	nop
 8004406:	bf00      	nop
 8004408:	371c      	adds	r7, #28
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
 8004412:	bf00      	nop
 8004414:	40021000 	.word	0x40021000
 8004418:	40010000 	.word	0x40010000
 800441c:	48000400 	.word	0x48000400
 8004420:	48000800 	.word	0x48000800
 8004424:	48000c00 	.word	0x48000c00
 8004428:	48001000 	.word	0x48001000
 800442c:	48001400 	.word	0x48001400
 8004430:	48001800 	.word	0x48001800
 8004434:	40010400 	.word	0x40010400

08004438 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004438:	b480      	push	{r7}
 800443a:	b087      	sub	sp, #28
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004442:	2300      	movs	r3, #0
 8004444:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004446:	e0cd      	b.n	80045e4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004448:	2201      	movs	r2, #1
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	fa02 f303 	lsl.w	r3, r2, r3
 8004450:	683a      	ldr	r2, [r7, #0]
 8004452:	4013      	ands	r3, r2
 8004454:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	2b00      	cmp	r3, #0
 800445a:	f000 80c0 	beq.w	80045de <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800445e:	4a68      	ldr	r2, [pc, #416]	@ (8004600 <HAL_GPIO_DeInit+0x1c8>)
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	089b      	lsrs	r3, r3, #2
 8004464:	3302      	adds	r3, #2
 8004466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800446a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	f003 0303 	and.w	r3, r3, #3
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	220f      	movs	r2, #15
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	4013      	ands	r3, r2
 800447e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004486:	d025      	beq.n	80044d4 <HAL_GPIO_DeInit+0x9c>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a5e      	ldr	r2, [pc, #376]	@ (8004604 <HAL_GPIO_DeInit+0x1cc>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d01f      	beq.n	80044d0 <HAL_GPIO_DeInit+0x98>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a5d      	ldr	r2, [pc, #372]	@ (8004608 <HAL_GPIO_DeInit+0x1d0>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d019      	beq.n	80044cc <HAL_GPIO_DeInit+0x94>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	4a5c      	ldr	r2, [pc, #368]	@ (800460c <HAL_GPIO_DeInit+0x1d4>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d013      	beq.n	80044c8 <HAL_GPIO_DeInit+0x90>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a5b      	ldr	r2, [pc, #364]	@ (8004610 <HAL_GPIO_DeInit+0x1d8>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d00d      	beq.n	80044c4 <HAL_GPIO_DeInit+0x8c>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	4a5a      	ldr	r2, [pc, #360]	@ (8004614 <HAL_GPIO_DeInit+0x1dc>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d007      	beq.n	80044c0 <HAL_GPIO_DeInit+0x88>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	4a59      	ldr	r2, [pc, #356]	@ (8004618 <HAL_GPIO_DeInit+0x1e0>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d101      	bne.n	80044bc <HAL_GPIO_DeInit+0x84>
 80044b8:	2306      	movs	r3, #6
 80044ba:	e00c      	b.n	80044d6 <HAL_GPIO_DeInit+0x9e>
 80044bc:	2307      	movs	r3, #7
 80044be:	e00a      	b.n	80044d6 <HAL_GPIO_DeInit+0x9e>
 80044c0:	2305      	movs	r3, #5
 80044c2:	e008      	b.n	80044d6 <HAL_GPIO_DeInit+0x9e>
 80044c4:	2304      	movs	r3, #4
 80044c6:	e006      	b.n	80044d6 <HAL_GPIO_DeInit+0x9e>
 80044c8:	2303      	movs	r3, #3
 80044ca:	e004      	b.n	80044d6 <HAL_GPIO_DeInit+0x9e>
 80044cc:	2302      	movs	r3, #2
 80044ce:	e002      	b.n	80044d6 <HAL_GPIO_DeInit+0x9e>
 80044d0:	2301      	movs	r3, #1
 80044d2:	e000      	b.n	80044d6 <HAL_GPIO_DeInit+0x9e>
 80044d4:	2300      	movs	r3, #0
 80044d6:	697a      	ldr	r2, [r7, #20]
 80044d8:	f002 0203 	and.w	r2, r2, #3
 80044dc:	0092      	lsls	r2, r2, #2
 80044de:	4093      	lsls	r3, r2
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d132      	bne.n	800454c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80044e6:	4b4d      	ldr	r3, [pc, #308]	@ (800461c <HAL_GPIO_DeInit+0x1e4>)
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	43db      	mvns	r3, r3
 80044ee:	494b      	ldr	r1, [pc, #300]	@ (800461c <HAL_GPIO_DeInit+0x1e4>)
 80044f0:	4013      	ands	r3, r2
 80044f2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80044f4:	4b49      	ldr	r3, [pc, #292]	@ (800461c <HAL_GPIO_DeInit+0x1e4>)
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	43db      	mvns	r3, r3
 80044fc:	4947      	ldr	r1, [pc, #284]	@ (800461c <HAL_GPIO_DeInit+0x1e4>)
 80044fe:	4013      	ands	r3, r2
 8004500:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004502:	4b46      	ldr	r3, [pc, #280]	@ (800461c <HAL_GPIO_DeInit+0x1e4>)
 8004504:	68da      	ldr	r2, [r3, #12]
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	43db      	mvns	r3, r3
 800450a:	4944      	ldr	r1, [pc, #272]	@ (800461c <HAL_GPIO_DeInit+0x1e4>)
 800450c:	4013      	ands	r3, r2
 800450e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004510:	4b42      	ldr	r3, [pc, #264]	@ (800461c <HAL_GPIO_DeInit+0x1e4>)
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	43db      	mvns	r3, r3
 8004518:	4940      	ldr	r1, [pc, #256]	@ (800461c <HAL_GPIO_DeInit+0x1e4>)
 800451a:	4013      	ands	r3, r2
 800451c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	f003 0303 	and.w	r3, r3, #3
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	220f      	movs	r2, #15
 8004528:	fa02 f303 	lsl.w	r3, r2, r3
 800452c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800452e:	4a34      	ldr	r2, [pc, #208]	@ (8004600 <HAL_GPIO_DeInit+0x1c8>)
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	089b      	lsrs	r3, r3, #2
 8004534:	3302      	adds	r3, #2
 8004536:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	43da      	mvns	r2, r3
 800453e:	4830      	ldr	r0, [pc, #192]	@ (8004600 <HAL_GPIO_DeInit+0x1c8>)
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	089b      	lsrs	r3, r3, #2
 8004544:	400a      	ands	r2, r1
 8004546:	3302      	adds	r3, #2
 8004548:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	005b      	lsls	r3, r3, #1
 8004554:	2103      	movs	r1, #3
 8004556:	fa01 f303 	lsl.w	r3, r1, r3
 800455a:	431a      	orrs	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	08da      	lsrs	r2, r3, #3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	3208      	adds	r2, #8
 8004568:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	f003 0307 	and.w	r3, r3, #7
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	220f      	movs	r2, #15
 8004576:	fa02 f303 	lsl.w	r3, r2, r3
 800457a:	43db      	mvns	r3, r3
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	08d2      	lsrs	r2, r2, #3
 8004580:	4019      	ands	r1, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	3208      	adds	r2, #8
 8004586:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	689a      	ldr	r2, [r3, #8]
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	005b      	lsls	r3, r3, #1
 8004592:	2103      	movs	r1, #3
 8004594:	fa01 f303 	lsl.w	r3, r1, r3
 8004598:	43db      	mvns	r3, r3
 800459a:	401a      	ands	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	685a      	ldr	r2, [r3, #4]
 80045a4:	2101      	movs	r1, #1
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	fa01 f303 	lsl.w	r3, r1, r3
 80045ac:	43db      	mvns	r3, r3
 80045ae:	401a      	ands	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	68da      	ldr	r2, [r3, #12]
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	2103      	movs	r1, #3
 80045be:	fa01 f303 	lsl.w	r3, r1, r3
 80045c2:	43db      	mvns	r3, r3
 80045c4:	401a      	ands	r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045ce:	2101      	movs	r1, #1
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	fa01 f303 	lsl.w	r3, r1, r3
 80045d6:	43db      	mvns	r3, r3
 80045d8:	401a      	ands	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	3301      	adds	r3, #1
 80045e2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80045e4:	683a      	ldr	r2, [r7, #0]
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	fa22 f303 	lsr.w	r3, r2, r3
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	f47f af2b 	bne.w	8004448 <HAL_GPIO_DeInit+0x10>
  }
}
 80045f2:	bf00      	nop
 80045f4:	bf00      	nop
 80045f6:	371c      	adds	r7, #28
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr
 8004600:	40010000 	.word	0x40010000
 8004604:	48000400 	.word	0x48000400
 8004608:	48000800 	.word	0x48000800
 800460c:	48000c00 	.word	0x48000c00
 8004610:	48001000 	.word	0x48001000
 8004614:	48001400 	.word	0x48001400
 8004618:	48001800 	.word	0x48001800
 800461c:	40010400 	.word	0x40010400

08004620 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	460b      	mov	r3, r1
 800462a:	807b      	strh	r3, [r7, #2]
 800462c:	4613      	mov	r3, r2
 800462e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004630:	787b      	ldrb	r3, [r7, #1]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d003      	beq.n	800463e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004636:	887a      	ldrh	r2, [r7, #2]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800463c:	e002      	b.n	8004644 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800463e:	887a      	ldrh	r2, [r7, #2]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004644:	bf00      	nop
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004650:	b480      	push	{r7}
 8004652:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004654:	4b04      	ldr	r3, [pc, #16]	@ (8004668 <HAL_PWREx_GetVoltageRange+0x18>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800465c:	4618      	mov	r0, r3
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	40007000 	.word	0x40007000

0800466c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800467a:	d130      	bne.n	80046de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800467c:	4b23      	ldr	r3, [pc, #140]	@ (800470c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004684:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004688:	d038      	beq.n	80046fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800468a:	4b20      	ldr	r3, [pc, #128]	@ (800470c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004692:	4a1e      	ldr	r2, [pc, #120]	@ (800470c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004694:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004698:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800469a:	4b1d      	ldr	r3, [pc, #116]	@ (8004710 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2232      	movs	r2, #50	@ 0x32
 80046a0:	fb02 f303 	mul.w	r3, r2, r3
 80046a4:	4a1b      	ldr	r2, [pc, #108]	@ (8004714 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80046a6:	fba2 2303 	umull	r2, r3, r2, r3
 80046aa:	0c9b      	lsrs	r3, r3, #18
 80046ac:	3301      	adds	r3, #1
 80046ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046b0:	e002      	b.n	80046b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	3b01      	subs	r3, #1
 80046b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046b8:	4b14      	ldr	r3, [pc, #80]	@ (800470c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046ba:	695b      	ldr	r3, [r3, #20]
 80046bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c4:	d102      	bne.n	80046cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1f2      	bne.n	80046b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046cc:	4b0f      	ldr	r3, [pc, #60]	@ (800470c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046ce:	695b      	ldr	r3, [r3, #20]
 80046d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046d8:	d110      	bne.n	80046fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e00f      	b.n	80046fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80046de:	4b0b      	ldr	r3, [pc, #44]	@ (800470c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046ea:	d007      	beq.n	80046fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80046ec:	4b07      	ldr	r3, [pc, #28]	@ (800470c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046f4:	4a05      	ldr	r2, [pc, #20]	@ (800470c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80046fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3714      	adds	r7, #20
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	40007000 	.word	0x40007000
 8004710:	2000004c 	.word	0x2000004c
 8004714:	431bde83 	.word	0x431bde83

08004718 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b088      	sub	sp, #32
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d101      	bne.n	800472a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e3ca      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800472a:	4b97      	ldr	r3, [pc, #604]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f003 030c 	and.w	r3, r3, #12
 8004732:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004734:	4b94      	ldr	r3, [pc, #592]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	f003 0303 	and.w	r3, r3, #3
 800473c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0310 	and.w	r3, r3, #16
 8004746:	2b00      	cmp	r3, #0
 8004748:	f000 80e4 	beq.w	8004914 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d007      	beq.n	8004762 <HAL_RCC_OscConfig+0x4a>
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	2b0c      	cmp	r3, #12
 8004756:	f040 808b 	bne.w	8004870 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	2b01      	cmp	r3, #1
 800475e:	f040 8087 	bne.w	8004870 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004762:	4b89      	ldr	r3, [pc, #548]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0302 	and.w	r3, r3, #2
 800476a:	2b00      	cmp	r3, #0
 800476c:	d005      	beq.n	800477a <HAL_RCC_OscConfig+0x62>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	699b      	ldr	r3, [r3, #24]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d101      	bne.n	800477a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e3a2      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a1a      	ldr	r2, [r3, #32]
 800477e:	4b82      	ldr	r3, [pc, #520]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0308 	and.w	r3, r3, #8
 8004786:	2b00      	cmp	r3, #0
 8004788:	d004      	beq.n	8004794 <HAL_RCC_OscConfig+0x7c>
 800478a:	4b7f      	ldr	r3, [pc, #508]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004792:	e005      	b.n	80047a0 <HAL_RCC_OscConfig+0x88>
 8004794:	4b7c      	ldr	r3, [pc, #496]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 8004796:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800479a:	091b      	lsrs	r3, r3, #4
 800479c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d223      	bcs.n	80047ec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a1b      	ldr	r3, [r3, #32]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f000 fd55 	bl	8005258 <RCC_SetFlashLatencyFromMSIRange>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d001      	beq.n	80047b8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e383      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047b8:	4b73      	ldr	r3, [pc, #460]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a72      	ldr	r2, [pc, #456]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80047be:	f043 0308 	orr.w	r3, r3, #8
 80047c2:	6013      	str	r3, [r2, #0]
 80047c4:	4b70      	ldr	r3, [pc, #448]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a1b      	ldr	r3, [r3, #32]
 80047d0:	496d      	ldr	r1, [pc, #436]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80047d2:	4313      	orrs	r3, r2
 80047d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80047d6:	4b6c      	ldr	r3, [pc, #432]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	021b      	lsls	r3, r3, #8
 80047e4:	4968      	ldr	r1, [pc, #416]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	604b      	str	r3, [r1, #4]
 80047ea:	e025      	b.n	8004838 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047ec:	4b66      	ldr	r3, [pc, #408]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a65      	ldr	r2, [pc, #404]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80047f2:	f043 0308 	orr.w	r3, r3, #8
 80047f6:	6013      	str	r3, [r2, #0]
 80047f8:	4b63      	ldr	r3, [pc, #396]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a1b      	ldr	r3, [r3, #32]
 8004804:	4960      	ldr	r1, [pc, #384]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 8004806:	4313      	orrs	r3, r2
 8004808:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800480a:	4b5f      	ldr	r3, [pc, #380]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	69db      	ldr	r3, [r3, #28]
 8004816:	021b      	lsls	r3, r3, #8
 8004818:	495b      	ldr	r1, [pc, #364]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 800481a:	4313      	orrs	r3, r2
 800481c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d109      	bne.n	8004838 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a1b      	ldr	r3, [r3, #32]
 8004828:	4618      	mov	r0, r3
 800482a:	f000 fd15 	bl	8005258 <RCC_SetFlashLatencyFromMSIRange>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d001      	beq.n	8004838 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e343      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004838:	f000 fc4a 	bl	80050d0 <HAL_RCC_GetSysClockFreq>
 800483c:	4602      	mov	r2, r0
 800483e:	4b52      	ldr	r3, [pc, #328]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	091b      	lsrs	r3, r3, #4
 8004844:	f003 030f 	and.w	r3, r3, #15
 8004848:	4950      	ldr	r1, [pc, #320]	@ (800498c <HAL_RCC_OscConfig+0x274>)
 800484a:	5ccb      	ldrb	r3, [r1, r3]
 800484c:	f003 031f 	and.w	r3, r3, #31
 8004850:	fa22 f303 	lsr.w	r3, r2, r3
 8004854:	4a4e      	ldr	r2, [pc, #312]	@ (8004990 <HAL_RCC_OscConfig+0x278>)
 8004856:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004858:	4b4e      	ldr	r3, [pc, #312]	@ (8004994 <HAL_RCC_OscConfig+0x27c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4618      	mov	r0, r3
 800485e:	f7ff f9ff 	bl	8003c60 <HAL_InitTick>
 8004862:	4603      	mov	r3, r0
 8004864:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004866:	7bfb      	ldrb	r3, [r7, #15]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d052      	beq.n	8004912 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800486c:	7bfb      	ldrb	r3, [r7, #15]
 800486e:	e327      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d032      	beq.n	80048de <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004878:	4b43      	ldr	r3, [pc, #268]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a42      	ldr	r2, [pc, #264]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 800487e:	f043 0301 	orr.w	r3, r3, #1
 8004882:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004884:	f7ff fa3c 	bl	8003d00 <HAL_GetTick>
 8004888:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800488a:	e008      	b.n	800489e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800488c:	f7ff fa38 	bl	8003d00 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	2b02      	cmp	r3, #2
 8004898:	d901      	bls.n	800489e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e310      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800489e:	4b3a      	ldr	r3, [pc, #232]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d0f0      	beq.n	800488c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048aa:	4b37      	ldr	r3, [pc, #220]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a36      	ldr	r2, [pc, #216]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80048b0:	f043 0308 	orr.w	r3, r3, #8
 80048b4:	6013      	str	r3, [r2, #0]
 80048b6:	4b34      	ldr	r3, [pc, #208]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	4931      	ldr	r1, [pc, #196]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048c8:	4b2f      	ldr	r3, [pc, #188]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	69db      	ldr	r3, [r3, #28]
 80048d4:	021b      	lsls	r3, r3, #8
 80048d6:	492c      	ldr	r1, [pc, #176]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	604b      	str	r3, [r1, #4]
 80048dc:	e01a      	b.n	8004914 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80048de:	4b2a      	ldr	r3, [pc, #168]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a29      	ldr	r2, [pc, #164]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 80048e4:	f023 0301 	bic.w	r3, r3, #1
 80048e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80048ea:	f7ff fa09 	bl	8003d00 <HAL_GetTick>
 80048ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80048f0:	e008      	b.n	8004904 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80048f2:	f7ff fa05 	bl	8003d00 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d901      	bls.n	8004904 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e2dd      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004904:	4b20      	ldr	r3, [pc, #128]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0302 	and.w	r3, r3, #2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1f0      	bne.n	80048f2 <HAL_RCC_OscConfig+0x1da>
 8004910:	e000      	b.n	8004914 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004912:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0301 	and.w	r3, r3, #1
 800491c:	2b00      	cmp	r3, #0
 800491e:	d074      	beq.n	8004a0a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	2b08      	cmp	r3, #8
 8004924:	d005      	beq.n	8004932 <HAL_RCC_OscConfig+0x21a>
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	2b0c      	cmp	r3, #12
 800492a:	d10e      	bne.n	800494a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	2b03      	cmp	r3, #3
 8004930:	d10b      	bne.n	800494a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004932:	4b15      	ldr	r3, [pc, #84]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d064      	beq.n	8004a08 <HAL_RCC_OscConfig+0x2f0>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d160      	bne.n	8004a08 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e2ba      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004952:	d106      	bne.n	8004962 <HAL_RCC_OscConfig+0x24a>
 8004954:	4b0c      	ldr	r3, [pc, #48]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a0b      	ldr	r2, [pc, #44]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 800495a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800495e:	6013      	str	r3, [r2, #0]
 8004960:	e026      	b.n	80049b0 <HAL_RCC_OscConfig+0x298>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800496a:	d115      	bne.n	8004998 <HAL_RCC_OscConfig+0x280>
 800496c:	4b06      	ldr	r3, [pc, #24]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a05      	ldr	r2, [pc, #20]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 8004972:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004976:	6013      	str	r3, [r2, #0]
 8004978:	4b03      	ldr	r3, [pc, #12]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a02      	ldr	r2, [pc, #8]	@ (8004988 <HAL_RCC_OscConfig+0x270>)
 800497e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004982:	6013      	str	r3, [r2, #0]
 8004984:	e014      	b.n	80049b0 <HAL_RCC_OscConfig+0x298>
 8004986:	bf00      	nop
 8004988:	40021000 	.word	0x40021000
 800498c:	0800d154 	.word	0x0800d154
 8004990:	2000004c 	.word	0x2000004c
 8004994:	20000050 	.word	0x20000050
 8004998:	4ba0      	ldr	r3, [pc, #640]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a9f      	ldr	r2, [pc, #636]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 800499e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049a2:	6013      	str	r3, [r2, #0]
 80049a4:	4b9d      	ldr	r3, [pc, #628]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a9c      	ldr	r2, [pc, #624]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 80049aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d013      	beq.n	80049e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b8:	f7ff f9a2 	bl	8003d00 <HAL_GetTick>
 80049bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049be:	e008      	b.n	80049d2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049c0:	f7ff f99e 	bl	8003d00 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	2b64      	cmp	r3, #100	@ 0x64
 80049cc:	d901      	bls.n	80049d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e276      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049d2:	4b92      	ldr	r3, [pc, #584]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d0f0      	beq.n	80049c0 <HAL_RCC_OscConfig+0x2a8>
 80049de:	e014      	b.n	8004a0a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e0:	f7ff f98e 	bl	8003d00 <HAL_GetTick>
 80049e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049e6:	e008      	b.n	80049fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049e8:	f7ff f98a 	bl	8003d00 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	2b64      	cmp	r3, #100	@ 0x64
 80049f4:	d901      	bls.n	80049fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e262      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80049fa:	4b88      	ldr	r3, [pc, #544]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1f0      	bne.n	80049e8 <HAL_RCC_OscConfig+0x2d0>
 8004a06:	e000      	b.n	8004a0a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d060      	beq.n	8004ad8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	2b04      	cmp	r3, #4
 8004a1a:	d005      	beq.n	8004a28 <HAL_RCC_OscConfig+0x310>
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	2b0c      	cmp	r3, #12
 8004a20:	d119      	bne.n	8004a56 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	d116      	bne.n	8004a56 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a28:	4b7c      	ldr	r3, [pc, #496]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d005      	beq.n	8004a40 <HAL_RCC_OscConfig+0x328>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d101      	bne.n	8004a40 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e23f      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a40:	4b76      	ldr	r3, [pc, #472]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	061b      	lsls	r3, r3, #24
 8004a4e:	4973      	ldr	r1, [pc, #460]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a54:	e040      	b.n	8004ad8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d023      	beq.n	8004aa6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a5e:	4b6f      	ldr	r3, [pc, #444]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a6e      	ldr	r2, [pc, #440]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004a64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a6a:	f7ff f949 	bl	8003d00 <HAL_GetTick>
 8004a6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a70:	e008      	b.n	8004a84 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a72:	f7ff f945 	bl	8003d00 <HAL_GetTick>
 8004a76:	4602      	mov	r2, r0
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	1ad3      	subs	r3, r2, r3
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d901      	bls.n	8004a84 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004a80:	2303      	movs	r3, #3
 8004a82:	e21d      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a84:	4b65      	ldr	r3, [pc, #404]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d0f0      	beq.n	8004a72 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a90:	4b62      	ldr	r3, [pc, #392]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	061b      	lsls	r3, r3, #24
 8004a9e:	495f      	ldr	r1, [pc, #380]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	604b      	str	r3, [r1, #4]
 8004aa4:	e018      	b.n	8004ad8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004aa6:	4b5d      	ldr	r3, [pc, #372]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a5c      	ldr	r2, [pc, #368]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004aac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ab0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab2:	f7ff f925 	bl	8003d00 <HAL_GetTick>
 8004ab6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ab8:	e008      	b.n	8004acc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004aba:	f7ff f921 	bl	8003d00 <HAL_GetTick>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d901      	bls.n	8004acc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e1f9      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004acc:	4b53      	ldr	r3, [pc, #332]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d1f0      	bne.n	8004aba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0308 	and.w	r3, r3, #8
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d03c      	beq.n	8004b5e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d01c      	beq.n	8004b26 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004aec:	4b4b      	ldr	r3, [pc, #300]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004aee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004af2:	4a4a      	ldr	r2, [pc, #296]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004af4:	f043 0301 	orr.w	r3, r3, #1
 8004af8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004afc:	f7ff f900 	bl	8003d00 <HAL_GetTick>
 8004b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b02:	e008      	b.n	8004b16 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b04:	f7ff f8fc 	bl	8003d00 <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e1d4      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b16:	4b41      	ldr	r3, [pc, #260]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004b18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b1c:	f003 0302 	and.w	r3, r3, #2
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d0ef      	beq.n	8004b04 <HAL_RCC_OscConfig+0x3ec>
 8004b24:	e01b      	b.n	8004b5e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b26:	4b3d      	ldr	r3, [pc, #244]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004b28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b2c:	4a3b      	ldr	r2, [pc, #236]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004b2e:	f023 0301 	bic.w	r3, r3, #1
 8004b32:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b36:	f7ff f8e3 	bl	8003d00 <HAL_GetTick>
 8004b3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b3c:	e008      	b.n	8004b50 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b3e:	f7ff f8df 	bl	8003d00 <HAL_GetTick>
 8004b42:	4602      	mov	r2, r0
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d901      	bls.n	8004b50 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e1b7      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b50:	4b32      	ldr	r3, [pc, #200]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004b52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b56:	f003 0302 	and.w	r3, r3, #2
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1ef      	bne.n	8004b3e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0304 	and.w	r3, r3, #4
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	f000 80a6 	beq.w	8004cb8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004b70:	4b2a      	ldr	r3, [pc, #168]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d10d      	bne.n	8004b98 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b7c:	4b27      	ldr	r3, [pc, #156]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b80:	4a26      	ldr	r2, [pc, #152]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004b82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b86:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b88:	4b24      	ldr	r3, [pc, #144]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b90:	60bb      	str	r3, [r7, #8]
 8004b92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b94:	2301      	movs	r3, #1
 8004b96:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b98:	4b21      	ldr	r3, [pc, #132]	@ (8004c20 <HAL_RCC_OscConfig+0x508>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d118      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ba4:	4b1e      	ldr	r3, [pc, #120]	@ (8004c20 <HAL_RCC_OscConfig+0x508>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c20 <HAL_RCC_OscConfig+0x508>)
 8004baa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bb0:	f7ff f8a6 	bl	8003d00 <HAL_GetTick>
 8004bb4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bb6:	e008      	b.n	8004bca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bb8:	f7ff f8a2 	bl	8003d00 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e17a      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bca:	4b15      	ldr	r3, [pc, #84]	@ (8004c20 <HAL_RCC_OscConfig+0x508>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d0f0      	beq.n	8004bb8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d108      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x4d8>
 8004bde:	4b0f      	ldr	r3, [pc, #60]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004be4:	4a0d      	ldr	r2, [pc, #52]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004be6:	f043 0301 	orr.w	r3, r3, #1
 8004bea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004bee:	e029      	b.n	8004c44 <HAL_RCC_OscConfig+0x52c>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	2b05      	cmp	r3, #5
 8004bf6:	d115      	bne.n	8004c24 <HAL_RCC_OscConfig+0x50c>
 8004bf8:	4b08      	ldr	r3, [pc, #32]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bfe:	4a07      	ldr	r2, [pc, #28]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004c00:	f043 0304 	orr.w	r3, r3, #4
 8004c04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c08:	4b04      	ldr	r3, [pc, #16]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c0e:	4a03      	ldr	r2, [pc, #12]	@ (8004c1c <HAL_RCC_OscConfig+0x504>)
 8004c10:	f043 0301 	orr.w	r3, r3, #1
 8004c14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c18:	e014      	b.n	8004c44 <HAL_RCC_OscConfig+0x52c>
 8004c1a:	bf00      	nop
 8004c1c:	40021000 	.word	0x40021000
 8004c20:	40007000 	.word	0x40007000
 8004c24:	4b9c      	ldr	r3, [pc, #624]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004c26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c2a:	4a9b      	ldr	r2, [pc, #620]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004c2c:	f023 0301 	bic.w	r3, r3, #1
 8004c30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c34:	4b98      	ldr	r3, [pc, #608]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c3a:	4a97      	ldr	r2, [pc, #604]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004c3c:	f023 0304 	bic.w	r3, r3, #4
 8004c40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d016      	beq.n	8004c7a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c4c:	f7ff f858 	bl	8003d00 <HAL_GetTick>
 8004c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c52:	e00a      	b.n	8004c6a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c54:	f7ff f854 	bl	8003d00 <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e12a      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c6a:	4b8b      	ldr	r3, [pc, #556]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d0ed      	beq.n	8004c54 <HAL_RCC_OscConfig+0x53c>
 8004c78:	e015      	b.n	8004ca6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c7a:	f7ff f841 	bl	8003d00 <HAL_GetTick>
 8004c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c80:	e00a      	b.n	8004c98 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c82:	f7ff f83d 	bl	8003d00 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d901      	bls.n	8004c98 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e113      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c98:	4b7f      	ldr	r3, [pc, #508]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c9e:	f003 0302 	and.w	r3, r3, #2
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d1ed      	bne.n	8004c82 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ca6:	7ffb      	ldrb	r3, [r7, #31]
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d105      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cac:	4b7a      	ldr	r3, [pc, #488]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cb0:	4a79      	ldr	r2, [pc, #484]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004cb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cb6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	f000 80fe 	beq.w	8004ebe <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	f040 80d0 	bne.w	8004e6c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ccc:	4b72      	ldr	r3, [pc, #456]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f003 0203 	and.w	r2, r3, #3
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d130      	bne.n	8004d42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cea:	3b01      	subs	r3, #1
 8004cec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d127      	bne.n	8004d42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cfc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d11f      	bne.n	8004d42 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d0c:	2a07      	cmp	r2, #7
 8004d0e:	bf14      	ite	ne
 8004d10:	2201      	movne	r2, #1
 8004d12:	2200      	moveq	r2, #0
 8004d14:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d113      	bne.n	8004d42 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d24:	085b      	lsrs	r3, r3, #1
 8004d26:	3b01      	subs	r3, #1
 8004d28:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d109      	bne.n	8004d42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d38:	085b      	lsrs	r3, r3, #1
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d06e      	beq.n	8004e20 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d42:	69bb      	ldr	r3, [r7, #24]
 8004d44:	2b0c      	cmp	r3, #12
 8004d46:	d069      	beq.n	8004e1c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004d48:	4b53      	ldr	r3, [pc, #332]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d105      	bne.n	8004d60 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004d54:	4b50      	ldr	r3, [pc, #320]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d001      	beq.n	8004d64 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e0ad      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004d64:	4b4c      	ldr	r3, [pc, #304]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a4b      	ldr	r2, [pc, #300]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004d6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d6e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d70:	f7fe ffc6 	bl	8003d00 <HAL_GetTick>
 8004d74:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d76:	e008      	b.n	8004d8a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d78:	f7fe ffc2 	bl	8003d00 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d901      	bls.n	8004d8a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e09a      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d8a:	4b43      	ldr	r3, [pc, #268]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1f0      	bne.n	8004d78 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d96:	4b40      	ldr	r3, [pc, #256]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004d98:	68da      	ldr	r2, [r3, #12]
 8004d9a:	4b40      	ldr	r3, [pc, #256]	@ (8004e9c <HAL_RCC_OscConfig+0x784>)
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004da6:	3a01      	subs	r2, #1
 8004da8:	0112      	lsls	r2, r2, #4
 8004daa:	4311      	orrs	r1, r2
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004db0:	0212      	lsls	r2, r2, #8
 8004db2:	4311      	orrs	r1, r2
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004db8:	0852      	lsrs	r2, r2, #1
 8004dba:	3a01      	subs	r2, #1
 8004dbc:	0552      	lsls	r2, r2, #21
 8004dbe:	4311      	orrs	r1, r2
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004dc4:	0852      	lsrs	r2, r2, #1
 8004dc6:	3a01      	subs	r2, #1
 8004dc8:	0652      	lsls	r2, r2, #25
 8004dca:	4311      	orrs	r1, r2
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004dd0:	0912      	lsrs	r2, r2, #4
 8004dd2:	0452      	lsls	r2, r2, #17
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	4930      	ldr	r1, [pc, #192]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004ddc:	4b2e      	ldr	r3, [pc, #184]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a2d      	ldr	r2, [pc, #180]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004de2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004de6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004de8:	4b2b      	ldr	r3, [pc, #172]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	4a2a      	ldr	r2, [pc, #168]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004dee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004df2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004df4:	f7fe ff84 	bl	8003d00 <HAL_GetTick>
 8004df8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dfa:	e008      	b.n	8004e0e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dfc:	f7fe ff80 	bl	8003d00 <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d901      	bls.n	8004e0e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	e058      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e0e:	4b22      	ldr	r3, [pc, #136]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d0f0      	beq.n	8004dfc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e1a:	e050      	b.n	8004ebe <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e04f      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e20:	4b1d      	ldr	r3, [pc, #116]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d148      	bne.n	8004ebe <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004e2c:	4b1a      	ldr	r3, [pc, #104]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a19      	ldr	r2, [pc, #100]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004e32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e36:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e38:	4b17      	ldr	r3, [pc, #92]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	4a16      	ldr	r2, [pc, #88]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004e3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e42:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004e44:	f7fe ff5c 	bl	8003d00 <HAL_GetTick>
 8004e48:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e4a:	e008      	b.n	8004e5e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e4c:	f7fe ff58 	bl	8003d00 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d901      	bls.n	8004e5e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e030      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d0f0      	beq.n	8004e4c <HAL_RCC_OscConfig+0x734>
 8004e6a:	e028      	b.n	8004ebe <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	2b0c      	cmp	r3, #12
 8004e70:	d023      	beq.n	8004eba <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e72:	4b09      	ldr	r3, [pc, #36]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a08      	ldr	r2, [pc, #32]	@ (8004e98 <HAL_RCC_OscConfig+0x780>)
 8004e78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e7e:	f7fe ff3f 	bl	8003d00 <HAL_GetTick>
 8004e82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e84:	e00c      	b.n	8004ea0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e86:	f7fe ff3b 	bl	8003d00 <HAL_GetTick>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d905      	bls.n	8004ea0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e013      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
 8004e98:	40021000 	.word	0x40021000
 8004e9c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ea0:	4b09      	ldr	r3, [pc, #36]	@ (8004ec8 <HAL_RCC_OscConfig+0x7b0>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1ec      	bne.n	8004e86 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004eac:	4b06      	ldr	r3, [pc, #24]	@ (8004ec8 <HAL_RCC_OscConfig+0x7b0>)
 8004eae:	68da      	ldr	r2, [r3, #12]
 8004eb0:	4905      	ldr	r1, [pc, #20]	@ (8004ec8 <HAL_RCC_OscConfig+0x7b0>)
 8004eb2:	4b06      	ldr	r3, [pc, #24]	@ (8004ecc <HAL_RCC_OscConfig+0x7b4>)
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	60cb      	str	r3, [r1, #12]
 8004eb8:	e001      	b.n	8004ebe <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e000      	b.n	8004ec0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3720      	adds	r7, #32
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	40021000 	.word	0x40021000
 8004ecc:	feeefffc 	.word	0xfeeefffc

08004ed0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d101      	bne.n	8004ee4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e0e7      	b.n	80050b4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ee4:	4b75      	ldr	r3, [pc, #468]	@ (80050bc <HAL_RCC_ClockConfig+0x1ec>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0307 	and.w	r3, r3, #7
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d910      	bls.n	8004f14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ef2:	4b72      	ldr	r3, [pc, #456]	@ (80050bc <HAL_RCC_ClockConfig+0x1ec>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f023 0207 	bic.w	r2, r3, #7
 8004efa:	4970      	ldr	r1, [pc, #448]	@ (80050bc <HAL_RCC_ClockConfig+0x1ec>)
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f02:	4b6e      	ldr	r3, [pc, #440]	@ (80050bc <HAL_RCC_ClockConfig+0x1ec>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0307 	and.w	r3, r3, #7
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d001      	beq.n	8004f14 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e0cf      	b.n	80050b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0302 	and.w	r3, r3, #2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d010      	beq.n	8004f42 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	689a      	ldr	r2, [r3, #8]
 8004f24:	4b66      	ldr	r3, [pc, #408]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d908      	bls.n	8004f42 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f30:	4b63      	ldr	r3, [pc, #396]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	4960      	ldr	r1, [pc, #384]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d04c      	beq.n	8004fe8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	2b03      	cmp	r3, #3
 8004f54:	d107      	bne.n	8004f66 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f56:	4b5a      	ldr	r3, [pc, #360]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d121      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e0a6      	b.n	80050b4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d107      	bne.n	8004f7e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f6e:	4b54      	ldr	r3, [pc, #336]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d115      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e09a      	b.n	80050b4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d107      	bne.n	8004f96 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f86:	4b4e      	ldr	r3, [pc, #312]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0302 	and.w	r3, r3, #2
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d109      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e08e      	b.n	80050b4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f96:	4b4a      	ldr	r3, [pc, #296]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e086      	b.n	80050b4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fa6:	4b46      	ldr	r3, [pc, #280]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f023 0203 	bic.w	r2, r3, #3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	4943      	ldr	r1, [pc, #268]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fb8:	f7fe fea2 	bl	8003d00 <HAL_GetTick>
 8004fbc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fbe:	e00a      	b.n	8004fd6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fc0:	f7fe fe9e 	bl	8003d00 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d901      	bls.n	8004fd6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e06e      	b.n	80050b4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fd6:	4b3a      	ldr	r3, [pc, #232]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f003 020c 	and.w	r2, r3, #12
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d1eb      	bne.n	8004fc0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d010      	beq.n	8005016 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	689a      	ldr	r2, [r3, #8]
 8004ff8:	4b31      	ldr	r3, [pc, #196]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005000:	429a      	cmp	r2, r3
 8005002:	d208      	bcs.n	8005016 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005004:	4b2e      	ldr	r3, [pc, #184]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	492b      	ldr	r1, [pc, #172]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8005012:	4313      	orrs	r3, r2
 8005014:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005016:	4b29      	ldr	r3, [pc, #164]	@ (80050bc <HAL_RCC_ClockConfig+0x1ec>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0307 	and.w	r3, r3, #7
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	429a      	cmp	r2, r3
 8005022:	d210      	bcs.n	8005046 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005024:	4b25      	ldr	r3, [pc, #148]	@ (80050bc <HAL_RCC_ClockConfig+0x1ec>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f023 0207 	bic.w	r2, r3, #7
 800502c:	4923      	ldr	r1, [pc, #140]	@ (80050bc <HAL_RCC_ClockConfig+0x1ec>)
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	4313      	orrs	r3, r2
 8005032:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005034:	4b21      	ldr	r3, [pc, #132]	@ (80050bc <HAL_RCC_ClockConfig+0x1ec>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	683a      	ldr	r2, [r7, #0]
 800503e:	429a      	cmp	r2, r3
 8005040:	d001      	beq.n	8005046 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e036      	b.n	80050b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0304 	and.w	r3, r3, #4
 800504e:	2b00      	cmp	r3, #0
 8005050:	d008      	beq.n	8005064 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005052:	4b1b      	ldr	r3, [pc, #108]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	4918      	ldr	r1, [pc, #96]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8005060:	4313      	orrs	r3, r2
 8005062:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 0308 	and.w	r3, r3, #8
 800506c:	2b00      	cmp	r3, #0
 800506e:	d009      	beq.n	8005084 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005070:	4b13      	ldr	r3, [pc, #76]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	691b      	ldr	r3, [r3, #16]
 800507c:	00db      	lsls	r3, r3, #3
 800507e:	4910      	ldr	r1, [pc, #64]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 8005080:	4313      	orrs	r3, r2
 8005082:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005084:	f000 f824 	bl	80050d0 <HAL_RCC_GetSysClockFreq>
 8005088:	4602      	mov	r2, r0
 800508a:	4b0d      	ldr	r3, [pc, #52]	@ (80050c0 <HAL_RCC_ClockConfig+0x1f0>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	091b      	lsrs	r3, r3, #4
 8005090:	f003 030f 	and.w	r3, r3, #15
 8005094:	490b      	ldr	r1, [pc, #44]	@ (80050c4 <HAL_RCC_ClockConfig+0x1f4>)
 8005096:	5ccb      	ldrb	r3, [r1, r3]
 8005098:	f003 031f 	and.w	r3, r3, #31
 800509c:	fa22 f303 	lsr.w	r3, r2, r3
 80050a0:	4a09      	ldr	r2, [pc, #36]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f8>)
 80050a2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050a4:	4b09      	ldr	r3, [pc, #36]	@ (80050cc <HAL_RCC_ClockConfig+0x1fc>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4618      	mov	r0, r3
 80050aa:	f7fe fdd9 	bl	8003c60 <HAL_InitTick>
 80050ae:	4603      	mov	r3, r0
 80050b0:	72fb      	strb	r3, [r7, #11]

  return status;
 80050b2:	7afb      	ldrb	r3, [r7, #11]
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3710      	adds	r7, #16
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	40022000 	.word	0x40022000
 80050c0:	40021000 	.word	0x40021000
 80050c4:	0800d154 	.word	0x0800d154
 80050c8:	2000004c 	.word	0x2000004c
 80050cc:	20000050 	.word	0x20000050

080050d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b089      	sub	sp, #36	@ 0x24
 80050d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80050d6:	2300      	movs	r3, #0
 80050d8:	61fb      	str	r3, [r7, #28]
 80050da:	2300      	movs	r3, #0
 80050dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050de:	4b3e      	ldr	r3, [pc, #248]	@ (80051d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f003 030c 	and.w	r3, r3, #12
 80050e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050e8:	4b3b      	ldr	r3, [pc, #236]	@ (80051d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80050ea:	68db      	ldr	r3, [r3, #12]
 80050ec:	f003 0303 	and.w	r3, r3, #3
 80050f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d005      	beq.n	8005104 <HAL_RCC_GetSysClockFreq+0x34>
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	2b0c      	cmp	r3, #12
 80050fc:	d121      	bne.n	8005142 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2b01      	cmp	r3, #1
 8005102:	d11e      	bne.n	8005142 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005104:	4b34      	ldr	r3, [pc, #208]	@ (80051d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 0308 	and.w	r3, r3, #8
 800510c:	2b00      	cmp	r3, #0
 800510e:	d107      	bne.n	8005120 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005110:	4b31      	ldr	r3, [pc, #196]	@ (80051d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005112:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005116:	0a1b      	lsrs	r3, r3, #8
 8005118:	f003 030f 	and.w	r3, r3, #15
 800511c:	61fb      	str	r3, [r7, #28]
 800511e:	e005      	b.n	800512c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005120:	4b2d      	ldr	r3, [pc, #180]	@ (80051d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	091b      	lsrs	r3, r3, #4
 8005126:	f003 030f 	and.w	r3, r3, #15
 800512a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800512c:	4a2b      	ldr	r2, [pc, #172]	@ (80051dc <HAL_RCC_GetSysClockFreq+0x10c>)
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005134:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d10d      	bne.n	8005158 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005140:	e00a      	b.n	8005158 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	2b04      	cmp	r3, #4
 8005146:	d102      	bne.n	800514e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005148:	4b25      	ldr	r3, [pc, #148]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800514a:	61bb      	str	r3, [r7, #24]
 800514c:	e004      	b.n	8005158 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	2b08      	cmp	r3, #8
 8005152:	d101      	bne.n	8005158 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005154:	4b23      	ldr	r3, [pc, #140]	@ (80051e4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005156:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	2b0c      	cmp	r3, #12
 800515c:	d134      	bne.n	80051c8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800515e:	4b1e      	ldr	r3, [pc, #120]	@ (80051d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	f003 0303 	and.w	r3, r3, #3
 8005166:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	2b02      	cmp	r3, #2
 800516c:	d003      	beq.n	8005176 <HAL_RCC_GetSysClockFreq+0xa6>
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	2b03      	cmp	r3, #3
 8005172:	d003      	beq.n	800517c <HAL_RCC_GetSysClockFreq+0xac>
 8005174:	e005      	b.n	8005182 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005176:	4b1a      	ldr	r3, [pc, #104]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005178:	617b      	str	r3, [r7, #20]
      break;
 800517a:	e005      	b.n	8005188 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800517c:	4b19      	ldr	r3, [pc, #100]	@ (80051e4 <HAL_RCC_GetSysClockFreq+0x114>)
 800517e:	617b      	str	r3, [r7, #20]
      break;
 8005180:	e002      	b.n	8005188 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	617b      	str	r3, [r7, #20]
      break;
 8005186:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005188:	4b13      	ldr	r3, [pc, #76]	@ (80051d8 <HAL_RCC_GetSysClockFreq+0x108>)
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	091b      	lsrs	r3, r3, #4
 800518e:	f003 0307 	and.w	r3, r3, #7
 8005192:	3301      	adds	r3, #1
 8005194:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005196:	4b10      	ldr	r3, [pc, #64]	@ (80051d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	0a1b      	lsrs	r3, r3, #8
 800519c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	fb03 f202 	mul.w	r2, r3, r2
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051ae:	4b0a      	ldr	r3, [pc, #40]	@ (80051d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	0e5b      	lsrs	r3, r3, #25
 80051b4:	f003 0303 	and.w	r3, r3, #3
 80051b8:	3301      	adds	r3, #1
 80051ba:	005b      	lsls	r3, r3, #1
 80051bc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80051c8:	69bb      	ldr	r3, [r7, #24]
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3724      	adds	r7, #36	@ 0x24
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	40021000 	.word	0x40021000
 80051dc:	0800d16c 	.word	0x0800d16c
 80051e0:	00f42400 	.word	0x00f42400
 80051e4:	007a1200 	.word	0x007a1200

080051e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051e8:	b480      	push	{r7}
 80051ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051ec:	4b03      	ldr	r3, [pc, #12]	@ (80051fc <HAL_RCC_GetHCLKFreq+0x14>)
 80051ee:	681b      	ldr	r3, [r3, #0]
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	2000004c 	.word	0x2000004c

08005200 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005204:	f7ff fff0 	bl	80051e8 <HAL_RCC_GetHCLKFreq>
 8005208:	4602      	mov	r2, r0
 800520a:	4b06      	ldr	r3, [pc, #24]	@ (8005224 <HAL_RCC_GetPCLK1Freq+0x24>)
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	0a1b      	lsrs	r3, r3, #8
 8005210:	f003 0307 	and.w	r3, r3, #7
 8005214:	4904      	ldr	r1, [pc, #16]	@ (8005228 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005216:	5ccb      	ldrb	r3, [r1, r3]
 8005218:	f003 031f 	and.w	r3, r3, #31
 800521c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005220:	4618      	mov	r0, r3
 8005222:	bd80      	pop	{r7, pc}
 8005224:	40021000 	.word	0x40021000
 8005228:	0800d164 	.word	0x0800d164

0800522c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005230:	f7ff ffda 	bl	80051e8 <HAL_RCC_GetHCLKFreq>
 8005234:	4602      	mov	r2, r0
 8005236:	4b06      	ldr	r3, [pc, #24]	@ (8005250 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	0adb      	lsrs	r3, r3, #11
 800523c:	f003 0307 	and.w	r3, r3, #7
 8005240:	4904      	ldr	r1, [pc, #16]	@ (8005254 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005242:	5ccb      	ldrb	r3, [r1, r3]
 8005244:	f003 031f 	and.w	r3, r3, #31
 8005248:	fa22 f303 	lsr.w	r3, r2, r3
}
 800524c:	4618      	mov	r0, r3
 800524e:	bd80      	pop	{r7, pc}
 8005250:	40021000 	.word	0x40021000
 8005254:	0800d164 	.word	0x0800d164

08005258 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005260:	2300      	movs	r3, #0
 8005262:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005264:	4b2a      	ldr	r3, [pc, #168]	@ (8005310 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d003      	beq.n	8005278 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005270:	f7ff f9ee 	bl	8004650 <HAL_PWREx_GetVoltageRange>
 8005274:	6178      	str	r0, [r7, #20]
 8005276:	e014      	b.n	80052a2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005278:	4b25      	ldr	r3, [pc, #148]	@ (8005310 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800527a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800527c:	4a24      	ldr	r2, [pc, #144]	@ (8005310 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800527e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005282:	6593      	str	r3, [r2, #88]	@ 0x58
 8005284:	4b22      	ldr	r3, [pc, #136]	@ (8005310 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005288:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800528c:	60fb      	str	r3, [r7, #12]
 800528e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005290:	f7ff f9de 	bl	8004650 <HAL_PWREx_GetVoltageRange>
 8005294:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005296:	4b1e      	ldr	r3, [pc, #120]	@ (8005310 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800529a:	4a1d      	ldr	r2, [pc, #116]	@ (8005310 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800529c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052a0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052a8:	d10b      	bne.n	80052c2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2b80      	cmp	r3, #128	@ 0x80
 80052ae:	d919      	bls.n	80052e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2ba0      	cmp	r3, #160	@ 0xa0
 80052b4:	d902      	bls.n	80052bc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052b6:	2302      	movs	r3, #2
 80052b8:	613b      	str	r3, [r7, #16]
 80052ba:	e013      	b.n	80052e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052bc:	2301      	movs	r3, #1
 80052be:	613b      	str	r3, [r7, #16]
 80052c0:	e010      	b.n	80052e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2b80      	cmp	r3, #128	@ 0x80
 80052c6:	d902      	bls.n	80052ce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80052c8:	2303      	movs	r3, #3
 80052ca:	613b      	str	r3, [r7, #16]
 80052cc:	e00a      	b.n	80052e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2b80      	cmp	r3, #128	@ 0x80
 80052d2:	d102      	bne.n	80052da <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052d4:	2302      	movs	r3, #2
 80052d6:	613b      	str	r3, [r7, #16]
 80052d8:	e004      	b.n	80052e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2b70      	cmp	r3, #112	@ 0x70
 80052de:	d101      	bne.n	80052e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052e0:	2301      	movs	r3, #1
 80052e2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80052e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005314 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f023 0207 	bic.w	r2, r3, #7
 80052ec:	4909      	ldr	r1, [pc, #36]	@ (8005314 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80052f4:	4b07      	ldr	r3, [pc, #28]	@ (8005314 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0307 	and.w	r3, r3, #7
 80052fc:	693a      	ldr	r2, [r7, #16]
 80052fe:	429a      	cmp	r2, r3
 8005300:	d001      	beq.n	8005306 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e000      	b.n	8005308 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005306:	2300      	movs	r3, #0
}
 8005308:	4618      	mov	r0, r3
 800530a:	3718      	adds	r7, #24
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	40021000 	.word	0x40021000
 8005314:	40022000 	.word	0x40022000

08005318 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b086      	sub	sp, #24
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005320:	2300      	movs	r3, #0
 8005322:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005324:	2300      	movs	r3, #0
 8005326:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005330:	2b00      	cmp	r3, #0
 8005332:	d041      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005338:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800533c:	d02a      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800533e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005342:	d824      	bhi.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005344:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005348:	d008      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800534a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800534e:	d81e      	bhi.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00a      	beq.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005354:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005358:	d010      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800535a:	e018      	b.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800535c:	4b86      	ldr	r3, [pc, #536]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	4a85      	ldr	r2, [pc, #532]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005362:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005366:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005368:	e015      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	3304      	adds	r3, #4
 800536e:	2100      	movs	r1, #0
 8005370:	4618      	mov	r0, r3
 8005372:	f000 fabb 	bl	80058ec <RCCEx_PLLSAI1_Config>
 8005376:	4603      	mov	r3, r0
 8005378:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800537a:	e00c      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	3320      	adds	r3, #32
 8005380:	2100      	movs	r1, #0
 8005382:	4618      	mov	r0, r3
 8005384:	f000 fba6 	bl	8005ad4 <RCCEx_PLLSAI2_Config>
 8005388:	4603      	mov	r3, r0
 800538a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800538c:	e003      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	74fb      	strb	r3, [r7, #19]
      break;
 8005392:	e000      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005394:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005396:	7cfb      	ldrb	r3, [r7, #19]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10b      	bne.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800539c:	4b76      	ldr	r3, [pc, #472]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800539e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053aa:	4973      	ldr	r1, [pc, #460]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80053b2:	e001      	b.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053b4:	7cfb      	ldrb	r3, [r7, #19]
 80053b6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d041      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80053cc:	d02a      	beq.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80053ce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80053d2:	d824      	bhi.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80053d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053d8:	d008      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80053da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80053de:	d81e      	bhi.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00a      	beq.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80053e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80053e8:	d010      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80053ea:	e018      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80053ec:	4b62      	ldr	r3, [pc, #392]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	4a61      	ldr	r2, [pc, #388]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053f6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80053f8:	e015      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	3304      	adds	r3, #4
 80053fe:	2100      	movs	r1, #0
 8005400:	4618      	mov	r0, r3
 8005402:	f000 fa73 	bl	80058ec <RCCEx_PLLSAI1_Config>
 8005406:	4603      	mov	r3, r0
 8005408:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800540a:	e00c      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	3320      	adds	r3, #32
 8005410:	2100      	movs	r1, #0
 8005412:	4618      	mov	r0, r3
 8005414:	f000 fb5e 	bl	8005ad4 <RCCEx_PLLSAI2_Config>
 8005418:	4603      	mov	r3, r0
 800541a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800541c:	e003      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	74fb      	strb	r3, [r7, #19]
      break;
 8005422:	e000      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005424:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005426:	7cfb      	ldrb	r3, [r7, #19]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d10b      	bne.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800542c:	4b52      	ldr	r3, [pc, #328]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800542e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005432:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800543a:	494f      	ldr	r1, [pc, #316]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800543c:	4313      	orrs	r3, r2
 800543e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005442:	e001      	b.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005444:	7cfb      	ldrb	r3, [r7, #19]
 8005446:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005450:	2b00      	cmp	r3, #0
 8005452:	f000 80a0 	beq.w	8005596 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005456:	2300      	movs	r3, #0
 8005458:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800545a:	4b47      	ldr	r3, [pc, #284]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800545c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800545e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005466:	2301      	movs	r3, #1
 8005468:	e000      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800546a:	2300      	movs	r3, #0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d00d      	beq.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005470:	4b41      	ldr	r3, [pc, #260]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005474:	4a40      	ldr	r2, [pc, #256]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005476:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800547a:	6593      	str	r3, [r2, #88]	@ 0x58
 800547c:	4b3e      	ldr	r3, [pc, #248]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800547e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005480:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005484:	60bb      	str	r3, [r7, #8]
 8005486:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005488:	2301      	movs	r3, #1
 800548a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800548c:	4b3b      	ldr	r3, [pc, #236]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a3a      	ldr	r2, [pc, #232]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005492:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005496:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005498:	f7fe fc32 	bl	8003d00 <HAL_GetTick>
 800549c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800549e:	e009      	b.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054a0:	f7fe fc2e 	bl	8003d00 <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d902      	bls.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80054ae:	2303      	movs	r3, #3
 80054b0:	74fb      	strb	r3, [r7, #19]
        break;
 80054b2:	e005      	b.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80054b4:	4b31      	ldr	r3, [pc, #196]	@ (800557c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d0ef      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80054c0:	7cfb      	ldrb	r3, [r7, #19]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d15c      	bne.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80054c6:	4b2c      	ldr	r3, [pc, #176]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054d0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d01f      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d019      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80054e4:	4b24      	ldr	r3, [pc, #144]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80054f0:	4b21      	ldr	r3, [pc, #132]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054f6:	4a20      	ldr	r2, [pc, #128]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005500:	4b1d      	ldr	r3, [pc, #116]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005506:	4a1c      	ldr	r2, [pc, #112]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005508:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800550c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005510:	4a19      	ldr	r2, [pc, #100]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b00      	cmp	r3, #0
 8005520:	d016      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005522:	f7fe fbed 	bl	8003d00 <HAL_GetTick>
 8005526:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005528:	e00b      	b.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800552a:	f7fe fbe9 	bl	8003d00 <HAL_GetTick>
 800552e:	4602      	mov	r2, r0
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005538:	4293      	cmp	r3, r2
 800553a:	d902      	bls.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	74fb      	strb	r3, [r7, #19]
            break;
 8005540:	e006      	b.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005542:	4b0d      	ldr	r3, [pc, #52]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005548:	f003 0302 	and.w	r3, r3, #2
 800554c:	2b00      	cmp	r3, #0
 800554e:	d0ec      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005550:	7cfb      	ldrb	r3, [r7, #19]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d10c      	bne.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005556:	4b08      	ldr	r3, [pc, #32]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800555c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005566:	4904      	ldr	r1, [pc, #16]	@ (8005578 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005568:	4313      	orrs	r3, r2
 800556a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800556e:	e009      	b.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005570:	7cfb      	ldrb	r3, [r7, #19]
 8005572:	74bb      	strb	r3, [r7, #18]
 8005574:	e006      	b.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005576:	bf00      	nop
 8005578:	40021000 	.word	0x40021000
 800557c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005580:	7cfb      	ldrb	r3, [r7, #19]
 8005582:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005584:	7c7b      	ldrb	r3, [r7, #17]
 8005586:	2b01      	cmp	r3, #1
 8005588:	d105      	bne.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800558a:	4b9e      	ldr	r3, [pc, #632]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800558c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800558e:	4a9d      	ldr	r2, [pc, #628]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005590:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005594:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d00a      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80055a2:	4b98      	ldr	r3, [pc, #608]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a8:	f023 0203 	bic.w	r2, r3, #3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b0:	4994      	ldr	r1, [pc, #592]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055b2:	4313      	orrs	r3, r2
 80055b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00a      	beq.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80055c4:	4b8f      	ldr	r3, [pc, #572]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ca:	f023 020c 	bic.w	r2, r3, #12
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055d2:	498c      	ldr	r1, [pc, #560]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 0304 	and.w	r3, r3, #4
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00a      	beq.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80055e6:	4b87      	ldr	r3, [pc, #540]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f4:	4983      	ldr	r1, [pc, #524]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 0308 	and.w	r3, r3, #8
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00a      	beq.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005608:	4b7e      	ldr	r3, [pc, #504]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800560a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800560e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005616:	497b      	ldr	r1, [pc, #492]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005618:	4313      	orrs	r3, r2
 800561a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0310 	and.w	r3, r3, #16
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00a      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800562a:	4b76      	ldr	r3, [pc, #472]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800562c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005630:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005638:	4972      	ldr	r1, [pc, #456]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800563a:	4313      	orrs	r3, r2
 800563c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0320 	and.w	r3, r3, #32
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00a      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800564c:	4b6d      	ldr	r3, [pc, #436]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800564e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005652:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800565a:	496a      	ldr	r1, [pc, #424]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800565c:	4313      	orrs	r3, r2
 800565e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00a      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800566e:	4b65      	ldr	r3, [pc, #404]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005674:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800567c:	4961      	ldr	r1, [pc, #388]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800567e:	4313      	orrs	r3, r2
 8005680:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00a      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005690:	4b5c      	ldr	r3, [pc, #368]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005696:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800569e:	4959      	ldr	r1, [pc, #356]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056a0:	4313      	orrs	r3, r2
 80056a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00a      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056b2:	4b54      	ldr	r3, [pc, #336]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056b8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056c0:	4950      	ldr	r1, [pc, #320]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056c2:	4313      	orrs	r3, r2
 80056c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00a      	beq.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056d4:	4b4b      	ldr	r3, [pc, #300]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056da:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056e2:	4948      	ldr	r1, [pc, #288]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00a      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80056f6:	4b43      	ldr	r3, [pc, #268]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005704:	493f      	ldr	r1, [pc, #252]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005706:	4313      	orrs	r3, r2
 8005708:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d028      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005718:	4b3a      	ldr	r3, [pc, #232]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800571a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800571e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005726:	4937      	ldr	r1, [pc, #220]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005728:	4313      	orrs	r3, r2
 800572a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005732:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005736:	d106      	bne.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005738:	4b32      	ldr	r3, [pc, #200]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	4a31      	ldr	r2, [pc, #196]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800573e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005742:	60d3      	str	r3, [r2, #12]
 8005744:	e011      	b.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800574a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800574e:	d10c      	bne.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	3304      	adds	r3, #4
 8005754:	2101      	movs	r1, #1
 8005756:	4618      	mov	r0, r3
 8005758:	f000 f8c8 	bl	80058ec <RCCEx_PLLSAI1_Config>
 800575c:	4603      	mov	r3, r0
 800575e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005760:	7cfb      	ldrb	r3, [r7, #19]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d001      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005766:	7cfb      	ldrb	r3, [r7, #19]
 8005768:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d028      	beq.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005776:	4b23      	ldr	r3, [pc, #140]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005778:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800577c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005784:	491f      	ldr	r1, [pc, #124]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005786:	4313      	orrs	r3, r2
 8005788:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005790:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005794:	d106      	bne.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005796:	4b1b      	ldr	r3, [pc, #108]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	4a1a      	ldr	r2, [pc, #104]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800579c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057a0:	60d3      	str	r3, [r2, #12]
 80057a2:	e011      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80057ac:	d10c      	bne.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	3304      	adds	r3, #4
 80057b2:	2101      	movs	r1, #1
 80057b4:	4618      	mov	r0, r3
 80057b6:	f000 f899 	bl	80058ec <RCCEx_PLLSAI1_Config>
 80057ba:	4603      	mov	r3, r0
 80057bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057be:	7cfb      	ldrb	r3, [r7, #19]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d001      	beq.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80057c4:	7cfb      	ldrb	r3, [r7, #19]
 80057c6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d02b      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80057d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057e2:	4908      	ldr	r1, [pc, #32]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057e4:	4313      	orrs	r3, r2
 80057e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057f2:	d109      	bne.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057f4:	4b03      	ldr	r3, [pc, #12]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	4a02      	ldr	r2, [pc, #8]	@ (8005804 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057fe:	60d3      	str	r3, [r2, #12]
 8005800:	e014      	b.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005802:	bf00      	nop
 8005804:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800580c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005810:	d10c      	bne.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	3304      	adds	r3, #4
 8005816:	2101      	movs	r1, #1
 8005818:	4618      	mov	r0, r3
 800581a:	f000 f867 	bl	80058ec <RCCEx_PLLSAI1_Config>
 800581e:	4603      	mov	r3, r0
 8005820:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005822:	7cfb      	ldrb	r3, [r7, #19]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005828:	7cfb      	ldrb	r3, [r7, #19]
 800582a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d02f      	beq.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005838:	4b2b      	ldr	r3, [pc, #172]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800583a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800583e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005846:	4928      	ldr	r1, [pc, #160]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005848:	4313      	orrs	r3, r2
 800584a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005852:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005856:	d10d      	bne.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	3304      	adds	r3, #4
 800585c:	2102      	movs	r1, #2
 800585e:	4618      	mov	r0, r3
 8005860:	f000 f844 	bl	80058ec <RCCEx_PLLSAI1_Config>
 8005864:	4603      	mov	r3, r0
 8005866:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005868:	7cfb      	ldrb	r3, [r7, #19]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d014      	beq.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800586e:	7cfb      	ldrb	r3, [r7, #19]
 8005870:	74bb      	strb	r3, [r7, #18]
 8005872:	e011      	b.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005878:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800587c:	d10c      	bne.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	3320      	adds	r3, #32
 8005882:	2102      	movs	r1, #2
 8005884:	4618      	mov	r0, r3
 8005886:	f000 f925 	bl	8005ad4 <RCCEx_PLLSAI2_Config>
 800588a:	4603      	mov	r3, r0
 800588c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800588e:	7cfb      	ldrb	r3, [r7, #19]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d001      	beq.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005894:	7cfb      	ldrb	r3, [r7, #19]
 8005896:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d00a      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80058a4:	4b10      	ldr	r3, [pc, #64]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058aa:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058b2:	490d      	ldr	r1, [pc, #52]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d00b      	beq.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80058c6:	4b08      	ldr	r3, [pc, #32]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058d6:	4904      	ldr	r1, [pc, #16]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058d8:	4313      	orrs	r3, r2
 80058da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80058de:	7cbb      	ldrb	r3, [r7, #18]
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3718      	adds	r7, #24
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	40021000 	.word	0x40021000

080058ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058f6:	2300      	movs	r3, #0
 80058f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80058fa:	4b75      	ldr	r3, [pc, #468]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	f003 0303 	and.w	r3, r3, #3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d018      	beq.n	8005938 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005906:	4b72      	ldr	r3, [pc, #456]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	f003 0203 	and.w	r2, r3, #3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	429a      	cmp	r2, r3
 8005914:	d10d      	bne.n	8005932 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
       ||
 800591a:	2b00      	cmp	r3, #0
 800591c:	d009      	beq.n	8005932 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800591e:	4b6c      	ldr	r3, [pc, #432]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	091b      	lsrs	r3, r3, #4
 8005924:	f003 0307 	and.w	r3, r3, #7
 8005928:	1c5a      	adds	r2, r3, #1
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
       ||
 800592e:	429a      	cmp	r2, r3
 8005930:	d047      	beq.n	80059c2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	73fb      	strb	r3, [r7, #15]
 8005936:	e044      	b.n	80059c2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	2b03      	cmp	r3, #3
 800593e:	d018      	beq.n	8005972 <RCCEx_PLLSAI1_Config+0x86>
 8005940:	2b03      	cmp	r3, #3
 8005942:	d825      	bhi.n	8005990 <RCCEx_PLLSAI1_Config+0xa4>
 8005944:	2b01      	cmp	r3, #1
 8005946:	d002      	beq.n	800594e <RCCEx_PLLSAI1_Config+0x62>
 8005948:	2b02      	cmp	r3, #2
 800594a:	d009      	beq.n	8005960 <RCCEx_PLLSAI1_Config+0x74>
 800594c:	e020      	b.n	8005990 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800594e:	4b60      	ldr	r3, [pc, #384]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0302 	and.w	r3, r3, #2
 8005956:	2b00      	cmp	r3, #0
 8005958:	d11d      	bne.n	8005996 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800595e:	e01a      	b.n	8005996 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005960:	4b5b      	ldr	r3, [pc, #364]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005968:	2b00      	cmp	r3, #0
 800596a:	d116      	bne.n	800599a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005970:	e013      	b.n	800599a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005972:	4b57      	ldr	r3, [pc, #348]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10f      	bne.n	800599e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800597e:	4b54      	ldr	r3, [pc, #336]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d109      	bne.n	800599e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800598e:	e006      	b.n	800599e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	73fb      	strb	r3, [r7, #15]
      break;
 8005994:	e004      	b.n	80059a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005996:	bf00      	nop
 8005998:	e002      	b.n	80059a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800599a:	bf00      	nop
 800599c:	e000      	b.n	80059a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800599e:	bf00      	nop
    }

    if(status == HAL_OK)
 80059a0:	7bfb      	ldrb	r3, [r7, #15]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d10d      	bne.n	80059c2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80059a6:	4b4a      	ldr	r3, [pc, #296]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6819      	ldr	r1, [r3, #0]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	3b01      	subs	r3, #1
 80059b8:	011b      	lsls	r3, r3, #4
 80059ba:	430b      	orrs	r3, r1
 80059bc:	4944      	ldr	r1, [pc, #272]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059be:	4313      	orrs	r3, r2
 80059c0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80059c2:	7bfb      	ldrb	r3, [r7, #15]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d17d      	bne.n	8005ac4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80059c8:	4b41      	ldr	r3, [pc, #260]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a40      	ldr	r2, [pc, #256]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059ce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80059d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059d4:	f7fe f994 	bl	8003d00 <HAL_GetTick>
 80059d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80059da:	e009      	b.n	80059f0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80059dc:	f7fe f990 	bl	8003d00 <HAL_GetTick>
 80059e0:	4602      	mov	r2, r0
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d902      	bls.n	80059f0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80059ea:	2303      	movs	r3, #3
 80059ec:	73fb      	strb	r3, [r7, #15]
        break;
 80059ee:	e005      	b.n	80059fc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80059f0:	4b37      	ldr	r3, [pc, #220]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1ef      	bne.n	80059dc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80059fc:	7bfb      	ldrb	r3, [r7, #15]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d160      	bne.n	8005ac4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d111      	bne.n	8005a2c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a08:	4b31      	ldr	r3, [pc, #196]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005a10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	6892      	ldr	r2, [r2, #8]
 8005a18:	0211      	lsls	r1, r2, #8
 8005a1a:	687a      	ldr	r2, [r7, #4]
 8005a1c:	68d2      	ldr	r2, [r2, #12]
 8005a1e:	0912      	lsrs	r2, r2, #4
 8005a20:	0452      	lsls	r2, r2, #17
 8005a22:	430a      	orrs	r2, r1
 8005a24:	492a      	ldr	r1, [pc, #168]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	610b      	str	r3, [r1, #16]
 8005a2a:	e027      	b.n	8005a7c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d112      	bne.n	8005a58 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a32:	4b27      	ldr	r3, [pc, #156]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005a3a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	6892      	ldr	r2, [r2, #8]
 8005a42:	0211      	lsls	r1, r2, #8
 8005a44:	687a      	ldr	r2, [r7, #4]
 8005a46:	6912      	ldr	r2, [r2, #16]
 8005a48:	0852      	lsrs	r2, r2, #1
 8005a4a:	3a01      	subs	r2, #1
 8005a4c:	0552      	lsls	r2, r2, #21
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	491f      	ldr	r1, [pc, #124]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a52:	4313      	orrs	r3, r2
 8005a54:	610b      	str	r3, [r1, #16]
 8005a56:	e011      	b.n	8005a7c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a58:	4b1d      	ldr	r3, [pc, #116]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005a60:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005a64:	687a      	ldr	r2, [r7, #4]
 8005a66:	6892      	ldr	r2, [r2, #8]
 8005a68:	0211      	lsls	r1, r2, #8
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	6952      	ldr	r2, [r2, #20]
 8005a6e:	0852      	lsrs	r2, r2, #1
 8005a70:	3a01      	subs	r2, #1
 8005a72:	0652      	lsls	r2, r2, #25
 8005a74:	430a      	orrs	r2, r1
 8005a76:	4916      	ldr	r1, [pc, #88]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005a7c:	4b14      	ldr	r3, [pc, #80]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a13      	ldr	r2, [pc, #76]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a82:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005a86:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a88:	f7fe f93a 	bl	8003d00 <HAL_GetTick>
 8005a8c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005a8e:	e009      	b.n	8005aa4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a90:	f7fe f936 	bl	8003d00 <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	2b02      	cmp	r3, #2
 8005a9c:	d902      	bls.n	8005aa4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005a9e:	2303      	movs	r3, #3
 8005aa0:	73fb      	strb	r3, [r7, #15]
          break;
 8005aa2:	e005      	b.n	8005ab0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d0ef      	beq.n	8005a90 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005ab0:	7bfb      	ldrb	r3, [r7, #15]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d106      	bne.n	8005ac4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005ab6:	4b06      	ldr	r3, [pc, #24]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ab8:	691a      	ldr	r2, [r3, #16]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	4904      	ldr	r1, [pc, #16]	@ (8005ad0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3710      	adds	r7, #16
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	40021000 	.word	0x40021000

08005ad4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b084      	sub	sp, #16
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005ae2:	4b6a      	ldr	r3, [pc, #424]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	f003 0303 	and.w	r3, r3, #3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d018      	beq.n	8005b20 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005aee:	4b67      	ldr	r3, [pc, #412]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	f003 0203 	and.w	r2, r3, #3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d10d      	bne.n	8005b1a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
       ||
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d009      	beq.n	8005b1a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005b06:	4b61      	ldr	r3, [pc, #388]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	091b      	lsrs	r3, r3, #4
 8005b0c:	f003 0307 	and.w	r3, r3, #7
 8005b10:	1c5a      	adds	r2, r3, #1
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	685b      	ldr	r3, [r3, #4]
       ||
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d047      	beq.n	8005baa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	73fb      	strb	r3, [r7, #15]
 8005b1e:	e044      	b.n	8005baa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2b03      	cmp	r3, #3
 8005b26:	d018      	beq.n	8005b5a <RCCEx_PLLSAI2_Config+0x86>
 8005b28:	2b03      	cmp	r3, #3
 8005b2a:	d825      	bhi.n	8005b78 <RCCEx_PLLSAI2_Config+0xa4>
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d002      	beq.n	8005b36 <RCCEx_PLLSAI2_Config+0x62>
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d009      	beq.n	8005b48 <RCCEx_PLLSAI2_Config+0x74>
 8005b34:	e020      	b.n	8005b78 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005b36:	4b55      	ldr	r3, [pc, #340]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d11d      	bne.n	8005b7e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b46:	e01a      	b.n	8005b7e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005b48:	4b50      	ldr	r3, [pc, #320]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d116      	bne.n	8005b82 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b58:	e013      	b.n	8005b82 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005b5a:	4b4c      	ldr	r3, [pc, #304]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10f      	bne.n	8005b86 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005b66:	4b49      	ldr	r3, [pc, #292]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d109      	bne.n	8005b86 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005b76:	e006      	b.n	8005b86 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	73fb      	strb	r3, [r7, #15]
      break;
 8005b7c:	e004      	b.n	8005b88 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005b7e:	bf00      	nop
 8005b80:	e002      	b.n	8005b88 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005b82:	bf00      	nop
 8005b84:	e000      	b.n	8005b88 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005b86:	bf00      	nop
    }

    if(status == HAL_OK)
 8005b88:	7bfb      	ldrb	r3, [r7, #15]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d10d      	bne.n	8005baa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005b8e:	4b3f      	ldr	r3, [pc, #252]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6819      	ldr	r1, [r3, #0]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	3b01      	subs	r3, #1
 8005ba0:	011b      	lsls	r3, r3, #4
 8005ba2:	430b      	orrs	r3, r1
 8005ba4:	4939      	ldr	r1, [pc, #228]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005baa:	7bfb      	ldrb	r3, [r7, #15]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d167      	bne.n	8005c80 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005bb0:	4b36      	ldr	r3, [pc, #216]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a35      	ldr	r2, [pc, #212]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bbc:	f7fe f8a0 	bl	8003d00 <HAL_GetTick>
 8005bc0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005bc2:	e009      	b.n	8005bd8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005bc4:	f7fe f89c 	bl	8003d00 <HAL_GetTick>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	1ad3      	subs	r3, r2, r3
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d902      	bls.n	8005bd8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	73fb      	strb	r3, [r7, #15]
        break;
 8005bd6:	e005      	b.n	8005be4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005bd8:	4b2c      	ldr	r3, [pc, #176]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d1ef      	bne.n	8005bc4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005be4:	7bfb      	ldrb	r3, [r7, #15]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d14a      	bne.n	8005c80 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d111      	bne.n	8005c14 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005bf0:	4b26      	ldr	r3, [pc, #152]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bf2:	695b      	ldr	r3, [r3, #20]
 8005bf4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005bf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bfc:	687a      	ldr	r2, [r7, #4]
 8005bfe:	6892      	ldr	r2, [r2, #8]
 8005c00:	0211      	lsls	r1, r2, #8
 8005c02:	687a      	ldr	r2, [r7, #4]
 8005c04:	68d2      	ldr	r2, [r2, #12]
 8005c06:	0912      	lsrs	r2, r2, #4
 8005c08:	0452      	lsls	r2, r2, #17
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	491f      	ldr	r1, [pc, #124]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	614b      	str	r3, [r1, #20]
 8005c12:	e011      	b.n	8005c38 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c14:	4b1d      	ldr	r3, [pc, #116]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c16:	695b      	ldr	r3, [r3, #20]
 8005c18:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005c1c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	6892      	ldr	r2, [r2, #8]
 8005c24:	0211      	lsls	r1, r2, #8
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	6912      	ldr	r2, [r2, #16]
 8005c2a:	0852      	lsrs	r2, r2, #1
 8005c2c:	3a01      	subs	r2, #1
 8005c2e:	0652      	lsls	r2, r2, #25
 8005c30:	430a      	orrs	r2, r1
 8005c32:	4916      	ldr	r1, [pc, #88]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c34:	4313      	orrs	r3, r2
 8005c36:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005c38:	4b14      	ldr	r3, [pc, #80]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a13      	ldr	r2, [pc, #76]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c42:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c44:	f7fe f85c 	bl	8003d00 <HAL_GetTick>
 8005c48:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c4a:	e009      	b.n	8005c60 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005c4c:	f7fe f858 	bl	8003d00 <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d902      	bls.n	8005c60 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	73fb      	strb	r3, [r7, #15]
          break;
 8005c5e:	e005      	b.n	8005c6c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005c60:	4b0a      	ldr	r3, [pc, #40]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d0ef      	beq.n	8005c4c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005c6c:	7bfb      	ldrb	r3, [r7, #15]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d106      	bne.n	8005c80 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005c72:	4b06      	ldr	r3, [pc, #24]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c74:	695a      	ldr	r2, [r3, #20]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	695b      	ldr	r3, [r3, #20]
 8005c7a:	4904      	ldr	r1, [pc, #16]	@ (8005c8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	40021000 	.word	0x40021000

08005c90 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d101      	bne.n	8005ca2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e095      	b.n	8005dce <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d108      	bne.n	8005cbc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cb2:	d009      	beq.n	8005cc8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	61da      	str	r2, [r3, #28]
 8005cba:	e005      	b.n	8005cc8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d106      	bne.n	8005ce8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f7fd fa12 	bl	800310c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2202      	movs	r2, #2
 8005cec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cfe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d08:	d902      	bls.n	8005d10 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	60fb      	str	r3, [r7, #12]
 8005d0e:	e002      	b.n	8005d16 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d14:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005d1e:	d007      	beq.n	8005d30 <HAL_SPI_Init+0xa0>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d28:	d002      	beq.n	8005d30 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005d40:	431a      	orrs	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	f003 0302 	and.w	r3, r3, #2
 8005d4a:	431a      	orrs	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	695b      	ldr	r3, [r3, #20]
 8005d50:	f003 0301 	and.w	r3, r3, #1
 8005d54:	431a      	orrs	r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	699b      	ldr	r3, [r3, #24]
 8005d5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d5e:	431a      	orrs	r2, r3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	69db      	ldr	r3, [r3, #28]
 8005d64:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d68:	431a      	orrs	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a1b      	ldr	r3, [r3, #32]
 8005d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d72:	ea42 0103 	orr.w	r1, r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d7a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	430a      	orrs	r2, r1
 8005d84:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	0c1b      	lsrs	r3, r3, #16
 8005d8c:	f003 0204 	and.w	r2, r3, #4
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d94:	f003 0310 	and.w	r3, r3, #16
 8005d98:	431a      	orrs	r2, r3
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d9e:	f003 0308 	and.w	r3, r3, #8
 8005da2:	431a      	orrs	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005dac:	ea42 0103 	orr.w	r1, r2, r3
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005dcc:	2300      	movs	r3, #0
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3710      	adds	r7, #16
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}

08005dd6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dd6:	b580      	push	{r7, lr}
 8005dd8:	b088      	sub	sp, #32
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	60f8      	str	r0, [r7, #12]
 8005dde:	60b9      	str	r1, [r7, #8]
 8005de0:	603b      	str	r3, [r7, #0]
 8005de2:	4613      	mov	r3, r2
 8005de4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005de6:	f7fd ff8b 	bl	8003d00 <HAL_GetTick>
 8005dea:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005dec:	88fb      	ldrh	r3, [r7, #6]
 8005dee:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d001      	beq.n	8005e00 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005dfc:	2302      	movs	r3, #2
 8005dfe:	e15c      	b.n	80060ba <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d002      	beq.n	8005e0c <HAL_SPI_Transmit+0x36>
 8005e06:	88fb      	ldrh	r3, [r7, #6]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d101      	bne.n	8005e10 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e154      	b.n	80060ba <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d101      	bne.n	8005e1e <HAL_SPI_Transmit+0x48>
 8005e1a:	2302      	movs	r3, #2
 8005e1c:	e14d      	b.n	80060ba <HAL_SPI_Transmit+0x2e4>
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2203      	movs	r2, #3
 8005e2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2200      	movs	r2, #0
 8005e32:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	68ba      	ldr	r2, [r7, #8]
 8005e38:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	88fa      	ldrh	r2, [r7, #6]
 8005e3e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	88fa      	ldrh	r2, [r7, #6]
 8005e44:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2200      	movs	r2, #0
 8005e66:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e70:	d10f      	bne.n	8005e92 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e90:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e9c:	2b40      	cmp	r3, #64	@ 0x40
 8005e9e:	d007      	beq.n	8005eb0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005eae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005eb8:	d952      	bls.n	8005f60 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d002      	beq.n	8005ec8 <HAL_SPI_Transmit+0xf2>
 8005ec2:	8b7b      	ldrh	r3, [r7, #26]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d145      	bne.n	8005f54 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ecc:	881a      	ldrh	r2, [r3, #0]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed8:	1c9a      	adds	r2, r3, #2
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	b29a      	uxth	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005eec:	e032      	b.n	8005f54 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f003 0302 	and.w	r3, r3, #2
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d112      	bne.n	8005f22 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f00:	881a      	ldrh	r2, [r3, #0]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f0c:	1c9a      	adds	r2, r3, #2
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	b29a      	uxth	r2, r3
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005f20:	e018      	b.n	8005f54 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f22:	f7fd feed 	bl	8003d00 <HAL_GetTick>
 8005f26:	4602      	mov	r2, r0
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	1ad3      	subs	r3, r2, r3
 8005f2c:	683a      	ldr	r2, [r7, #0]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d803      	bhi.n	8005f3a <HAL_SPI_Transmit+0x164>
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005f38:	d102      	bne.n	8005f40 <HAL_SPI_Transmit+0x16a>
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d109      	bne.n	8005f54 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005f50:	2303      	movs	r3, #3
 8005f52:	e0b2      	b.n	80060ba <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d1c7      	bne.n	8005eee <HAL_SPI_Transmit+0x118>
 8005f5e:	e083      	b.n	8006068 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d002      	beq.n	8005f6e <HAL_SPI_Transmit+0x198>
 8005f68:	8b7b      	ldrh	r3, [r7, #26]
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d177      	bne.n	800605e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d912      	bls.n	8005f9e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f7c:	881a      	ldrh	r2, [r3, #0]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f88:	1c9a      	adds	r2, r3, #2
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	3b02      	subs	r3, #2
 8005f96:	b29a      	uxth	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005f9c:	e05f      	b.n	800605e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	330c      	adds	r3, #12
 8005fa8:	7812      	ldrb	r2, [r2, #0]
 8005faa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005fc4:	e04b      	b.n	800605e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f003 0302 	and.w	r3, r3, #2
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	d12b      	bne.n	800602c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d912      	bls.n	8006004 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe2:	881a      	ldrh	r2, [r3, #0]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fee:	1c9a      	adds	r2, r3, #2
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	3b02      	subs	r3, #2
 8005ffc:	b29a      	uxth	r2, r3
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006002:	e02c      	b.n	800605e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	330c      	adds	r3, #12
 800600e:	7812      	ldrb	r2, [r2, #0]
 8006010:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006016:	1c5a      	adds	r2, r3, #1
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006020:	b29b      	uxth	r3, r3
 8006022:	3b01      	subs	r3, #1
 8006024:	b29a      	uxth	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800602a:	e018      	b.n	800605e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800602c:	f7fd fe68 	bl	8003d00 <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	683a      	ldr	r2, [r7, #0]
 8006038:	429a      	cmp	r2, r3
 800603a:	d803      	bhi.n	8006044 <HAL_SPI_Transmit+0x26e>
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006042:	d102      	bne.n	800604a <HAL_SPI_Transmit+0x274>
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d109      	bne.n	800605e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2201      	movs	r2, #1
 800604e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800605a:	2303      	movs	r3, #3
 800605c:	e02d      	b.n	80060ba <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006062:	b29b      	uxth	r3, r3
 8006064:	2b00      	cmp	r3, #0
 8006066:	d1ae      	bne.n	8005fc6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006068:	69fa      	ldr	r2, [r7, #28]
 800606a:	6839      	ldr	r1, [r7, #0]
 800606c:	68f8      	ldr	r0, [r7, #12]
 800606e:	f000 f947 	bl	8006300 <SPI_EndRxTxTransaction>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d002      	beq.n	800607e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2220      	movs	r2, #32
 800607c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d10a      	bne.n	800609c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006086:	2300      	movs	r3, #0
 8006088:	617b      	str	r3, [r7, #20]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	617b      	str	r3, [r7, #20]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	617b      	str	r3, [r7, #20]
 800609a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d001      	beq.n	80060b8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e000      	b.n	80060ba <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80060b8:	2300      	movs	r3, #0
  }
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3720      	adds	r7, #32
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
	...

080060c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b088      	sub	sp, #32
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	603b      	str	r3, [r7, #0]
 80060d0:	4613      	mov	r3, r2
 80060d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80060d4:	f7fd fe14 	bl	8003d00 <HAL_GetTick>
 80060d8:	4602      	mov	r2, r0
 80060da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060dc:	1a9b      	subs	r3, r3, r2
 80060de:	683a      	ldr	r2, [r7, #0]
 80060e0:	4413      	add	r3, r2
 80060e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80060e4:	f7fd fe0c 	bl	8003d00 <HAL_GetTick>
 80060e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80060ea:	4b39      	ldr	r3, [pc, #228]	@ (80061d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	015b      	lsls	r3, r3, #5
 80060f0:	0d1b      	lsrs	r3, r3, #20
 80060f2:	69fa      	ldr	r2, [r7, #28]
 80060f4:	fb02 f303 	mul.w	r3, r2, r3
 80060f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060fa:	e054      	b.n	80061a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006102:	d050      	beq.n	80061a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006104:	f7fd fdfc 	bl	8003d00 <HAL_GetTick>
 8006108:	4602      	mov	r2, r0
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	1ad3      	subs	r3, r2, r3
 800610e:	69fa      	ldr	r2, [r7, #28]
 8006110:	429a      	cmp	r2, r3
 8006112:	d902      	bls.n	800611a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d13d      	bne.n	8006196 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685a      	ldr	r2, [r3, #4]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006128:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006132:	d111      	bne.n	8006158 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800613c:	d004      	beq.n	8006148 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006146:	d107      	bne.n	8006158 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006156:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800615c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006160:	d10f      	bne.n	8006182 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006170:	601a      	str	r2, [r3, #0]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006180:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2201      	movs	r2, #1
 8006186:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2200      	movs	r2, #0
 800618e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e017      	b.n	80061c6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d101      	bne.n	80061a0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800619c:	2300      	movs	r3, #0
 800619e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	3b01      	subs	r3, #1
 80061a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	689a      	ldr	r2, [r3, #8]
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	4013      	ands	r3, r2
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	bf0c      	ite	eq
 80061b6:	2301      	moveq	r3, #1
 80061b8:	2300      	movne	r3, #0
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	461a      	mov	r2, r3
 80061be:	79fb      	ldrb	r3, [r7, #7]
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d19b      	bne.n	80060fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3720      	adds	r7, #32
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	2000004c 	.word	0x2000004c

080061d4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b08a      	sub	sp, #40	@ 0x28
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]
 80061e0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80061e2:	2300      	movs	r3, #0
 80061e4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80061e6:	f7fd fd8b 	bl	8003d00 <HAL_GetTick>
 80061ea:	4602      	mov	r2, r0
 80061ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ee:	1a9b      	subs	r3, r3, r2
 80061f0:	683a      	ldr	r2, [r7, #0]
 80061f2:	4413      	add	r3, r2
 80061f4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80061f6:	f7fd fd83 	bl	8003d00 <HAL_GetTick>
 80061fa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	330c      	adds	r3, #12
 8006202:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006204:	4b3d      	ldr	r3, [pc, #244]	@ (80062fc <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	4613      	mov	r3, r2
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	4413      	add	r3, r2
 800620e:	00da      	lsls	r2, r3, #3
 8006210:	1ad3      	subs	r3, r2, r3
 8006212:	0d1b      	lsrs	r3, r3, #20
 8006214:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006216:	fb02 f303 	mul.w	r3, r2, r3
 800621a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800621c:	e060      	b.n	80062e0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006224:	d107      	bne.n	8006236 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d104      	bne.n	8006236 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800622c:	69fb      	ldr	r3, [r7, #28]
 800622e:	781b      	ldrb	r3, [r3, #0]
 8006230:	b2db      	uxtb	r3, r3
 8006232:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006234:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800623c:	d050      	beq.n	80062e0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800623e:	f7fd fd5f 	bl	8003d00 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	6a3b      	ldr	r3, [r7, #32]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800624a:	429a      	cmp	r2, r3
 800624c:	d902      	bls.n	8006254 <SPI_WaitFifoStateUntilTimeout+0x80>
 800624e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006250:	2b00      	cmp	r3, #0
 8006252:	d13d      	bne.n	80062d0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	685a      	ldr	r2, [r3, #4]
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006262:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800626c:	d111      	bne.n	8006292 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006276:	d004      	beq.n	8006282 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006280:	d107      	bne.n	8006292 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006290:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006296:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800629a:	d10f      	bne.n	80062bc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80062aa:	601a      	str	r2, [r3, #0]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80062ba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80062cc:	2303      	movs	r3, #3
 80062ce:	e010      	b.n	80062f2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d101      	bne.n	80062da <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80062d6:	2300      	movs	r3, #0
 80062d8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80062da:	69bb      	ldr	r3, [r7, #24]
 80062dc:	3b01      	subs	r3, #1
 80062de:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	689a      	ldr	r2, [r3, #8]
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	4013      	ands	r3, r2
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d196      	bne.n	800621e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80062f0:	2300      	movs	r3, #0
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3728      	adds	r7, #40	@ 0x28
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	2000004c 	.word	0x2000004c

08006300 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af02      	add	r7, sp, #8
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	9300      	str	r3, [sp, #0]
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	2200      	movs	r2, #0
 8006314:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006318:	68f8      	ldr	r0, [r7, #12]
 800631a:	f7ff ff5b 	bl	80061d4 <SPI_WaitFifoStateUntilTimeout>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d007      	beq.n	8006334 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006328:	f043 0220 	orr.w	r2, r3, #32
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006330:	2303      	movs	r3, #3
 8006332:	e027      	b.n	8006384 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	9300      	str	r3, [sp, #0]
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	2200      	movs	r2, #0
 800633c:	2180      	movs	r1, #128	@ 0x80
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f7ff fec0 	bl	80060c4 <SPI_WaitFlagStateUntilTimeout>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d007      	beq.n	800635a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800634e:	f043 0220 	orr.w	r2, r3, #32
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e014      	b.n	8006384 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	9300      	str	r3, [sp, #0]
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	2200      	movs	r2, #0
 8006362:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006366:	68f8      	ldr	r0, [r7, #12]
 8006368:	f7ff ff34 	bl	80061d4 <SPI_WaitFifoStateUntilTimeout>
 800636c:	4603      	mov	r3, r0
 800636e:	2b00      	cmp	r3, #0
 8006370:	d007      	beq.n	8006382 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006376:	f043 0220 	orr.w	r2, r3, #32
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e000      	b.n	8006384 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006382:	2300      	movs	r3, #0
}
 8006384:	4618      	mov	r0, r3
 8006386:	3710      	adds	r7, #16
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d101      	bne.n	800639e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e049      	b.n	8006432 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d106      	bne.n	80063b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2200      	movs	r2, #0
 80063ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f7fc feec 	bl	8003190 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2202      	movs	r2, #2
 80063bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	3304      	adds	r3, #4
 80063c8:	4619      	mov	r1, r3
 80063ca:	4610      	mov	r0, r2
 80063cc:	f000 fa50 	bl	8006870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2201      	movs	r2, #1
 80063dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2201      	movs	r2, #1
 80063e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2201      	movs	r2, #1
 8006414:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	4618      	mov	r0, r3
 8006434:	3708      	adds	r7, #8
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
	...

0800643c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d109      	bne.n	8006460 <HAL_TIM_PWM_Start+0x24>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006452:	b2db      	uxtb	r3, r3
 8006454:	2b01      	cmp	r3, #1
 8006456:	bf14      	ite	ne
 8006458:	2301      	movne	r3, #1
 800645a:	2300      	moveq	r3, #0
 800645c:	b2db      	uxtb	r3, r3
 800645e:	e03c      	b.n	80064da <HAL_TIM_PWM_Start+0x9e>
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	2b04      	cmp	r3, #4
 8006464:	d109      	bne.n	800647a <HAL_TIM_PWM_Start+0x3e>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800646c:	b2db      	uxtb	r3, r3
 800646e:	2b01      	cmp	r3, #1
 8006470:	bf14      	ite	ne
 8006472:	2301      	movne	r3, #1
 8006474:	2300      	moveq	r3, #0
 8006476:	b2db      	uxtb	r3, r3
 8006478:	e02f      	b.n	80064da <HAL_TIM_PWM_Start+0x9e>
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	2b08      	cmp	r3, #8
 800647e:	d109      	bne.n	8006494 <HAL_TIM_PWM_Start+0x58>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006486:	b2db      	uxtb	r3, r3
 8006488:	2b01      	cmp	r3, #1
 800648a:	bf14      	ite	ne
 800648c:	2301      	movne	r3, #1
 800648e:	2300      	moveq	r3, #0
 8006490:	b2db      	uxtb	r3, r3
 8006492:	e022      	b.n	80064da <HAL_TIM_PWM_Start+0x9e>
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	2b0c      	cmp	r3, #12
 8006498:	d109      	bne.n	80064ae <HAL_TIM_PWM_Start+0x72>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	bf14      	ite	ne
 80064a6:	2301      	movne	r3, #1
 80064a8:	2300      	moveq	r3, #0
 80064aa:	b2db      	uxtb	r3, r3
 80064ac:	e015      	b.n	80064da <HAL_TIM_PWM_Start+0x9e>
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	2b10      	cmp	r3, #16
 80064b2:	d109      	bne.n	80064c8 <HAL_TIM_PWM_Start+0x8c>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	2b01      	cmp	r3, #1
 80064be:	bf14      	ite	ne
 80064c0:	2301      	movne	r3, #1
 80064c2:	2300      	moveq	r3, #0
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	e008      	b.n	80064da <HAL_TIM_PWM_Start+0x9e>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	bf14      	ite	ne
 80064d4:	2301      	movne	r3, #1
 80064d6:	2300      	moveq	r3, #0
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d001      	beq.n	80064e2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e09c      	b.n	800661c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d104      	bne.n	80064f2 <HAL_TIM_PWM_Start+0xb6>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2202      	movs	r2, #2
 80064ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064f0:	e023      	b.n	800653a <HAL_TIM_PWM_Start+0xfe>
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	2b04      	cmp	r3, #4
 80064f6:	d104      	bne.n	8006502 <HAL_TIM_PWM_Start+0xc6>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2202      	movs	r2, #2
 80064fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006500:	e01b      	b.n	800653a <HAL_TIM_PWM_Start+0xfe>
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	2b08      	cmp	r3, #8
 8006506:	d104      	bne.n	8006512 <HAL_TIM_PWM_Start+0xd6>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2202      	movs	r2, #2
 800650c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006510:	e013      	b.n	800653a <HAL_TIM_PWM_Start+0xfe>
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	2b0c      	cmp	r3, #12
 8006516:	d104      	bne.n	8006522 <HAL_TIM_PWM_Start+0xe6>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2202      	movs	r2, #2
 800651c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006520:	e00b      	b.n	800653a <HAL_TIM_PWM_Start+0xfe>
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	2b10      	cmp	r3, #16
 8006526:	d104      	bne.n	8006532 <HAL_TIM_PWM_Start+0xf6>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2202      	movs	r2, #2
 800652c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006530:	e003      	b.n	800653a <HAL_TIM_PWM_Start+0xfe>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2202      	movs	r2, #2
 8006536:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2201      	movs	r2, #1
 8006540:	6839      	ldr	r1, [r7, #0]
 8006542:	4618      	mov	r0, r3
 8006544:	f000 fd10 	bl	8006f68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a35      	ldr	r2, [pc, #212]	@ (8006624 <HAL_TIM_PWM_Start+0x1e8>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d013      	beq.n	800657a <HAL_TIM_PWM_Start+0x13e>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a34      	ldr	r2, [pc, #208]	@ (8006628 <HAL_TIM_PWM_Start+0x1ec>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d00e      	beq.n	800657a <HAL_TIM_PWM_Start+0x13e>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a32      	ldr	r2, [pc, #200]	@ (800662c <HAL_TIM_PWM_Start+0x1f0>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d009      	beq.n	800657a <HAL_TIM_PWM_Start+0x13e>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a31      	ldr	r2, [pc, #196]	@ (8006630 <HAL_TIM_PWM_Start+0x1f4>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d004      	beq.n	800657a <HAL_TIM_PWM_Start+0x13e>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a2f      	ldr	r2, [pc, #188]	@ (8006634 <HAL_TIM_PWM_Start+0x1f8>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d101      	bne.n	800657e <HAL_TIM_PWM_Start+0x142>
 800657a:	2301      	movs	r3, #1
 800657c:	e000      	b.n	8006580 <HAL_TIM_PWM_Start+0x144>
 800657e:	2300      	movs	r3, #0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d007      	beq.n	8006594 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006592:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a22      	ldr	r2, [pc, #136]	@ (8006624 <HAL_TIM_PWM_Start+0x1e8>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d01d      	beq.n	80065da <HAL_TIM_PWM_Start+0x19e>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065a6:	d018      	beq.n	80065da <HAL_TIM_PWM_Start+0x19e>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a22      	ldr	r2, [pc, #136]	@ (8006638 <HAL_TIM_PWM_Start+0x1fc>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d013      	beq.n	80065da <HAL_TIM_PWM_Start+0x19e>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a21      	ldr	r2, [pc, #132]	@ (800663c <HAL_TIM_PWM_Start+0x200>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d00e      	beq.n	80065da <HAL_TIM_PWM_Start+0x19e>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a1f      	ldr	r2, [pc, #124]	@ (8006640 <HAL_TIM_PWM_Start+0x204>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d009      	beq.n	80065da <HAL_TIM_PWM_Start+0x19e>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a17      	ldr	r2, [pc, #92]	@ (8006628 <HAL_TIM_PWM_Start+0x1ec>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d004      	beq.n	80065da <HAL_TIM_PWM_Start+0x19e>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a15      	ldr	r2, [pc, #84]	@ (800662c <HAL_TIM_PWM_Start+0x1f0>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d115      	bne.n	8006606 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	689a      	ldr	r2, [r3, #8]
 80065e0:	4b18      	ldr	r3, [pc, #96]	@ (8006644 <HAL_TIM_PWM_Start+0x208>)
 80065e2:	4013      	ands	r3, r2
 80065e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2b06      	cmp	r3, #6
 80065ea:	d015      	beq.n	8006618 <HAL_TIM_PWM_Start+0x1dc>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065f2:	d011      	beq.n	8006618 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f042 0201 	orr.w	r2, r2, #1
 8006602:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006604:	e008      	b.n	8006618 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f042 0201 	orr.w	r2, r2, #1
 8006614:	601a      	str	r2, [r3, #0]
 8006616:	e000      	b.n	800661a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006618:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800661a:	2300      	movs	r3, #0
}
 800661c:	4618      	mov	r0, r3
 800661e:	3710      	adds	r7, #16
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}
 8006624:	40012c00 	.word	0x40012c00
 8006628:	40013400 	.word	0x40013400
 800662c:	40014000 	.word	0x40014000
 8006630:	40014400 	.word	0x40014400
 8006634:	40014800 	.word	0x40014800
 8006638:	40000400 	.word	0x40000400
 800663c:	40000800 	.word	0x40000800
 8006640:	40000c00 	.word	0x40000c00
 8006644:	00010007 	.word	0x00010007

08006648 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b086      	sub	sp, #24
 800664c:	af00      	add	r7, sp, #0
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	60b9      	str	r1, [r7, #8]
 8006652:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006654:	2300      	movs	r3, #0
 8006656:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800665e:	2b01      	cmp	r3, #1
 8006660:	d101      	bne.n	8006666 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006662:	2302      	movs	r3, #2
 8006664:	e0ff      	b.n	8006866 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2201      	movs	r2, #1
 800666a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2b14      	cmp	r3, #20
 8006672:	f200 80f0 	bhi.w	8006856 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006676:	a201      	add	r2, pc, #4	@ (adr r2, 800667c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800667c:	080066d1 	.word	0x080066d1
 8006680:	08006857 	.word	0x08006857
 8006684:	08006857 	.word	0x08006857
 8006688:	08006857 	.word	0x08006857
 800668c:	08006711 	.word	0x08006711
 8006690:	08006857 	.word	0x08006857
 8006694:	08006857 	.word	0x08006857
 8006698:	08006857 	.word	0x08006857
 800669c:	08006753 	.word	0x08006753
 80066a0:	08006857 	.word	0x08006857
 80066a4:	08006857 	.word	0x08006857
 80066a8:	08006857 	.word	0x08006857
 80066ac:	08006793 	.word	0x08006793
 80066b0:	08006857 	.word	0x08006857
 80066b4:	08006857 	.word	0x08006857
 80066b8:	08006857 	.word	0x08006857
 80066bc:	080067d5 	.word	0x080067d5
 80066c0:	08006857 	.word	0x08006857
 80066c4:	08006857 	.word	0x08006857
 80066c8:	08006857 	.word	0x08006857
 80066cc:	08006815 	.word	0x08006815
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	68b9      	ldr	r1, [r7, #8]
 80066d6:	4618      	mov	r0, r3
 80066d8:	f000 f970 	bl	80069bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	699a      	ldr	r2, [r3, #24]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f042 0208 	orr.w	r2, r2, #8
 80066ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	699a      	ldr	r2, [r3, #24]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f022 0204 	bic.w	r2, r2, #4
 80066fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	6999      	ldr	r1, [r3, #24]
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	691a      	ldr	r2, [r3, #16]
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	619a      	str	r2, [r3, #24]
      break;
 800670e:	e0a5      	b.n	800685c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68b9      	ldr	r1, [r7, #8]
 8006716:	4618      	mov	r0, r3
 8006718:	f000 f9e0 	bl	8006adc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	699a      	ldr	r2, [r3, #24]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800672a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	699a      	ldr	r2, [r3, #24]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800673a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	6999      	ldr	r1, [r3, #24]
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	021a      	lsls	r2, r3, #8
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	430a      	orrs	r2, r1
 800674e:	619a      	str	r2, [r3, #24]
      break;
 8006750:	e084      	b.n	800685c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68b9      	ldr	r1, [r7, #8]
 8006758:	4618      	mov	r0, r3
 800675a:	f000 fa49 	bl	8006bf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	69da      	ldr	r2, [r3, #28]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f042 0208 	orr.w	r2, r2, #8
 800676c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	69da      	ldr	r2, [r3, #28]
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f022 0204 	bic.w	r2, r2, #4
 800677c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	69d9      	ldr	r1, [r3, #28]
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	691a      	ldr	r2, [r3, #16]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	430a      	orrs	r2, r1
 800678e:	61da      	str	r2, [r3, #28]
      break;
 8006790:	e064      	b.n	800685c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68b9      	ldr	r1, [r7, #8]
 8006798:	4618      	mov	r0, r3
 800679a:	f000 fab1 	bl	8006d00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	69da      	ldr	r2, [r3, #28]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80067ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	69da      	ldr	r2, [r3, #28]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	69d9      	ldr	r1, [r3, #28]
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	691b      	ldr	r3, [r3, #16]
 80067c8:	021a      	lsls	r2, r3, #8
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	430a      	orrs	r2, r1
 80067d0:	61da      	str	r2, [r3, #28]
      break;
 80067d2:	e043      	b.n	800685c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68b9      	ldr	r1, [r7, #8]
 80067da:	4618      	mov	r0, r3
 80067dc:	f000 fafa 	bl	8006dd4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f042 0208 	orr.w	r2, r2, #8
 80067ee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f022 0204 	bic.w	r2, r2, #4
 80067fe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	691a      	ldr	r2, [r3, #16]
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	430a      	orrs	r2, r1
 8006810:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006812:	e023      	b.n	800685c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68b9      	ldr	r1, [r7, #8]
 800681a:	4618      	mov	r0, r3
 800681c:	f000 fb3e 	bl	8006e9c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800682e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800683e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	691b      	ldr	r3, [r3, #16]
 800684a:	021a      	lsls	r2, r3, #8
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	430a      	orrs	r2, r1
 8006852:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006854:	e002      	b.n	800685c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	75fb      	strb	r3, [r7, #23]
      break;
 800685a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2200      	movs	r2, #0
 8006860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006864:	7dfb      	ldrb	r3, [r7, #23]
}
 8006866:	4618      	mov	r0, r3
 8006868:	3718      	adds	r7, #24
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop

08006870 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006870:	b480      	push	{r7}
 8006872:	b085      	sub	sp, #20
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a46      	ldr	r2, [pc, #280]	@ (800699c <TIM_Base_SetConfig+0x12c>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d013      	beq.n	80068b0 <TIM_Base_SetConfig+0x40>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800688e:	d00f      	beq.n	80068b0 <TIM_Base_SetConfig+0x40>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	4a43      	ldr	r2, [pc, #268]	@ (80069a0 <TIM_Base_SetConfig+0x130>)
 8006894:	4293      	cmp	r3, r2
 8006896:	d00b      	beq.n	80068b0 <TIM_Base_SetConfig+0x40>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4a42      	ldr	r2, [pc, #264]	@ (80069a4 <TIM_Base_SetConfig+0x134>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d007      	beq.n	80068b0 <TIM_Base_SetConfig+0x40>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4a41      	ldr	r2, [pc, #260]	@ (80069a8 <TIM_Base_SetConfig+0x138>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d003      	beq.n	80068b0 <TIM_Base_SetConfig+0x40>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4a40      	ldr	r2, [pc, #256]	@ (80069ac <TIM_Base_SetConfig+0x13c>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d108      	bne.n	80068c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	4313      	orrs	r3, r2
 80068c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4a35      	ldr	r2, [pc, #212]	@ (800699c <TIM_Base_SetConfig+0x12c>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d01f      	beq.n	800690a <TIM_Base_SetConfig+0x9a>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068d0:	d01b      	beq.n	800690a <TIM_Base_SetConfig+0x9a>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	4a32      	ldr	r2, [pc, #200]	@ (80069a0 <TIM_Base_SetConfig+0x130>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d017      	beq.n	800690a <TIM_Base_SetConfig+0x9a>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	4a31      	ldr	r2, [pc, #196]	@ (80069a4 <TIM_Base_SetConfig+0x134>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d013      	beq.n	800690a <TIM_Base_SetConfig+0x9a>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4a30      	ldr	r2, [pc, #192]	@ (80069a8 <TIM_Base_SetConfig+0x138>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d00f      	beq.n	800690a <TIM_Base_SetConfig+0x9a>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	4a2f      	ldr	r2, [pc, #188]	@ (80069ac <TIM_Base_SetConfig+0x13c>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d00b      	beq.n	800690a <TIM_Base_SetConfig+0x9a>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	4a2e      	ldr	r2, [pc, #184]	@ (80069b0 <TIM_Base_SetConfig+0x140>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d007      	beq.n	800690a <TIM_Base_SetConfig+0x9a>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4a2d      	ldr	r2, [pc, #180]	@ (80069b4 <TIM_Base_SetConfig+0x144>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d003      	beq.n	800690a <TIM_Base_SetConfig+0x9a>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a2c      	ldr	r2, [pc, #176]	@ (80069b8 <TIM_Base_SetConfig+0x148>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d108      	bne.n	800691c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006910:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	68db      	ldr	r3, [r3, #12]
 8006916:	68fa      	ldr	r2, [r7, #12]
 8006918:	4313      	orrs	r3, r2
 800691a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	695b      	ldr	r3, [r3, #20]
 8006926:	4313      	orrs	r3, r2
 8006928:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	689a      	ldr	r2, [r3, #8]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	4a16      	ldr	r2, [pc, #88]	@ (800699c <TIM_Base_SetConfig+0x12c>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d00f      	beq.n	8006968 <TIM_Base_SetConfig+0xf8>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	4a18      	ldr	r2, [pc, #96]	@ (80069ac <TIM_Base_SetConfig+0x13c>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d00b      	beq.n	8006968 <TIM_Base_SetConfig+0xf8>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	4a17      	ldr	r2, [pc, #92]	@ (80069b0 <TIM_Base_SetConfig+0x140>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d007      	beq.n	8006968 <TIM_Base_SetConfig+0xf8>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4a16      	ldr	r2, [pc, #88]	@ (80069b4 <TIM_Base_SetConfig+0x144>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d003      	beq.n	8006968 <TIM_Base_SetConfig+0xf8>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	4a15      	ldr	r2, [pc, #84]	@ (80069b8 <TIM_Base_SetConfig+0x148>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d103      	bne.n	8006970 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	691a      	ldr	r2, [r3, #16]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b01      	cmp	r3, #1
 8006980:	d105      	bne.n	800698e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	f023 0201 	bic.w	r2, r3, #1
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	611a      	str	r2, [r3, #16]
  }
}
 800698e:	bf00      	nop
 8006990:	3714      	adds	r7, #20
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr
 800699a:	bf00      	nop
 800699c:	40012c00 	.word	0x40012c00
 80069a0:	40000400 	.word	0x40000400
 80069a4:	40000800 	.word	0x40000800
 80069a8:	40000c00 	.word	0x40000c00
 80069ac:	40013400 	.word	0x40013400
 80069b0:	40014000 	.word	0x40014000
 80069b4:	40014400 	.word	0x40014400
 80069b8:	40014800 	.word	0x40014800

080069bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069bc:	b480      	push	{r7}
 80069be:	b087      	sub	sp, #28
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6a1b      	ldr	r3, [r3, #32]
 80069d0:	f023 0201 	bic.w	r2, r3, #1
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f023 0303 	bic.w	r3, r3, #3
 80069f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	68fa      	ldr	r2, [r7, #12]
 80069fe:	4313      	orrs	r3, r2
 8006a00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	f023 0302 	bic.w	r3, r3, #2
 8006a08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	697a      	ldr	r2, [r7, #20]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a2c      	ldr	r2, [pc, #176]	@ (8006ac8 <TIM_OC1_SetConfig+0x10c>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d00f      	beq.n	8006a3c <TIM_OC1_SetConfig+0x80>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	4a2b      	ldr	r2, [pc, #172]	@ (8006acc <TIM_OC1_SetConfig+0x110>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d00b      	beq.n	8006a3c <TIM_OC1_SetConfig+0x80>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	4a2a      	ldr	r2, [pc, #168]	@ (8006ad0 <TIM_OC1_SetConfig+0x114>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d007      	beq.n	8006a3c <TIM_OC1_SetConfig+0x80>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a29      	ldr	r2, [pc, #164]	@ (8006ad4 <TIM_OC1_SetConfig+0x118>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d003      	beq.n	8006a3c <TIM_OC1_SetConfig+0x80>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	4a28      	ldr	r2, [pc, #160]	@ (8006ad8 <TIM_OC1_SetConfig+0x11c>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d10c      	bne.n	8006a56 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	f023 0308 	bic.w	r3, r3, #8
 8006a42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	697a      	ldr	r2, [r7, #20]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	f023 0304 	bic.w	r3, r3, #4
 8006a54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a1b      	ldr	r2, [pc, #108]	@ (8006ac8 <TIM_OC1_SetConfig+0x10c>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d00f      	beq.n	8006a7e <TIM_OC1_SetConfig+0xc2>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a1a      	ldr	r2, [pc, #104]	@ (8006acc <TIM_OC1_SetConfig+0x110>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d00b      	beq.n	8006a7e <TIM_OC1_SetConfig+0xc2>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	4a19      	ldr	r2, [pc, #100]	@ (8006ad0 <TIM_OC1_SetConfig+0x114>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d007      	beq.n	8006a7e <TIM_OC1_SetConfig+0xc2>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	4a18      	ldr	r2, [pc, #96]	@ (8006ad4 <TIM_OC1_SetConfig+0x118>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d003      	beq.n	8006a7e <TIM_OC1_SetConfig+0xc2>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a17      	ldr	r2, [pc, #92]	@ (8006ad8 <TIM_OC1_SetConfig+0x11c>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d111      	bne.n	8006aa2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	693a      	ldr	r2, [r7, #16]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	68fa      	ldr	r2, [r7, #12]
 8006aac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	697a      	ldr	r2, [r7, #20]
 8006aba:	621a      	str	r2, [r3, #32]
}
 8006abc:	bf00      	nop
 8006abe:	371c      	adds	r7, #28
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr
 8006ac8:	40012c00 	.word	0x40012c00
 8006acc:	40013400 	.word	0x40013400
 8006ad0:	40014000 	.word	0x40014000
 8006ad4:	40014400 	.word	0x40014400
 8006ad8:	40014800 	.word	0x40014800

08006adc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b087      	sub	sp, #28
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6a1b      	ldr	r3, [r3, #32]
 8006aea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6a1b      	ldr	r3, [r3, #32]
 8006af0:	f023 0210 	bic.w	r2, r3, #16
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	699b      	ldr	r3, [r3, #24]
 8006b02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006b0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	021b      	lsls	r3, r3, #8
 8006b1e:	68fa      	ldr	r2, [r7, #12]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	f023 0320 	bic.w	r3, r3, #32
 8006b2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	011b      	lsls	r3, r3, #4
 8006b32:	697a      	ldr	r2, [r7, #20]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a28      	ldr	r2, [pc, #160]	@ (8006bdc <TIM_OC2_SetConfig+0x100>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d003      	beq.n	8006b48 <TIM_OC2_SetConfig+0x6c>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a27      	ldr	r2, [pc, #156]	@ (8006be0 <TIM_OC2_SetConfig+0x104>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d10d      	bne.n	8006b64 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	68db      	ldr	r3, [r3, #12]
 8006b54:	011b      	lsls	r3, r3, #4
 8006b56:	697a      	ldr	r2, [r7, #20]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b62:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a1d      	ldr	r2, [pc, #116]	@ (8006bdc <TIM_OC2_SetConfig+0x100>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d00f      	beq.n	8006b8c <TIM_OC2_SetConfig+0xb0>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a1c      	ldr	r2, [pc, #112]	@ (8006be0 <TIM_OC2_SetConfig+0x104>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d00b      	beq.n	8006b8c <TIM_OC2_SetConfig+0xb0>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a1b      	ldr	r2, [pc, #108]	@ (8006be4 <TIM_OC2_SetConfig+0x108>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d007      	beq.n	8006b8c <TIM_OC2_SetConfig+0xb0>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a1a      	ldr	r2, [pc, #104]	@ (8006be8 <TIM_OC2_SetConfig+0x10c>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d003      	beq.n	8006b8c <TIM_OC2_SetConfig+0xb0>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a19      	ldr	r2, [pc, #100]	@ (8006bec <TIM_OC2_SetConfig+0x110>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d113      	bne.n	8006bb4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	695b      	ldr	r3, [r3, #20]
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	693a      	ldr	r2, [r7, #16]
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	699b      	ldr	r3, [r3, #24]
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	693a      	ldr	r2, [r7, #16]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	693a      	ldr	r2, [r7, #16]
 8006bb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	68fa      	ldr	r2, [r7, #12]
 8006bbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	685a      	ldr	r2, [r3, #4]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	697a      	ldr	r2, [r7, #20]
 8006bcc:	621a      	str	r2, [r3, #32]
}
 8006bce:	bf00      	nop
 8006bd0:	371c      	adds	r7, #28
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop
 8006bdc:	40012c00 	.word	0x40012c00
 8006be0:	40013400 	.word	0x40013400
 8006be4:	40014000 	.word	0x40014000
 8006be8:	40014400 	.word	0x40014400
 8006bec:	40014800 	.word	0x40014800

08006bf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b087      	sub	sp, #28
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a1b      	ldr	r3, [r3, #32]
 8006bfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6a1b      	ldr	r3, [r3, #32]
 8006c04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	69db      	ldr	r3, [r3, #28]
 8006c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f023 0303 	bic.w	r3, r3, #3
 8006c2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	021b      	lsls	r3, r3, #8
 8006c44:	697a      	ldr	r2, [r7, #20]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a27      	ldr	r2, [pc, #156]	@ (8006cec <TIM_OC3_SetConfig+0xfc>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d003      	beq.n	8006c5a <TIM_OC3_SetConfig+0x6a>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a26      	ldr	r2, [pc, #152]	@ (8006cf0 <TIM_OC3_SetConfig+0x100>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d10d      	bne.n	8006c76 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	021b      	lsls	r3, r3, #8
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a1c      	ldr	r2, [pc, #112]	@ (8006cec <TIM_OC3_SetConfig+0xfc>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d00f      	beq.n	8006c9e <TIM_OC3_SetConfig+0xae>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a1b      	ldr	r2, [pc, #108]	@ (8006cf0 <TIM_OC3_SetConfig+0x100>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d00b      	beq.n	8006c9e <TIM_OC3_SetConfig+0xae>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a1a      	ldr	r2, [pc, #104]	@ (8006cf4 <TIM_OC3_SetConfig+0x104>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d007      	beq.n	8006c9e <TIM_OC3_SetConfig+0xae>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a19      	ldr	r2, [pc, #100]	@ (8006cf8 <TIM_OC3_SetConfig+0x108>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d003      	beq.n	8006c9e <TIM_OC3_SetConfig+0xae>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a18      	ldr	r2, [pc, #96]	@ (8006cfc <TIM_OC3_SetConfig+0x10c>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d113      	bne.n	8006cc6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ca4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006cac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	695b      	ldr	r3, [r3, #20]
 8006cb2:	011b      	lsls	r3, r3, #4
 8006cb4:	693a      	ldr	r2, [r7, #16]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	699b      	ldr	r3, [r3, #24]
 8006cbe:	011b      	lsls	r3, r3, #4
 8006cc0:	693a      	ldr	r2, [r7, #16]
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	68fa      	ldr	r2, [r7, #12]
 8006cd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	685a      	ldr	r2, [r3, #4]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	697a      	ldr	r2, [r7, #20]
 8006cde:	621a      	str	r2, [r3, #32]
}
 8006ce0:	bf00      	nop
 8006ce2:	371c      	adds	r7, #28
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr
 8006cec:	40012c00 	.word	0x40012c00
 8006cf0:	40013400 	.word	0x40013400
 8006cf4:	40014000 	.word	0x40014000
 8006cf8:	40014400 	.word	0x40014400
 8006cfc:	40014800 	.word	0x40014800

08006d00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b087      	sub	sp, #28
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6a1b      	ldr	r3, [r3, #32]
 8006d0e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6a1b      	ldr	r3, [r3, #32]
 8006d14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	69db      	ldr	r3, [r3, #28]
 8006d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	021b      	lsls	r3, r3, #8
 8006d42:	68fa      	ldr	r2, [r7, #12]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	031b      	lsls	r3, r3, #12
 8006d56:	693a      	ldr	r2, [r7, #16]
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	4a18      	ldr	r2, [pc, #96]	@ (8006dc0 <TIM_OC4_SetConfig+0xc0>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d00f      	beq.n	8006d84 <TIM_OC4_SetConfig+0x84>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	4a17      	ldr	r2, [pc, #92]	@ (8006dc4 <TIM_OC4_SetConfig+0xc4>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d00b      	beq.n	8006d84 <TIM_OC4_SetConfig+0x84>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	4a16      	ldr	r2, [pc, #88]	@ (8006dc8 <TIM_OC4_SetConfig+0xc8>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d007      	beq.n	8006d84 <TIM_OC4_SetConfig+0x84>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4a15      	ldr	r2, [pc, #84]	@ (8006dcc <TIM_OC4_SetConfig+0xcc>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d003      	beq.n	8006d84 <TIM_OC4_SetConfig+0x84>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4a14      	ldr	r2, [pc, #80]	@ (8006dd0 <TIM_OC4_SetConfig+0xd0>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d109      	bne.n	8006d98 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	695b      	ldr	r3, [r3, #20]
 8006d90:	019b      	lsls	r3, r3, #6
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	697a      	ldr	r2, [r7, #20]
 8006d9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	68fa      	ldr	r2, [r7, #12]
 8006da2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	685a      	ldr	r2, [r3, #4]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	693a      	ldr	r2, [r7, #16]
 8006db0:	621a      	str	r2, [r3, #32]
}
 8006db2:	bf00      	nop
 8006db4:	371c      	adds	r7, #28
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr
 8006dbe:	bf00      	nop
 8006dc0:	40012c00 	.word	0x40012c00
 8006dc4:	40013400 	.word	0x40013400
 8006dc8:	40014000 	.word	0x40014000
 8006dcc:	40014400 	.word	0x40014400
 8006dd0:	40014800 	.word	0x40014800

08006dd4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b087      	sub	sp, #28
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6a1b      	ldr	r3, [r3, #32]
 8006de8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006e18:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	041b      	lsls	r3, r3, #16
 8006e20:	693a      	ldr	r2, [r7, #16]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	4a17      	ldr	r2, [pc, #92]	@ (8006e88 <TIM_OC5_SetConfig+0xb4>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d00f      	beq.n	8006e4e <TIM_OC5_SetConfig+0x7a>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4a16      	ldr	r2, [pc, #88]	@ (8006e8c <TIM_OC5_SetConfig+0xb8>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d00b      	beq.n	8006e4e <TIM_OC5_SetConfig+0x7a>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	4a15      	ldr	r2, [pc, #84]	@ (8006e90 <TIM_OC5_SetConfig+0xbc>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d007      	beq.n	8006e4e <TIM_OC5_SetConfig+0x7a>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	4a14      	ldr	r2, [pc, #80]	@ (8006e94 <TIM_OC5_SetConfig+0xc0>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d003      	beq.n	8006e4e <TIM_OC5_SetConfig+0x7a>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	4a13      	ldr	r2, [pc, #76]	@ (8006e98 <TIM_OC5_SetConfig+0xc4>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d109      	bne.n	8006e62 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	021b      	lsls	r3, r3, #8
 8006e5c:	697a      	ldr	r2, [r7, #20]
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	697a      	ldr	r2, [r7, #20]
 8006e66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	685a      	ldr	r2, [r3, #4]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	693a      	ldr	r2, [r7, #16]
 8006e7a:	621a      	str	r2, [r3, #32]
}
 8006e7c:	bf00      	nop
 8006e7e:	371c      	adds	r7, #28
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr
 8006e88:	40012c00 	.word	0x40012c00
 8006e8c:	40013400 	.word	0x40013400
 8006e90:	40014000 	.word	0x40014000
 8006e94:	40014400 	.word	0x40014400
 8006e98:	40014800 	.word	0x40014800

08006e9c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b087      	sub	sp, #28
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6a1b      	ldr	r3, [r3, #32]
 8006eaa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6a1b      	ldr	r3, [r3, #32]
 8006eb0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006eca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ece:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	021b      	lsls	r3, r3, #8
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006ee2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	051b      	lsls	r3, r3, #20
 8006eea:	693a      	ldr	r2, [r7, #16]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a18      	ldr	r2, [pc, #96]	@ (8006f54 <TIM_OC6_SetConfig+0xb8>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d00f      	beq.n	8006f18 <TIM_OC6_SetConfig+0x7c>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a17      	ldr	r2, [pc, #92]	@ (8006f58 <TIM_OC6_SetConfig+0xbc>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d00b      	beq.n	8006f18 <TIM_OC6_SetConfig+0x7c>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a16      	ldr	r2, [pc, #88]	@ (8006f5c <TIM_OC6_SetConfig+0xc0>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d007      	beq.n	8006f18 <TIM_OC6_SetConfig+0x7c>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	4a15      	ldr	r2, [pc, #84]	@ (8006f60 <TIM_OC6_SetConfig+0xc4>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d003      	beq.n	8006f18 <TIM_OC6_SetConfig+0x7c>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	4a14      	ldr	r2, [pc, #80]	@ (8006f64 <TIM_OC6_SetConfig+0xc8>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d109      	bne.n	8006f2c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f1e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	695b      	ldr	r3, [r3, #20]
 8006f24:	029b      	lsls	r3, r3, #10
 8006f26:	697a      	ldr	r2, [r7, #20]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	697a      	ldr	r2, [r7, #20]
 8006f30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	68fa      	ldr	r2, [r7, #12]
 8006f36:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	685a      	ldr	r2, [r3, #4]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	693a      	ldr	r2, [r7, #16]
 8006f44:	621a      	str	r2, [r3, #32]
}
 8006f46:	bf00      	nop
 8006f48:	371c      	adds	r7, #28
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	40012c00 	.word	0x40012c00
 8006f58:	40013400 	.word	0x40013400
 8006f5c:	40014000 	.word	0x40014000
 8006f60:	40014400 	.word	0x40014400
 8006f64:	40014800 	.word	0x40014800

08006f68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b087      	sub	sp, #28
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	f003 031f 	and.w	r3, r3, #31
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006f80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	6a1a      	ldr	r2, [r3, #32]
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	43db      	mvns	r3, r3
 8006f8a:	401a      	ands	r2, r3
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6a1a      	ldr	r2, [r3, #32]
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	f003 031f 	and.w	r3, r3, #31
 8006f9a:	6879      	ldr	r1, [r7, #4]
 8006f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8006fa0:	431a      	orrs	r2, r3
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	621a      	str	r2, [r3, #32]
}
 8006fa6:	bf00      	nop
 8006fa8:	371c      	adds	r7, #28
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr
	...

08006fb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b085      	sub	sp, #20
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
 8006fbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d101      	bne.n	8006fcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006fc8:	2302      	movs	r3, #2
 8006fca:	e068      	b.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2201      	movs	r2, #1
 8006fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2202      	movs	r2, #2
 8006fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a2e      	ldr	r2, [pc, #184]	@ (80070ac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d004      	beq.n	8007000 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a2d      	ldr	r2, [pc, #180]	@ (80070b0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d108      	bne.n	8007012 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007006:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	68fa      	ldr	r2, [r7, #12]
 800700e:	4313      	orrs	r3, r2
 8007010:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007018:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68fa      	ldr	r2, [r7, #12]
 8007020:	4313      	orrs	r3, r2
 8007022:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68fa      	ldr	r2, [r7, #12]
 800702a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a1e      	ldr	r2, [pc, #120]	@ (80070ac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d01d      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800703e:	d018      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a1b      	ldr	r2, [pc, #108]	@ (80070b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d013      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a1a      	ldr	r2, [pc, #104]	@ (80070b8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d00e      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a18      	ldr	r2, [pc, #96]	@ (80070bc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d009      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a13      	ldr	r2, [pc, #76]	@ (80070b0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d004      	beq.n	8007072 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a14      	ldr	r2, [pc, #80]	@ (80070c0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d10c      	bne.n	800708c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007078:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	689b      	ldr	r3, [r3, #8]
 800707e:	68ba      	ldr	r2, [r7, #8]
 8007080:	4313      	orrs	r3, r2
 8007082:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	68ba      	ldr	r2, [r7, #8]
 800708a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800709c:	2300      	movs	r3, #0
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3714      	adds	r7, #20
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	40012c00 	.word	0x40012c00
 80070b0:	40013400 	.word	0x40013400
 80070b4:	40000400 	.word	0x40000400
 80070b8:	40000800 	.word	0x40000800
 80070bc:	40000c00 	.word	0x40000c00
 80070c0:	40014000 	.word	0x40014000

080070c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b082      	sub	sp, #8
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d101      	bne.n	80070d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e040      	b.n	8007158 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d106      	bne.n	80070ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f7fc f8aa 	bl	8003240 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2224      	movs	r2, #36	@ 0x24
 80070f0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f022 0201 	bic.w	r2, r2, #1
 8007100:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007106:	2b00      	cmp	r3, #0
 8007108:	d002      	beq.n	8007110 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 fecc 	bl	8007ea8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f000 fc11 	bl	8007938 <UART_SetConfig>
 8007116:	4603      	mov	r3, r0
 8007118:	2b01      	cmp	r3, #1
 800711a:	d101      	bne.n	8007120 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800711c:	2301      	movs	r3, #1
 800711e:	e01b      	b.n	8007158 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	685a      	ldr	r2, [r3, #4]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800712e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	689a      	ldr	r2, [r3, #8]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800713e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f042 0201 	orr.w	r2, r2, #1
 800714e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 ff4b 	bl	8007fec <UART_CheckIdleState>
 8007156:	4603      	mov	r3, r0
}
 8007158:	4618      	mov	r0, r3
 800715a:	3708      	adds	r7, #8
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}

08007160 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b082      	sub	sp, #8
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d101      	bne.n	8007172 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	e02f      	b.n	80071d2 <HAL_UART_DeInit+0x72>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2224      	movs	r2, #36	@ 0x24
 8007176:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f022 0201 	bic.w	r2, r2, #1
 8007186:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2200      	movs	r2, #0
 800718e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	2200      	movs	r2, #0
 8007196:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2200      	movs	r2, #0
 800719e:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f7fc f8b1 	bl	8003308 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_RESET;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2200      	movs	r2, #0
 80071c0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2200      	movs	r2, #0
 80071cc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3708      	adds	r7, #8
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}

080071da <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071da:	b580      	push	{r7, lr}
 80071dc:	b08a      	sub	sp, #40	@ 0x28
 80071de:	af02      	add	r7, sp, #8
 80071e0:	60f8      	str	r0, [r7, #12]
 80071e2:	60b9      	str	r1, [r7, #8]
 80071e4:	603b      	str	r3, [r7, #0]
 80071e6:	4613      	mov	r3, r2
 80071e8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80071ee:	2b20      	cmp	r3, #32
 80071f0:	d177      	bne.n	80072e2 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d002      	beq.n	80071fe <HAL_UART_Transmit+0x24>
 80071f8:	88fb      	ldrh	r3, [r7, #6]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d101      	bne.n	8007202 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e070      	b.n	80072e4 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2200      	movs	r2, #0
 8007206:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2221      	movs	r2, #33	@ 0x21
 800720e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007210:	f7fc fd76 	bl	8003d00 <HAL_GetTick>
 8007214:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	88fa      	ldrh	r2, [r7, #6]
 800721a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	88fa      	ldrh	r2, [r7, #6]
 8007222:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800722e:	d108      	bne.n	8007242 <HAL_UART_Transmit+0x68>
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	691b      	ldr	r3, [r3, #16]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d104      	bne.n	8007242 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007238:	2300      	movs	r3, #0
 800723a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	61bb      	str	r3, [r7, #24]
 8007240:	e003      	b.n	800724a <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007246:	2300      	movs	r3, #0
 8007248:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800724a:	e02f      	b.n	80072ac <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	9300      	str	r3, [sp, #0]
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	2200      	movs	r2, #0
 8007254:	2180      	movs	r1, #128	@ 0x80
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f000 ff70 	bl	800813c <UART_WaitOnFlagUntilTimeout>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d004      	beq.n	800726c <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2220      	movs	r2, #32
 8007266:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007268:	2303      	movs	r3, #3
 800726a:	e03b      	b.n	80072e4 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d10b      	bne.n	800728a <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	881a      	ldrh	r2, [r3, #0]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800727e:	b292      	uxth	r2, r2
 8007280:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007282:	69bb      	ldr	r3, [r7, #24]
 8007284:	3302      	adds	r3, #2
 8007286:	61bb      	str	r3, [r7, #24]
 8007288:	e007      	b.n	800729a <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	781a      	ldrb	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007294:	69fb      	ldr	r3, [r7, #28]
 8007296:	3301      	adds	r3, #1
 8007298:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	3b01      	subs	r3, #1
 80072a4:	b29a      	uxth	r2, r3
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d1c9      	bne.n	800724c <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	9300      	str	r3, [sp, #0]
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	2200      	movs	r2, #0
 80072c0:	2140      	movs	r1, #64	@ 0x40
 80072c2:	68f8      	ldr	r0, [r7, #12]
 80072c4:	f000 ff3a 	bl	800813c <UART_WaitOnFlagUntilTimeout>
 80072c8:	4603      	mov	r3, r0
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d004      	beq.n	80072d8 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2220      	movs	r2, #32
 80072d2:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80072d4:	2303      	movs	r3, #3
 80072d6:	e005      	b.n	80072e4 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2220      	movs	r2, #32
 80072dc:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80072de:	2300      	movs	r3, #0
 80072e0:	e000      	b.n	80072e4 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80072e2:	2302      	movs	r3, #2
  }
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3720      	adds	r7, #32
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b0ba      	sub	sp, #232	@ 0xe8
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	69db      	ldr	r3, [r3, #28]
 80072fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	689b      	ldr	r3, [r3, #8]
 800730e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007312:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007316:	f640 030f 	movw	r3, #2063	@ 0x80f
 800731a:	4013      	ands	r3, r2
 800731c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007320:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007324:	2b00      	cmp	r3, #0
 8007326:	d115      	bne.n	8007354 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007328:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800732c:	f003 0320 	and.w	r3, r3, #32
 8007330:	2b00      	cmp	r3, #0
 8007332:	d00f      	beq.n	8007354 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007334:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007338:	f003 0320 	and.w	r3, r3, #32
 800733c:	2b00      	cmp	r3, #0
 800733e:	d009      	beq.n	8007354 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007344:	2b00      	cmp	r3, #0
 8007346:	f000 82ca 	beq.w	80078de <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	4798      	blx	r3
      }
      return;
 8007352:	e2c4      	b.n	80078de <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007354:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007358:	2b00      	cmp	r3, #0
 800735a:	f000 8117 	beq.w	800758c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800735e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007362:	f003 0301 	and.w	r3, r3, #1
 8007366:	2b00      	cmp	r3, #0
 8007368:	d106      	bne.n	8007378 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800736a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800736e:	4b85      	ldr	r3, [pc, #532]	@ (8007584 <HAL_UART_IRQHandler+0x298>)
 8007370:	4013      	ands	r3, r2
 8007372:	2b00      	cmp	r3, #0
 8007374:	f000 810a 	beq.w	800758c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800737c:	f003 0301 	and.w	r3, r3, #1
 8007380:	2b00      	cmp	r3, #0
 8007382:	d011      	beq.n	80073a8 <HAL_UART_IRQHandler+0xbc>
 8007384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800738c:	2b00      	cmp	r3, #0
 800738e:	d00b      	beq.n	80073a8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	2201      	movs	r2, #1
 8007396:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800739e:	f043 0201 	orr.w	r2, r3, #1
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80073a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d011      	beq.n	80073d8 <HAL_UART_IRQHandler+0xec>
 80073b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073b8:	f003 0301 	and.w	r3, r3, #1
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d00b      	beq.n	80073d8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2202      	movs	r2, #2
 80073c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073ce:	f043 0204 	orr.w	r2, r3, #4
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80073d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073dc:	f003 0304 	and.w	r3, r3, #4
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d011      	beq.n	8007408 <HAL_UART_IRQHandler+0x11c>
 80073e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073e8:	f003 0301 	and.w	r3, r3, #1
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d00b      	beq.n	8007408 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	2204      	movs	r2, #4
 80073f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073fe:	f043 0202 	orr.w	r2, r3, #2
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800740c:	f003 0308 	and.w	r3, r3, #8
 8007410:	2b00      	cmp	r3, #0
 8007412:	d017      	beq.n	8007444 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007418:	f003 0320 	and.w	r3, r3, #32
 800741c:	2b00      	cmp	r3, #0
 800741e:	d105      	bne.n	800742c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007420:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007424:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007428:	2b00      	cmp	r3, #0
 800742a:	d00b      	beq.n	8007444 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	2208      	movs	r2, #8
 8007432:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800743a:	f043 0208 	orr.w	r2, r3, #8
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007444:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007448:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800744c:	2b00      	cmp	r3, #0
 800744e:	d012      	beq.n	8007476 <HAL_UART_IRQHandler+0x18a>
 8007450:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007454:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007458:	2b00      	cmp	r3, #0
 800745a:	d00c      	beq.n	8007476 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007464:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800746c:	f043 0220 	orr.w	r2, r3, #32
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800747c:	2b00      	cmp	r3, #0
 800747e:	f000 8230 	beq.w	80078e2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007486:	f003 0320 	and.w	r3, r3, #32
 800748a:	2b00      	cmp	r3, #0
 800748c:	d00d      	beq.n	80074aa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800748e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007492:	f003 0320 	and.w	r3, r3, #32
 8007496:	2b00      	cmp	r3, #0
 8007498:	d007      	beq.n	80074aa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d003      	beq.n	80074aa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074be:	2b40      	cmp	r3, #64	@ 0x40
 80074c0:	d005      	beq.n	80074ce <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80074c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80074c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d04f      	beq.n	800756e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 fea1 	bl	8008216 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	689b      	ldr	r3, [r3, #8]
 80074da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074de:	2b40      	cmp	r3, #64	@ 0x40
 80074e0:	d141      	bne.n	8007566 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	3308      	adds	r3, #8
 80074e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80074f0:	e853 3f00 	ldrex	r3, [r3]
 80074f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80074f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80074fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007500:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	3308      	adds	r3, #8
 800750a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800750e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007512:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007516:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800751a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800751e:	e841 2300 	strex	r3, r2, [r1]
 8007522:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007526:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1d9      	bne.n	80074e2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007532:	2b00      	cmp	r3, #0
 8007534:	d013      	beq.n	800755e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800753a:	4a13      	ldr	r2, [pc, #76]	@ (8007588 <HAL_UART_IRQHandler+0x29c>)
 800753c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007542:	4618      	mov	r0, r3
 8007544:	f7fc fd8d 	bl	8004062 <HAL_DMA_Abort_IT>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d017      	beq.n	800757e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007558:	4610      	mov	r0, r2
 800755a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800755c:	e00f      	b.n	800757e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 f9d4 	bl	800790c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007564:	e00b      	b.n	800757e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 f9d0 	bl	800790c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800756c:	e007      	b.n	800757e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f9cc 	bl	800790c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2200      	movs	r2, #0
 8007578:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800757c:	e1b1      	b.n	80078e2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800757e:	bf00      	nop
    return;
 8007580:	e1af      	b.n	80078e2 <HAL_UART_IRQHandler+0x5f6>
 8007582:	bf00      	nop
 8007584:	04000120 	.word	0x04000120
 8007588:	080082df 	.word	0x080082df

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007590:	2b01      	cmp	r3, #1
 8007592:	f040 816a 	bne.w	800786a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800759a:	f003 0310 	and.w	r3, r3, #16
 800759e:	2b00      	cmp	r3, #0
 80075a0:	f000 8163 	beq.w	800786a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80075a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075a8:	f003 0310 	and.w	r3, r3, #16
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	f000 815c 	beq.w	800786a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	2210      	movs	r2, #16
 80075b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075c4:	2b40      	cmp	r3, #64	@ 0x40
 80075c6:	f040 80d4 	bne.w	8007772 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80075d6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80075da:	2b00      	cmp	r3, #0
 80075dc:	f000 80ad 	beq.w	800773a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80075e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80075ea:	429a      	cmp	r2, r3
 80075ec:	f080 80a5 	bcs.w	800773a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80075f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f003 0320 	and.w	r3, r3, #32
 8007606:	2b00      	cmp	r3, #0
 8007608:	f040 8086 	bne.w	8007718 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007614:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007618:	e853 3f00 	ldrex	r3, [r3]
 800761c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007620:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007624:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007628:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	461a      	mov	r2, r3
 8007632:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007636:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800763a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800763e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007642:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007646:	e841 2300 	strex	r3, r2, [r1]
 800764a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800764e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1da      	bne.n	800760c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	3308      	adds	r3, #8
 800765c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007660:	e853 3f00 	ldrex	r3, [r3]
 8007664:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007666:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007668:	f023 0301 	bic.w	r3, r3, #1
 800766c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	3308      	adds	r3, #8
 8007676:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800767a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800767e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007680:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007682:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007686:	e841 2300 	strex	r3, r2, [r1]
 800768a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800768c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800768e:	2b00      	cmp	r3, #0
 8007690:	d1e1      	bne.n	8007656 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	3308      	adds	r3, #8
 8007698:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800769c:	e853 3f00 	ldrex	r3, [r3]
 80076a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80076a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	3308      	adds	r3, #8
 80076b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80076b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80076b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80076bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80076be:	e841 2300 	strex	r3, r2, [r1]
 80076c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80076c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d1e3      	bne.n	8007692 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2220      	movs	r2, #32
 80076ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2200      	movs	r2, #0
 80076d6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076e0:	e853 3f00 	ldrex	r3, [r3]
 80076e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80076e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076e8:	f023 0310 	bic.w	r3, r3, #16
 80076ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	461a      	mov	r2, r3
 80076f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80076fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007700:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007702:	e841 2300 	strex	r3, r2, [r1]
 8007706:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007708:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800770a:	2b00      	cmp	r3, #0
 800770c:	d1e4      	bne.n	80076d8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007712:	4618      	mov	r0, r3
 8007714:	f7fc fc67 	bl	8003fe6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2202      	movs	r2, #2
 800771c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800772a:	b29b      	uxth	r3, r3
 800772c:	1ad3      	subs	r3, r2, r3
 800772e:	b29b      	uxth	r3, r3
 8007730:	4619      	mov	r1, r3
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f000 f8f4 	bl	8007920 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007738:	e0d5      	b.n	80078e6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007740:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007744:	429a      	cmp	r2, r3
 8007746:	f040 80ce 	bne.w	80078e6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f003 0320 	and.w	r3, r3, #32
 8007756:	2b20      	cmp	r3, #32
 8007758:	f040 80c5 	bne.w	80078e6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2202      	movs	r2, #2
 8007760:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007768:	4619      	mov	r1, r3
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 f8d8 	bl	8007920 <HAL_UARTEx_RxEventCallback>
      return;
 8007770:	e0b9      	b.n	80078e6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800777e:	b29b      	uxth	r3, r3
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800778c:	b29b      	uxth	r3, r3
 800778e:	2b00      	cmp	r3, #0
 8007790:	f000 80ab 	beq.w	80078ea <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007794:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007798:	2b00      	cmp	r3, #0
 800779a:	f000 80a6 	beq.w	80078ea <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077a6:	e853 3f00 	ldrex	r3, [r3]
 80077aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	461a      	mov	r2, r3
 80077bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80077c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80077c2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077c8:	e841 2300 	strex	r3, r2, [r1]
 80077cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d1e4      	bne.n	800779e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	3308      	adds	r3, #8
 80077da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077de:	e853 3f00 	ldrex	r3, [r3]
 80077e2:	623b      	str	r3, [r7, #32]
   return(result);
 80077e4:	6a3b      	ldr	r3, [r7, #32]
 80077e6:	f023 0301 	bic.w	r3, r3, #1
 80077ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	3308      	adds	r3, #8
 80077f4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80077f8:	633a      	str	r2, [r7, #48]	@ 0x30
 80077fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80077fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007800:	e841 2300 	strex	r3, r2, [r1]
 8007804:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007808:	2b00      	cmp	r3, #0
 800780a:	d1e3      	bne.n	80077d4 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2220      	movs	r2, #32
 8007810:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2200      	movs	r2, #0
 8007818:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	e853 3f00 	ldrex	r3, [r3]
 800782c:	60fb      	str	r3, [r7, #12]
   return(result);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f023 0310 	bic.w	r3, r3, #16
 8007834:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	461a      	mov	r2, r3
 800783e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007842:	61fb      	str	r3, [r7, #28]
 8007844:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007846:	69b9      	ldr	r1, [r7, #24]
 8007848:	69fa      	ldr	r2, [r7, #28]
 800784a:	e841 2300 	strex	r3, r2, [r1]
 800784e:	617b      	str	r3, [r7, #20]
   return(result);
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d1e4      	bne.n	8007820 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2202      	movs	r2, #2
 800785a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800785c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007860:	4619      	mov	r1, r3
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f000 f85c 	bl	8007920 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007868:	e03f      	b.n	80078ea <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800786a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800786e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007872:	2b00      	cmp	r3, #0
 8007874:	d00e      	beq.n	8007894 <HAL_UART_IRQHandler+0x5a8>
 8007876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800787a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800787e:	2b00      	cmp	r3, #0
 8007880:	d008      	beq.n	8007894 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800788a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 fd66 	bl	800835e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007892:	e02d      	b.n	80078f0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007898:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800789c:	2b00      	cmp	r3, #0
 800789e:	d00e      	beq.n	80078be <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80078a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d008      	beq.n	80078be <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d01c      	beq.n	80078ee <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	4798      	blx	r3
    }
    return;
 80078bc:	e017      	b.n	80078ee <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80078be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d012      	beq.n	80078f0 <HAL_UART_IRQHandler+0x604>
 80078ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d00c      	beq.n	80078f0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f000 fd17 	bl	800830a <UART_EndTransmit_IT>
    return;
 80078dc:	e008      	b.n	80078f0 <HAL_UART_IRQHandler+0x604>
      return;
 80078de:	bf00      	nop
 80078e0:	e006      	b.n	80078f0 <HAL_UART_IRQHandler+0x604>
    return;
 80078e2:	bf00      	nop
 80078e4:	e004      	b.n	80078f0 <HAL_UART_IRQHandler+0x604>
      return;
 80078e6:	bf00      	nop
 80078e8:	e002      	b.n	80078f0 <HAL_UART_IRQHandler+0x604>
      return;
 80078ea:	bf00      	nop
 80078ec:	e000      	b.n	80078f0 <HAL_UART_IRQHandler+0x604>
    return;
 80078ee:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80078f0:	37e8      	adds	r7, #232	@ 0xe8
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop

080078f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007900:	bf00      	nop
 8007902:	370c      	adds	r7, #12
 8007904:	46bd      	mov	sp, r7
 8007906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790a:	4770      	bx	lr

0800790c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800790c:	b480      	push	{r7}
 800790e:	b083      	sub	sp, #12
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007914:	bf00      	nop
 8007916:	370c      	adds	r7, #12
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr

08007920 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
 8007928:	460b      	mov	r3, r1
 800792a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800792c:	bf00      	nop
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800793c:	b08a      	sub	sp, #40	@ 0x28
 800793e:	af00      	add	r7, sp, #0
 8007940:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007942:	2300      	movs	r3, #0
 8007944:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	689a      	ldr	r2, [r3, #8]
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	691b      	ldr	r3, [r3, #16]
 8007950:	431a      	orrs	r2, r3
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	695b      	ldr	r3, [r3, #20]
 8007956:	431a      	orrs	r2, r3
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	69db      	ldr	r3, [r3, #28]
 800795c:	4313      	orrs	r3, r2
 800795e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	4ba4      	ldr	r3, [pc, #656]	@ (8007bf8 <UART_SetConfig+0x2c0>)
 8007968:	4013      	ands	r3, r2
 800796a:	68fa      	ldr	r2, [r7, #12]
 800796c:	6812      	ldr	r2, [r2, #0]
 800796e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007970:	430b      	orrs	r3, r1
 8007972:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	68da      	ldr	r2, [r3, #12]
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	430a      	orrs	r2, r1
 8007988:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	699b      	ldr	r3, [r3, #24]
 800798e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a99      	ldr	r2, [pc, #612]	@ (8007bfc <UART_SetConfig+0x2c4>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d004      	beq.n	80079a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	6a1b      	ldr	r3, [r3, #32]
 800799e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079a0:	4313      	orrs	r3, r2
 80079a2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079b4:	430a      	orrs	r2, r1
 80079b6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a90      	ldr	r2, [pc, #576]	@ (8007c00 <UART_SetConfig+0x2c8>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d126      	bne.n	8007a10 <UART_SetConfig+0xd8>
 80079c2:	4b90      	ldr	r3, [pc, #576]	@ (8007c04 <UART_SetConfig+0x2cc>)
 80079c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079c8:	f003 0303 	and.w	r3, r3, #3
 80079cc:	2b03      	cmp	r3, #3
 80079ce:	d81b      	bhi.n	8007a08 <UART_SetConfig+0xd0>
 80079d0:	a201      	add	r2, pc, #4	@ (adr r2, 80079d8 <UART_SetConfig+0xa0>)
 80079d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d6:	bf00      	nop
 80079d8:	080079e9 	.word	0x080079e9
 80079dc:	080079f9 	.word	0x080079f9
 80079e0:	080079f1 	.word	0x080079f1
 80079e4:	08007a01 	.word	0x08007a01
 80079e8:	2301      	movs	r3, #1
 80079ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079ee:	e116      	b.n	8007c1e <UART_SetConfig+0x2e6>
 80079f0:	2302      	movs	r3, #2
 80079f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079f6:	e112      	b.n	8007c1e <UART_SetConfig+0x2e6>
 80079f8:	2304      	movs	r3, #4
 80079fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80079fe:	e10e      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007a00:	2308      	movs	r3, #8
 8007a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a06:	e10a      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007a08:	2310      	movs	r3, #16
 8007a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a0e:	e106      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a7c      	ldr	r2, [pc, #496]	@ (8007c08 <UART_SetConfig+0x2d0>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d138      	bne.n	8007a8c <UART_SetConfig+0x154>
 8007a1a:	4b7a      	ldr	r3, [pc, #488]	@ (8007c04 <UART_SetConfig+0x2cc>)
 8007a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a20:	f003 030c 	and.w	r3, r3, #12
 8007a24:	2b0c      	cmp	r3, #12
 8007a26:	d82d      	bhi.n	8007a84 <UART_SetConfig+0x14c>
 8007a28:	a201      	add	r2, pc, #4	@ (adr r2, 8007a30 <UART_SetConfig+0xf8>)
 8007a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a2e:	bf00      	nop
 8007a30:	08007a65 	.word	0x08007a65
 8007a34:	08007a85 	.word	0x08007a85
 8007a38:	08007a85 	.word	0x08007a85
 8007a3c:	08007a85 	.word	0x08007a85
 8007a40:	08007a75 	.word	0x08007a75
 8007a44:	08007a85 	.word	0x08007a85
 8007a48:	08007a85 	.word	0x08007a85
 8007a4c:	08007a85 	.word	0x08007a85
 8007a50:	08007a6d 	.word	0x08007a6d
 8007a54:	08007a85 	.word	0x08007a85
 8007a58:	08007a85 	.word	0x08007a85
 8007a5c:	08007a85 	.word	0x08007a85
 8007a60:	08007a7d 	.word	0x08007a7d
 8007a64:	2300      	movs	r3, #0
 8007a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a6a:	e0d8      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007a6c:	2302      	movs	r3, #2
 8007a6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a72:	e0d4      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007a74:	2304      	movs	r3, #4
 8007a76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a7a:	e0d0      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007a7c:	2308      	movs	r3, #8
 8007a7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a82:	e0cc      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007a84:	2310      	movs	r3, #16
 8007a86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007a8a:	e0c8      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a5e      	ldr	r2, [pc, #376]	@ (8007c0c <UART_SetConfig+0x2d4>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d125      	bne.n	8007ae2 <UART_SetConfig+0x1aa>
 8007a96:	4b5b      	ldr	r3, [pc, #364]	@ (8007c04 <UART_SetConfig+0x2cc>)
 8007a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a9c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007aa0:	2b30      	cmp	r3, #48	@ 0x30
 8007aa2:	d016      	beq.n	8007ad2 <UART_SetConfig+0x19a>
 8007aa4:	2b30      	cmp	r3, #48	@ 0x30
 8007aa6:	d818      	bhi.n	8007ada <UART_SetConfig+0x1a2>
 8007aa8:	2b20      	cmp	r3, #32
 8007aaa:	d00a      	beq.n	8007ac2 <UART_SetConfig+0x18a>
 8007aac:	2b20      	cmp	r3, #32
 8007aae:	d814      	bhi.n	8007ada <UART_SetConfig+0x1a2>
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d002      	beq.n	8007aba <UART_SetConfig+0x182>
 8007ab4:	2b10      	cmp	r3, #16
 8007ab6:	d008      	beq.n	8007aca <UART_SetConfig+0x192>
 8007ab8:	e00f      	b.n	8007ada <UART_SetConfig+0x1a2>
 8007aba:	2300      	movs	r3, #0
 8007abc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ac0:	e0ad      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007ac2:	2302      	movs	r3, #2
 8007ac4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ac8:	e0a9      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007aca:	2304      	movs	r3, #4
 8007acc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ad0:	e0a5      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007ad2:	2308      	movs	r3, #8
 8007ad4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ad8:	e0a1      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007ada:	2310      	movs	r3, #16
 8007adc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ae0:	e09d      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a4a      	ldr	r2, [pc, #296]	@ (8007c10 <UART_SetConfig+0x2d8>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d125      	bne.n	8007b38 <UART_SetConfig+0x200>
 8007aec:	4b45      	ldr	r3, [pc, #276]	@ (8007c04 <UART_SetConfig+0x2cc>)
 8007aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007af2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007af6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007af8:	d016      	beq.n	8007b28 <UART_SetConfig+0x1f0>
 8007afa:	2bc0      	cmp	r3, #192	@ 0xc0
 8007afc:	d818      	bhi.n	8007b30 <UART_SetConfig+0x1f8>
 8007afe:	2b80      	cmp	r3, #128	@ 0x80
 8007b00:	d00a      	beq.n	8007b18 <UART_SetConfig+0x1e0>
 8007b02:	2b80      	cmp	r3, #128	@ 0x80
 8007b04:	d814      	bhi.n	8007b30 <UART_SetConfig+0x1f8>
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d002      	beq.n	8007b10 <UART_SetConfig+0x1d8>
 8007b0a:	2b40      	cmp	r3, #64	@ 0x40
 8007b0c:	d008      	beq.n	8007b20 <UART_SetConfig+0x1e8>
 8007b0e:	e00f      	b.n	8007b30 <UART_SetConfig+0x1f8>
 8007b10:	2300      	movs	r3, #0
 8007b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b16:	e082      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007b18:	2302      	movs	r3, #2
 8007b1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b1e:	e07e      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007b20:	2304      	movs	r3, #4
 8007b22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b26:	e07a      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007b28:	2308      	movs	r3, #8
 8007b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b2e:	e076      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007b30:	2310      	movs	r3, #16
 8007b32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b36:	e072      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a35      	ldr	r2, [pc, #212]	@ (8007c14 <UART_SetConfig+0x2dc>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d12a      	bne.n	8007b98 <UART_SetConfig+0x260>
 8007b42:	4b30      	ldr	r3, [pc, #192]	@ (8007c04 <UART_SetConfig+0x2cc>)
 8007b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b50:	d01a      	beq.n	8007b88 <UART_SetConfig+0x250>
 8007b52:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b56:	d81b      	bhi.n	8007b90 <UART_SetConfig+0x258>
 8007b58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b5c:	d00c      	beq.n	8007b78 <UART_SetConfig+0x240>
 8007b5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b62:	d815      	bhi.n	8007b90 <UART_SetConfig+0x258>
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d003      	beq.n	8007b70 <UART_SetConfig+0x238>
 8007b68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b6c:	d008      	beq.n	8007b80 <UART_SetConfig+0x248>
 8007b6e:	e00f      	b.n	8007b90 <UART_SetConfig+0x258>
 8007b70:	2300      	movs	r3, #0
 8007b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b76:	e052      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007b78:	2302      	movs	r3, #2
 8007b7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b7e:	e04e      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007b80:	2304      	movs	r3, #4
 8007b82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b86:	e04a      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007b88:	2308      	movs	r3, #8
 8007b8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b8e:	e046      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007b90:	2310      	movs	r3, #16
 8007b92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007b96:	e042      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a17      	ldr	r2, [pc, #92]	@ (8007bfc <UART_SetConfig+0x2c4>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d13a      	bne.n	8007c18 <UART_SetConfig+0x2e0>
 8007ba2:	4b18      	ldr	r3, [pc, #96]	@ (8007c04 <UART_SetConfig+0x2cc>)
 8007ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ba8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007bac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007bb0:	d01a      	beq.n	8007be8 <UART_SetConfig+0x2b0>
 8007bb2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007bb6:	d81b      	bhi.n	8007bf0 <UART_SetConfig+0x2b8>
 8007bb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bbc:	d00c      	beq.n	8007bd8 <UART_SetConfig+0x2a0>
 8007bbe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bc2:	d815      	bhi.n	8007bf0 <UART_SetConfig+0x2b8>
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d003      	beq.n	8007bd0 <UART_SetConfig+0x298>
 8007bc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bcc:	d008      	beq.n	8007be0 <UART_SetConfig+0x2a8>
 8007bce:	e00f      	b.n	8007bf0 <UART_SetConfig+0x2b8>
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bd6:	e022      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007bd8:	2302      	movs	r3, #2
 8007bda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bde:	e01e      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007be0:	2304      	movs	r3, #4
 8007be2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007be6:	e01a      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007be8:	2308      	movs	r3, #8
 8007bea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bee:	e016      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007bf0:	2310      	movs	r3, #16
 8007bf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bf6:	e012      	b.n	8007c1e <UART_SetConfig+0x2e6>
 8007bf8:	efff69f3 	.word	0xefff69f3
 8007bfc:	40008000 	.word	0x40008000
 8007c00:	40013800 	.word	0x40013800
 8007c04:	40021000 	.word	0x40021000
 8007c08:	40004400 	.word	0x40004400
 8007c0c:	40004800 	.word	0x40004800
 8007c10:	40004c00 	.word	0x40004c00
 8007c14:	40005000 	.word	0x40005000
 8007c18:	2310      	movs	r3, #16
 8007c1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	4a9f      	ldr	r2, [pc, #636]	@ (8007ea0 <UART_SetConfig+0x568>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d17a      	bne.n	8007d1e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007c28:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007c2c:	2b08      	cmp	r3, #8
 8007c2e:	d824      	bhi.n	8007c7a <UART_SetConfig+0x342>
 8007c30:	a201      	add	r2, pc, #4	@ (adr r2, 8007c38 <UART_SetConfig+0x300>)
 8007c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c36:	bf00      	nop
 8007c38:	08007c5d 	.word	0x08007c5d
 8007c3c:	08007c7b 	.word	0x08007c7b
 8007c40:	08007c65 	.word	0x08007c65
 8007c44:	08007c7b 	.word	0x08007c7b
 8007c48:	08007c6b 	.word	0x08007c6b
 8007c4c:	08007c7b 	.word	0x08007c7b
 8007c50:	08007c7b 	.word	0x08007c7b
 8007c54:	08007c7b 	.word	0x08007c7b
 8007c58:	08007c73 	.word	0x08007c73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c5c:	f7fd fad0 	bl	8005200 <HAL_RCC_GetPCLK1Freq>
 8007c60:	61f8      	str	r0, [r7, #28]
        break;
 8007c62:	e010      	b.n	8007c86 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c64:	4b8f      	ldr	r3, [pc, #572]	@ (8007ea4 <UART_SetConfig+0x56c>)
 8007c66:	61fb      	str	r3, [r7, #28]
        break;
 8007c68:	e00d      	b.n	8007c86 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c6a:	f7fd fa31 	bl	80050d0 <HAL_RCC_GetSysClockFreq>
 8007c6e:	61f8      	str	r0, [r7, #28]
        break;
 8007c70:	e009      	b.n	8007c86 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c76:	61fb      	str	r3, [r7, #28]
        break;
 8007c78:	e005      	b.n	8007c86 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007c84:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c86:	69fb      	ldr	r3, [r7, #28]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	f000 80fb 	beq.w	8007e84 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	685a      	ldr	r2, [r3, #4]
 8007c92:	4613      	mov	r3, r2
 8007c94:	005b      	lsls	r3, r3, #1
 8007c96:	4413      	add	r3, r2
 8007c98:	69fa      	ldr	r2, [r7, #28]
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d305      	bcc.n	8007caa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007ca4:	69fa      	ldr	r2, [r7, #28]
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d903      	bls.n	8007cb2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007caa:	2301      	movs	r3, #1
 8007cac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007cb0:	e0e8      	b.n	8007e84 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007cb2:	69fb      	ldr	r3, [r7, #28]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	461c      	mov	r4, r3
 8007cb8:	4615      	mov	r5, r2
 8007cba:	f04f 0200 	mov.w	r2, #0
 8007cbe:	f04f 0300 	mov.w	r3, #0
 8007cc2:	022b      	lsls	r3, r5, #8
 8007cc4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007cc8:	0222      	lsls	r2, r4, #8
 8007cca:	68f9      	ldr	r1, [r7, #12]
 8007ccc:	6849      	ldr	r1, [r1, #4]
 8007cce:	0849      	lsrs	r1, r1, #1
 8007cd0:	2000      	movs	r0, #0
 8007cd2:	4688      	mov	r8, r1
 8007cd4:	4681      	mov	r9, r0
 8007cd6:	eb12 0a08 	adds.w	sl, r2, r8
 8007cda:	eb43 0b09 	adc.w	fp, r3, r9
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	603b      	str	r3, [r7, #0]
 8007ce6:	607a      	str	r2, [r7, #4]
 8007ce8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cec:	4650      	mov	r0, sl
 8007cee:	4659      	mov	r1, fp
 8007cf0:	f7f8 ffda 	bl	8000ca8 <__aeabi_uldivmod>
 8007cf4:	4602      	mov	r2, r0
 8007cf6:	460b      	mov	r3, r1
 8007cf8:	4613      	mov	r3, r2
 8007cfa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007cfc:	69bb      	ldr	r3, [r7, #24]
 8007cfe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d02:	d308      	bcc.n	8007d16 <UART_SetConfig+0x3de>
 8007d04:	69bb      	ldr	r3, [r7, #24]
 8007d06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d0a:	d204      	bcs.n	8007d16 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	69ba      	ldr	r2, [r7, #24]
 8007d12:	60da      	str	r2, [r3, #12]
 8007d14:	e0b6      	b.n	8007e84 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007d1c:	e0b2      	b.n	8007e84 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	69db      	ldr	r3, [r3, #28]
 8007d22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d26:	d15e      	bne.n	8007de6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007d28:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007d2c:	2b08      	cmp	r3, #8
 8007d2e:	d828      	bhi.n	8007d82 <UART_SetConfig+0x44a>
 8007d30:	a201      	add	r2, pc, #4	@ (adr r2, 8007d38 <UART_SetConfig+0x400>)
 8007d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d36:	bf00      	nop
 8007d38:	08007d5d 	.word	0x08007d5d
 8007d3c:	08007d65 	.word	0x08007d65
 8007d40:	08007d6d 	.word	0x08007d6d
 8007d44:	08007d83 	.word	0x08007d83
 8007d48:	08007d73 	.word	0x08007d73
 8007d4c:	08007d83 	.word	0x08007d83
 8007d50:	08007d83 	.word	0x08007d83
 8007d54:	08007d83 	.word	0x08007d83
 8007d58:	08007d7b 	.word	0x08007d7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d5c:	f7fd fa50 	bl	8005200 <HAL_RCC_GetPCLK1Freq>
 8007d60:	61f8      	str	r0, [r7, #28]
        break;
 8007d62:	e014      	b.n	8007d8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d64:	f7fd fa62 	bl	800522c <HAL_RCC_GetPCLK2Freq>
 8007d68:	61f8      	str	r0, [r7, #28]
        break;
 8007d6a:	e010      	b.n	8007d8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d6c:	4b4d      	ldr	r3, [pc, #308]	@ (8007ea4 <UART_SetConfig+0x56c>)
 8007d6e:	61fb      	str	r3, [r7, #28]
        break;
 8007d70:	e00d      	b.n	8007d8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d72:	f7fd f9ad 	bl	80050d0 <HAL_RCC_GetSysClockFreq>
 8007d76:	61f8      	str	r0, [r7, #28]
        break;
 8007d78:	e009      	b.n	8007d8e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d7e:	61fb      	str	r3, [r7, #28]
        break;
 8007d80:	e005      	b.n	8007d8e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007d82:	2300      	movs	r3, #0
 8007d84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007d8c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d077      	beq.n	8007e84 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007d94:	69fb      	ldr	r3, [r7, #28]
 8007d96:	005a      	lsls	r2, r3, #1
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	085b      	lsrs	r3, r3, #1
 8007d9e:	441a      	add	r2, r3
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007da8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007daa:	69bb      	ldr	r3, [r7, #24]
 8007dac:	2b0f      	cmp	r3, #15
 8007dae:	d916      	bls.n	8007dde <UART_SetConfig+0x4a6>
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007db6:	d212      	bcs.n	8007dde <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007db8:	69bb      	ldr	r3, [r7, #24]
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	f023 030f 	bic.w	r3, r3, #15
 8007dc0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007dc2:	69bb      	ldr	r3, [r7, #24]
 8007dc4:	085b      	lsrs	r3, r3, #1
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	f003 0307 	and.w	r3, r3, #7
 8007dcc:	b29a      	uxth	r2, r3
 8007dce:	8afb      	ldrh	r3, [r7, #22]
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	8afa      	ldrh	r2, [r7, #22]
 8007dda:	60da      	str	r2, [r3, #12]
 8007ddc:	e052      	b.n	8007e84 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007de4:	e04e      	b.n	8007e84 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007de6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007dea:	2b08      	cmp	r3, #8
 8007dec:	d827      	bhi.n	8007e3e <UART_SetConfig+0x506>
 8007dee:	a201      	add	r2, pc, #4	@ (adr r2, 8007df4 <UART_SetConfig+0x4bc>)
 8007df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007df4:	08007e19 	.word	0x08007e19
 8007df8:	08007e21 	.word	0x08007e21
 8007dfc:	08007e29 	.word	0x08007e29
 8007e00:	08007e3f 	.word	0x08007e3f
 8007e04:	08007e2f 	.word	0x08007e2f
 8007e08:	08007e3f 	.word	0x08007e3f
 8007e0c:	08007e3f 	.word	0x08007e3f
 8007e10:	08007e3f 	.word	0x08007e3f
 8007e14:	08007e37 	.word	0x08007e37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e18:	f7fd f9f2 	bl	8005200 <HAL_RCC_GetPCLK1Freq>
 8007e1c:	61f8      	str	r0, [r7, #28]
        break;
 8007e1e:	e014      	b.n	8007e4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e20:	f7fd fa04 	bl	800522c <HAL_RCC_GetPCLK2Freq>
 8007e24:	61f8      	str	r0, [r7, #28]
        break;
 8007e26:	e010      	b.n	8007e4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e28:	4b1e      	ldr	r3, [pc, #120]	@ (8007ea4 <UART_SetConfig+0x56c>)
 8007e2a:	61fb      	str	r3, [r7, #28]
        break;
 8007e2c:	e00d      	b.n	8007e4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e2e:	f7fd f94f 	bl	80050d0 <HAL_RCC_GetSysClockFreq>
 8007e32:	61f8      	str	r0, [r7, #28]
        break;
 8007e34:	e009      	b.n	8007e4a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e3a:	61fb      	str	r3, [r7, #28]
        break;
 8007e3c:	e005      	b.n	8007e4a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007e48:	bf00      	nop
    }

    if (pclk != 0U)
 8007e4a:	69fb      	ldr	r3, [r7, #28]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d019      	beq.n	8007e84 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	085a      	lsrs	r2, r3, #1
 8007e56:	69fb      	ldr	r3, [r7, #28]
 8007e58:	441a      	add	r2, r3
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e62:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	2b0f      	cmp	r3, #15
 8007e68:	d909      	bls.n	8007e7e <UART_SetConfig+0x546>
 8007e6a:	69bb      	ldr	r3, [r7, #24]
 8007e6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e70:	d205      	bcs.n	8007e7e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e72:	69bb      	ldr	r3, [r7, #24]
 8007e74:	b29a      	uxth	r2, r3
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	60da      	str	r2, [r3, #12]
 8007e7c:	e002      	b.n	8007e84 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007e7e:	2301      	movs	r3, #1
 8007e80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2200      	movs	r2, #0
 8007e88:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007e90:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3728      	adds	r7, #40	@ 0x28
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e9e:	bf00      	nop
 8007ea0:	40008000 	.word	0x40008000
 8007ea4:	00f42400 	.word	0x00f42400

08007ea8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b083      	sub	sp, #12
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eb4:	f003 0308 	and.w	r3, r3, #8
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d00a      	beq.n	8007ed2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	430a      	orrs	r2, r1
 8007ed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed6:	f003 0301 	and.w	r3, r3, #1
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d00a      	beq.n	8007ef4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	430a      	orrs	r2, r1
 8007ef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ef8:	f003 0302 	and.w	r3, r3, #2
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d00a      	beq.n	8007f16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	430a      	orrs	r2, r1
 8007f14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f1a:	f003 0304 	and.w	r3, r3, #4
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d00a      	beq.n	8007f38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	685b      	ldr	r3, [r3, #4]
 8007f28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	430a      	orrs	r2, r1
 8007f36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f3c:	f003 0310 	and.w	r3, r3, #16
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d00a      	beq.n	8007f5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	430a      	orrs	r2, r1
 8007f58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f5e:	f003 0320 	and.w	r3, r3, #32
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00a      	beq.n	8007f7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	430a      	orrs	r2, r1
 8007f7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d01a      	beq.n	8007fbe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	430a      	orrs	r2, r1
 8007f9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fa2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007fa6:	d10a      	bne.n	8007fbe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	430a      	orrs	r2, r1
 8007fbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d00a      	beq.n	8007fe0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	430a      	orrs	r2, r1
 8007fde:	605a      	str	r2, [r3, #4]
  }
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b098      	sub	sp, #96	@ 0x60
 8007ff0:	af02      	add	r7, sp, #8
 8007ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ffc:	f7fb fe80 	bl	8003d00 <HAL_GetTick>
 8008000:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f003 0308 	and.w	r3, r3, #8
 800800c:	2b08      	cmp	r3, #8
 800800e:	d12e      	bne.n	800806e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008010:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008014:	9300      	str	r3, [sp, #0]
 8008016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008018:	2200      	movs	r2, #0
 800801a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f000 f88c 	bl	800813c <UART_WaitOnFlagUntilTimeout>
 8008024:	4603      	mov	r3, r0
 8008026:	2b00      	cmp	r3, #0
 8008028:	d021      	beq.n	800806e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008032:	e853 3f00 	ldrex	r3, [r3]
 8008036:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800803a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800803e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	461a      	mov	r2, r3
 8008046:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008048:	647b      	str	r3, [r7, #68]	@ 0x44
 800804a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800804c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800804e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008050:	e841 2300 	strex	r3, r2, [r1]
 8008054:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1e6      	bne.n	800802a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2220      	movs	r2, #32
 8008060:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2200      	movs	r2, #0
 8008066:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800806a:	2303      	movs	r3, #3
 800806c:	e062      	b.n	8008134 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f003 0304 	and.w	r3, r3, #4
 8008078:	2b04      	cmp	r3, #4
 800807a:	d149      	bne.n	8008110 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800807c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008080:	9300      	str	r3, [sp, #0]
 8008082:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008084:	2200      	movs	r2, #0
 8008086:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f000 f856 	bl	800813c <UART_WaitOnFlagUntilTimeout>
 8008090:	4603      	mov	r3, r0
 8008092:	2b00      	cmp	r3, #0
 8008094:	d03c      	beq.n	8008110 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800809e:	e853 3f00 	ldrex	r3, [r3]
 80080a2:	623b      	str	r3, [r7, #32]
   return(result);
 80080a4:	6a3b      	ldr	r3, [r7, #32]
 80080a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	461a      	mov	r2, r3
 80080b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80080b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080bc:	e841 2300 	strex	r3, r2, [r1]
 80080c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d1e6      	bne.n	8008096 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	3308      	adds	r3, #8
 80080ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	e853 3f00 	ldrex	r3, [r3]
 80080d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f023 0301 	bic.w	r3, r3, #1
 80080de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	3308      	adds	r3, #8
 80080e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080e8:	61fa      	str	r2, [r7, #28]
 80080ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ec:	69b9      	ldr	r1, [r7, #24]
 80080ee:	69fa      	ldr	r2, [r7, #28]
 80080f0:	e841 2300 	strex	r3, r2, [r1]
 80080f4:	617b      	str	r3, [r7, #20]
   return(result);
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d1e5      	bne.n	80080c8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2220      	movs	r2, #32
 8008100:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2200      	movs	r2, #0
 8008108:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800810c:	2303      	movs	r3, #3
 800810e:	e011      	b.n	8008134 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2220      	movs	r2, #32
 8008114:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2220      	movs	r2, #32
 800811a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2200      	movs	r2, #0
 800812e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008132:	2300      	movs	r3, #0
}
 8008134:	4618      	mov	r0, r3
 8008136:	3758      	adds	r7, #88	@ 0x58
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	603b      	str	r3, [r7, #0]
 8008148:	4613      	mov	r3, r2
 800814a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800814c:	e04f      	b.n	80081ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008154:	d04b      	beq.n	80081ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008156:	f7fb fdd3 	bl	8003d00 <HAL_GetTick>
 800815a:	4602      	mov	r2, r0
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	1ad3      	subs	r3, r2, r3
 8008160:	69ba      	ldr	r2, [r7, #24]
 8008162:	429a      	cmp	r2, r3
 8008164:	d302      	bcc.n	800816c <UART_WaitOnFlagUntilTimeout+0x30>
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d101      	bne.n	8008170 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800816c:	2303      	movs	r3, #3
 800816e:	e04e      	b.n	800820e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f003 0304 	and.w	r3, r3, #4
 800817a:	2b00      	cmp	r3, #0
 800817c:	d037      	beq.n	80081ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	2b80      	cmp	r3, #128	@ 0x80
 8008182:	d034      	beq.n	80081ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	2b40      	cmp	r3, #64	@ 0x40
 8008188:	d031      	beq.n	80081ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	69db      	ldr	r3, [r3, #28]
 8008190:	f003 0308 	and.w	r3, r3, #8
 8008194:	2b08      	cmp	r3, #8
 8008196:	d110      	bne.n	80081ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	2208      	movs	r2, #8
 800819e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081a0:	68f8      	ldr	r0, [r7, #12]
 80081a2:	f000 f838 	bl	8008216 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2208      	movs	r2, #8
 80081aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2200      	movs	r2, #0
 80081b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	e029      	b.n	800820e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	69db      	ldr	r3, [r3, #28]
 80081c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081c8:	d111      	bne.n	80081ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80081d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081d4:	68f8      	ldr	r0, [r7, #12]
 80081d6:	f000 f81e 	bl	8008216 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2220      	movs	r2, #32
 80081de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2200      	movs	r2, #0
 80081e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80081ea:	2303      	movs	r3, #3
 80081ec:	e00f      	b.n	800820e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	69da      	ldr	r2, [r3, #28]
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	4013      	ands	r3, r2
 80081f8:	68ba      	ldr	r2, [r7, #8]
 80081fa:	429a      	cmp	r2, r3
 80081fc:	bf0c      	ite	eq
 80081fe:	2301      	moveq	r3, #1
 8008200:	2300      	movne	r3, #0
 8008202:	b2db      	uxtb	r3, r3
 8008204:	461a      	mov	r2, r3
 8008206:	79fb      	ldrb	r3, [r7, #7]
 8008208:	429a      	cmp	r2, r3
 800820a:	d0a0      	beq.n	800814e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800820c:	2300      	movs	r3, #0
}
 800820e:	4618      	mov	r0, r3
 8008210:	3710      	adds	r7, #16
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}

08008216 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008216:	b480      	push	{r7}
 8008218:	b095      	sub	sp, #84	@ 0x54
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008226:	e853 3f00 	ldrex	r3, [r3]
 800822a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800822c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800822e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008232:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	461a      	mov	r2, r3
 800823a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800823c:	643b      	str	r3, [r7, #64]	@ 0x40
 800823e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008240:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008242:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008244:	e841 2300 	strex	r3, r2, [r1]
 8008248:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800824a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800824c:	2b00      	cmp	r3, #0
 800824e:	d1e6      	bne.n	800821e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	3308      	adds	r3, #8
 8008256:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008258:	6a3b      	ldr	r3, [r7, #32]
 800825a:	e853 3f00 	ldrex	r3, [r3]
 800825e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	f023 0301 	bic.w	r3, r3, #1
 8008266:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	3308      	adds	r3, #8
 800826e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008270:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008272:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008274:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008276:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008278:	e841 2300 	strex	r3, r2, [r1]
 800827c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800827e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008280:	2b00      	cmp	r3, #0
 8008282:	d1e5      	bne.n	8008250 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008288:	2b01      	cmp	r3, #1
 800828a:	d118      	bne.n	80082be <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	e853 3f00 	ldrex	r3, [r3]
 8008298:	60bb      	str	r3, [r7, #8]
   return(result);
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	f023 0310 	bic.w	r3, r3, #16
 80082a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	461a      	mov	r2, r3
 80082a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80082aa:	61bb      	str	r3, [r7, #24]
 80082ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ae:	6979      	ldr	r1, [r7, #20]
 80082b0:	69ba      	ldr	r2, [r7, #24]
 80082b2:	e841 2300 	strex	r3, r2, [r1]
 80082b6:	613b      	str	r3, [r7, #16]
   return(result);
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d1e6      	bne.n	800828c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2220      	movs	r2, #32
 80082c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2200      	movs	r2, #0
 80082ca:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80082d2:	bf00      	nop
 80082d4:	3754      	adds	r7, #84	@ 0x54
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr

080082de <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80082de:	b580      	push	{r7, lr}
 80082e0:	b084      	sub	sp, #16
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2200      	movs	r2, #0
 80082f0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2200      	movs	r2, #0
 80082f8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082fc:	68f8      	ldr	r0, [r7, #12]
 80082fe:	f7ff fb05 	bl	800790c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008302:	bf00      	nop
 8008304:	3710      	adds	r7, #16
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}

0800830a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800830a:	b580      	push	{r7, lr}
 800830c:	b088      	sub	sp, #32
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	e853 3f00 	ldrex	r3, [r3]
 800831e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008326:	61fb      	str	r3, [r7, #28]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	461a      	mov	r2, r3
 800832e:	69fb      	ldr	r3, [r7, #28]
 8008330:	61bb      	str	r3, [r7, #24]
 8008332:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008334:	6979      	ldr	r1, [r7, #20]
 8008336:	69ba      	ldr	r2, [r7, #24]
 8008338:	e841 2300 	strex	r3, r2, [r1]
 800833c:	613b      	str	r3, [r7, #16]
   return(result);
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1e6      	bne.n	8008312 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2220      	movs	r2, #32
 8008348:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2200      	movs	r2, #0
 800834e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f7ff fad1 	bl	80078f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008356:	bf00      	nop
 8008358:	3720      	adds	r7, #32
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}

0800835e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800835e:	b480      	push	{r7}
 8008360:	b083      	sub	sp, #12
 8008362:	af00      	add	r7, sp, #0
 8008364:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008366:	bf00      	nop
 8008368:	370c      	adds	r7, #12
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
	...

08008374 <malloc>:
 8008374:	4b02      	ldr	r3, [pc, #8]	@ (8008380 <malloc+0xc>)
 8008376:	4601      	mov	r1, r0
 8008378:	6818      	ldr	r0, [r3, #0]
 800837a:	f000 b82d 	b.w	80083d8 <_malloc_r>
 800837e:	bf00      	nop
 8008380:	20000064 	.word	0x20000064

08008384 <free>:
 8008384:	4b02      	ldr	r3, [pc, #8]	@ (8008390 <free+0xc>)
 8008386:	4601      	mov	r1, r0
 8008388:	6818      	ldr	r0, [r3, #0]
 800838a:	f002 b835 	b.w	800a3f8 <_free_r>
 800838e:	bf00      	nop
 8008390:	20000064 	.word	0x20000064

08008394 <sbrk_aligned>:
 8008394:	b570      	push	{r4, r5, r6, lr}
 8008396:	4e0f      	ldr	r6, [pc, #60]	@ (80083d4 <sbrk_aligned+0x40>)
 8008398:	460c      	mov	r4, r1
 800839a:	6831      	ldr	r1, [r6, #0]
 800839c:	4605      	mov	r5, r0
 800839e:	b911      	cbnz	r1, 80083a6 <sbrk_aligned+0x12>
 80083a0:	f001 f950 	bl	8009644 <_sbrk_r>
 80083a4:	6030      	str	r0, [r6, #0]
 80083a6:	4621      	mov	r1, r4
 80083a8:	4628      	mov	r0, r5
 80083aa:	f001 f94b 	bl	8009644 <_sbrk_r>
 80083ae:	1c43      	adds	r3, r0, #1
 80083b0:	d103      	bne.n	80083ba <sbrk_aligned+0x26>
 80083b2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80083b6:	4620      	mov	r0, r4
 80083b8:	bd70      	pop	{r4, r5, r6, pc}
 80083ba:	1cc4      	adds	r4, r0, #3
 80083bc:	f024 0403 	bic.w	r4, r4, #3
 80083c0:	42a0      	cmp	r0, r4
 80083c2:	d0f8      	beq.n	80083b6 <sbrk_aligned+0x22>
 80083c4:	1a21      	subs	r1, r4, r0
 80083c6:	4628      	mov	r0, r5
 80083c8:	f001 f93c 	bl	8009644 <_sbrk_r>
 80083cc:	3001      	adds	r0, #1
 80083ce:	d1f2      	bne.n	80083b6 <sbrk_aligned+0x22>
 80083d0:	e7ef      	b.n	80083b2 <sbrk_aligned+0x1e>
 80083d2:	bf00      	nop
 80083d4:	20005cc0 	.word	0x20005cc0

080083d8 <_malloc_r>:
 80083d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083dc:	1ccd      	adds	r5, r1, #3
 80083de:	f025 0503 	bic.w	r5, r5, #3
 80083e2:	3508      	adds	r5, #8
 80083e4:	2d0c      	cmp	r5, #12
 80083e6:	bf38      	it	cc
 80083e8:	250c      	movcc	r5, #12
 80083ea:	2d00      	cmp	r5, #0
 80083ec:	4606      	mov	r6, r0
 80083ee:	db01      	blt.n	80083f4 <_malloc_r+0x1c>
 80083f0:	42a9      	cmp	r1, r5
 80083f2:	d904      	bls.n	80083fe <_malloc_r+0x26>
 80083f4:	230c      	movs	r3, #12
 80083f6:	6033      	str	r3, [r6, #0]
 80083f8:	2000      	movs	r0, #0
 80083fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80084d4 <_malloc_r+0xfc>
 8008402:	f000 f869 	bl	80084d8 <__malloc_lock>
 8008406:	f8d8 3000 	ldr.w	r3, [r8]
 800840a:	461c      	mov	r4, r3
 800840c:	bb44      	cbnz	r4, 8008460 <_malloc_r+0x88>
 800840e:	4629      	mov	r1, r5
 8008410:	4630      	mov	r0, r6
 8008412:	f7ff ffbf 	bl	8008394 <sbrk_aligned>
 8008416:	1c43      	adds	r3, r0, #1
 8008418:	4604      	mov	r4, r0
 800841a:	d158      	bne.n	80084ce <_malloc_r+0xf6>
 800841c:	f8d8 4000 	ldr.w	r4, [r8]
 8008420:	4627      	mov	r7, r4
 8008422:	2f00      	cmp	r7, #0
 8008424:	d143      	bne.n	80084ae <_malloc_r+0xd6>
 8008426:	2c00      	cmp	r4, #0
 8008428:	d04b      	beq.n	80084c2 <_malloc_r+0xea>
 800842a:	6823      	ldr	r3, [r4, #0]
 800842c:	4639      	mov	r1, r7
 800842e:	4630      	mov	r0, r6
 8008430:	eb04 0903 	add.w	r9, r4, r3
 8008434:	f001 f906 	bl	8009644 <_sbrk_r>
 8008438:	4581      	cmp	r9, r0
 800843a:	d142      	bne.n	80084c2 <_malloc_r+0xea>
 800843c:	6821      	ldr	r1, [r4, #0]
 800843e:	1a6d      	subs	r5, r5, r1
 8008440:	4629      	mov	r1, r5
 8008442:	4630      	mov	r0, r6
 8008444:	f7ff ffa6 	bl	8008394 <sbrk_aligned>
 8008448:	3001      	adds	r0, #1
 800844a:	d03a      	beq.n	80084c2 <_malloc_r+0xea>
 800844c:	6823      	ldr	r3, [r4, #0]
 800844e:	442b      	add	r3, r5
 8008450:	6023      	str	r3, [r4, #0]
 8008452:	f8d8 3000 	ldr.w	r3, [r8]
 8008456:	685a      	ldr	r2, [r3, #4]
 8008458:	bb62      	cbnz	r2, 80084b4 <_malloc_r+0xdc>
 800845a:	f8c8 7000 	str.w	r7, [r8]
 800845e:	e00f      	b.n	8008480 <_malloc_r+0xa8>
 8008460:	6822      	ldr	r2, [r4, #0]
 8008462:	1b52      	subs	r2, r2, r5
 8008464:	d420      	bmi.n	80084a8 <_malloc_r+0xd0>
 8008466:	2a0b      	cmp	r2, #11
 8008468:	d917      	bls.n	800849a <_malloc_r+0xc2>
 800846a:	1961      	adds	r1, r4, r5
 800846c:	42a3      	cmp	r3, r4
 800846e:	6025      	str	r5, [r4, #0]
 8008470:	bf18      	it	ne
 8008472:	6059      	strne	r1, [r3, #4]
 8008474:	6863      	ldr	r3, [r4, #4]
 8008476:	bf08      	it	eq
 8008478:	f8c8 1000 	streq.w	r1, [r8]
 800847c:	5162      	str	r2, [r4, r5]
 800847e:	604b      	str	r3, [r1, #4]
 8008480:	4630      	mov	r0, r6
 8008482:	f000 f82f 	bl	80084e4 <__malloc_unlock>
 8008486:	f104 000b 	add.w	r0, r4, #11
 800848a:	1d23      	adds	r3, r4, #4
 800848c:	f020 0007 	bic.w	r0, r0, #7
 8008490:	1ac2      	subs	r2, r0, r3
 8008492:	bf1c      	itt	ne
 8008494:	1a1b      	subne	r3, r3, r0
 8008496:	50a3      	strne	r3, [r4, r2]
 8008498:	e7af      	b.n	80083fa <_malloc_r+0x22>
 800849a:	6862      	ldr	r2, [r4, #4]
 800849c:	42a3      	cmp	r3, r4
 800849e:	bf0c      	ite	eq
 80084a0:	f8c8 2000 	streq.w	r2, [r8]
 80084a4:	605a      	strne	r2, [r3, #4]
 80084a6:	e7eb      	b.n	8008480 <_malloc_r+0xa8>
 80084a8:	4623      	mov	r3, r4
 80084aa:	6864      	ldr	r4, [r4, #4]
 80084ac:	e7ae      	b.n	800840c <_malloc_r+0x34>
 80084ae:	463c      	mov	r4, r7
 80084b0:	687f      	ldr	r7, [r7, #4]
 80084b2:	e7b6      	b.n	8008422 <_malloc_r+0x4a>
 80084b4:	461a      	mov	r2, r3
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	42a3      	cmp	r3, r4
 80084ba:	d1fb      	bne.n	80084b4 <_malloc_r+0xdc>
 80084bc:	2300      	movs	r3, #0
 80084be:	6053      	str	r3, [r2, #4]
 80084c0:	e7de      	b.n	8008480 <_malloc_r+0xa8>
 80084c2:	230c      	movs	r3, #12
 80084c4:	6033      	str	r3, [r6, #0]
 80084c6:	4630      	mov	r0, r6
 80084c8:	f000 f80c 	bl	80084e4 <__malloc_unlock>
 80084cc:	e794      	b.n	80083f8 <_malloc_r+0x20>
 80084ce:	6005      	str	r5, [r0, #0]
 80084d0:	e7d6      	b.n	8008480 <_malloc_r+0xa8>
 80084d2:	bf00      	nop
 80084d4:	20005cc4 	.word	0x20005cc4

080084d8 <__malloc_lock>:
 80084d8:	4801      	ldr	r0, [pc, #4]	@ (80084e0 <__malloc_lock+0x8>)
 80084da:	f001 b900 	b.w	80096de <__retarget_lock_acquire_recursive>
 80084de:	bf00      	nop
 80084e0:	20005e08 	.word	0x20005e08

080084e4 <__malloc_unlock>:
 80084e4:	4801      	ldr	r0, [pc, #4]	@ (80084ec <__malloc_unlock+0x8>)
 80084e6:	f001 b8fb 	b.w	80096e0 <__retarget_lock_release_recursive>
 80084ea:	bf00      	nop
 80084ec:	20005e08 	.word	0x20005e08

080084f0 <__cvt>:
 80084f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80084f4:	ec57 6b10 	vmov	r6, r7, d0
 80084f8:	2f00      	cmp	r7, #0
 80084fa:	460c      	mov	r4, r1
 80084fc:	4619      	mov	r1, r3
 80084fe:	463b      	mov	r3, r7
 8008500:	bfbb      	ittet	lt
 8008502:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008506:	461f      	movlt	r7, r3
 8008508:	2300      	movge	r3, #0
 800850a:	232d      	movlt	r3, #45	@ 0x2d
 800850c:	700b      	strb	r3, [r1, #0]
 800850e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008510:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008514:	4691      	mov	r9, r2
 8008516:	f023 0820 	bic.w	r8, r3, #32
 800851a:	bfbc      	itt	lt
 800851c:	4632      	movlt	r2, r6
 800851e:	4616      	movlt	r6, r2
 8008520:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008524:	d005      	beq.n	8008532 <__cvt+0x42>
 8008526:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800852a:	d100      	bne.n	800852e <__cvt+0x3e>
 800852c:	3401      	adds	r4, #1
 800852e:	2102      	movs	r1, #2
 8008530:	e000      	b.n	8008534 <__cvt+0x44>
 8008532:	2103      	movs	r1, #3
 8008534:	ab03      	add	r3, sp, #12
 8008536:	9301      	str	r3, [sp, #4]
 8008538:	ab02      	add	r3, sp, #8
 800853a:	9300      	str	r3, [sp, #0]
 800853c:	ec47 6b10 	vmov	d0, r6, r7
 8008540:	4653      	mov	r3, sl
 8008542:	4622      	mov	r2, r4
 8008544:	f001 f988 	bl	8009858 <_dtoa_r>
 8008548:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800854c:	4605      	mov	r5, r0
 800854e:	d119      	bne.n	8008584 <__cvt+0x94>
 8008550:	f019 0f01 	tst.w	r9, #1
 8008554:	d00e      	beq.n	8008574 <__cvt+0x84>
 8008556:	eb00 0904 	add.w	r9, r0, r4
 800855a:	2200      	movs	r2, #0
 800855c:	2300      	movs	r3, #0
 800855e:	4630      	mov	r0, r6
 8008560:	4639      	mov	r1, r7
 8008562:	f7f8 fac1 	bl	8000ae8 <__aeabi_dcmpeq>
 8008566:	b108      	cbz	r0, 800856c <__cvt+0x7c>
 8008568:	f8cd 900c 	str.w	r9, [sp, #12]
 800856c:	2230      	movs	r2, #48	@ 0x30
 800856e:	9b03      	ldr	r3, [sp, #12]
 8008570:	454b      	cmp	r3, r9
 8008572:	d31e      	bcc.n	80085b2 <__cvt+0xc2>
 8008574:	9b03      	ldr	r3, [sp, #12]
 8008576:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008578:	1b5b      	subs	r3, r3, r5
 800857a:	4628      	mov	r0, r5
 800857c:	6013      	str	r3, [r2, #0]
 800857e:	b004      	add	sp, #16
 8008580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008584:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008588:	eb00 0904 	add.w	r9, r0, r4
 800858c:	d1e5      	bne.n	800855a <__cvt+0x6a>
 800858e:	7803      	ldrb	r3, [r0, #0]
 8008590:	2b30      	cmp	r3, #48	@ 0x30
 8008592:	d10a      	bne.n	80085aa <__cvt+0xba>
 8008594:	2200      	movs	r2, #0
 8008596:	2300      	movs	r3, #0
 8008598:	4630      	mov	r0, r6
 800859a:	4639      	mov	r1, r7
 800859c:	f7f8 faa4 	bl	8000ae8 <__aeabi_dcmpeq>
 80085a0:	b918      	cbnz	r0, 80085aa <__cvt+0xba>
 80085a2:	f1c4 0401 	rsb	r4, r4, #1
 80085a6:	f8ca 4000 	str.w	r4, [sl]
 80085aa:	f8da 3000 	ldr.w	r3, [sl]
 80085ae:	4499      	add	r9, r3
 80085b0:	e7d3      	b.n	800855a <__cvt+0x6a>
 80085b2:	1c59      	adds	r1, r3, #1
 80085b4:	9103      	str	r1, [sp, #12]
 80085b6:	701a      	strb	r2, [r3, #0]
 80085b8:	e7d9      	b.n	800856e <__cvt+0x7e>

080085ba <__exponent>:
 80085ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085bc:	2900      	cmp	r1, #0
 80085be:	bfba      	itte	lt
 80085c0:	4249      	neglt	r1, r1
 80085c2:	232d      	movlt	r3, #45	@ 0x2d
 80085c4:	232b      	movge	r3, #43	@ 0x2b
 80085c6:	2909      	cmp	r1, #9
 80085c8:	7002      	strb	r2, [r0, #0]
 80085ca:	7043      	strb	r3, [r0, #1]
 80085cc:	dd29      	ble.n	8008622 <__exponent+0x68>
 80085ce:	f10d 0307 	add.w	r3, sp, #7
 80085d2:	461d      	mov	r5, r3
 80085d4:	270a      	movs	r7, #10
 80085d6:	461a      	mov	r2, r3
 80085d8:	fbb1 f6f7 	udiv	r6, r1, r7
 80085dc:	fb07 1416 	mls	r4, r7, r6, r1
 80085e0:	3430      	adds	r4, #48	@ 0x30
 80085e2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80085e6:	460c      	mov	r4, r1
 80085e8:	2c63      	cmp	r4, #99	@ 0x63
 80085ea:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80085ee:	4631      	mov	r1, r6
 80085f0:	dcf1      	bgt.n	80085d6 <__exponent+0x1c>
 80085f2:	3130      	adds	r1, #48	@ 0x30
 80085f4:	1e94      	subs	r4, r2, #2
 80085f6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80085fa:	1c41      	adds	r1, r0, #1
 80085fc:	4623      	mov	r3, r4
 80085fe:	42ab      	cmp	r3, r5
 8008600:	d30a      	bcc.n	8008618 <__exponent+0x5e>
 8008602:	f10d 0309 	add.w	r3, sp, #9
 8008606:	1a9b      	subs	r3, r3, r2
 8008608:	42ac      	cmp	r4, r5
 800860a:	bf88      	it	hi
 800860c:	2300      	movhi	r3, #0
 800860e:	3302      	adds	r3, #2
 8008610:	4403      	add	r3, r0
 8008612:	1a18      	subs	r0, r3, r0
 8008614:	b003      	add	sp, #12
 8008616:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008618:	f813 6b01 	ldrb.w	r6, [r3], #1
 800861c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008620:	e7ed      	b.n	80085fe <__exponent+0x44>
 8008622:	2330      	movs	r3, #48	@ 0x30
 8008624:	3130      	adds	r1, #48	@ 0x30
 8008626:	7083      	strb	r3, [r0, #2]
 8008628:	70c1      	strb	r1, [r0, #3]
 800862a:	1d03      	adds	r3, r0, #4
 800862c:	e7f1      	b.n	8008612 <__exponent+0x58>
	...

08008630 <_printf_float>:
 8008630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008634:	b08d      	sub	sp, #52	@ 0x34
 8008636:	460c      	mov	r4, r1
 8008638:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800863c:	4616      	mov	r6, r2
 800863e:	461f      	mov	r7, r3
 8008640:	4605      	mov	r5, r0
 8008642:	f000 ffc7 	bl	80095d4 <_localeconv_r>
 8008646:	6803      	ldr	r3, [r0, #0]
 8008648:	9304      	str	r3, [sp, #16]
 800864a:	4618      	mov	r0, r3
 800864c:	f7f7 fe20 	bl	8000290 <strlen>
 8008650:	2300      	movs	r3, #0
 8008652:	930a      	str	r3, [sp, #40]	@ 0x28
 8008654:	f8d8 3000 	ldr.w	r3, [r8]
 8008658:	9005      	str	r0, [sp, #20]
 800865a:	3307      	adds	r3, #7
 800865c:	f023 0307 	bic.w	r3, r3, #7
 8008660:	f103 0208 	add.w	r2, r3, #8
 8008664:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008668:	f8d4 b000 	ldr.w	fp, [r4]
 800866c:	f8c8 2000 	str.w	r2, [r8]
 8008670:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008674:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008678:	9307      	str	r3, [sp, #28]
 800867a:	f8cd 8018 	str.w	r8, [sp, #24]
 800867e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008682:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008686:	4b9c      	ldr	r3, [pc, #624]	@ (80088f8 <_printf_float+0x2c8>)
 8008688:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800868c:	f7f8 fa5e 	bl	8000b4c <__aeabi_dcmpun>
 8008690:	bb70      	cbnz	r0, 80086f0 <_printf_float+0xc0>
 8008692:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008696:	4b98      	ldr	r3, [pc, #608]	@ (80088f8 <_printf_float+0x2c8>)
 8008698:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800869c:	f7f8 fa38 	bl	8000b10 <__aeabi_dcmple>
 80086a0:	bb30      	cbnz	r0, 80086f0 <_printf_float+0xc0>
 80086a2:	2200      	movs	r2, #0
 80086a4:	2300      	movs	r3, #0
 80086a6:	4640      	mov	r0, r8
 80086a8:	4649      	mov	r1, r9
 80086aa:	f7f8 fa27 	bl	8000afc <__aeabi_dcmplt>
 80086ae:	b110      	cbz	r0, 80086b6 <_printf_float+0x86>
 80086b0:	232d      	movs	r3, #45	@ 0x2d
 80086b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086b6:	4a91      	ldr	r2, [pc, #580]	@ (80088fc <_printf_float+0x2cc>)
 80086b8:	4b91      	ldr	r3, [pc, #580]	@ (8008900 <_printf_float+0x2d0>)
 80086ba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80086be:	bf8c      	ite	hi
 80086c0:	4690      	movhi	r8, r2
 80086c2:	4698      	movls	r8, r3
 80086c4:	2303      	movs	r3, #3
 80086c6:	6123      	str	r3, [r4, #16]
 80086c8:	f02b 0304 	bic.w	r3, fp, #4
 80086cc:	6023      	str	r3, [r4, #0]
 80086ce:	f04f 0900 	mov.w	r9, #0
 80086d2:	9700      	str	r7, [sp, #0]
 80086d4:	4633      	mov	r3, r6
 80086d6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80086d8:	4621      	mov	r1, r4
 80086da:	4628      	mov	r0, r5
 80086dc:	f000 f9d2 	bl	8008a84 <_printf_common>
 80086e0:	3001      	adds	r0, #1
 80086e2:	f040 808d 	bne.w	8008800 <_printf_float+0x1d0>
 80086e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80086ea:	b00d      	add	sp, #52	@ 0x34
 80086ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f0:	4642      	mov	r2, r8
 80086f2:	464b      	mov	r3, r9
 80086f4:	4640      	mov	r0, r8
 80086f6:	4649      	mov	r1, r9
 80086f8:	f7f8 fa28 	bl	8000b4c <__aeabi_dcmpun>
 80086fc:	b140      	cbz	r0, 8008710 <_printf_float+0xe0>
 80086fe:	464b      	mov	r3, r9
 8008700:	2b00      	cmp	r3, #0
 8008702:	bfbc      	itt	lt
 8008704:	232d      	movlt	r3, #45	@ 0x2d
 8008706:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800870a:	4a7e      	ldr	r2, [pc, #504]	@ (8008904 <_printf_float+0x2d4>)
 800870c:	4b7e      	ldr	r3, [pc, #504]	@ (8008908 <_printf_float+0x2d8>)
 800870e:	e7d4      	b.n	80086ba <_printf_float+0x8a>
 8008710:	6863      	ldr	r3, [r4, #4]
 8008712:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008716:	9206      	str	r2, [sp, #24]
 8008718:	1c5a      	adds	r2, r3, #1
 800871a:	d13b      	bne.n	8008794 <_printf_float+0x164>
 800871c:	2306      	movs	r3, #6
 800871e:	6063      	str	r3, [r4, #4]
 8008720:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008724:	2300      	movs	r3, #0
 8008726:	6022      	str	r2, [r4, #0]
 8008728:	9303      	str	r3, [sp, #12]
 800872a:	ab0a      	add	r3, sp, #40	@ 0x28
 800872c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008730:	ab09      	add	r3, sp, #36	@ 0x24
 8008732:	9300      	str	r3, [sp, #0]
 8008734:	6861      	ldr	r1, [r4, #4]
 8008736:	ec49 8b10 	vmov	d0, r8, r9
 800873a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800873e:	4628      	mov	r0, r5
 8008740:	f7ff fed6 	bl	80084f0 <__cvt>
 8008744:	9b06      	ldr	r3, [sp, #24]
 8008746:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008748:	2b47      	cmp	r3, #71	@ 0x47
 800874a:	4680      	mov	r8, r0
 800874c:	d129      	bne.n	80087a2 <_printf_float+0x172>
 800874e:	1cc8      	adds	r0, r1, #3
 8008750:	db02      	blt.n	8008758 <_printf_float+0x128>
 8008752:	6863      	ldr	r3, [r4, #4]
 8008754:	4299      	cmp	r1, r3
 8008756:	dd41      	ble.n	80087dc <_printf_float+0x1ac>
 8008758:	f1aa 0a02 	sub.w	sl, sl, #2
 800875c:	fa5f fa8a 	uxtb.w	sl, sl
 8008760:	3901      	subs	r1, #1
 8008762:	4652      	mov	r2, sl
 8008764:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008768:	9109      	str	r1, [sp, #36]	@ 0x24
 800876a:	f7ff ff26 	bl	80085ba <__exponent>
 800876e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008770:	1813      	adds	r3, r2, r0
 8008772:	2a01      	cmp	r2, #1
 8008774:	4681      	mov	r9, r0
 8008776:	6123      	str	r3, [r4, #16]
 8008778:	dc02      	bgt.n	8008780 <_printf_float+0x150>
 800877a:	6822      	ldr	r2, [r4, #0]
 800877c:	07d2      	lsls	r2, r2, #31
 800877e:	d501      	bpl.n	8008784 <_printf_float+0x154>
 8008780:	3301      	adds	r3, #1
 8008782:	6123      	str	r3, [r4, #16]
 8008784:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008788:	2b00      	cmp	r3, #0
 800878a:	d0a2      	beq.n	80086d2 <_printf_float+0xa2>
 800878c:	232d      	movs	r3, #45	@ 0x2d
 800878e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008792:	e79e      	b.n	80086d2 <_printf_float+0xa2>
 8008794:	9a06      	ldr	r2, [sp, #24]
 8008796:	2a47      	cmp	r2, #71	@ 0x47
 8008798:	d1c2      	bne.n	8008720 <_printf_float+0xf0>
 800879a:	2b00      	cmp	r3, #0
 800879c:	d1c0      	bne.n	8008720 <_printf_float+0xf0>
 800879e:	2301      	movs	r3, #1
 80087a0:	e7bd      	b.n	800871e <_printf_float+0xee>
 80087a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80087a6:	d9db      	bls.n	8008760 <_printf_float+0x130>
 80087a8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80087ac:	d118      	bne.n	80087e0 <_printf_float+0x1b0>
 80087ae:	2900      	cmp	r1, #0
 80087b0:	6863      	ldr	r3, [r4, #4]
 80087b2:	dd0b      	ble.n	80087cc <_printf_float+0x19c>
 80087b4:	6121      	str	r1, [r4, #16]
 80087b6:	b913      	cbnz	r3, 80087be <_printf_float+0x18e>
 80087b8:	6822      	ldr	r2, [r4, #0]
 80087ba:	07d0      	lsls	r0, r2, #31
 80087bc:	d502      	bpl.n	80087c4 <_printf_float+0x194>
 80087be:	3301      	adds	r3, #1
 80087c0:	440b      	add	r3, r1
 80087c2:	6123      	str	r3, [r4, #16]
 80087c4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80087c6:	f04f 0900 	mov.w	r9, #0
 80087ca:	e7db      	b.n	8008784 <_printf_float+0x154>
 80087cc:	b913      	cbnz	r3, 80087d4 <_printf_float+0x1a4>
 80087ce:	6822      	ldr	r2, [r4, #0]
 80087d0:	07d2      	lsls	r2, r2, #31
 80087d2:	d501      	bpl.n	80087d8 <_printf_float+0x1a8>
 80087d4:	3302      	adds	r3, #2
 80087d6:	e7f4      	b.n	80087c2 <_printf_float+0x192>
 80087d8:	2301      	movs	r3, #1
 80087da:	e7f2      	b.n	80087c2 <_printf_float+0x192>
 80087dc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80087e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087e2:	4299      	cmp	r1, r3
 80087e4:	db05      	blt.n	80087f2 <_printf_float+0x1c2>
 80087e6:	6823      	ldr	r3, [r4, #0]
 80087e8:	6121      	str	r1, [r4, #16]
 80087ea:	07d8      	lsls	r0, r3, #31
 80087ec:	d5ea      	bpl.n	80087c4 <_printf_float+0x194>
 80087ee:	1c4b      	adds	r3, r1, #1
 80087f0:	e7e7      	b.n	80087c2 <_printf_float+0x192>
 80087f2:	2900      	cmp	r1, #0
 80087f4:	bfd4      	ite	le
 80087f6:	f1c1 0202 	rsble	r2, r1, #2
 80087fa:	2201      	movgt	r2, #1
 80087fc:	4413      	add	r3, r2
 80087fe:	e7e0      	b.n	80087c2 <_printf_float+0x192>
 8008800:	6823      	ldr	r3, [r4, #0]
 8008802:	055a      	lsls	r2, r3, #21
 8008804:	d407      	bmi.n	8008816 <_printf_float+0x1e6>
 8008806:	6923      	ldr	r3, [r4, #16]
 8008808:	4642      	mov	r2, r8
 800880a:	4631      	mov	r1, r6
 800880c:	4628      	mov	r0, r5
 800880e:	47b8      	blx	r7
 8008810:	3001      	adds	r0, #1
 8008812:	d12b      	bne.n	800886c <_printf_float+0x23c>
 8008814:	e767      	b.n	80086e6 <_printf_float+0xb6>
 8008816:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800881a:	f240 80dd 	bls.w	80089d8 <_printf_float+0x3a8>
 800881e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008822:	2200      	movs	r2, #0
 8008824:	2300      	movs	r3, #0
 8008826:	f7f8 f95f 	bl	8000ae8 <__aeabi_dcmpeq>
 800882a:	2800      	cmp	r0, #0
 800882c:	d033      	beq.n	8008896 <_printf_float+0x266>
 800882e:	4a37      	ldr	r2, [pc, #220]	@ (800890c <_printf_float+0x2dc>)
 8008830:	2301      	movs	r3, #1
 8008832:	4631      	mov	r1, r6
 8008834:	4628      	mov	r0, r5
 8008836:	47b8      	blx	r7
 8008838:	3001      	adds	r0, #1
 800883a:	f43f af54 	beq.w	80086e6 <_printf_float+0xb6>
 800883e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008842:	4543      	cmp	r3, r8
 8008844:	db02      	blt.n	800884c <_printf_float+0x21c>
 8008846:	6823      	ldr	r3, [r4, #0]
 8008848:	07d8      	lsls	r0, r3, #31
 800884a:	d50f      	bpl.n	800886c <_printf_float+0x23c>
 800884c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008850:	4631      	mov	r1, r6
 8008852:	4628      	mov	r0, r5
 8008854:	47b8      	blx	r7
 8008856:	3001      	adds	r0, #1
 8008858:	f43f af45 	beq.w	80086e6 <_printf_float+0xb6>
 800885c:	f04f 0900 	mov.w	r9, #0
 8008860:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008864:	f104 0a1a 	add.w	sl, r4, #26
 8008868:	45c8      	cmp	r8, r9
 800886a:	dc09      	bgt.n	8008880 <_printf_float+0x250>
 800886c:	6823      	ldr	r3, [r4, #0]
 800886e:	079b      	lsls	r3, r3, #30
 8008870:	f100 8103 	bmi.w	8008a7a <_printf_float+0x44a>
 8008874:	68e0      	ldr	r0, [r4, #12]
 8008876:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008878:	4298      	cmp	r0, r3
 800887a:	bfb8      	it	lt
 800887c:	4618      	movlt	r0, r3
 800887e:	e734      	b.n	80086ea <_printf_float+0xba>
 8008880:	2301      	movs	r3, #1
 8008882:	4652      	mov	r2, sl
 8008884:	4631      	mov	r1, r6
 8008886:	4628      	mov	r0, r5
 8008888:	47b8      	blx	r7
 800888a:	3001      	adds	r0, #1
 800888c:	f43f af2b 	beq.w	80086e6 <_printf_float+0xb6>
 8008890:	f109 0901 	add.w	r9, r9, #1
 8008894:	e7e8      	b.n	8008868 <_printf_float+0x238>
 8008896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008898:	2b00      	cmp	r3, #0
 800889a:	dc39      	bgt.n	8008910 <_printf_float+0x2e0>
 800889c:	4a1b      	ldr	r2, [pc, #108]	@ (800890c <_printf_float+0x2dc>)
 800889e:	2301      	movs	r3, #1
 80088a0:	4631      	mov	r1, r6
 80088a2:	4628      	mov	r0, r5
 80088a4:	47b8      	blx	r7
 80088a6:	3001      	adds	r0, #1
 80088a8:	f43f af1d 	beq.w	80086e6 <_printf_float+0xb6>
 80088ac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80088b0:	ea59 0303 	orrs.w	r3, r9, r3
 80088b4:	d102      	bne.n	80088bc <_printf_float+0x28c>
 80088b6:	6823      	ldr	r3, [r4, #0]
 80088b8:	07d9      	lsls	r1, r3, #31
 80088ba:	d5d7      	bpl.n	800886c <_printf_float+0x23c>
 80088bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088c0:	4631      	mov	r1, r6
 80088c2:	4628      	mov	r0, r5
 80088c4:	47b8      	blx	r7
 80088c6:	3001      	adds	r0, #1
 80088c8:	f43f af0d 	beq.w	80086e6 <_printf_float+0xb6>
 80088cc:	f04f 0a00 	mov.w	sl, #0
 80088d0:	f104 0b1a 	add.w	fp, r4, #26
 80088d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088d6:	425b      	negs	r3, r3
 80088d8:	4553      	cmp	r3, sl
 80088da:	dc01      	bgt.n	80088e0 <_printf_float+0x2b0>
 80088dc:	464b      	mov	r3, r9
 80088de:	e793      	b.n	8008808 <_printf_float+0x1d8>
 80088e0:	2301      	movs	r3, #1
 80088e2:	465a      	mov	r2, fp
 80088e4:	4631      	mov	r1, r6
 80088e6:	4628      	mov	r0, r5
 80088e8:	47b8      	blx	r7
 80088ea:	3001      	adds	r0, #1
 80088ec:	f43f aefb 	beq.w	80086e6 <_printf_float+0xb6>
 80088f0:	f10a 0a01 	add.w	sl, sl, #1
 80088f4:	e7ee      	b.n	80088d4 <_printf_float+0x2a4>
 80088f6:	bf00      	nop
 80088f8:	7fefffff 	.word	0x7fefffff
 80088fc:	0800d388 	.word	0x0800d388
 8008900:	0800d384 	.word	0x0800d384
 8008904:	0800d390 	.word	0x0800d390
 8008908:	0800d38c 	.word	0x0800d38c
 800890c:	0800d394 	.word	0x0800d394
 8008910:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008912:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008916:	4553      	cmp	r3, sl
 8008918:	bfa8      	it	ge
 800891a:	4653      	movge	r3, sl
 800891c:	2b00      	cmp	r3, #0
 800891e:	4699      	mov	r9, r3
 8008920:	dc36      	bgt.n	8008990 <_printf_float+0x360>
 8008922:	f04f 0b00 	mov.w	fp, #0
 8008926:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800892a:	f104 021a 	add.w	r2, r4, #26
 800892e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008930:	9306      	str	r3, [sp, #24]
 8008932:	eba3 0309 	sub.w	r3, r3, r9
 8008936:	455b      	cmp	r3, fp
 8008938:	dc31      	bgt.n	800899e <_printf_float+0x36e>
 800893a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800893c:	459a      	cmp	sl, r3
 800893e:	dc3a      	bgt.n	80089b6 <_printf_float+0x386>
 8008940:	6823      	ldr	r3, [r4, #0]
 8008942:	07da      	lsls	r2, r3, #31
 8008944:	d437      	bmi.n	80089b6 <_printf_float+0x386>
 8008946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008948:	ebaa 0903 	sub.w	r9, sl, r3
 800894c:	9b06      	ldr	r3, [sp, #24]
 800894e:	ebaa 0303 	sub.w	r3, sl, r3
 8008952:	4599      	cmp	r9, r3
 8008954:	bfa8      	it	ge
 8008956:	4699      	movge	r9, r3
 8008958:	f1b9 0f00 	cmp.w	r9, #0
 800895c:	dc33      	bgt.n	80089c6 <_printf_float+0x396>
 800895e:	f04f 0800 	mov.w	r8, #0
 8008962:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008966:	f104 0b1a 	add.w	fp, r4, #26
 800896a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800896c:	ebaa 0303 	sub.w	r3, sl, r3
 8008970:	eba3 0309 	sub.w	r3, r3, r9
 8008974:	4543      	cmp	r3, r8
 8008976:	f77f af79 	ble.w	800886c <_printf_float+0x23c>
 800897a:	2301      	movs	r3, #1
 800897c:	465a      	mov	r2, fp
 800897e:	4631      	mov	r1, r6
 8008980:	4628      	mov	r0, r5
 8008982:	47b8      	blx	r7
 8008984:	3001      	adds	r0, #1
 8008986:	f43f aeae 	beq.w	80086e6 <_printf_float+0xb6>
 800898a:	f108 0801 	add.w	r8, r8, #1
 800898e:	e7ec      	b.n	800896a <_printf_float+0x33a>
 8008990:	4642      	mov	r2, r8
 8008992:	4631      	mov	r1, r6
 8008994:	4628      	mov	r0, r5
 8008996:	47b8      	blx	r7
 8008998:	3001      	adds	r0, #1
 800899a:	d1c2      	bne.n	8008922 <_printf_float+0x2f2>
 800899c:	e6a3      	b.n	80086e6 <_printf_float+0xb6>
 800899e:	2301      	movs	r3, #1
 80089a0:	4631      	mov	r1, r6
 80089a2:	4628      	mov	r0, r5
 80089a4:	9206      	str	r2, [sp, #24]
 80089a6:	47b8      	blx	r7
 80089a8:	3001      	adds	r0, #1
 80089aa:	f43f ae9c 	beq.w	80086e6 <_printf_float+0xb6>
 80089ae:	9a06      	ldr	r2, [sp, #24]
 80089b0:	f10b 0b01 	add.w	fp, fp, #1
 80089b4:	e7bb      	b.n	800892e <_printf_float+0x2fe>
 80089b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089ba:	4631      	mov	r1, r6
 80089bc:	4628      	mov	r0, r5
 80089be:	47b8      	blx	r7
 80089c0:	3001      	adds	r0, #1
 80089c2:	d1c0      	bne.n	8008946 <_printf_float+0x316>
 80089c4:	e68f      	b.n	80086e6 <_printf_float+0xb6>
 80089c6:	9a06      	ldr	r2, [sp, #24]
 80089c8:	464b      	mov	r3, r9
 80089ca:	4442      	add	r2, r8
 80089cc:	4631      	mov	r1, r6
 80089ce:	4628      	mov	r0, r5
 80089d0:	47b8      	blx	r7
 80089d2:	3001      	adds	r0, #1
 80089d4:	d1c3      	bne.n	800895e <_printf_float+0x32e>
 80089d6:	e686      	b.n	80086e6 <_printf_float+0xb6>
 80089d8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80089dc:	f1ba 0f01 	cmp.w	sl, #1
 80089e0:	dc01      	bgt.n	80089e6 <_printf_float+0x3b6>
 80089e2:	07db      	lsls	r3, r3, #31
 80089e4:	d536      	bpl.n	8008a54 <_printf_float+0x424>
 80089e6:	2301      	movs	r3, #1
 80089e8:	4642      	mov	r2, r8
 80089ea:	4631      	mov	r1, r6
 80089ec:	4628      	mov	r0, r5
 80089ee:	47b8      	blx	r7
 80089f0:	3001      	adds	r0, #1
 80089f2:	f43f ae78 	beq.w	80086e6 <_printf_float+0xb6>
 80089f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089fa:	4631      	mov	r1, r6
 80089fc:	4628      	mov	r0, r5
 80089fe:	47b8      	blx	r7
 8008a00:	3001      	adds	r0, #1
 8008a02:	f43f ae70 	beq.w	80086e6 <_printf_float+0xb6>
 8008a06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008a12:	f7f8 f869 	bl	8000ae8 <__aeabi_dcmpeq>
 8008a16:	b9c0      	cbnz	r0, 8008a4a <_printf_float+0x41a>
 8008a18:	4653      	mov	r3, sl
 8008a1a:	f108 0201 	add.w	r2, r8, #1
 8008a1e:	4631      	mov	r1, r6
 8008a20:	4628      	mov	r0, r5
 8008a22:	47b8      	blx	r7
 8008a24:	3001      	adds	r0, #1
 8008a26:	d10c      	bne.n	8008a42 <_printf_float+0x412>
 8008a28:	e65d      	b.n	80086e6 <_printf_float+0xb6>
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	465a      	mov	r2, fp
 8008a2e:	4631      	mov	r1, r6
 8008a30:	4628      	mov	r0, r5
 8008a32:	47b8      	blx	r7
 8008a34:	3001      	adds	r0, #1
 8008a36:	f43f ae56 	beq.w	80086e6 <_printf_float+0xb6>
 8008a3a:	f108 0801 	add.w	r8, r8, #1
 8008a3e:	45d0      	cmp	r8, sl
 8008a40:	dbf3      	blt.n	8008a2a <_printf_float+0x3fa>
 8008a42:	464b      	mov	r3, r9
 8008a44:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008a48:	e6df      	b.n	800880a <_printf_float+0x1da>
 8008a4a:	f04f 0800 	mov.w	r8, #0
 8008a4e:	f104 0b1a 	add.w	fp, r4, #26
 8008a52:	e7f4      	b.n	8008a3e <_printf_float+0x40e>
 8008a54:	2301      	movs	r3, #1
 8008a56:	4642      	mov	r2, r8
 8008a58:	e7e1      	b.n	8008a1e <_printf_float+0x3ee>
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	464a      	mov	r2, r9
 8008a5e:	4631      	mov	r1, r6
 8008a60:	4628      	mov	r0, r5
 8008a62:	47b8      	blx	r7
 8008a64:	3001      	adds	r0, #1
 8008a66:	f43f ae3e 	beq.w	80086e6 <_printf_float+0xb6>
 8008a6a:	f108 0801 	add.w	r8, r8, #1
 8008a6e:	68e3      	ldr	r3, [r4, #12]
 8008a70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008a72:	1a5b      	subs	r3, r3, r1
 8008a74:	4543      	cmp	r3, r8
 8008a76:	dcf0      	bgt.n	8008a5a <_printf_float+0x42a>
 8008a78:	e6fc      	b.n	8008874 <_printf_float+0x244>
 8008a7a:	f04f 0800 	mov.w	r8, #0
 8008a7e:	f104 0919 	add.w	r9, r4, #25
 8008a82:	e7f4      	b.n	8008a6e <_printf_float+0x43e>

08008a84 <_printf_common>:
 8008a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a88:	4616      	mov	r6, r2
 8008a8a:	4698      	mov	r8, r3
 8008a8c:	688a      	ldr	r2, [r1, #8]
 8008a8e:	690b      	ldr	r3, [r1, #16]
 8008a90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a94:	4293      	cmp	r3, r2
 8008a96:	bfb8      	it	lt
 8008a98:	4613      	movlt	r3, r2
 8008a9a:	6033      	str	r3, [r6, #0]
 8008a9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008aa0:	4607      	mov	r7, r0
 8008aa2:	460c      	mov	r4, r1
 8008aa4:	b10a      	cbz	r2, 8008aaa <_printf_common+0x26>
 8008aa6:	3301      	adds	r3, #1
 8008aa8:	6033      	str	r3, [r6, #0]
 8008aaa:	6823      	ldr	r3, [r4, #0]
 8008aac:	0699      	lsls	r1, r3, #26
 8008aae:	bf42      	ittt	mi
 8008ab0:	6833      	ldrmi	r3, [r6, #0]
 8008ab2:	3302      	addmi	r3, #2
 8008ab4:	6033      	strmi	r3, [r6, #0]
 8008ab6:	6825      	ldr	r5, [r4, #0]
 8008ab8:	f015 0506 	ands.w	r5, r5, #6
 8008abc:	d106      	bne.n	8008acc <_printf_common+0x48>
 8008abe:	f104 0a19 	add.w	sl, r4, #25
 8008ac2:	68e3      	ldr	r3, [r4, #12]
 8008ac4:	6832      	ldr	r2, [r6, #0]
 8008ac6:	1a9b      	subs	r3, r3, r2
 8008ac8:	42ab      	cmp	r3, r5
 8008aca:	dc26      	bgt.n	8008b1a <_printf_common+0x96>
 8008acc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008ad0:	6822      	ldr	r2, [r4, #0]
 8008ad2:	3b00      	subs	r3, #0
 8008ad4:	bf18      	it	ne
 8008ad6:	2301      	movne	r3, #1
 8008ad8:	0692      	lsls	r2, r2, #26
 8008ada:	d42b      	bmi.n	8008b34 <_printf_common+0xb0>
 8008adc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008ae0:	4641      	mov	r1, r8
 8008ae2:	4638      	mov	r0, r7
 8008ae4:	47c8      	blx	r9
 8008ae6:	3001      	adds	r0, #1
 8008ae8:	d01e      	beq.n	8008b28 <_printf_common+0xa4>
 8008aea:	6823      	ldr	r3, [r4, #0]
 8008aec:	6922      	ldr	r2, [r4, #16]
 8008aee:	f003 0306 	and.w	r3, r3, #6
 8008af2:	2b04      	cmp	r3, #4
 8008af4:	bf02      	ittt	eq
 8008af6:	68e5      	ldreq	r5, [r4, #12]
 8008af8:	6833      	ldreq	r3, [r6, #0]
 8008afa:	1aed      	subeq	r5, r5, r3
 8008afc:	68a3      	ldr	r3, [r4, #8]
 8008afe:	bf0c      	ite	eq
 8008b00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b04:	2500      	movne	r5, #0
 8008b06:	4293      	cmp	r3, r2
 8008b08:	bfc4      	itt	gt
 8008b0a:	1a9b      	subgt	r3, r3, r2
 8008b0c:	18ed      	addgt	r5, r5, r3
 8008b0e:	2600      	movs	r6, #0
 8008b10:	341a      	adds	r4, #26
 8008b12:	42b5      	cmp	r5, r6
 8008b14:	d11a      	bne.n	8008b4c <_printf_common+0xc8>
 8008b16:	2000      	movs	r0, #0
 8008b18:	e008      	b.n	8008b2c <_printf_common+0xa8>
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	4652      	mov	r2, sl
 8008b1e:	4641      	mov	r1, r8
 8008b20:	4638      	mov	r0, r7
 8008b22:	47c8      	blx	r9
 8008b24:	3001      	adds	r0, #1
 8008b26:	d103      	bne.n	8008b30 <_printf_common+0xac>
 8008b28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b30:	3501      	adds	r5, #1
 8008b32:	e7c6      	b.n	8008ac2 <_printf_common+0x3e>
 8008b34:	18e1      	adds	r1, r4, r3
 8008b36:	1c5a      	adds	r2, r3, #1
 8008b38:	2030      	movs	r0, #48	@ 0x30
 8008b3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008b3e:	4422      	add	r2, r4
 8008b40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008b44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008b48:	3302      	adds	r3, #2
 8008b4a:	e7c7      	b.n	8008adc <_printf_common+0x58>
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	4622      	mov	r2, r4
 8008b50:	4641      	mov	r1, r8
 8008b52:	4638      	mov	r0, r7
 8008b54:	47c8      	blx	r9
 8008b56:	3001      	adds	r0, #1
 8008b58:	d0e6      	beq.n	8008b28 <_printf_common+0xa4>
 8008b5a:	3601      	adds	r6, #1
 8008b5c:	e7d9      	b.n	8008b12 <_printf_common+0x8e>
	...

08008b60 <_printf_i>:
 8008b60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b64:	7e0f      	ldrb	r7, [r1, #24]
 8008b66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008b68:	2f78      	cmp	r7, #120	@ 0x78
 8008b6a:	4691      	mov	r9, r2
 8008b6c:	4680      	mov	r8, r0
 8008b6e:	460c      	mov	r4, r1
 8008b70:	469a      	mov	sl, r3
 8008b72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008b76:	d807      	bhi.n	8008b88 <_printf_i+0x28>
 8008b78:	2f62      	cmp	r7, #98	@ 0x62
 8008b7a:	d80a      	bhi.n	8008b92 <_printf_i+0x32>
 8008b7c:	2f00      	cmp	r7, #0
 8008b7e:	f000 80d1 	beq.w	8008d24 <_printf_i+0x1c4>
 8008b82:	2f58      	cmp	r7, #88	@ 0x58
 8008b84:	f000 80b8 	beq.w	8008cf8 <_printf_i+0x198>
 8008b88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008b90:	e03a      	b.n	8008c08 <_printf_i+0xa8>
 8008b92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b96:	2b15      	cmp	r3, #21
 8008b98:	d8f6      	bhi.n	8008b88 <_printf_i+0x28>
 8008b9a:	a101      	add	r1, pc, #4	@ (adr r1, 8008ba0 <_printf_i+0x40>)
 8008b9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ba0:	08008bf9 	.word	0x08008bf9
 8008ba4:	08008c0d 	.word	0x08008c0d
 8008ba8:	08008b89 	.word	0x08008b89
 8008bac:	08008b89 	.word	0x08008b89
 8008bb0:	08008b89 	.word	0x08008b89
 8008bb4:	08008b89 	.word	0x08008b89
 8008bb8:	08008c0d 	.word	0x08008c0d
 8008bbc:	08008b89 	.word	0x08008b89
 8008bc0:	08008b89 	.word	0x08008b89
 8008bc4:	08008b89 	.word	0x08008b89
 8008bc8:	08008b89 	.word	0x08008b89
 8008bcc:	08008d0b 	.word	0x08008d0b
 8008bd0:	08008c37 	.word	0x08008c37
 8008bd4:	08008cc5 	.word	0x08008cc5
 8008bd8:	08008b89 	.word	0x08008b89
 8008bdc:	08008b89 	.word	0x08008b89
 8008be0:	08008d2d 	.word	0x08008d2d
 8008be4:	08008b89 	.word	0x08008b89
 8008be8:	08008c37 	.word	0x08008c37
 8008bec:	08008b89 	.word	0x08008b89
 8008bf0:	08008b89 	.word	0x08008b89
 8008bf4:	08008ccd 	.word	0x08008ccd
 8008bf8:	6833      	ldr	r3, [r6, #0]
 8008bfa:	1d1a      	adds	r2, r3, #4
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	6032      	str	r2, [r6, #0]
 8008c00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008c08:	2301      	movs	r3, #1
 8008c0a:	e09c      	b.n	8008d46 <_printf_i+0x1e6>
 8008c0c:	6833      	ldr	r3, [r6, #0]
 8008c0e:	6820      	ldr	r0, [r4, #0]
 8008c10:	1d19      	adds	r1, r3, #4
 8008c12:	6031      	str	r1, [r6, #0]
 8008c14:	0606      	lsls	r6, r0, #24
 8008c16:	d501      	bpl.n	8008c1c <_printf_i+0xbc>
 8008c18:	681d      	ldr	r5, [r3, #0]
 8008c1a:	e003      	b.n	8008c24 <_printf_i+0xc4>
 8008c1c:	0645      	lsls	r5, r0, #25
 8008c1e:	d5fb      	bpl.n	8008c18 <_printf_i+0xb8>
 8008c20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008c24:	2d00      	cmp	r5, #0
 8008c26:	da03      	bge.n	8008c30 <_printf_i+0xd0>
 8008c28:	232d      	movs	r3, #45	@ 0x2d
 8008c2a:	426d      	negs	r5, r5
 8008c2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c30:	4858      	ldr	r0, [pc, #352]	@ (8008d94 <_printf_i+0x234>)
 8008c32:	230a      	movs	r3, #10
 8008c34:	e011      	b.n	8008c5a <_printf_i+0xfa>
 8008c36:	6821      	ldr	r1, [r4, #0]
 8008c38:	6833      	ldr	r3, [r6, #0]
 8008c3a:	0608      	lsls	r0, r1, #24
 8008c3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008c40:	d402      	bmi.n	8008c48 <_printf_i+0xe8>
 8008c42:	0649      	lsls	r1, r1, #25
 8008c44:	bf48      	it	mi
 8008c46:	b2ad      	uxthmi	r5, r5
 8008c48:	2f6f      	cmp	r7, #111	@ 0x6f
 8008c4a:	4852      	ldr	r0, [pc, #328]	@ (8008d94 <_printf_i+0x234>)
 8008c4c:	6033      	str	r3, [r6, #0]
 8008c4e:	bf14      	ite	ne
 8008c50:	230a      	movne	r3, #10
 8008c52:	2308      	moveq	r3, #8
 8008c54:	2100      	movs	r1, #0
 8008c56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008c5a:	6866      	ldr	r6, [r4, #4]
 8008c5c:	60a6      	str	r6, [r4, #8]
 8008c5e:	2e00      	cmp	r6, #0
 8008c60:	db05      	blt.n	8008c6e <_printf_i+0x10e>
 8008c62:	6821      	ldr	r1, [r4, #0]
 8008c64:	432e      	orrs	r6, r5
 8008c66:	f021 0104 	bic.w	r1, r1, #4
 8008c6a:	6021      	str	r1, [r4, #0]
 8008c6c:	d04b      	beq.n	8008d06 <_printf_i+0x1a6>
 8008c6e:	4616      	mov	r6, r2
 8008c70:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c74:	fb03 5711 	mls	r7, r3, r1, r5
 8008c78:	5dc7      	ldrb	r7, [r0, r7]
 8008c7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c7e:	462f      	mov	r7, r5
 8008c80:	42bb      	cmp	r3, r7
 8008c82:	460d      	mov	r5, r1
 8008c84:	d9f4      	bls.n	8008c70 <_printf_i+0x110>
 8008c86:	2b08      	cmp	r3, #8
 8008c88:	d10b      	bne.n	8008ca2 <_printf_i+0x142>
 8008c8a:	6823      	ldr	r3, [r4, #0]
 8008c8c:	07df      	lsls	r7, r3, #31
 8008c8e:	d508      	bpl.n	8008ca2 <_printf_i+0x142>
 8008c90:	6923      	ldr	r3, [r4, #16]
 8008c92:	6861      	ldr	r1, [r4, #4]
 8008c94:	4299      	cmp	r1, r3
 8008c96:	bfde      	ittt	le
 8008c98:	2330      	movle	r3, #48	@ 0x30
 8008c9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c9e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008ca2:	1b92      	subs	r2, r2, r6
 8008ca4:	6122      	str	r2, [r4, #16]
 8008ca6:	f8cd a000 	str.w	sl, [sp]
 8008caa:	464b      	mov	r3, r9
 8008cac:	aa03      	add	r2, sp, #12
 8008cae:	4621      	mov	r1, r4
 8008cb0:	4640      	mov	r0, r8
 8008cb2:	f7ff fee7 	bl	8008a84 <_printf_common>
 8008cb6:	3001      	adds	r0, #1
 8008cb8:	d14a      	bne.n	8008d50 <_printf_i+0x1f0>
 8008cba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008cbe:	b004      	add	sp, #16
 8008cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cc4:	6823      	ldr	r3, [r4, #0]
 8008cc6:	f043 0320 	orr.w	r3, r3, #32
 8008cca:	6023      	str	r3, [r4, #0]
 8008ccc:	4832      	ldr	r0, [pc, #200]	@ (8008d98 <_printf_i+0x238>)
 8008cce:	2778      	movs	r7, #120	@ 0x78
 8008cd0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008cd4:	6823      	ldr	r3, [r4, #0]
 8008cd6:	6831      	ldr	r1, [r6, #0]
 8008cd8:	061f      	lsls	r7, r3, #24
 8008cda:	f851 5b04 	ldr.w	r5, [r1], #4
 8008cde:	d402      	bmi.n	8008ce6 <_printf_i+0x186>
 8008ce0:	065f      	lsls	r7, r3, #25
 8008ce2:	bf48      	it	mi
 8008ce4:	b2ad      	uxthmi	r5, r5
 8008ce6:	6031      	str	r1, [r6, #0]
 8008ce8:	07d9      	lsls	r1, r3, #31
 8008cea:	bf44      	itt	mi
 8008cec:	f043 0320 	orrmi.w	r3, r3, #32
 8008cf0:	6023      	strmi	r3, [r4, #0]
 8008cf2:	b11d      	cbz	r5, 8008cfc <_printf_i+0x19c>
 8008cf4:	2310      	movs	r3, #16
 8008cf6:	e7ad      	b.n	8008c54 <_printf_i+0xf4>
 8008cf8:	4826      	ldr	r0, [pc, #152]	@ (8008d94 <_printf_i+0x234>)
 8008cfa:	e7e9      	b.n	8008cd0 <_printf_i+0x170>
 8008cfc:	6823      	ldr	r3, [r4, #0]
 8008cfe:	f023 0320 	bic.w	r3, r3, #32
 8008d02:	6023      	str	r3, [r4, #0]
 8008d04:	e7f6      	b.n	8008cf4 <_printf_i+0x194>
 8008d06:	4616      	mov	r6, r2
 8008d08:	e7bd      	b.n	8008c86 <_printf_i+0x126>
 8008d0a:	6833      	ldr	r3, [r6, #0]
 8008d0c:	6825      	ldr	r5, [r4, #0]
 8008d0e:	6961      	ldr	r1, [r4, #20]
 8008d10:	1d18      	adds	r0, r3, #4
 8008d12:	6030      	str	r0, [r6, #0]
 8008d14:	062e      	lsls	r6, r5, #24
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	d501      	bpl.n	8008d1e <_printf_i+0x1be>
 8008d1a:	6019      	str	r1, [r3, #0]
 8008d1c:	e002      	b.n	8008d24 <_printf_i+0x1c4>
 8008d1e:	0668      	lsls	r0, r5, #25
 8008d20:	d5fb      	bpl.n	8008d1a <_printf_i+0x1ba>
 8008d22:	8019      	strh	r1, [r3, #0]
 8008d24:	2300      	movs	r3, #0
 8008d26:	6123      	str	r3, [r4, #16]
 8008d28:	4616      	mov	r6, r2
 8008d2a:	e7bc      	b.n	8008ca6 <_printf_i+0x146>
 8008d2c:	6833      	ldr	r3, [r6, #0]
 8008d2e:	1d1a      	adds	r2, r3, #4
 8008d30:	6032      	str	r2, [r6, #0]
 8008d32:	681e      	ldr	r6, [r3, #0]
 8008d34:	6862      	ldr	r2, [r4, #4]
 8008d36:	2100      	movs	r1, #0
 8008d38:	4630      	mov	r0, r6
 8008d3a:	f7f7 fa59 	bl	80001f0 <memchr>
 8008d3e:	b108      	cbz	r0, 8008d44 <_printf_i+0x1e4>
 8008d40:	1b80      	subs	r0, r0, r6
 8008d42:	6060      	str	r0, [r4, #4]
 8008d44:	6863      	ldr	r3, [r4, #4]
 8008d46:	6123      	str	r3, [r4, #16]
 8008d48:	2300      	movs	r3, #0
 8008d4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d4e:	e7aa      	b.n	8008ca6 <_printf_i+0x146>
 8008d50:	6923      	ldr	r3, [r4, #16]
 8008d52:	4632      	mov	r2, r6
 8008d54:	4649      	mov	r1, r9
 8008d56:	4640      	mov	r0, r8
 8008d58:	47d0      	blx	sl
 8008d5a:	3001      	adds	r0, #1
 8008d5c:	d0ad      	beq.n	8008cba <_printf_i+0x15a>
 8008d5e:	6823      	ldr	r3, [r4, #0]
 8008d60:	079b      	lsls	r3, r3, #30
 8008d62:	d413      	bmi.n	8008d8c <_printf_i+0x22c>
 8008d64:	68e0      	ldr	r0, [r4, #12]
 8008d66:	9b03      	ldr	r3, [sp, #12]
 8008d68:	4298      	cmp	r0, r3
 8008d6a:	bfb8      	it	lt
 8008d6c:	4618      	movlt	r0, r3
 8008d6e:	e7a6      	b.n	8008cbe <_printf_i+0x15e>
 8008d70:	2301      	movs	r3, #1
 8008d72:	4632      	mov	r2, r6
 8008d74:	4649      	mov	r1, r9
 8008d76:	4640      	mov	r0, r8
 8008d78:	47d0      	blx	sl
 8008d7a:	3001      	adds	r0, #1
 8008d7c:	d09d      	beq.n	8008cba <_printf_i+0x15a>
 8008d7e:	3501      	adds	r5, #1
 8008d80:	68e3      	ldr	r3, [r4, #12]
 8008d82:	9903      	ldr	r1, [sp, #12]
 8008d84:	1a5b      	subs	r3, r3, r1
 8008d86:	42ab      	cmp	r3, r5
 8008d88:	dcf2      	bgt.n	8008d70 <_printf_i+0x210>
 8008d8a:	e7eb      	b.n	8008d64 <_printf_i+0x204>
 8008d8c:	2500      	movs	r5, #0
 8008d8e:	f104 0619 	add.w	r6, r4, #25
 8008d92:	e7f5      	b.n	8008d80 <_printf_i+0x220>
 8008d94:	0800d396 	.word	0x0800d396
 8008d98:	0800d3a7 	.word	0x0800d3a7

08008d9c <_scanf_float>:
 8008d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da0:	b087      	sub	sp, #28
 8008da2:	4691      	mov	r9, r2
 8008da4:	9303      	str	r3, [sp, #12]
 8008da6:	688b      	ldr	r3, [r1, #8]
 8008da8:	1e5a      	subs	r2, r3, #1
 8008daa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008dae:	bf81      	itttt	hi
 8008db0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008db4:	eb03 0b05 	addhi.w	fp, r3, r5
 8008db8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008dbc:	608b      	strhi	r3, [r1, #8]
 8008dbe:	680b      	ldr	r3, [r1, #0]
 8008dc0:	460a      	mov	r2, r1
 8008dc2:	f04f 0500 	mov.w	r5, #0
 8008dc6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008dca:	f842 3b1c 	str.w	r3, [r2], #28
 8008dce:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008dd2:	4680      	mov	r8, r0
 8008dd4:	460c      	mov	r4, r1
 8008dd6:	bf98      	it	ls
 8008dd8:	f04f 0b00 	movls.w	fp, #0
 8008ddc:	9201      	str	r2, [sp, #4]
 8008dde:	4616      	mov	r6, r2
 8008de0:	46aa      	mov	sl, r5
 8008de2:	462f      	mov	r7, r5
 8008de4:	9502      	str	r5, [sp, #8]
 8008de6:	68a2      	ldr	r2, [r4, #8]
 8008de8:	b15a      	cbz	r2, 8008e02 <_scanf_float+0x66>
 8008dea:	f8d9 3000 	ldr.w	r3, [r9]
 8008dee:	781b      	ldrb	r3, [r3, #0]
 8008df0:	2b4e      	cmp	r3, #78	@ 0x4e
 8008df2:	d863      	bhi.n	8008ebc <_scanf_float+0x120>
 8008df4:	2b40      	cmp	r3, #64	@ 0x40
 8008df6:	d83b      	bhi.n	8008e70 <_scanf_float+0xd4>
 8008df8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008dfc:	b2c8      	uxtb	r0, r1
 8008dfe:	280e      	cmp	r0, #14
 8008e00:	d939      	bls.n	8008e76 <_scanf_float+0xda>
 8008e02:	b11f      	cbz	r7, 8008e0c <_scanf_float+0x70>
 8008e04:	6823      	ldr	r3, [r4, #0]
 8008e06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e0a:	6023      	str	r3, [r4, #0]
 8008e0c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008e10:	f1ba 0f01 	cmp.w	sl, #1
 8008e14:	f200 8114 	bhi.w	8009040 <_scanf_float+0x2a4>
 8008e18:	9b01      	ldr	r3, [sp, #4]
 8008e1a:	429e      	cmp	r6, r3
 8008e1c:	f200 8105 	bhi.w	800902a <_scanf_float+0x28e>
 8008e20:	2001      	movs	r0, #1
 8008e22:	b007      	add	sp, #28
 8008e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e28:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008e2c:	2a0d      	cmp	r2, #13
 8008e2e:	d8e8      	bhi.n	8008e02 <_scanf_float+0x66>
 8008e30:	a101      	add	r1, pc, #4	@ (adr r1, 8008e38 <_scanf_float+0x9c>)
 8008e32:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008e36:	bf00      	nop
 8008e38:	08008f81 	.word	0x08008f81
 8008e3c:	08008e03 	.word	0x08008e03
 8008e40:	08008e03 	.word	0x08008e03
 8008e44:	08008e03 	.word	0x08008e03
 8008e48:	08008fdd 	.word	0x08008fdd
 8008e4c:	08008fb7 	.word	0x08008fb7
 8008e50:	08008e03 	.word	0x08008e03
 8008e54:	08008e03 	.word	0x08008e03
 8008e58:	08008f8f 	.word	0x08008f8f
 8008e5c:	08008e03 	.word	0x08008e03
 8008e60:	08008e03 	.word	0x08008e03
 8008e64:	08008e03 	.word	0x08008e03
 8008e68:	08008e03 	.word	0x08008e03
 8008e6c:	08008f4b 	.word	0x08008f4b
 8008e70:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008e74:	e7da      	b.n	8008e2c <_scanf_float+0x90>
 8008e76:	290e      	cmp	r1, #14
 8008e78:	d8c3      	bhi.n	8008e02 <_scanf_float+0x66>
 8008e7a:	a001      	add	r0, pc, #4	@ (adr r0, 8008e80 <_scanf_float+0xe4>)
 8008e7c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008e80:	08008f3b 	.word	0x08008f3b
 8008e84:	08008e03 	.word	0x08008e03
 8008e88:	08008f3b 	.word	0x08008f3b
 8008e8c:	08008fcb 	.word	0x08008fcb
 8008e90:	08008e03 	.word	0x08008e03
 8008e94:	08008edd 	.word	0x08008edd
 8008e98:	08008f21 	.word	0x08008f21
 8008e9c:	08008f21 	.word	0x08008f21
 8008ea0:	08008f21 	.word	0x08008f21
 8008ea4:	08008f21 	.word	0x08008f21
 8008ea8:	08008f21 	.word	0x08008f21
 8008eac:	08008f21 	.word	0x08008f21
 8008eb0:	08008f21 	.word	0x08008f21
 8008eb4:	08008f21 	.word	0x08008f21
 8008eb8:	08008f21 	.word	0x08008f21
 8008ebc:	2b6e      	cmp	r3, #110	@ 0x6e
 8008ebe:	d809      	bhi.n	8008ed4 <_scanf_float+0x138>
 8008ec0:	2b60      	cmp	r3, #96	@ 0x60
 8008ec2:	d8b1      	bhi.n	8008e28 <_scanf_float+0x8c>
 8008ec4:	2b54      	cmp	r3, #84	@ 0x54
 8008ec6:	d07b      	beq.n	8008fc0 <_scanf_float+0x224>
 8008ec8:	2b59      	cmp	r3, #89	@ 0x59
 8008eca:	d19a      	bne.n	8008e02 <_scanf_float+0x66>
 8008ecc:	2d07      	cmp	r5, #7
 8008ece:	d198      	bne.n	8008e02 <_scanf_float+0x66>
 8008ed0:	2508      	movs	r5, #8
 8008ed2:	e02f      	b.n	8008f34 <_scanf_float+0x198>
 8008ed4:	2b74      	cmp	r3, #116	@ 0x74
 8008ed6:	d073      	beq.n	8008fc0 <_scanf_float+0x224>
 8008ed8:	2b79      	cmp	r3, #121	@ 0x79
 8008eda:	e7f6      	b.n	8008eca <_scanf_float+0x12e>
 8008edc:	6821      	ldr	r1, [r4, #0]
 8008ede:	05c8      	lsls	r0, r1, #23
 8008ee0:	d51e      	bpl.n	8008f20 <_scanf_float+0x184>
 8008ee2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008ee6:	6021      	str	r1, [r4, #0]
 8008ee8:	3701      	adds	r7, #1
 8008eea:	f1bb 0f00 	cmp.w	fp, #0
 8008eee:	d003      	beq.n	8008ef8 <_scanf_float+0x15c>
 8008ef0:	3201      	adds	r2, #1
 8008ef2:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8008ef6:	60a2      	str	r2, [r4, #8]
 8008ef8:	68a3      	ldr	r3, [r4, #8]
 8008efa:	3b01      	subs	r3, #1
 8008efc:	60a3      	str	r3, [r4, #8]
 8008efe:	6923      	ldr	r3, [r4, #16]
 8008f00:	3301      	adds	r3, #1
 8008f02:	6123      	str	r3, [r4, #16]
 8008f04:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008f08:	3b01      	subs	r3, #1
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	f8c9 3004 	str.w	r3, [r9, #4]
 8008f10:	f340 8082 	ble.w	8009018 <_scanf_float+0x27c>
 8008f14:	f8d9 3000 	ldr.w	r3, [r9]
 8008f18:	3301      	adds	r3, #1
 8008f1a:	f8c9 3000 	str.w	r3, [r9]
 8008f1e:	e762      	b.n	8008de6 <_scanf_float+0x4a>
 8008f20:	eb1a 0105 	adds.w	r1, sl, r5
 8008f24:	f47f af6d 	bne.w	8008e02 <_scanf_float+0x66>
 8008f28:	6822      	ldr	r2, [r4, #0]
 8008f2a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008f2e:	6022      	str	r2, [r4, #0]
 8008f30:	460d      	mov	r5, r1
 8008f32:	468a      	mov	sl, r1
 8008f34:	f806 3b01 	strb.w	r3, [r6], #1
 8008f38:	e7de      	b.n	8008ef8 <_scanf_float+0x15c>
 8008f3a:	6822      	ldr	r2, [r4, #0]
 8008f3c:	0610      	lsls	r0, r2, #24
 8008f3e:	f57f af60 	bpl.w	8008e02 <_scanf_float+0x66>
 8008f42:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008f46:	6022      	str	r2, [r4, #0]
 8008f48:	e7f4      	b.n	8008f34 <_scanf_float+0x198>
 8008f4a:	f1ba 0f00 	cmp.w	sl, #0
 8008f4e:	d10c      	bne.n	8008f6a <_scanf_float+0x1ce>
 8008f50:	b977      	cbnz	r7, 8008f70 <_scanf_float+0x1d4>
 8008f52:	6822      	ldr	r2, [r4, #0]
 8008f54:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008f58:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008f5c:	d108      	bne.n	8008f70 <_scanf_float+0x1d4>
 8008f5e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008f62:	6022      	str	r2, [r4, #0]
 8008f64:	f04f 0a01 	mov.w	sl, #1
 8008f68:	e7e4      	b.n	8008f34 <_scanf_float+0x198>
 8008f6a:	f1ba 0f02 	cmp.w	sl, #2
 8008f6e:	d050      	beq.n	8009012 <_scanf_float+0x276>
 8008f70:	2d01      	cmp	r5, #1
 8008f72:	d002      	beq.n	8008f7a <_scanf_float+0x1de>
 8008f74:	2d04      	cmp	r5, #4
 8008f76:	f47f af44 	bne.w	8008e02 <_scanf_float+0x66>
 8008f7a:	3501      	adds	r5, #1
 8008f7c:	b2ed      	uxtb	r5, r5
 8008f7e:	e7d9      	b.n	8008f34 <_scanf_float+0x198>
 8008f80:	f1ba 0f01 	cmp.w	sl, #1
 8008f84:	f47f af3d 	bne.w	8008e02 <_scanf_float+0x66>
 8008f88:	f04f 0a02 	mov.w	sl, #2
 8008f8c:	e7d2      	b.n	8008f34 <_scanf_float+0x198>
 8008f8e:	b975      	cbnz	r5, 8008fae <_scanf_float+0x212>
 8008f90:	2f00      	cmp	r7, #0
 8008f92:	f47f af37 	bne.w	8008e04 <_scanf_float+0x68>
 8008f96:	6822      	ldr	r2, [r4, #0]
 8008f98:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008f9c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008fa0:	f040 8103 	bne.w	80091aa <_scanf_float+0x40e>
 8008fa4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008fa8:	6022      	str	r2, [r4, #0]
 8008faa:	2501      	movs	r5, #1
 8008fac:	e7c2      	b.n	8008f34 <_scanf_float+0x198>
 8008fae:	2d03      	cmp	r5, #3
 8008fb0:	d0e3      	beq.n	8008f7a <_scanf_float+0x1de>
 8008fb2:	2d05      	cmp	r5, #5
 8008fb4:	e7df      	b.n	8008f76 <_scanf_float+0x1da>
 8008fb6:	2d02      	cmp	r5, #2
 8008fb8:	f47f af23 	bne.w	8008e02 <_scanf_float+0x66>
 8008fbc:	2503      	movs	r5, #3
 8008fbe:	e7b9      	b.n	8008f34 <_scanf_float+0x198>
 8008fc0:	2d06      	cmp	r5, #6
 8008fc2:	f47f af1e 	bne.w	8008e02 <_scanf_float+0x66>
 8008fc6:	2507      	movs	r5, #7
 8008fc8:	e7b4      	b.n	8008f34 <_scanf_float+0x198>
 8008fca:	6822      	ldr	r2, [r4, #0]
 8008fcc:	0591      	lsls	r1, r2, #22
 8008fce:	f57f af18 	bpl.w	8008e02 <_scanf_float+0x66>
 8008fd2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008fd6:	6022      	str	r2, [r4, #0]
 8008fd8:	9702      	str	r7, [sp, #8]
 8008fda:	e7ab      	b.n	8008f34 <_scanf_float+0x198>
 8008fdc:	6822      	ldr	r2, [r4, #0]
 8008fde:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008fe2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008fe6:	d005      	beq.n	8008ff4 <_scanf_float+0x258>
 8008fe8:	0550      	lsls	r0, r2, #21
 8008fea:	f57f af0a 	bpl.w	8008e02 <_scanf_float+0x66>
 8008fee:	2f00      	cmp	r7, #0
 8008ff0:	f000 80db 	beq.w	80091aa <_scanf_float+0x40e>
 8008ff4:	0591      	lsls	r1, r2, #22
 8008ff6:	bf58      	it	pl
 8008ff8:	9902      	ldrpl	r1, [sp, #8]
 8008ffa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008ffe:	bf58      	it	pl
 8009000:	1a79      	subpl	r1, r7, r1
 8009002:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009006:	bf58      	it	pl
 8009008:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800900c:	6022      	str	r2, [r4, #0]
 800900e:	2700      	movs	r7, #0
 8009010:	e790      	b.n	8008f34 <_scanf_float+0x198>
 8009012:	f04f 0a03 	mov.w	sl, #3
 8009016:	e78d      	b.n	8008f34 <_scanf_float+0x198>
 8009018:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800901c:	4649      	mov	r1, r9
 800901e:	4640      	mov	r0, r8
 8009020:	4798      	blx	r3
 8009022:	2800      	cmp	r0, #0
 8009024:	f43f aedf 	beq.w	8008de6 <_scanf_float+0x4a>
 8009028:	e6eb      	b.n	8008e02 <_scanf_float+0x66>
 800902a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800902e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009032:	464a      	mov	r2, r9
 8009034:	4640      	mov	r0, r8
 8009036:	4798      	blx	r3
 8009038:	6923      	ldr	r3, [r4, #16]
 800903a:	3b01      	subs	r3, #1
 800903c:	6123      	str	r3, [r4, #16]
 800903e:	e6eb      	b.n	8008e18 <_scanf_float+0x7c>
 8009040:	1e6b      	subs	r3, r5, #1
 8009042:	2b06      	cmp	r3, #6
 8009044:	d824      	bhi.n	8009090 <_scanf_float+0x2f4>
 8009046:	2d02      	cmp	r5, #2
 8009048:	d836      	bhi.n	80090b8 <_scanf_float+0x31c>
 800904a:	9b01      	ldr	r3, [sp, #4]
 800904c:	429e      	cmp	r6, r3
 800904e:	f67f aee7 	bls.w	8008e20 <_scanf_float+0x84>
 8009052:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009056:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800905a:	464a      	mov	r2, r9
 800905c:	4640      	mov	r0, r8
 800905e:	4798      	blx	r3
 8009060:	6923      	ldr	r3, [r4, #16]
 8009062:	3b01      	subs	r3, #1
 8009064:	6123      	str	r3, [r4, #16]
 8009066:	e7f0      	b.n	800904a <_scanf_float+0x2ae>
 8009068:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800906c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009070:	464a      	mov	r2, r9
 8009072:	4640      	mov	r0, r8
 8009074:	4798      	blx	r3
 8009076:	6923      	ldr	r3, [r4, #16]
 8009078:	3b01      	subs	r3, #1
 800907a:	6123      	str	r3, [r4, #16]
 800907c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8009080:	fa5f fa8a 	uxtb.w	sl, sl
 8009084:	f1ba 0f02 	cmp.w	sl, #2
 8009088:	d1ee      	bne.n	8009068 <_scanf_float+0x2cc>
 800908a:	3d03      	subs	r5, #3
 800908c:	b2ed      	uxtb	r5, r5
 800908e:	1b76      	subs	r6, r6, r5
 8009090:	6823      	ldr	r3, [r4, #0]
 8009092:	05da      	lsls	r2, r3, #23
 8009094:	d530      	bpl.n	80090f8 <_scanf_float+0x35c>
 8009096:	055b      	lsls	r3, r3, #21
 8009098:	d511      	bpl.n	80090be <_scanf_float+0x322>
 800909a:	9b01      	ldr	r3, [sp, #4]
 800909c:	429e      	cmp	r6, r3
 800909e:	f67f aebf 	bls.w	8008e20 <_scanf_float+0x84>
 80090a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80090a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80090aa:	464a      	mov	r2, r9
 80090ac:	4640      	mov	r0, r8
 80090ae:	4798      	blx	r3
 80090b0:	6923      	ldr	r3, [r4, #16]
 80090b2:	3b01      	subs	r3, #1
 80090b4:	6123      	str	r3, [r4, #16]
 80090b6:	e7f0      	b.n	800909a <_scanf_float+0x2fe>
 80090b8:	46aa      	mov	sl, r5
 80090ba:	46b3      	mov	fp, r6
 80090bc:	e7de      	b.n	800907c <_scanf_float+0x2e0>
 80090be:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80090c2:	6923      	ldr	r3, [r4, #16]
 80090c4:	2965      	cmp	r1, #101	@ 0x65
 80090c6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80090ca:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 80090ce:	6123      	str	r3, [r4, #16]
 80090d0:	d00c      	beq.n	80090ec <_scanf_float+0x350>
 80090d2:	2945      	cmp	r1, #69	@ 0x45
 80090d4:	d00a      	beq.n	80090ec <_scanf_float+0x350>
 80090d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80090da:	464a      	mov	r2, r9
 80090dc:	4640      	mov	r0, r8
 80090de:	4798      	blx	r3
 80090e0:	6923      	ldr	r3, [r4, #16]
 80090e2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80090e6:	3b01      	subs	r3, #1
 80090e8:	1eb5      	subs	r5, r6, #2
 80090ea:	6123      	str	r3, [r4, #16]
 80090ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80090f0:	464a      	mov	r2, r9
 80090f2:	4640      	mov	r0, r8
 80090f4:	4798      	blx	r3
 80090f6:	462e      	mov	r6, r5
 80090f8:	6822      	ldr	r2, [r4, #0]
 80090fa:	f012 0210 	ands.w	r2, r2, #16
 80090fe:	d001      	beq.n	8009104 <_scanf_float+0x368>
 8009100:	2000      	movs	r0, #0
 8009102:	e68e      	b.n	8008e22 <_scanf_float+0x86>
 8009104:	7032      	strb	r2, [r6, #0]
 8009106:	6823      	ldr	r3, [r4, #0]
 8009108:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800910c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009110:	d125      	bne.n	800915e <_scanf_float+0x3c2>
 8009112:	9b02      	ldr	r3, [sp, #8]
 8009114:	429f      	cmp	r7, r3
 8009116:	d00a      	beq.n	800912e <_scanf_float+0x392>
 8009118:	1bda      	subs	r2, r3, r7
 800911a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800911e:	429e      	cmp	r6, r3
 8009120:	bf28      	it	cs
 8009122:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009126:	4922      	ldr	r1, [pc, #136]	@ (80091b0 <_scanf_float+0x414>)
 8009128:	4630      	mov	r0, r6
 800912a:	f000 f93d 	bl	80093a8 <siprintf>
 800912e:	9901      	ldr	r1, [sp, #4]
 8009130:	2200      	movs	r2, #0
 8009132:	4640      	mov	r0, r8
 8009134:	f002 fc58 	bl	800b9e8 <_strtod_r>
 8009138:	9b03      	ldr	r3, [sp, #12]
 800913a:	6821      	ldr	r1, [r4, #0]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f011 0f02 	tst.w	r1, #2
 8009142:	ec57 6b10 	vmov	r6, r7, d0
 8009146:	f103 0204 	add.w	r2, r3, #4
 800914a:	d015      	beq.n	8009178 <_scanf_float+0x3dc>
 800914c:	9903      	ldr	r1, [sp, #12]
 800914e:	600a      	str	r2, [r1, #0]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	e9c3 6700 	strd	r6, r7, [r3]
 8009156:	68e3      	ldr	r3, [r4, #12]
 8009158:	3301      	adds	r3, #1
 800915a:	60e3      	str	r3, [r4, #12]
 800915c:	e7d0      	b.n	8009100 <_scanf_float+0x364>
 800915e:	9b04      	ldr	r3, [sp, #16]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d0e4      	beq.n	800912e <_scanf_float+0x392>
 8009164:	9905      	ldr	r1, [sp, #20]
 8009166:	230a      	movs	r3, #10
 8009168:	3101      	adds	r1, #1
 800916a:	4640      	mov	r0, r8
 800916c:	f002 fcbc 	bl	800bae8 <_strtol_r>
 8009170:	9b04      	ldr	r3, [sp, #16]
 8009172:	9e05      	ldr	r6, [sp, #20]
 8009174:	1ac2      	subs	r2, r0, r3
 8009176:	e7d0      	b.n	800911a <_scanf_float+0x37e>
 8009178:	f011 0f04 	tst.w	r1, #4
 800917c:	9903      	ldr	r1, [sp, #12]
 800917e:	600a      	str	r2, [r1, #0]
 8009180:	d1e6      	bne.n	8009150 <_scanf_float+0x3b4>
 8009182:	681d      	ldr	r5, [r3, #0]
 8009184:	4632      	mov	r2, r6
 8009186:	463b      	mov	r3, r7
 8009188:	4630      	mov	r0, r6
 800918a:	4639      	mov	r1, r7
 800918c:	f7f7 fcde 	bl	8000b4c <__aeabi_dcmpun>
 8009190:	b128      	cbz	r0, 800919e <_scanf_float+0x402>
 8009192:	4808      	ldr	r0, [pc, #32]	@ (80091b4 <_scanf_float+0x418>)
 8009194:	f000 fab4 	bl	8009700 <nanf>
 8009198:	ed85 0a00 	vstr	s0, [r5]
 800919c:	e7db      	b.n	8009156 <_scanf_float+0x3ba>
 800919e:	4630      	mov	r0, r6
 80091a0:	4639      	mov	r1, r7
 80091a2:	f7f7 fd31 	bl	8000c08 <__aeabi_d2f>
 80091a6:	6028      	str	r0, [r5, #0]
 80091a8:	e7d5      	b.n	8009156 <_scanf_float+0x3ba>
 80091aa:	2700      	movs	r7, #0
 80091ac:	e62e      	b.n	8008e0c <_scanf_float+0x70>
 80091ae:	bf00      	nop
 80091b0:	0800d3b8 	.word	0x0800d3b8
 80091b4:	0800d469 	.word	0x0800d469

080091b8 <std>:
 80091b8:	2300      	movs	r3, #0
 80091ba:	b510      	push	{r4, lr}
 80091bc:	4604      	mov	r4, r0
 80091be:	e9c0 3300 	strd	r3, r3, [r0]
 80091c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80091c6:	6083      	str	r3, [r0, #8]
 80091c8:	8181      	strh	r1, [r0, #12]
 80091ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80091cc:	81c2      	strh	r2, [r0, #14]
 80091ce:	6183      	str	r3, [r0, #24]
 80091d0:	4619      	mov	r1, r3
 80091d2:	2208      	movs	r2, #8
 80091d4:	305c      	adds	r0, #92	@ 0x5c
 80091d6:	f000 f94c 	bl	8009472 <memset>
 80091da:	4b0d      	ldr	r3, [pc, #52]	@ (8009210 <std+0x58>)
 80091dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80091de:	4b0d      	ldr	r3, [pc, #52]	@ (8009214 <std+0x5c>)
 80091e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80091e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009218 <std+0x60>)
 80091e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80091e6:	4b0d      	ldr	r3, [pc, #52]	@ (800921c <std+0x64>)
 80091e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80091ea:	4b0d      	ldr	r3, [pc, #52]	@ (8009220 <std+0x68>)
 80091ec:	6224      	str	r4, [r4, #32]
 80091ee:	429c      	cmp	r4, r3
 80091f0:	d006      	beq.n	8009200 <std+0x48>
 80091f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80091f6:	4294      	cmp	r4, r2
 80091f8:	d002      	beq.n	8009200 <std+0x48>
 80091fa:	33d0      	adds	r3, #208	@ 0xd0
 80091fc:	429c      	cmp	r4, r3
 80091fe:	d105      	bne.n	800920c <std+0x54>
 8009200:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009208:	f000 ba68 	b.w	80096dc <__retarget_lock_init_recursive>
 800920c:	bd10      	pop	{r4, pc}
 800920e:	bf00      	nop
 8009210:	080093ed 	.word	0x080093ed
 8009214:	0800940f 	.word	0x0800940f
 8009218:	08009447 	.word	0x08009447
 800921c:	0800946b 	.word	0x0800946b
 8009220:	20005cc8 	.word	0x20005cc8

08009224 <stdio_exit_handler>:
 8009224:	4a02      	ldr	r2, [pc, #8]	@ (8009230 <stdio_exit_handler+0xc>)
 8009226:	4903      	ldr	r1, [pc, #12]	@ (8009234 <stdio_exit_handler+0x10>)
 8009228:	4803      	ldr	r0, [pc, #12]	@ (8009238 <stdio_exit_handler+0x14>)
 800922a:	f000 b869 	b.w	8009300 <_fwalk_sglue>
 800922e:	bf00      	nop
 8009230:	20000058 	.word	0x20000058
 8009234:	0800bea5 	.word	0x0800bea5
 8009238:	20000068 	.word	0x20000068

0800923c <cleanup_stdio>:
 800923c:	6841      	ldr	r1, [r0, #4]
 800923e:	4b0c      	ldr	r3, [pc, #48]	@ (8009270 <cleanup_stdio+0x34>)
 8009240:	4299      	cmp	r1, r3
 8009242:	b510      	push	{r4, lr}
 8009244:	4604      	mov	r4, r0
 8009246:	d001      	beq.n	800924c <cleanup_stdio+0x10>
 8009248:	f002 fe2c 	bl	800bea4 <_fflush_r>
 800924c:	68a1      	ldr	r1, [r4, #8]
 800924e:	4b09      	ldr	r3, [pc, #36]	@ (8009274 <cleanup_stdio+0x38>)
 8009250:	4299      	cmp	r1, r3
 8009252:	d002      	beq.n	800925a <cleanup_stdio+0x1e>
 8009254:	4620      	mov	r0, r4
 8009256:	f002 fe25 	bl	800bea4 <_fflush_r>
 800925a:	68e1      	ldr	r1, [r4, #12]
 800925c:	4b06      	ldr	r3, [pc, #24]	@ (8009278 <cleanup_stdio+0x3c>)
 800925e:	4299      	cmp	r1, r3
 8009260:	d004      	beq.n	800926c <cleanup_stdio+0x30>
 8009262:	4620      	mov	r0, r4
 8009264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009268:	f002 be1c 	b.w	800bea4 <_fflush_r>
 800926c:	bd10      	pop	{r4, pc}
 800926e:	bf00      	nop
 8009270:	20005cc8 	.word	0x20005cc8
 8009274:	20005d30 	.word	0x20005d30
 8009278:	20005d98 	.word	0x20005d98

0800927c <global_stdio_init.part.0>:
 800927c:	b510      	push	{r4, lr}
 800927e:	4b0b      	ldr	r3, [pc, #44]	@ (80092ac <global_stdio_init.part.0+0x30>)
 8009280:	4c0b      	ldr	r4, [pc, #44]	@ (80092b0 <global_stdio_init.part.0+0x34>)
 8009282:	4a0c      	ldr	r2, [pc, #48]	@ (80092b4 <global_stdio_init.part.0+0x38>)
 8009284:	601a      	str	r2, [r3, #0]
 8009286:	4620      	mov	r0, r4
 8009288:	2200      	movs	r2, #0
 800928a:	2104      	movs	r1, #4
 800928c:	f7ff ff94 	bl	80091b8 <std>
 8009290:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009294:	2201      	movs	r2, #1
 8009296:	2109      	movs	r1, #9
 8009298:	f7ff ff8e 	bl	80091b8 <std>
 800929c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80092a0:	2202      	movs	r2, #2
 80092a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092a6:	2112      	movs	r1, #18
 80092a8:	f7ff bf86 	b.w	80091b8 <std>
 80092ac:	20005e00 	.word	0x20005e00
 80092b0:	20005cc8 	.word	0x20005cc8
 80092b4:	08009225 	.word	0x08009225

080092b8 <__sfp_lock_acquire>:
 80092b8:	4801      	ldr	r0, [pc, #4]	@ (80092c0 <__sfp_lock_acquire+0x8>)
 80092ba:	f000 ba10 	b.w	80096de <__retarget_lock_acquire_recursive>
 80092be:	bf00      	nop
 80092c0:	20005e09 	.word	0x20005e09

080092c4 <__sfp_lock_release>:
 80092c4:	4801      	ldr	r0, [pc, #4]	@ (80092cc <__sfp_lock_release+0x8>)
 80092c6:	f000 ba0b 	b.w	80096e0 <__retarget_lock_release_recursive>
 80092ca:	bf00      	nop
 80092cc:	20005e09 	.word	0x20005e09

080092d0 <__sinit>:
 80092d0:	b510      	push	{r4, lr}
 80092d2:	4604      	mov	r4, r0
 80092d4:	f7ff fff0 	bl	80092b8 <__sfp_lock_acquire>
 80092d8:	6a23      	ldr	r3, [r4, #32]
 80092da:	b11b      	cbz	r3, 80092e4 <__sinit+0x14>
 80092dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092e0:	f7ff bff0 	b.w	80092c4 <__sfp_lock_release>
 80092e4:	4b04      	ldr	r3, [pc, #16]	@ (80092f8 <__sinit+0x28>)
 80092e6:	6223      	str	r3, [r4, #32]
 80092e8:	4b04      	ldr	r3, [pc, #16]	@ (80092fc <__sinit+0x2c>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d1f5      	bne.n	80092dc <__sinit+0xc>
 80092f0:	f7ff ffc4 	bl	800927c <global_stdio_init.part.0>
 80092f4:	e7f2      	b.n	80092dc <__sinit+0xc>
 80092f6:	bf00      	nop
 80092f8:	0800923d 	.word	0x0800923d
 80092fc:	20005e00 	.word	0x20005e00

08009300 <_fwalk_sglue>:
 8009300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009304:	4607      	mov	r7, r0
 8009306:	4688      	mov	r8, r1
 8009308:	4614      	mov	r4, r2
 800930a:	2600      	movs	r6, #0
 800930c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009310:	f1b9 0901 	subs.w	r9, r9, #1
 8009314:	d505      	bpl.n	8009322 <_fwalk_sglue+0x22>
 8009316:	6824      	ldr	r4, [r4, #0]
 8009318:	2c00      	cmp	r4, #0
 800931a:	d1f7      	bne.n	800930c <_fwalk_sglue+0xc>
 800931c:	4630      	mov	r0, r6
 800931e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009322:	89ab      	ldrh	r3, [r5, #12]
 8009324:	2b01      	cmp	r3, #1
 8009326:	d907      	bls.n	8009338 <_fwalk_sglue+0x38>
 8009328:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800932c:	3301      	adds	r3, #1
 800932e:	d003      	beq.n	8009338 <_fwalk_sglue+0x38>
 8009330:	4629      	mov	r1, r5
 8009332:	4638      	mov	r0, r7
 8009334:	47c0      	blx	r8
 8009336:	4306      	orrs	r6, r0
 8009338:	3568      	adds	r5, #104	@ 0x68
 800933a:	e7e9      	b.n	8009310 <_fwalk_sglue+0x10>

0800933c <sniprintf>:
 800933c:	b40c      	push	{r2, r3}
 800933e:	b530      	push	{r4, r5, lr}
 8009340:	4b18      	ldr	r3, [pc, #96]	@ (80093a4 <sniprintf+0x68>)
 8009342:	1e0c      	subs	r4, r1, #0
 8009344:	681d      	ldr	r5, [r3, #0]
 8009346:	b09d      	sub	sp, #116	@ 0x74
 8009348:	da08      	bge.n	800935c <sniprintf+0x20>
 800934a:	238b      	movs	r3, #139	@ 0x8b
 800934c:	602b      	str	r3, [r5, #0]
 800934e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009352:	b01d      	add	sp, #116	@ 0x74
 8009354:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009358:	b002      	add	sp, #8
 800935a:	4770      	bx	lr
 800935c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009360:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009364:	f04f 0300 	mov.w	r3, #0
 8009368:	931b      	str	r3, [sp, #108]	@ 0x6c
 800936a:	bf14      	ite	ne
 800936c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009370:	4623      	moveq	r3, r4
 8009372:	9304      	str	r3, [sp, #16]
 8009374:	9307      	str	r3, [sp, #28]
 8009376:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800937a:	9002      	str	r0, [sp, #8]
 800937c:	9006      	str	r0, [sp, #24]
 800937e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009382:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009384:	ab21      	add	r3, sp, #132	@ 0x84
 8009386:	a902      	add	r1, sp, #8
 8009388:	4628      	mov	r0, r5
 800938a:	9301      	str	r3, [sp, #4]
 800938c:	f002 fc0a 	bl	800bba4 <_svfiprintf_r>
 8009390:	1c43      	adds	r3, r0, #1
 8009392:	bfbc      	itt	lt
 8009394:	238b      	movlt	r3, #139	@ 0x8b
 8009396:	602b      	strlt	r3, [r5, #0]
 8009398:	2c00      	cmp	r4, #0
 800939a:	d0da      	beq.n	8009352 <sniprintf+0x16>
 800939c:	9b02      	ldr	r3, [sp, #8]
 800939e:	2200      	movs	r2, #0
 80093a0:	701a      	strb	r2, [r3, #0]
 80093a2:	e7d6      	b.n	8009352 <sniprintf+0x16>
 80093a4:	20000064 	.word	0x20000064

080093a8 <siprintf>:
 80093a8:	b40e      	push	{r1, r2, r3}
 80093aa:	b510      	push	{r4, lr}
 80093ac:	b09d      	sub	sp, #116	@ 0x74
 80093ae:	ab1f      	add	r3, sp, #124	@ 0x7c
 80093b0:	9002      	str	r0, [sp, #8]
 80093b2:	9006      	str	r0, [sp, #24]
 80093b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80093b8:	480a      	ldr	r0, [pc, #40]	@ (80093e4 <siprintf+0x3c>)
 80093ba:	9107      	str	r1, [sp, #28]
 80093bc:	9104      	str	r1, [sp, #16]
 80093be:	490a      	ldr	r1, [pc, #40]	@ (80093e8 <siprintf+0x40>)
 80093c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80093c4:	9105      	str	r1, [sp, #20]
 80093c6:	2400      	movs	r4, #0
 80093c8:	a902      	add	r1, sp, #8
 80093ca:	6800      	ldr	r0, [r0, #0]
 80093cc:	9301      	str	r3, [sp, #4]
 80093ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 80093d0:	f002 fbe8 	bl	800bba4 <_svfiprintf_r>
 80093d4:	9b02      	ldr	r3, [sp, #8]
 80093d6:	701c      	strb	r4, [r3, #0]
 80093d8:	b01d      	add	sp, #116	@ 0x74
 80093da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093de:	b003      	add	sp, #12
 80093e0:	4770      	bx	lr
 80093e2:	bf00      	nop
 80093e4:	20000064 	.word	0x20000064
 80093e8:	ffff0208 	.word	0xffff0208

080093ec <__sread>:
 80093ec:	b510      	push	{r4, lr}
 80093ee:	460c      	mov	r4, r1
 80093f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093f4:	f000 f914 	bl	8009620 <_read_r>
 80093f8:	2800      	cmp	r0, #0
 80093fa:	bfab      	itete	ge
 80093fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80093fe:	89a3      	ldrhlt	r3, [r4, #12]
 8009400:	181b      	addge	r3, r3, r0
 8009402:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009406:	bfac      	ite	ge
 8009408:	6563      	strge	r3, [r4, #84]	@ 0x54
 800940a:	81a3      	strhlt	r3, [r4, #12]
 800940c:	bd10      	pop	{r4, pc}

0800940e <__swrite>:
 800940e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009412:	461f      	mov	r7, r3
 8009414:	898b      	ldrh	r3, [r1, #12]
 8009416:	05db      	lsls	r3, r3, #23
 8009418:	4605      	mov	r5, r0
 800941a:	460c      	mov	r4, r1
 800941c:	4616      	mov	r6, r2
 800941e:	d505      	bpl.n	800942c <__swrite+0x1e>
 8009420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009424:	2302      	movs	r3, #2
 8009426:	2200      	movs	r2, #0
 8009428:	f000 f8e8 	bl	80095fc <_lseek_r>
 800942c:	89a3      	ldrh	r3, [r4, #12]
 800942e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009432:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009436:	81a3      	strh	r3, [r4, #12]
 8009438:	4632      	mov	r2, r6
 800943a:	463b      	mov	r3, r7
 800943c:	4628      	mov	r0, r5
 800943e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009442:	f000 b90f 	b.w	8009664 <_write_r>

08009446 <__sseek>:
 8009446:	b510      	push	{r4, lr}
 8009448:	460c      	mov	r4, r1
 800944a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800944e:	f000 f8d5 	bl	80095fc <_lseek_r>
 8009452:	1c43      	adds	r3, r0, #1
 8009454:	89a3      	ldrh	r3, [r4, #12]
 8009456:	bf15      	itete	ne
 8009458:	6560      	strne	r0, [r4, #84]	@ 0x54
 800945a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800945e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009462:	81a3      	strheq	r3, [r4, #12]
 8009464:	bf18      	it	ne
 8009466:	81a3      	strhne	r3, [r4, #12]
 8009468:	bd10      	pop	{r4, pc}

0800946a <__sclose>:
 800946a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800946e:	f000 b8b5 	b.w	80095dc <_close_r>

08009472 <memset>:
 8009472:	4402      	add	r2, r0
 8009474:	4603      	mov	r3, r0
 8009476:	4293      	cmp	r3, r2
 8009478:	d100      	bne.n	800947c <memset+0xa>
 800947a:	4770      	bx	lr
 800947c:	f803 1b01 	strb.w	r1, [r3], #1
 8009480:	e7f9      	b.n	8009476 <memset+0x4>

08009482 <strncmp>:
 8009482:	b510      	push	{r4, lr}
 8009484:	b16a      	cbz	r2, 80094a2 <strncmp+0x20>
 8009486:	3901      	subs	r1, #1
 8009488:	1884      	adds	r4, r0, r2
 800948a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800948e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009492:	429a      	cmp	r2, r3
 8009494:	d103      	bne.n	800949e <strncmp+0x1c>
 8009496:	42a0      	cmp	r0, r4
 8009498:	d001      	beq.n	800949e <strncmp+0x1c>
 800949a:	2a00      	cmp	r2, #0
 800949c:	d1f5      	bne.n	800948a <strncmp+0x8>
 800949e:	1ad0      	subs	r0, r2, r3
 80094a0:	bd10      	pop	{r4, pc}
 80094a2:	4610      	mov	r0, r2
 80094a4:	e7fc      	b.n	80094a0 <strncmp+0x1e>

080094a6 <strncpy>:
 80094a6:	b510      	push	{r4, lr}
 80094a8:	3901      	subs	r1, #1
 80094aa:	4603      	mov	r3, r0
 80094ac:	b132      	cbz	r2, 80094bc <strncpy+0x16>
 80094ae:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80094b2:	f803 4b01 	strb.w	r4, [r3], #1
 80094b6:	3a01      	subs	r2, #1
 80094b8:	2c00      	cmp	r4, #0
 80094ba:	d1f7      	bne.n	80094ac <strncpy+0x6>
 80094bc:	441a      	add	r2, r3
 80094be:	2100      	movs	r1, #0
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d100      	bne.n	80094c6 <strncpy+0x20>
 80094c4:	bd10      	pop	{r4, pc}
 80094c6:	f803 1b01 	strb.w	r1, [r3], #1
 80094ca:	e7f9      	b.n	80094c0 <strncpy+0x1a>

080094cc <strpbrk>:
 80094cc:	b530      	push	{r4, r5, lr}
 80094ce:	4603      	mov	r3, r0
 80094d0:	4618      	mov	r0, r3
 80094d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094d6:	b142      	cbz	r2, 80094ea <strpbrk+0x1e>
 80094d8:	1e4c      	subs	r4, r1, #1
 80094da:	e001      	b.n	80094e0 <strpbrk+0x14>
 80094dc:	4295      	cmp	r5, r2
 80094de:	d005      	beq.n	80094ec <strpbrk+0x20>
 80094e0:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 80094e4:	2d00      	cmp	r5, #0
 80094e6:	d1f9      	bne.n	80094dc <strpbrk+0x10>
 80094e8:	e7f2      	b.n	80094d0 <strpbrk+0x4>
 80094ea:	4610      	mov	r0, r2
 80094ec:	bd30      	pop	{r4, r5, pc}

080094ee <strrchr>:
 80094ee:	b538      	push	{r3, r4, r5, lr}
 80094f0:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 80094f4:	4603      	mov	r3, r0
 80094f6:	d10e      	bne.n	8009516 <strrchr+0x28>
 80094f8:	4621      	mov	r1, r4
 80094fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094fe:	f002 bd25 	b.w	800bf4c <strchr>
 8009502:	1c43      	adds	r3, r0, #1
 8009504:	4605      	mov	r5, r0
 8009506:	4621      	mov	r1, r4
 8009508:	4618      	mov	r0, r3
 800950a:	f002 fd1f 	bl	800bf4c <strchr>
 800950e:	2800      	cmp	r0, #0
 8009510:	d1f7      	bne.n	8009502 <strrchr+0x14>
 8009512:	4628      	mov	r0, r5
 8009514:	bd38      	pop	{r3, r4, r5, pc}
 8009516:	2500      	movs	r5, #0
 8009518:	e7f5      	b.n	8009506 <strrchr+0x18>
	...

0800951c <strtok>:
 800951c:	4b16      	ldr	r3, [pc, #88]	@ (8009578 <strtok+0x5c>)
 800951e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009522:	681f      	ldr	r7, [r3, #0]
 8009524:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8009526:	4605      	mov	r5, r0
 8009528:	460e      	mov	r6, r1
 800952a:	b9ec      	cbnz	r4, 8009568 <strtok+0x4c>
 800952c:	2050      	movs	r0, #80	@ 0x50
 800952e:	f7fe ff21 	bl	8008374 <malloc>
 8009532:	4602      	mov	r2, r0
 8009534:	6478      	str	r0, [r7, #68]	@ 0x44
 8009536:	b920      	cbnz	r0, 8009542 <strtok+0x26>
 8009538:	4b10      	ldr	r3, [pc, #64]	@ (800957c <strtok+0x60>)
 800953a:	4811      	ldr	r0, [pc, #68]	@ (8009580 <strtok+0x64>)
 800953c:	215b      	movs	r1, #91	@ 0x5b
 800953e:	f000 f8e5 	bl	800970c <__assert_func>
 8009542:	e9c0 4400 	strd	r4, r4, [r0]
 8009546:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800954a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800954e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8009552:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8009556:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800955a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800955e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8009562:	6184      	str	r4, [r0, #24]
 8009564:	7704      	strb	r4, [r0, #28]
 8009566:	6244      	str	r4, [r0, #36]	@ 0x24
 8009568:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800956a:	4631      	mov	r1, r6
 800956c:	4628      	mov	r0, r5
 800956e:	2301      	movs	r3, #1
 8009570:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009574:	f000 b806 	b.w	8009584 <__strtok_r>
 8009578:	20000064 	.word	0x20000064
 800957c:	0800d3bd 	.word	0x0800d3bd
 8009580:	0800d3d4 	.word	0x0800d3d4

08009584 <__strtok_r>:
 8009584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009586:	4604      	mov	r4, r0
 8009588:	b908      	cbnz	r0, 800958e <__strtok_r+0xa>
 800958a:	6814      	ldr	r4, [r2, #0]
 800958c:	b144      	cbz	r4, 80095a0 <__strtok_r+0x1c>
 800958e:	4620      	mov	r0, r4
 8009590:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009594:	460f      	mov	r7, r1
 8009596:	f817 6b01 	ldrb.w	r6, [r7], #1
 800959a:	b91e      	cbnz	r6, 80095a4 <__strtok_r+0x20>
 800959c:	b965      	cbnz	r5, 80095b8 <__strtok_r+0x34>
 800959e:	6015      	str	r5, [r2, #0]
 80095a0:	2000      	movs	r0, #0
 80095a2:	e005      	b.n	80095b0 <__strtok_r+0x2c>
 80095a4:	42b5      	cmp	r5, r6
 80095a6:	d1f6      	bne.n	8009596 <__strtok_r+0x12>
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d1f0      	bne.n	800958e <__strtok_r+0xa>
 80095ac:	6014      	str	r4, [r2, #0]
 80095ae:	7003      	strb	r3, [r0, #0]
 80095b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095b2:	461c      	mov	r4, r3
 80095b4:	e00c      	b.n	80095d0 <__strtok_r+0x4c>
 80095b6:	b91d      	cbnz	r5, 80095c0 <__strtok_r+0x3c>
 80095b8:	4627      	mov	r7, r4
 80095ba:	f814 3b01 	ldrb.w	r3, [r4], #1
 80095be:	460e      	mov	r6, r1
 80095c0:	f816 5b01 	ldrb.w	r5, [r6], #1
 80095c4:	42ab      	cmp	r3, r5
 80095c6:	d1f6      	bne.n	80095b6 <__strtok_r+0x32>
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d0f2      	beq.n	80095b2 <__strtok_r+0x2e>
 80095cc:	2300      	movs	r3, #0
 80095ce:	703b      	strb	r3, [r7, #0]
 80095d0:	6014      	str	r4, [r2, #0]
 80095d2:	e7ed      	b.n	80095b0 <__strtok_r+0x2c>

080095d4 <_localeconv_r>:
 80095d4:	4800      	ldr	r0, [pc, #0]	@ (80095d8 <_localeconv_r+0x4>)
 80095d6:	4770      	bx	lr
 80095d8:	200001a4 	.word	0x200001a4

080095dc <_close_r>:
 80095dc:	b538      	push	{r3, r4, r5, lr}
 80095de:	4d06      	ldr	r5, [pc, #24]	@ (80095f8 <_close_r+0x1c>)
 80095e0:	2300      	movs	r3, #0
 80095e2:	4604      	mov	r4, r0
 80095e4:	4608      	mov	r0, r1
 80095e6:	602b      	str	r3, [r5, #0]
 80095e8:	f7fa f8f6 	bl	80037d8 <_close>
 80095ec:	1c43      	adds	r3, r0, #1
 80095ee:	d102      	bne.n	80095f6 <_close_r+0x1a>
 80095f0:	682b      	ldr	r3, [r5, #0]
 80095f2:	b103      	cbz	r3, 80095f6 <_close_r+0x1a>
 80095f4:	6023      	str	r3, [r4, #0]
 80095f6:	bd38      	pop	{r3, r4, r5, pc}
 80095f8:	20005e04 	.word	0x20005e04

080095fc <_lseek_r>:
 80095fc:	b538      	push	{r3, r4, r5, lr}
 80095fe:	4d07      	ldr	r5, [pc, #28]	@ (800961c <_lseek_r+0x20>)
 8009600:	4604      	mov	r4, r0
 8009602:	4608      	mov	r0, r1
 8009604:	4611      	mov	r1, r2
 8009606:	2200      	movs	r2, #0
 8009608:	602a      	str	r2, [r5, #0]
 800960a:	461a      	mov	r2, r3
 800960c:	f7fa f90b 	bl	8003826 <_lseek>
 8009610:	1c43      	adds	r3, r0, #1
 8009612:	d102      	bne.n	800961a <_lseek_r+0x1e>
 8009614:	682b      	ldr	r3, [r5, #0]
 8009616:	b103      	cbz	r3, 800961a <_lseek_r+0x1e>
 8009618:	6023      	str	r3, [r4, #0]
 800961a:	bd38      	pop	{r3, r4, r5, pc}
 800961c:	20005e04 	.word	0x20005e04

08009620 <_read_r>:
 8009620:	b538      	push	{r3, r4, r5, lr}
 8009622:	4d07      	ldr	r5, [pc, #28]	@ (8009640 <_read_r+0x20>)
 8009624:	4604      	mov	r4, r0
 8009626:	4608      	mov	r0, r1
 8009628:	4611      	mov	r1, r2
 800962a:	2200      	movs	r2, #0
 800962c:	602a      	str	r2, [r5, #0]
 800962e:	461a      	mov	r2, r3
 8009630:	f7fa f899 	bl	8003766 <_read>
 8009634:	1c43      	adds	r3, r0, #1
 8009636:	d102      	bne.n	800963e <_read_r+0x1e>
 8009638:	682b      	ldr	r3, [r5, #0]
 800963a:	b103      	cbz	r3, 800963e <_read_r+0x1e>
 800963c:	6023      	str	r3, [r4, #0]
 800963e:	bd38      	pop	{r3, r4, r5, pc}
 8009640:	20005e04 	.word	0x20005e04

08009644 <_sbrk_r>:
 8009644:	b538      	push	{r3, r4, r5, lr}
 8009646:	4d06      	ldr	r5, [pc, #24]	@ (8009660 <_sbrk_r+0x1c>)
 8009648:	2300      	movs	r3, #0
 800964a:	4604      	mov	r4, r0
 800964c:	4608      	mov	r0, r1
 800964e:	602b      	str	r3, [r5, #0]
 8009650:	f7fa f8f6 	bl	8003840 <_sbrk>
 8009654:	1c43      	adds	r3, r0, #1
 8009656:	d102      	bne.n	800965e <_sbrk_r+0x1a>
 8009658:	682b      	ldr	r3, [r5, #0]
 800965a:	b103      	cbz	r3, 800965e <_sbrk_r+0x1a>
 800965c:	6023      	str	r3, [r4, #0]
 800965e:	bd38      	pop	{r3, r4, r5, pc}
 8009660:	20005e04 	.word	0x20005e04

08009664 <_write_r>:
 8009664:	b538      	push	{r3, r4, r5, lr}
 8009666:	4d07      	ldr	r5, [pc, #28]	@ (8009684 <_write_r+0x20>)
 8009668:	4604      	mov	r4, r0
 800966a:	4608      	mov	r0, r1
 800966c:	4611      	mov	r1, r2
 800966e:	2200      	movs	r2, #0
 8009670:	602a      	str	r2, [r5, #0]
 8009672:	461a      	mov	r2, r3
 8009674:	f7fa f894 	bl	80037a0 <_write>
 8009678:	1c43      	adds	r3, r0, #1
 800967a:	d102      	bne.n	8009682 <_write_r+0x1e>
 800967c:	682b      	ldr	r3, [r5, #0]
 800967e:	b103      	cbz	r3, 8009682 <_write_r+0x1e>
 8009680:	6023      	str	r3, [r4, #0]
 8009682:	bd38      	pop	{r3, r4, r5, pc}
 8009684:	20005e04 	.word	0x20005e04

08009688 <__errno>:
 8009688:	4b01      	ldr	r3, [pc, #4]	@ (8009690 <__errno+0x8>)
 800968a:	6818      	ldr	r0, [r3, #0]
 800968c:	4770      	bx	lr
 800968e:	bf00      	nop
 8009690:	20000064 	.word	0x20000064

08009694 <__libc_init_array>:
 8009694:	b570      	push	{r4, r5, r6, lr}
 8009696:	4d0d      	ldr	r5, [pc, #52]	@ (80096cc <__libc_init_array+0x38>)
 8009698:	4c0d      	ldr	r4, [pc, #52]	@ (80096d0 <__libc_init_array+0x3c>)
 800969a:	1b64      	subs	r4, r4, r5
 800969c:	10a4      	asrs	r4, r4, #2
 800969e:	2600      	movs	r6, #0
 80096a0:	42a6      	cmp	r6, r4
 80096a2:	d109      	bne.n	80096b8 <__libc_init_array+0x24>
 80096a4:	4d0b      	ldr	r5, [pc, #44]	@ (80096d4 <__libc_init_array+0x40>)
 80096a6:	4c0c      	ldr	r4, [pc, #48]	@ (80096d8 <__libc_init_array+0x44>)
 80096a8:	f003 faac 	bl	800cc04 <_init>
 80096ac:	1b64      	subs	r4, r4, r5
 80096ae:	10a4      	asrs	r4, r4, #2
 80096b0:	2600      	movs	r6, #0
 80096b2:	42a6      	cmp	r6, r4
 80096b4:	d105      	bne.n	80096c2 <__libc_init_array+0x2e>
 80096b6:	bd70      	pop	{r4, r5, r6, pc}
 80096b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80096bc:	4798      	blx	r3
 80096be:	3601      	adds	r6, #1
 80096c0:	e7ee      	b.n	80096a0 <__libc_init_array+0xc>
 80096c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80096c6:	4798      	blx	r3
 80096c8:	3601      	adds	r6, #1
 80096ca:	e7f2      	b.n	80096b2 <__libc_init_array+0x1e>
 80096cc:	0800d80c 	.word	0x0800d80c
 80096d0:	0800d80c 	.word	0x0800d80c
 80096d4:	0800d80c 	.word	0x0800d80c
 80096d8:	0800d810 	.word	0x0800d810

080096dc <__retarget_lock_init_recursive>:
 80096dc:	4770      	bx	lr

080096de <__retarget_lock_acquire_recursive>:
 80096de:	4770      	bx	lr

080096e0 <__retarget_lock_release_recursive>:
 80096e0:	4770      	bx	lr

080096e2 <memcpy>:
 80096e2:	440a      	add	r2, r1
 80096e4:	4291      	cmp	r1, r2
 80096e6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80096ea:	d100      	bne.n	80096ee <memcpy+0xc>
 80096ec:	4770      	bx	lr
 80096ee:	b510      	push	{r4, lr}
 80096f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096f8:	4291      	cmp	r1, r2
 80096fa:	d1f9      	bne.n	80096f0 <memcpy+0xe>
 80096fc:	bd10      	pop	{r4, pc}
	...

08009700 <nanf>:
 8009700:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009708 <nanf+0x8>
 8009704:	4770      	bx	lr
 8009706:	bf00      	nop
 8009708:	7fc00000 	.word	0x7fc00000

0800970c <__assert_func>:
 800970c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800970e:	4614      	mov	r4, r2
 8009710:	461a      	mov	r2, r3
 8009712:	4b09      	ldr	r3, [pc, #36]	@ (8009738 <__assert_func+0x2c>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4605      	mov	r5, r0
 8009718:	68d8      	ldr	r0, [r3, #12]
 800971a:	b14c      	cbz	r4, 8009730 <__assert_func+0x24>
 800971c:	4b07      	ldr	r3, [pc, #28]	@ (800973c <__assert_func+0x30>)
 800971e:	9100      	str	r1, [sp, #0]
 8009720:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009724:	4906      	ldr	r1, [pc, #24]	@ (8009740 <__assert_func+0x34>)
 8009726:	462b      	mov	r3, r5
 8009728:	f002 fbe4 	bl	800bef4 <fiprintf>
 800972c:	f002 fc24 	bl	800bf78 <abort>
 8009730:	4b04      	ldr	r3, [pc, #16]	@ (8009744 <__assert_func+0x38>)
 8009732:	461c      	mov	r4, r3
 8009734:	e7f3      	b.n	800971e <__assert_func+0x12>
 8009736:	bf00      	nop
 8009738:	20000064 	.word	0x20000064
 800973c:	0800d42e 	.word	0x0800d42e
 8009740:	0800d43b 	.word	0x0800d43b
 8009744:	0800d469 	.word	0x0800d469

08009748 <quorem>:
 8009748:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800974c:	6903      	ldr	r3, [r0, #16]
 800974e:	690c      	ldr	r4, [r1, #16]
 8009750:	42a3      	cmp	r3, r4
 8009752:	4607      	mov	r7, r0
 8009754:	db7e      	blt.n	8009854 <quorem+0x10c>
 8009756:	3c01      	subs	r4, #1
 8009758:	f101 0814 	add.w	r8, r1, #20
 800975c:	00a3      	lsls	r3, r4, #2
 800975e:	f100 0514 	add.w	r5, r0, #20
 8009762:	9300      	str	r3, [sp, #0]
 8009764:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009768:	9301      	str	r3, [sp, #4]
 800976a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800976e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009772:	3301      	adds	r3, #1
 8009774:	429a      	cmp	r2, r3
 8009776:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800977a:	fbb2 f6f3 	udiv	r6, r2, r3
 800977e:	d32e      	bcc.n	80097de <quorem+0x96>
 8009780:	f04f 0a00 	mov.w	sl, #0
 8009784:	46c4      	mov	ip, r8
 8009786:	46ae      	mov	lr, r5
 8009788:	46d3      	mov	fp, sl
 800978a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800978e:	b298      	uxth	r0, r3
 8009790:	fb06 a000 	mla	r0, r6, r0, sl
 8009794:	0c02      	lsrs	r2, r0, #16
 8009796:	0c1b      	lsrs	r3, r3, #16
 8009798:	fb06 2303 	mla	r3, r6, r3, r2
 800979c:	f8de 2000 	ldr.w	r2, [lr]
 80097a0:	b280      	uxth	r0, r0
 80097a2:	b292      	uxth	r2, r2
 80097a4:	1a12      	subs	r2, r2, r0
 80097a6:	445a      	add	r2, fp
 80097a8:	f8de 0000 	ldr.w	r0, [lr]
 80097ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80097b6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80097ba:	b292      	uxth	r2, r2
 80097bc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80097c0:	45e1      	cmp	r9, ip
 80097c2:	f84e 2b04 	str.w	r2, [lr], #4
 80097c6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80097ca:	d2de      	bcs.n	800978a <quorem+0x42>
 80097cc:	9b00      	ldr	r3, [sp, #0]
 80097ce:	58eb      	ldr	r3, [r5, r3]
 80097d0:	b92b      	cbnz	r3, 80097de <quorem+0x96>
 80097d2:	9b01      	ldr	r3, [sp, #4]
 80097d4:	3b04      	subs	r3, #4
 80097d6:	429d      	cmp	r5, r3
 80097d8:	461a      	mov	r2, r3
 80097da:	d32f      	bcc.n	800983c <quorem+0xf4>
 80097dc:	613c      	str	r4, [r7, #16]
 80097de:	4638      	mov	r0, r7
 80097e0:	f001 f910 	bl	800aa04 <__mcmp>
 80097e4:	2800      	cmp	r0, #0
 80097e6:	db25      	blt.n	8009834 <quorem+0xec>
 80097e8:	4629      	mov	r1, r5
 80097ea:	2000      	movs	r0, #0
 80097ec:	f858 2b04 	ldr.w	r2, [r8], #4
 80097f0:	f8d1 c000 	ldr.w	ip, [r1]
 80097f4:	fa1f fe82 	uxth.w	lr, r2
 80097f8:	fa1f f38c 	uxth.w	r3, ip
 80097fc:	eba3 030e 	sub.w	r3, r3, lr
 8009800:	4403      	add	r3, r0
 8009802:	0c12      	lsrs	r2, r2, #16
 8009804:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009808:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800980c:	b29b      	uxth	r3, r3
 800980e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009812:	45c1      	cmp	r9, r8
 8009814:	f841 3b04 	str.w	r3, [r1], #4
 8009818:	ea4f 4022 	mov.w	r0, r2, asr #16
 800981c:	d2e6      	bcs.n	80097ec <quorem+0xa4>
 800981e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009822:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009826:	b922      	cbnz	r2, 8009832 <quorem+0xea>
 8009828:	3b04      	subs	r3, #4
 800982a:	429d      	cmp	r5, r3
 800982c:	461a      	mov	r2, r3
 800982e:	d30b      	bcc.n	8009848 <quorem+0x100>
 8009830:	613c      	str	r4, [r7, #16]
 8009832:	3601      	adds	r6, #1
 8009834:	4630      	mov	r0, r6
 8009836:	b003      	add	sp, #12
 8009838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800983c:	6812      	ldr	r2, [r2, #0]
 800983e:	3b04      	subs	r3, #4
 8009840:	2a00      	cmp	r2, #0
 8009842:	d1cb      	bne.n	80097dc <quorem+0x94>
 8009844:	3c01      	subs	r4, #1
 8009846:	e7c6      	b.n	80097d6 <quorem+0x8e>
 8009848:	6812      	ldr	r2, [r2, #0]
 800984a:	3b04      	subs	r3, #4
 800984c:	2a00      	cmp	r2, #0
 800984e:	d1ef      	bne.n	8009830 <quorem+0xe8>
 8009850:	3c01      	subs	r4, #1
 8009852:	e7ea      	b.n	800982a <quorem+0xe2>
 8009854:	2000      	movs	r0, #0
 8009856:	e7ee      	b.n	8009836 <quorem+0xee>

08009858 <_dtoa_r>:
 8009858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800985c:	69c7      	ldr	r7, [r0, #28]
 800985e:	b097      	sub	sp, #92	@ 0x5c
 8009860:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009864:	ec55 4b10 	vmov	r4, r5, d0
 8009868:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800986a:	9107      	str	r1, [sp, #28]
 800986c:	4681      	mov	r9, r0
 800986e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009870:	9311      	str	r3, [sp, #68]	@ 0x44
 8009872:	b97f      	cbnz	r7, 8009894 <_dtoa_r+0x3c>
 8009874:	2010      	movs	r0, #16
 8009876:	f7fe fd7d 	bl	8008374 <malloc>
 800987a:	4602      	mov	r2, r0
 800987c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009880:	b920      	cbnz	r0, 800988c <_dtoa_r+0x34>
 8009882:	4ba9      	ldr	r3, [pc, #676]	@ (8009b28 <_dtoa_r+0x2d0>)
 8009884:	21ef      	movs	r1, #239	@ 0xef
 8009886:	48a9      	ldr	r0, [pc, #676]	@ (8009b2c <_dtoa_r+0x2d4>)
 8009888:	f7ff ff40 	bl	800970c <__assert_func>
 800988c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009890:	6007      	str	r7, [r0, #0]
 8009892:	60c7      	str	r7, [r0, #12]
 8009894:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009898:	6819      	ldr	r1, [r3, #0]
 800989a:	b159      	cbz	r1, 80098b4 <_dtoa_r+0x5c>
 800989c:	685a      	ldr	r2, [r3, #4]
 800989e:	604a      	str	r2, [r1, #4]
 80098a0:	2301      	movs	r3, #1
 80098a2:	4093      	lsls	r3, r2
 80098a4:	608b      	str	r3, [r1, #8]
 80098a6:	4648      	mov	r0, r9
 80098a8:	f000 fe30 	bl	800a50c <_Bfree>
 80098ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80098b0:	2200      	movs	r2, #0
 80098b2:	601a      	str	r2, [r3, #0]
 80098b4:	1e2b      	subs	r3, r5, #0
 80098b6:	bfb9      	ittee	lt
 80098b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80098bc:	9305      	strlt	r3, [sp, #20]
 80098be:	2300      	movge	r3, #0
 80098c0:	6033      	strge	r3, [r6, #0]
 80098c2:	9f05      	ldr	r7, [sp, #20]
 80098c4:	4b9a      	ldr	r3, [pc, #616]	@ (8009b30 <_dtoa_r+0x2d8>)
 80098c6:	bfbc      	itt	lt
 80098c8:	2201      	movlt	r2, #1
 80098ca:	6032      	strlt	r2, [r6, #0]
 80098cc:	43bb      	bics	r3, r7
 80098ce:	d112      	bne.n	80098f6 <_dtoa_r+0x9e>
 80098d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80098d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80098d6:	6013      	str	r3, [r2, #0]
 80098d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80098dc:	4323      	orrs	r3, r4
 80098de:	f000 855a 	beq.w	800a396 <_dtoa_r+0xb3e>
 80098e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80098e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009b44 <_dtoa_r+0x2ec>
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	f000 855c 	beq.w	800a3a6 <_dtoa_r+0xb4e>
 80098ee:	f10a 0303 	add.w	r3, sl, #3
 80098f2:	f000 bd56 	b.w	800a3a2 <_dtoa_r+0xb4a>
 80098f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80098fa:	2200      	movs	r2, #0
 80098fc:	ec51 0b17 	vmov	r0, r1, d7
 8009900:	2300      	movs	r3, #0
 8009902:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009906:	f7f7 f8ef 	bl	8000ae8 <__aeabi_dcmpeq>
 800990a:	4680      	mov	r8, r0
 800990c:	b158      	cbz	r0, 8009926 <_dtoa_r+0xce>
 800990e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009910:	2301      	movs	r3, #1
 8009912:	6013      	str	r3, [r2, #0]
 8009914:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009916:	b113      	cbz	r3, 800991e <_dtoa_r+0xc6>
 8009918:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800991a:	4b86      	ldr	r3, [pc, #536]	@ (8009b34 <_dtoa_r+0x2dc>)
 800991c:	6013      	str	r3, [r2, #0]
 800991e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009b48 <_dtoa_r+0x2f0>
 8009922:	f000 bd40 	b.w	800a3a6 <_dtoa_r+0xb4e>
 8009926:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800992a:	aa14      	add	r2, sp, #80	@ 0x50
 800992c:	a915      	add	r1, sp, #84	@ 0x54
 800992e:	4648      	mov	r0, r9
 8009930:	f001 f988 	bl	800ac44 <__d2b>
 8009934:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009938:	9002      	str	r0, [sp, #8]
 800993a:	2e00      	cmp	r6, #0
 800993c:	d078      	beq.n	8009a30 <_dtoa_r+0x1d8>
 800993e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009940:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009948:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800994c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009950:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009954:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009958:	4619      	mov	r1, r3
 800995a:	2200      	movs	r2, #0
 800995c:	4b76      	ldr	r3, [pc, #472]	@ (8009b38 <_dtoa_r+0x2e0>)
 800995e:	f7f6 fca3 	bl	80002a8 <__aeabi_dsub>
 8009962:	a36b      	add	r3, pc, #428	@ (adr r3, 8009b10 <_dtoa_r+0x2b8>)
 8009964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009968:	f7f6 fe56 	bl	8000618 <__aeabi_dmul>
 800996c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009b18 <_dtoa_r+0x2c0>)
 800996e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009972:	f7f6 fc9b 	bl	80002ac <__adddf3>
 8009976:	4604      	mov	r4, r0
 8009978:	4630      	mov	r0, r6
 800997a:	460d      	mov	r5, r1
 800997c:	f7f6 fde2 	bl	8000544 <__aeabi_i2d>
 8009980:	a367      	add	r3, pc, #412	@ (adr r3, 8009b20 <_dtoa_r+0x2c8>)
 8009982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009986:	f7f6 fe47 	bl	8000618 <__aeabi_dmul>
 800998a:	4602      	mov	r2, r0
 800998c:	460b      	mov	r3, r1
 800998e:	4620      	mov	r0, r4
 8009990:	4629      	mov	r1, r5
 8009992:	f7f6 fc8b 	bl	80002ac <__adddf3>
 8009996:	4604      	mov	r4, r0
 8009998:	460d      	mov	r5, r1
 800999a:	f7f7 f8ed 	bl	8000b78 <__aeabi_d2iz>
 800999e:	2200      	movs	r2, #0
 80099a0:	4607      	mov	r7, r0
 80099a2:	2300      	movs	r3, #0
 80099a4:	4620      	mov	r0, r4
 80099a6:	4629      	mov	r1, r5
 80099a8:	f7f7 f8a8 	bl	8000afc <__aeabi_dcmplt>
 80099ac:	b140      	cbz	r0, 80099c0 <_dtoa_r+0x168>
 80099ae:	4638      	mov	r0, r7
 80099b0:	f7f6 fdc8 	bl	8000544 <__aeabi_i2d>
 80099b4:	4622      	mov	r2, r4
 80099b6:	462b      	mov	r3, r5
 80099b8:	f7f7 f896 	bl	8000ae8 <__aeabi_dcmpeq>
 80099bc:	b900      	cbnz	r0, 80099c0 <_dtoa_r+0x168>
 80099be:	3f01      	subs	r7, #1
 80099c0:	2f16      	cmp	r7, #22
 80099c2:	d852      	bhi.n	8009a6a <_dtoa_r+0x212>
 80099c4:	4b5d      	ldr	r3, [pc, #372]	@ (8009b3c <_dtoa_r+0x2e4>)
 80099c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80099ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80099d2:	f7f7 f893 	bl	8000afc <__aeabi_dcmplt>
 80099d6:	2800      	cmp	r0, #0
 80099d8:	d049      	beq.n	8009a6e <_dtoa_r+0x216>
 80099da:	3f01      	subs	r7, #1
 80099dc:	2300      	movs	r3, #0
 80099de:	9310      	str	r3, [sp, #64]	@ 0x40
 80099e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80099e2:	1b9b      	subs	r3, r3, r6
 80099e4:	1e5a      	subs	r2, r3, #1
 80099e6:	bf45      	ittet	mi
 80099e8:	f1c3 0301 	rsbmi	r3, r3, #1
 80099ec:	9300      	strmi	r3, [sp, #0]
 80099ee:	2300      	movpl	r3, #0
 80099f0:	2300      	movmi	r3, #0
 80099f2:	9206      	str	r2, [sp, #24]
 80099f4:	bf54      	ite	pl
 80099f6:	9300      	strpl	r3, [sp, #0]
 80099f8:	9306      	strmi	r3, [sp, #24]
 80099fa:	2f00      	cmp	r7, #0
 80099fc:	db39      	blt.n	8009a72 <_dtoa_r+0x21a>
 80099fe:	9b06      	ldr	r3, [sp, #24]
 8009a00:	970d      	str	r7, [sp, #52]	@ 0x34
 8009a02:	443b      	add	r3, r7
 8009a04:	9306      	str	r3, [sp, #24]
 8009a06:	2300      	movs	r3, #0
 8009a08:	9308      	str	r3, [sp, #32]
 8009a0a:	9b07      	ldr	r3, [sp, #28]
 8009a0c:	2b09      	cmp	r3, #9
 8009a0e:	d863      	bhi.n	8009ad8 <_dtoa_r+0x280>
 8009a10:	2b05      	cmp	r3, #5
 8009a12:	bfc4      	itt	gt
 8009a14:	3b04      	subgt	r3, #4
 8009a16:	9307      	strgt	r3, [sp, #28]
 8009a18:	9b07      	ldr	r3, [sp, #28]
 8009a1a:	f1a3 0302 	sub.w	r3, r3, #2
 8009a1e:	bfcc      	ite	gt
 8009a20:	2400      	movgt	r4, #0
 8009a22:	2401      	movle	r4, #1
 8009a24:	2b03      	cmp	r3, #3
 8009a26:	d863      	bhi.n	8009af0 <_dtoa_r+0x298>
 8009a28:	e8df f003 	tbb	[pc, r3]
 8009a2c:	2b375452 	.word	0x2b375452
 8009a30:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009a34:	441e      	add	r6, r3
 8009a36:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009a3a:	2b20      	cmp	r3, #32
 8009a3c:	bfc1      	itttt	gt
 8009a3e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009a42:	409f      	lslgt	r7, r3
 8009a44:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009a48:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009a4c:	bfd6      	itet	le
 8009a4e:	f1c3 0320 	rsble	r3, r3, #32
 8009a52:	ea47 0003 	orrgt.w	r0, r7, r3
 8009a56:	fa04 f003 	lslle.w	r0, r4, r3
 8009a5a:	f7f6 fd63 	bl	8000524 <__aeabi_ui2d>
 8009a5e:	2201      	movs	r2, #1
 8009a60:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009a64:	3e01      	subs	r6, #1
 8009a66:	9212      	str	r2, [sp, #72]	@ 0x48
 8009a68:	e776      	b.n	8009958 <_dtoa_r+0x100>
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	e7b7      	b.n	80099de <_dtoa_r+0x186>
 8009a6e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009a70:	e7b6      	b.n	80099e0 <_dtoa_r+0x188>
 8009a72:	9b00      	ldr	r3, [sp, #0]
 8009a74:	1bdb      	subs	r3, r3, r7
 8009a76:	9300      	str	r3, [sp, #0]
 8009a78:	427b      	negs	r3, r7
 8009a7a:	9308      	str	r3, [sp, #32]
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009a80:	e7c3      	b.n	8009a0a <_dtoa_r+0x1b2>
 8009a82:	2301      	movs	r3, #1
 8009a84:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a88:	eb07 0b03 	add.w	fp, r7, r3
 8009a8c:	f10b 0301 	add.w	r3, fp, #1
 8009a90:	2b01      	cmp	r3, #1
 8009a92:	9303      	str	r3, [sp, #12]
 8009a94:	bfb8      	it	lt
 8009a96:	2301      	movlt	r3, #1
 8009a98:	e006      	b.n	8009aa8 <_dtoa_r+0x250>
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	dd28      	ble.n	8009af6 <_dtoa_r+0x29e>
 8009aa4:	469b      	mov	fp, r3
 8009aa6:	9303      	str	r3, [sp, #12]
 8009aa8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009aac:	2100      	movs	r1, #0
 8009aae:	2204      	movs	r2, #4
 8009ab0:	f102 0514 	add.w	r5, r2, #20
 8009ab4:	429d      	cmp	r5, r3
 8009ab6:	d926      	bls.n	8009b06 <_dtoa_r+0x2ae>
 8009ab8:	6041      	str	r1, [r0, #4]
 8009aba:	4648      	mov	r0, r9
 8009abc:	f000 fce6 	bl	800a48c <_Balloc>
 8009ac0:	4682      	mov	sl, r0
 8009ac2:	2800      	cmp	r0, #0
 8009ac4:	d142      	bne.n	8009b4c <_dtoa_r+0x2f4>
 8009ac6:	4b1e      	ldr	r3, [pc, #120]	@ (8009b40 <_dtoa_r+0x2e8>)
 8009ac8:	4602      	mov	r2, r0
 8009aca:	f240 11af 	movw	r1, #431	@ 0x1af
 8009ace:	e6da      	b.n	8009886 <_dtoa_r+0x2e>
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	e7e3      	b.n	8009a9c <_dtoa_r+0x244>
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	e7d5      	b.n	8009a84 <_dtoa_r+0x22c>
 8009ad8:	2401      	movs	r4, #1
 8009ada:	2300      	movs	r3, #0
 8009adc:	9307      	str	r3, [sp, #28]
 8009ade:	9409      	str	r4, [sp, #36]	@ 0x24
 8009ae0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	f8cd b00c 	str.w	fp, [sp, #12]
 8009aea:	2312      	movs	r3, #18
 8009aec:	920c      	str	r2, [sp, #48]	@ 0x30
 8009aee:	e7db      	b.n	8009aa8 <_dtoa_r+0x250>
 8009af0:	2301      	movs	r3, #1
 8009af2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009af4:	e7f4      	b.n	8009ae0 <_dtoa_r+0x288>
 8009af6:	f04f 0b01 	mov.w	fp, #1
 8009afa:	f8cd b00c 	str.w	fp, [sp, #12]
 8009afe:	465b      	mov	r3, fp
 8009b00:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009b04:	e7d0      	b.n	8009aa8 <_dtoa_r+0x250>
 8009b06:	3101      	adds	r1, #1
 8009b08:	0052      	lsls	r2, r2, #1
 8009b0a:	e7d1      	b.n	8009ab0 <_dtoa_r+0x258>
 8009b0c:	f3af 8000 	nop.w
 8009b10:	636f4361 	.word	0x636f4361
 8009b14:	3fd287a7 	.word	0x3fd287a7
 8009b18:	8b60c8b3 	.word	0x8b60c8b3
 8009b1c:	3fc68a28 	.word	0x3fc68a28
 8009b20:	509f79fb 	.word	0x509f79fb
 8009b24:	3fd34413 	.word	0x3fd34413
 8009b28:	0800d3bd 	.word	0x0800d3bd
 8009b2c:	0800d477 	.word	0x0800d477
 8009b30:	7ff00000 	.word	0x7ff00000
 8009b34:	0800d395 	.word	0x0800d395
 8009b38:	3ff80000 	.word	0x3ff80000
 8009b3c:	0800d5e8 	.word	0x0800d5e8
 8009b40:	0800d4cf 	.word	0x0800d4cf
 8009b44:	0800d473 	.word	0x0800d473
 8009b48:	0800d394 	.word	0x0800d394
 8009b4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009b50:	6018      	str	r0, [r3, #0]
 8009b52:	9b03      	ldr	r3, [sp, #12]
 8009b54:	2b0e      	cmp	r3, #14
 8009b56:	f200 80a1 	bhi.w	8009c9c <_dtoa_r+0x444>
 8009b5a:	2c00      	cmp	r4, #0
 8009b5c:	f000 809e 	beq.w	8009c9c <_dtoa_r+0x444>
 8009b60:	2f00      	cmp	r7, #0
 8009b62:	dd33      	ble.n	8009bcc <_dtoa_r+0x374>
 8009b64:	4b9c      	ldr	r3, [pc, #624]	@ (8009dd8 <_dtoa_r+0x580>)
 8009b66:	f007 020f 	and.w	r2, r7, #15
 8009b6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b6e:	ed93 7b00 	vldr	d7, [r3]
 8009b72:	05f8      	lsls	r0, r7, #23
 8009b74:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009b78:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009b7c:	d516      	bpl.n	8009bac <_dtoa_r+0x354>
 8009b7e:	4b97      	ldr	r3, [pc, #604]	@ (8009ddc <_dtoa_r+0x584>)
 8009b80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009b84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009b88:	f7f6 fe70 	bl	800086c <__aeabi_ddiv>
 8009b8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b90:	f004 040f 	and.w	r4, r4, #15
 8009b94:	2603      	movs	r6, #3
 8009b96:	4d91      	ldr	r5, [pc, #580]	@ (8009ddc <_dtoa_r+0x584>)
 8009b98:	b954      	cbnz	r4, 8009bb0 <_dtoa_r+0x358>
 8009b9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009b9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ba2:	f7f6 fe63 	bl	800086c <__aeabi_ddiv>
 8009ba6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009baa:	e028      	b.n	8009bfe <_dtoa_r+0x3a6>
 8009bac:	2602      	movs	r6, #2
 8009bae:	e7f2      	b.n	8009b96 <_dtoa_r+0x33e>
 8009bb0:	07e1      	lsls	r1, r4, #31
 8009bb2:	d508      	bpl.n	8009bc6 <_dtoa_r+0x36e>
 8009bb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009bb8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009bbc:	f7f6 fd2c 	bl	8000618 <__aeabi_dmul>
 8009bc0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009bc4:	3601      	adds	r6, #1
 8009bc6:	1064      	asrs	r4, r4, #1
 8009bc8:	3508      	adds	r5, #8
 8009bca:	e7e5      	b.n	8009b98 <_dtoa_r+0x340>
 8009bcc:	f000 80af 	beq.w	8009d2e <_dtoa_r+0x4d6>
 8009bd0:	427c      	negs	r4, r7
 8009bd2:	4b81      	ldr	r3, [pc, #516]	@ (8009dd8 <_dtoa_r+0x580>)
 8009bd4:	4d81      	ldr	r5, [pc, #516]	@ (8009ddc <_dtoa_r+0x584>)
 8009bd6:	f004 020f 	and.w	r2, r4, #15
 8009bda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009be6:	f7f6 fd17 	bl	8000618 <__aeabi_dmul>
 8009bea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009bee:	1124      	asrs	r4, r4, #4
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	2602      	movs	r6, #2
 8009bf4:	2c00      	cmp	r4, #0
 8009bf6:	f040 808f 	bne.w	8009d18 <_dtoa_r+0x4c0>
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d1d3      	bne.n	8009ba6 <_dtoa_r+0x34e>
 8009bfe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	f000 8094 	beq.w	8009d32 <_dtoa_r+0x4da>
 8009c0a:	4b75      	ldr	r3, [pc, #468]	@ (8009de0 <_dtoa_r+0x588>)
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	4620      	mov	r0, r4
 8009c10:	4629      	mov	r1, r5
 8009c12:	f7f6 ff73 	bl	8000afc <__aeabi_dcmplt>
 8009c16:	2800      	cmp	r0, #0
 8009c18:	f000 808b 	beq.w	8009d32 <_dtoa_r+0x4da>
 8009c1c:	9b03      	ldr	r3, [sp, #12]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	f000 8087 	beq.w	8009d32 <_dtoa_r+0x4da>
 8009c24:	f1bb 0f00 	cmp.w	fp, #0
 8009c28:	dd34      	ble.n	8009c94 <_dtoa_r+0x43c>
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	4b6d      	ldr	r3, [pc, #436]	@ (8009de4 <_dtoa_r+0x58c>)
 8009c2e:	2200      	movs	r2, #0
 8009c30:	4629      	mov	r1, r5
 8009c32:	f7f6 fcf1 	bl	8000618 <__aeabi_dmul>
 8009c36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c3a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009c3e:	3601      	adds	r6, #1
 8009c40:	465c      	mov	r4, fp
 8009c42:	4630      	mov	r0, r6
 8009c44:	f7f6 fc7e 	bl	8000544 <__aeabi_i2d>
 8009c48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c4c:	f7f6 fce4 	bl	8000618 <__aeabi_dmul>
 8009c50:	4b65      	ldr	r3, [pc, #404]	@ (8009de8 <_dtoa_r+0x590>)
 8009c52:	2200      	movs	r2, #0
 8009c54:	f7f6 fb2a 	bl	80002ac <__adddf3>
 8009c58:	4605      	mov	r5, r0
 8009c5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009c5e:	2c00      	cmp	r4, #0
 8009c60:	d16a      	bne.n	8009d38 <_dtoa_r+0x4e0>
 8009c62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c66:	4b61      	ldr	r3, [pc, #388]	@ (8009dec <_dtoa_r+0x594>)
 8009c68:	2200      	movs	r2, #0
 8009c6a:	f7f6 fb1d 	bl	80002a8 <__aeabi_dsub>
 8009c6e:	4602      	mov	r2, r0
 8009c70:	460b      	mov	r3, r1
 8009c72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009c76:	462a      	mov	r2, r5
 8009c78:	4633      	mov	r3, r6
 8009c7a:	f7f6 ff5d 	bl	8000b38 <__aeabi_dcmpgt>
 8009c7e:	2800      	cmp	r0, #0
 8009c80:	f040 8298 	bne.w	800a1b4 <_dtoa_r+0x95c>
 8009c84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c88:	462a      	mov	r2, r5
 8009c8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009c8e:	f7f6 ff35 	bl	8000afc <__aeabi_dcmplt>
 8009c92:	bb38      	cbnz	r0, 8009ce4 <_dtoa_r+0x48c>
 8009c94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009c98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009c9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	f2c0 8157 	blt.w	8009f52 <_dtoa_r+0x6fa>
 8009ca4:	2f0e      	cmp	r7, #14
 8009ca6:	f300 8154 	bgt.w	8009f52 <_dtoa_r+0x6fa>
 8009caa:	4b4b      	ldr	r3, [pc, #300]	@ (8009dd8 <_dtoa_r+0x580>)
 8009cac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009cb0:	ed93 7b00 	vldr	d7, [r3]
 8009cb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	ed8d 7b00 	vstr	d7, [sp]
 8009cbc:	f280 80e5 	bge.w	8009e8a <_dtoa_r+0x632>
 8009cc0:	9b03      	ldr	r3, [sp, #12]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	f300 80e1 	bgt.w	8009e8a <_dtoa_r+0x632>
 8009cc8:	d10c      	bne.n	8009ce4 <_dtoa_r+0x48c>
 8009cca:	4b48      	ldr	r3, [pc, #288]	@ (8009dec <_dtoa_r+0x594>)
 8009ccc:	2200      	movs	r2, #0
 8009cce:	ec51 0b17 	vmov	r0, r1, d7
 8009cd2:	f7f6 fca1 	bl	8000618 <__aeabi_dmul>
 8009cd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cda:	f7f6 ff23 	bl	8000b24 <__aeabi_dcmpge>
 8009cde:	2800      	cmp	r0, #0
 8009ce0:	f000 8266 	beq.w	800a1b0 <_dtoa_r+0x958>
 8009ce4:	2400      	movs	r4, #0
 8009ce6:	4625      	mov	r5, r4
 8009ce8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009cea:	4656      	mov	r6, sl
 8009cec:	ea6f 0803 	mvn.w	r8, r3
 8009cf0:	2700      	movs	r7, #0
 8009cf2:	4621      	mov	r1, r4
 8009cf4:	4648      	mov	r0, r9
 8009cf6:	f000 fc09 	bl	800a50c <_Bfree>
 8009cfa:	2d00      	cmp	r5, #0
 8009cfc:	f000 80bd 	beq.w	8009e7a <_dtoa_r+0x622>
 8009d00:	b12f      	cbz	r7, 8009d0e <_dtoa_r+0x4b6>
 8009d02:	42af      	cmp	r7, r5
 8009d04:	d003      	beq.n	8009d0e <_dtoa_r+0x4b6>
 8009d06:	4639      	mov	r1, r7
 8009d08:	4648      	mov	r0, r9
 8009d0a:	f000 fbff 	bl	800a50c <_Bfree>
 8009d0e:	4629      	mov	r1, r5
 8009d10:	4648      	mov	r0, r9
 8009d12:	f000 fbfb 	bl	800a50c <_Bfree>
 8009d16:	e0b0      	b.n	8009e7a <_dtoa_r+0x622>
 8009d18:	07e2      	lsls	r2, r4, #31
 8009d1a:	d505      	bpl.n	8009d28 <_dtoa_r+0x4d0>
 8009d1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009d20:	f7f6 fc7a 	bl	8000618 <__aeabi_dmul>
 8009d24:	3601      	adds	r6, #1
 8009d26:	2301      	movs	r3, #1
 8009d28:	1064      	asrs	r4, r4, #1
 8009d2a:	3508      	adds	r5, #8
 8009d2c:	e762      	b.n	8009bf4 <_dtoa_r+0x39c>
 8009d2e:	2602      	movs	r6, #2
 8009d30:	e765      	b.n	8009bfe <_dtoa_r+0x3a6>
 8009d32:	9c03      	ldr	r4, [sp, #12]
 8009d34:	46b8      	mov	r8, r7
 8009d36:	e784      	b.n	8009c42 <_dtoa_r+0x3ea>
 8009d38:	4b27      	ldr	r3, [pc, #156]	@ (8009dd8 <_dtoa_r+0x580>)
 8009d3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009d40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009d44:	4454      	add	r4, sl
 8009d46:	2900      	cmp	r1, #0
 8009d48:	d054      	beq.n	8009df4 <_dtoa_r+0x59c>
 8009d4a:	4929      	ldr	r1, [pc, #164]	@ (8009df0 <_dtoa_r+0x598>)
 8009d4c:	2000      	movs	r0, #0
 8009d4e:	f7f6 fd8d 	bl	800086c <__aeabi_ddiv>
 8009d52:	4633      	mov	r3, r6
 8009d54:	462a      	mov	r2, r5
 8009d56:	f7f6 faa7 	bl	80002a8 <__aeabi_dsub>
 8009d5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009d5e:	4656      	mov	r6, sl
 8009d60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d64:	f7f6 ff08 	bl	8000b78 <__aeabi_d2iz>
 8009d68:	4605      	mov	r5, r0
 8009d6a:	f7f6 fbeb 	bl	8000544 <__aeabi_i2d>
 8009d6e:	4602      	mov	r2, r0
 8009d70:	460b      	mov	r3, r1
 8009d72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d76:	f7f6 fa97 	bl	80002a8 <__aeabi_dsub>
 8009d7a:	3530      	adds	r5, #48	@ 0x30
 8009d7c:	4602      	mov	r2, r0
 8009d7e:	460b      	mov	r3, r1
 8009d80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d84:	f806 5b01 	strb.w	r5, [r6], #1
 8009d88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009d8c:	f7f6 feb6 	bl	8000afc <__aeabi_dcmplt>
 8009d90:	2800      	cmp	r0, #0
 8009d92:	d172      	bne.n	8009e7a <_dtoa_r+0x622>
 8009d94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d98:	4911      	ldr	r1, [pc, #68]	@ (8009de0 <_dtoa_r+0x588>)
 8009d9a:	2000      	movs	r0, #0
 8009d9c:	f7f6 fa84 	bl	80002a8 <__aeabi_dsub>
 8009da0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009da4:	f7f6 feaa 	bl	8000afc <__aeabi_dcmplt>
 8009da8:	2800      	cmp	r0, #0
 8009daa:	f040 80b4 	bne.w	8009f16 <_dtoa_r+0x6be>
 8009dae:	42a6      	cmp	r6, r4
 8009db0:	f43f af70 	beq.w	8009c94 <_dtoa_r+0x43c>
 8009db4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009db8:	4b0a      	ldr	r3, [pc, #40]	@ (8009de4 <_dtoa_r+0x58c>)
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f7f6 fc2c 	bl	8000618 <__aeabi_dmul>
 8009dc0:	4b08      	ldr	r3, [pc, #32]	@ (8009de4 <_dtoa_r+0x58c>)
 8009dc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009dcc:	f7f6 fc24 	bl	8000618 <__aeabi_dmul>
 8009dd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009dd4:	e7c4      	b.n	8009d60 <_dtoa_r+0x508>
 8009dd6:	bf00      	nop
 8009dd8:	0800d5e8 	.word	0x0800d5e8
 8009ddc:	0800d5c0 	.word	0x0800d5c0
 8009de0:	3ff00000 	.word	0x3ff00000
 8009de4:	40240000 	.word	0x40240000
 8009de8:	401c0000 	.word	0x401c0000
 8009dec:	40140000 	.word	0x40140000
 8009df0:	3fe00000 	.word	0x3fe00000
 8009df4:	4631      	mov	r1, r6
 8009df6:	4628      	mov	r0, r5
 8009df8:	f7f6 fc0e 	bl	8000618 <__aeabi_dmul>
 8009dfc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009e00:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009e02:	4656      	mov	r6, sl
 8009e04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e08:	f7f6 feb6 	bl	8000b78 <__aeabi_d2iz>
 8009e0c:	4605      	mov	r5, r0
 8009e0e:	f7f6 fb99 	bl	8000544 <__aeabi_i2d>
 8009e12:	4602      	mov	r2, r0
 8009e14:	460b      	mov	r3, r1
 8009e16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e1a:	f7f6 fa45 	bl	80002a8 <__aeabi_dsub>
 8009e1e:	3530      	adds	r5, #48	@ 0x30
 8009e20:	f806 5b01 	strb.w	r5, [r6], #1
 8009e24:	4602      	mov	r2, r0
 8009e26:	460b      	mov	r3, r1
 8009e28:	42a6      	cmp	r6, r4
 8009e2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009e2e:	f04f 0200 	mov.w	r2, #0
 8009e32:	d124      	bne.n	8009e7e <_dtoa_r+0x626>
 8009e34:	4baf      	ldr	r3, [pc, #700]	@ (800a0f4 <_dtoa_r+0x89c>)
 8009e36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009e3a:	f7f6 fa37 	bl	80002ac <__adddf3>
 8009e3e:	4602      	mov	r2, r0
 8009e40:	460b      	mov	r3, r1
 8009e42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e46:	f7f6 fe77 	bl	8000b38 <__aeabi_dcmpgt>
 8009e4a:	2800      	cmp	r0, #0
 8009e4c:	d163      	bne.n	8009f16 <_dtoa_r+0x6be>
 8009e4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009e52:	49a8      	ldr	r1, [pc, #672]	@ (800a0f4 <_dtoa_r+0x89c>)
 8009e54:	2000      	movs	r0, #0
 8009e56:	f7f6 fa27 	bl	80002a8 <__aeabi_dsub>
 8009e5a:	4602      	mov	r2, r0
 8009e5c:	460b      	mov	r3, r1
 8009e5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009e62:	f7f6 fe4b 	bl	8000afc <__aeabi_dcmplt>
 8009e66:	2800      	cmp	r0, #0
 8009e68:	f43f af14 	beq.w	8009c94 <_dtoa_r+0x43c>
 8009e6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009e6e:	1e73      	subs	r3, r6, #1
 8009e70:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009e72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009e76:	2b30      	cmp	r3, #48	@ 0x30
 8009e78:	d0f8      	beq.n	8009e6c <_dtoa_r+0x614>
 8009e7a:	4647      	mov	r7, r8
 8009e7c:	e03b      	b.n	8009ef6 <_dtoa_r+0x69e>
 8009e7e:	4b9e      	ldr	r3, [pc, #632]	@ (800a0f8 <_dtoa_r+0x8a0>)
 8009e80:	f7f6 fbca 	bl	8000618 <__aeabi_dmul>
 8009e84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e88:	e7bc      	b.n	8009e04 <_dtoa_r+0x5ac>
 8009e8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009e8e:	4656      	mov	r6, sl
 8009e90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e94:	4620      	mov	r0, r4
 8009e96:	4629      	mov	r1, r5
 8009e98:	f7f6 fce8 	bl	800086c <__aeabi_ddiv>
 8009e9c:	f7f6 fe6c 	bl	8000b78 <__aeabi_d2iz>
 8009ea0:	4680      	mov	r8, r0
 8009ea2:	f7f6 fb4f 	bl	8000544 <__aeabi_i2d>
 8009ea6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009eaa:	f7f6 fbb5 	bl	8000618 <__aeabi_dmul>
 8009eae:	4602      	mov	r2, r0
 8009eb0:	460b      	mov	r3, r1
 8009eb2:	4620      	mov	r0, r4
 8009eb4:	4629      	mov	r1, r5
 8009eb6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009eba:	f7f6 f9f5 	bl	80002a8 <__aeabi_dsub>
 8009ebe:	f806 4b01 	strb.w	r4, [r6], #1
 8009ec2:	9d03      	ldr	r5, [sp, #12]
 8009ec4:	eba6 040a 	sub.w	r4, r6, sl
 8009ec8:	42a5      	cmp	r5, r4
 8009eca:	4602      	mov	r2, r0
 8009ecc:	460b      	mov	r3, r1
 8009ece:	d133      	bne.n	8009f38 <_dtoa_r+0x6e0>
 8009ed0:	f7f6 f9ec 	bl	80002ac <__adddf3>
 8009ed4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ed8:	4604      	mov	r4, r0
 8009eda:	460d      	mov	r5, r1
 8009edc:	f7f6 fe2c 	bl	8000b38 <__aeabi_dcmpgt>
 8009ee0:	b9c0      	cbnz	r0, 8009f14 <_dtoa_r+0x6bc>
 8009ee2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	4629      	mov	r1, r5
 8009eea:	f7f6 fdfd 	bl	8000ae8 <__aeabi_dcmpeq>
 8009eee:	b110      	cbz	r0, 8009ef6 <_dtoa_r+0x69e>
 8009ef0:	f018 0f01 	tst.w	r8, #1
 8009ef4:	d10e      	bne.n	8009f14 <_dtoa_r+0x6bc>
 8009ef6:	9902      	ldr	r1, [sp, #8]
 8009ef8:	4648      	mov	r0, r9
 8009efa:	f000 fb07 	bl	800a50c <_Bfree>
 8009efe:	2300      	movs	r3, #0
 8009f00:	7033      	strb	r3, [r6, #0]
 8009f02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009f04:	3701      	adds	r7, #1
 8009f06:	601f      	str	r7, [r3, #0]
 8009f08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	f000 824b 	beq.w	800a3a6 <_dtoa_r+0xb4e>
 8009f10:	601e      	str	r6, [r3, #0]
 8009f12:	e248      	b.n	800a3a6 <_dtoa_r+0xb4e>
 8009f14:	46b8      	mov	r8, r7
 8009f16:	4633      	mov	r3, r6
 8009f18:	461e      	mov	r6, r3
 8009f1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f1e:	2a39      	cmp	r2, #57	@ 0x39
 8009f20:	d106      	bne.n	8009f30 <_dtoa_r+0x6d8>
 8009f22:	459a      	cmp	sl, r3
 8009f24:	d1f8      	bne.n	8009f18 <_dtoa_r+0x6c0>
 8009f26:	2230      	movs	r2, #48	@ 0x30
 8009f28:	f108 0801 	add.w	r8, r8, #1
 8009f2c:	f88a 2000 	strb.w	r2, [sl]
 8009f30:	781a      	ldrb	r2, [r3, #0]
 8009f32:	3201      	adds	r2, #1
 8009f34:	701a      	strb	r2, [r3, #0]
 8009f36:	e7a0      	b.n	8009e7a <_dtoa_r+0x622>
 8009f38:	4b6f      	ldr	r3, [pc, #444]	@ (800a0f8 <_dtoa_r+0x8a0>)
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	f7f6 fb6c 	bl	8000618 <__aeabi_dmul>
 8009f40:	2200      	movs	r2, #0
 8009f42:	2300      	movs	r3, #0
 8009f44:	4604      	mov	r4, r0
 8009f46:	460d      	mov	r5, r1
 8009f48:	f7f6 fdce 	bl	8000ae8 <__aeabi_dcmpeq>
 8009f4c:	2800      	cmp	r0, #0
 8009f4e:	d09f      	beq.n	8009e90 <_dtoa_r+0x638>
 8009f50:	e7d1      	b.n	8009ef6 <_dtoa_r+0x69e>
 8009f52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009f54:	2a00      	cmp	r2, #0
 8009f56:	f000 80ea 	beq.w	800a12e <_dtoa_r+0x8d6>
 8009f5a:	9a07      	ldr	r2, [sp, #28]
 8009f5c:	2a01      	cmp	r2, #1
 8009f5e:	f300 80cd 	bgt.w	800a0fc <_dtoa_r+0x8a4>
 8009f62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009f64:	2a00      	cmp	r2, #0
 8009f66:	f000 80c1 	beq.w	800a0ec <_dtoa_r+0x894>
 8009f6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009f6e:	9c08      	ldr	r4, [sp, #32]
 8009f70:	9e00      	ldr	r6, [sp, #0]
 8009f72:	9a00      	ldr	r2, [sp, #0]
 8009f74:	441a      	add	r2, r3
 8009f76:	9200      	str	r2, [sp, #0]
 8009f78:	9a06      	ldr	r2, [sp, #24]
 8009f7a:	2101      	movs	r1, #1
 8009f7c:	441a      	add	r2, r3
 8009f7e:	4648      	mov	r0, r9
 8009f80:	9206      	str	r2, [sp, #24]
 8009f82:	f000 fbc1 	bl	800a708 <__i2b>
 8009f86:	4605      	mov	r5, r0
 8009f88:	b166      	cbz	r6, 8009fa4 <_dtoa_r+0x74c>
 8009f8a:	9b06      	ldr	r3, [sp, #24]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	dd09      	ble.n	8009fa4 <_dtoa_r+0x74c>
 8009f90:	42b3      	cmp	r3, r6
 8009f92:	9a00      	ldr	r2, [sp, #0]
 8009f94:	bfa8      	it	ge
 8009f96:	4633      	movge	r3, r6
 8009f98:	1ad2      	subs	r2, r2, r3
 8009f9a:	9200      	str	r2, [sp, #0]
 8009f9c:	9a06      	ldr	r2, [sp, #24]
 8009f9e:	1af6      	subs	r6, r6, r3
 8009fa0:	1ad3      	subs	r3, r2, r3
 8009fa2:	9306      	str	r3, [sp, #24]
 8009fa4:	9b08      	ldr	r3, [sp, #32]
 8009fa6:	b30b      	cbz	r3, 8009fec <_dtoa_r+0x794>
 8009fa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	f000 80c6 	beq.w	800a13c <_dtoa_r+0x8e4>
 8009fb0:	2c00      	cmp	r4, #0
 8009fb2:	f000 80c0 	beq.w	800a136 <_dtoa_r+0x8de>
 8009fb6:	4629      	mov	r1, r5
 8009fb8:	4622      	mov	r2, r4
 8009fba:	4648      	mov	r0, r9
 8009fbc:	f000 fc5c 	bl	800a878 <__pow5mult>
 8009fc0:	9a02      	ldr	r2, [sp, #8]
 8009fc2:	4601      	mov	r1, r0
 8009fc4:	4605      	mov	r5, r0
 8009fc6:	4648      	mov	r0, r9
 8009fc8:	f000 fbb4 	bl	800a734 <__multiply>
 8009fcc:	9902      	ldr	r1, [sp, #8]
 8009fce:	4680      	mov	r8, r0
 8009fd0:	4648      	mov	r0, r9
 8009fd2:	f000 fa9b 	bl	800a50c <_Bfree>
 8009fd6:	9b08      	ldr	r3, [sp, #32]
 8009fd8:	1b1b      	subs	r3, r3, r4
 8009fda:	9308      	str	r3, [sp, #32]
 8009fdc:	f000 80b1 	beq.w	800a142 <_dtoa_r+0x8ea>
 8009fe0:	9a08      	ldr	r2, [sp, #32]
 8009fe2:	4641      	mov	r1, r8
 8009fe4:	4648      	mov	r0, r9
 8009fe6:	f000 fc47 	bl	800a878 <__pow5mult>
 8009fea:	9002      	str	r0, [sp, #8]
 8009fec:	2101      	movs	r1, #1
 8009fee:	4648      	mov	r0, r9
 8009ff0:	f000 fb8a 	bl	800a708 <__i2b>
 8009ff4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ff6:	4604      	mov	r4, r0
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	f000 81d8 	beq.w	800a3ae <_dtoa_r+0xb56>
 8009ffe:	461a      	mov	r2, r3
 800a000:	4601      	mov	r1, r0
 800a002:	4648      	mov	r0, r9
 800a004:	f000 fc38 	bl	800a878 <__pow5mult>
 800a008:	9b07      	ldr	r3, [sp, #28]
 800a00a:	2b01      	cmp	r3, #1
 800a00c:	4604      	mov	r4, r0
 800a00e:	f300 809f 	bgt.w	800a150 <_dtoa_r+0x8f8>
 800a012:	9b04      	ldr	r3, [sp, #16]
 800a014:	2b00      	cmp	r3, #0
 800a016:	f040 8097 	bne.w	800a148 <_dtoa_r+0x8f0>
 800a01a:	9b05      	ldr	r3, [sp, #20]
 800a01c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a020:	2b00      	cmp	r3, #0
 800a022:	f040 8093 	bne.w	800a14c <_dtoa_r+0x8f4>
 800a026:	9b05      	ldr	r3, [sp, #20]
 800a028:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a02c:	0d1b      	lsrs	r3, r3, #20
 800a02e:	051b      	lsls	r3, r3, #20
 800a030:	b133      	cbz	r3, 800a040 <_dtoa_r+0x7e8>
 800a032:	9b00      	ldr	r3, [sp, #0]
 800a034:	3301      	adds	r3, #1
 800a036:	9300      	str	r3, [sp, #0]
 800a038:	9b06      	ldr	r3, [sp, #24]
 800a03a:	3301      	adds	r3, #1
 800a03c:	9306      	str	r3, [sp, #24]
 800a03e:	2301      	movs	r3, #1
 800a040:	9308      	str	r3, [sp, #32]
 800a042:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a044:	2b00      	cmp	r3, #0
 800a046:	f000 81b8 	beq.w	800a3ba <_dtoa_r+0xb62>
 800a04a:	6923      	ldr	r3, [r4, #16]
 800a04c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a050:	6918      	ldr	r0, [r3, #16]
 800a052:	f000 fb0d 	bl	800a670 <__hi0bits>
 800a056:	f1c0 0020 	rsb	r0, r0, #32
 800a05a:	9b06      	ldr	r3, [sp, #24]
 800a05c:	4418      	add	r0, r3
 800a05e:	f010 001f 	ands.w	r0, r0, #31
 800a062:	f000 8082 	beq.w	800a16a <_dtoa_r+0x912>
 800a066:	f1c0 0320 	rsb	r3, r0, #32
 800a06a:	2b04      	cmp	r3, #4
 800a06c:	dd73      	ble.n	800a156 <_dtoa_r+0x8fe>
 800a06e:	9b00      	ldr	r3, [sp, #0]
 800a070:	f1c0 001c 	rsb	r0, r0, #28
 800a074:	4403      	add	r3, r0
 800a076:	9300      	str	r3, [sp, #0]
 800a078:	9b06      	ldr	r3, [sp, #24]
 800a07a:	4403      	add	r3, r0
 800a07c:	4406      	add	r6, r0
 800a07e:	9306      	str	r3, [sp, #24]
 800a080:	9b00      	ldr	r3, [sp, #0]
 800a082:	2b00      	cmp	r3, #0
 800a084:	dd05      	ble.n	800a092 <_dtoa_r+0x83a>
 800a086:	9902      	ldr	r1, [sp, #8]
 800a088:	461a      	mov	r2, r3
 800a08a:	4648      	mov	r0, r9
 800a08c:	f000 fc4e 	bl	800a92c <__lshift>
 800a090:	9002      	str	r0, [sp, #8]
 800a092:	9b06      	ldr	r3, [sp, #24]
 800a094:	2b00      	cmp	r3, #0
 800a096:	dd05      	ble.n	800a0a4 <_dtoa_r+0x84c>
 800a098:	4621      	mov	r1, r4
 800a09a:	461a      	mov	r2, r3
 800a09c:	4648      	mov	r0, r9
 800a09e:	f000 fc45 	bl	800a92c <__lshift>
 800a0a2:	4604      	mov	r4, r0
 800a0a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d061      	beq.n	800a16e <_dtoa_r+0x916>
 800a0aa:	9802      	ldr	r0, [sp, #8]
 800a0ac:	4621      	mov	r1, r4
 800a0ae:	f000 fca9 	bl	800aa04 <__mcmp>
 800a0b2:	2800      	cmp	r0, #0
 800a0b4:	da5b      	bge.n	800a16e <_dtoa_r+0x916>
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	9902      	ldr	r1, [sp, #8]
 800a0ba:	220a      	movs	r2, #10
 800a0bc:	4648      	mov	r0, r9
 800a0be:	f000 fa47 	bl	800a550 <__multadd>
 800a0c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0c4:	9002      	str	r0, [sp, #8]
 800a0c6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	f000 8177 	beq.w	800a3be <_dtoa_r+0xb66>
 800a0d0:	4629      	mov	r1, r5
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	220a      	movs	r2, #10
 800a0d6:	4648      	mov	r0, r9
 800a0d8:	f000 fa3a 	bl	800a550 <__multadd>
 800a0dc:	f1bb 0f00 	cmp.w	fp, #0
 800a0e0:	4605      	mov	r5, r0
 800a0e2:	dc6f      	bgt.n	800a1c4 <_dtoa_r+0x96c>
 800a0e4:	9b07      	ldr	r3, [sp, #28]
 800a0e6:	2b02      	cmp	r3, #2
 800a0e8:	dc49      	bgt.n	800a17e <_dtoa_r+0x926>
 800a0ea:	e06b      	b.n	800a1c4 <_dtoa_r+0x96c>
 800a0ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a0ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a0f2:	e73c      	b.n	8009f6e <_dtoa_r+0x716>
 800a0f4:	3fe00000 	.word	0x3fe00000
 800a0f8:	40240000 	.word	0x40240000
 800a0fc:	9b03      	ldr	r3, [sp, #12]
 800a0fe:	1e5c      	subs	r4, r3, #1
 800a100:	9b08      	ldr	r3, [sp, #32]
 800a102:	42a3      	cmp	r3, r4
 800a104:	db09      	blt.n	800a11a <_dtoa_r+0x8c2>
 800a106:	1b1c      	subs	r4, r3, r4
 800a108:	9b03      	ldr	r3, [sp, #12]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	f6bf af30 	bge.w	8009f70 <_dtoa_r+0x718>
 800a110:	9b00      	ldr	r3, [sp, #0]
 800a112:	9a03      	ldr	r2, [sp, #12]
 800a114:	1a9e      	subs	r6, r3, r2
 800a116:	2300      	movs	r3, #0
 800a118:	e72b      	b.n	8009f72 <_dtoa_r+0x71a>
 800a11a:	9b08      	ldr	r3, [sp, #32]
 800a11c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a11e:	9408      	str	r4, [sp, #32]
 800a120:	1ae3      	subs	r3, r4, r3
 800a122:	441a      	add	r2, r3
 800a124:	9e00      	ldr	r6, [sp, #0]
 800a126:	9b03      	ldr	r3, [sp, #12]
 800a128:	920d      	str	r2, [sp, #52]	@ 0x34
 800a12a:	2400      	movs	r4, #0
 800a12c:	e721      	b.n	8009f72 <_dtoa_r+0x71a>
 800a12e:	9c08      	ldr	r4, [sp, #32]
 800a130:	9e00      	ldr	r6, [sp, #0]
 800a132:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a134:	e728      	b.n	8009f88 <_dtoa_r+0x730>
 800a136:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a13a:	e751      	b.n	8009fe0 <_dtoa_r+0x788>
 800a13c:	9a08      	ldr	r2, [sp, #32]
 800a13e:	9902      	ldr	r1, [sp, #8]
 800a140:	e750      	b.n	8009fe4 <_dtoa_r+0x78c>
 800a142:	f8cd 8008 	str.w	r8, [sp, #8]
 800a146:	e751      	b.n	8009fec <_dtoa_r+0x794>
 800a148:	2300      	movs	r3, #0
 800a14a:	e779      	b.n	800a040 <_dtoa_r+0x7e8>
 800a14c:	9b04      	ldr	r3, [sp, #16]
 800a14e:	e777      	b.n	800a040 <_dtoa_r+0x7e8>
 800a150:	2300      	movs	r3, #0
 800a152:	9308      	str	r3, [sp, #32]
 800a154:	e779      	b.n	800a04a <_dtoa_r+0x7f2>
 800a156:	d093      	beq.n	800a080 <_dtoa_r+0x828>
 800a158:	9a00      	ldr	r2, [sp, #0]
 800a15a:	331c      	adds	r3, #28
 800a15c:	441a      	add	r2, r3
 800a15e:	9200      	str	r2, [sp, #0]
 800a160:	9a06      	ldr	r2, [sp, #24]
 800a162:	441a      	add	r2, r3
 800a164:	441e      	add	r6, r3
 800a166:	9206      	str	r2, [sp, #24]
 800a168:	e78a      	b.n	800a080 <_dtoa_r+0x828>
 800a16a:	4603      	mov	r3, r0
 800a16c:	e7f4      	b.n	800a158 <_dtoa_r+0x900>
 800a16e:	9b03      	ldr	r3, [sp, #12]
 800a170:	2b00      	cmp	r3, #0
 800a172:	46b8      	mov	r8, r7
 800a174:	dc20      	bgt.n	800a1b8 <_dtoa_r+0x960>
 800a176:	469b      	mov	fp, r3
 800a178:	9b07      	ldr	r3, [sp, #28]
 800a17a:	2b02      	cmp	r3, #2
 800a17c:	dd1e      	ble.n	800a1bc <_dtoa_r+0x964>
 800a17e:	f1bb 0f00 	cmp.w	fp, #0
 800a182:	f47f adb1 	bne.w	8009ce8 <_dtoa_r+0x490>
 800a186:	4621      	mov	r1, r4
 800a188:	465b      	mov	r3, fp
 800a18a:	2205      	movs	r2, #5
 800a18c:	4648      	mov	r0, r9
 800a18e:	f000 f9df 	bl	800a550 <__multadd>
 800a192:	4601      	mov	r1, r0
 800a194:	4604      	mov	r4, r0
 800a196:	9802      	ldr	r0, [sp, #8]
 800a198:	f000 fc34 	bl	800aa04 <__mcmp>
 800a19c:	2800      	cmp	r0, #0
 800a19e:	f77f ada3 	ble.w	8009ce8 <_dtoa_r+0x490>
 800a1a2:	4656      	mov	r6, sl
 800a1a4:	2331      	movs	r3, #49	@ 0x31
 800a1a6:	f806 3b01 	strb.w	r3, [r6], #1
 800a1aa:	f108 0801 	add.w	r8, r8, #1
 800a1ae:	e59f      	b.n	8009cf0 <_dtoa_r+0x498>
 800a1b0:	9c03      	ldr	r4, [sp, #12]
 800a1b2:	46b8      	mov	r8, r7
 800a1b4:	4625      	mov	r5, r4
 800a1b6:	e7f4      	b.n	800a1a2 <_dtoa_r+0x94a>
 800a1b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a1bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	f000 8101 	beq.w	800a3c6 <_dtoa_r+0xb6e>
 800a1c4:	2e00      	cmp	r6, #0
 800a1c6:	dd05      	ble.n	800a1d4 <_dtoa_r+0x97c>
 800a1c8:	4629      	mov	r1, r5
 800a1ca:	4632      	mov	r2, r6
 800a1cc:	4648      	mov	r0, r9
 800a1ce:	f000 fbad 	bl	800a92c <__lshift>
 800a1d2:	4605      	mov	r5, r0
 800a1d4:	9b08      	ldr	r3, [sp, #32]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d05c      	beq.n	800a294 <_dtoa_r+0xa3c>
 800a1da:	6869      	ldr	r1, [r5, #4]
 800a1dc:	4648      	mov	r0, r9
 800a1de:	f000 f955 	bl	800a48c <_Balloc>
 800a1e2:	4606      	mov	r6, r0
 800a1e4:	b928      	cbnz	r0, 800a1f2 <_dtoa_r+0x99a>
 800a1e6:	4b82      	ldr	r3, [pc, #520]	@ (800a3f0 <_dtoa_r+0xb98>)
 800a1e8:	4602      	mov	r2, r0
 800a1ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a1ee:	f7ff bb4a 	b.w	8009886 <_dtoa_r+0x2e>
 800a1f2:	692a      	ldr	r2, [r5, #16]
 800a1f4:	3202      	adds	r2, #2
 800a1f6:	0092      	lsls	r2, r2, #2
 800a1f8:	f105 010c 	add.w	r1, r5, #12
 800a1fc:	300c      	adds	r0, #12
 800a1fe:	f7ff fa70 	bl	80096e2 <memcpy>
 800a202:	2201      	movs	r2, #1
 800a204:	4631      	mov	r1, r6
 800a206:	4648      	mov	r0, r9
 800a208:	f000 fb90 	bl	800a92c <__lshift>
 800a20c:	f10a 0301 	add.w	r3, sl, #1
 800a210:	9300      	str	r3, [sp, #0]
 800a212:	eb0a 030b 	add.w	r3, sl, fp
 800a216:	9308      	str	r3, [sp, #32]
 800a218:	9b04      	ldr	r3, [sp, #16]
 800a21a:	f003 0301 	and.w	r3, r3, #1
 800a21e:	462f      	mov	r7, r5
 800a220:	9306      	str	r3, [sp, #24]
 800a222:	4605      	mov	r5, r0
 800a224:	9b00      	ldr	r3, [sp, #0]
 800a226:	9802      	ldr	r0, [sp, #8]
 800a228:	4621      	mov	r1, r4
 800a22a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800a22e:	f7ff fa8b 	bl	8009748 <quorem>
 800a232:	4603      	mov	r3, r0
 800a234:	3330      	adds	r3, #48	@ 0x30
 800a236:	9003      	str	r0, [sp, #12]
 800a238:	4639      	mov	r1, r7
 800a23a:	9802      	ldr	r0, [sp, #8]
 800a23c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a23e:	f000 fbe1 	bl	800aa04 <__mcmp>
 800a242:	462a      	mov	r2, r5
 800a244:	9004      	str	r0, [sp, #16]
 800a246:	4621      	mov	r1, r4
 800a248:	4648      	mov	r0, r9
 800a24a:	f000 fbf7 	bl	800aa3c <__mdiff>
 800a24e:	68c2      	ldr	r2, [r0, #12]
 800a250:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a252:	4606      	mov	r6, r0
 800a254:	bb02      	cbnz	r2, 800a298 <_dtoa_r+0xa40>
 800a256:	4601      	mov	r1, r0
 800a258:	9802      	ldr	r0, [sp, #8]
 800a25a:	f000 fbd3 	bl	800aa04 <__mcmp>
 800a25e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a260:	4602      	mov	r2, r0
 800a262:	4631      	mov	r1, r6
 800a264:	4648      	mov	r0, r9
 800a266:	920c      	str	r2, [sp, #48]	@ 0x30
 800a268:	9309      	str	r3, [sp, #36]	@ 0x24
 800a26a:	f000 f94f 	bl	800a50c <_Bfree>
 800a26e:	9b07      	ldr	r3, [sp, #28]
 800a270:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a272:	9e00      	ldr	r6, [sp, #0]
 800a274:	ea42 0103 	orr.w	r1, r2, r3
 800a278:	9b06      	ldr	r3, [sp, #24]
 800a27a:	4319      	orrs	r1, r3
 800a27c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a27e:	d10d      	bne.n	800a29c <_dtoa_r+0xa44>
 800a280:	2b39      	cmp	r3, #57	@ 0x39
 800a282:	d027      	beq.n	800a2d4 <_dtoa_r+0xa7c>
 800a284:	9a04      	ldr	r2, [sp, #16]
 800a286:	2a00      	cmp	r2, #0
 800a288:	dd01      	ble.n	800a28e <_dtoa_r+0xa36>
 800a28a:	9b03      	ldr	r3, [sp, #12]
 800a28c:	3331      	adds	r3, #49	@ 0x31
 800a28e:	f88b 3000 	strb.w	r3, [fp]
 800a292:	e52e      	b.n	8009cf2 <_dtoa_r+0x49a>
 800a294:	4628      	mov	r0, r5
 800a296:	e7b9      	b.n	800a20c <_dtoa_r+0x9b4>
 800a298:	2201      	movs	r2, #1
 800a29a:	e7e2      	b.n	800a262 <_dtoa_r+0xa0a>
 800a29c:	9904      	ldr	r1, [sp, #16]
 800a29e:	2900      	cmp	r1, #0
 800a2a0:	db04      	blt.n	800a2ac <_dtoa_r+0xa54>
 800a2a2:	9807      	ldr	r0, [sp, #28]
 800a2a4:	4301      	orrs	r1, r0
 800a2a6:	9806      	ldr	r0, [sp, #24]
 800a2a8:	4301      	orrs	r1, r0
 800a2aa:	d120      	bne.n	800a2ee <_dtoa_r+0xa96>
 800a2ac:	2a00      	cmp	r2, #0
 800a2ae:	ddee      	ble.n	800a28e <_dtoa_r+0xa36>
 800a2b0:	9902      	ldr	r1, [sp, #8]
 800a2b2:	9300      	str	r3, [sp, #0]
 800a2b4:	2201      	movs	r2, #1
 800a2b6:	4648      	mov	r0, r9
 800a2b8:	f000 fb38 	bl	800a92c <__lshift>
 800a2bc:	4621      	mov	r1, r4
 800a2be:	9002      	str	r0, [sp, #8]
 800a2c0:	f000 fba0 	bl	800aa04 <__mcmp>
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	9b00      	ldr	r3, [sp, #0]
 800a2c8:	dc02      	bgt.n	800a2d0 <_dtoa_r+0xa78>
 800a2ca:	d1e0      	bne.n	800a28e <_dtoa_r+0xa36>
 800a2cc:	07da      	lsls	r2, r3, #31
 800a2ce:	d5de      	bpl.n	800a28e <_dtoa_r+0xa36>
 800a2d0:	2b39      	cmp	r3, #57	@ 0x39
 800a2d2:	d1da      	bne.n	800a28a <_dtoa_r+0xa32>
 800a2d4:	2339      	movs	r3, #57	@ 0x39
 800a2d6:	f88b 3000 	strb.w	r3, [fp]
 800a2da:	4633      	mov	r3, r6
 800a2dc:	461e      	mov	r6, r3
 800a2de:	3b01      	subs	r3, #1
 800a2e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a2e4:	2a39      	cmp	r2, #57	@ 0x39
 800a2e6:	d04e      	beq.n	800a386 <_dtoa_r+0xb2e>
 800a2e8:	3201      	adds	r2, #1
 800a2ea:	701a      	strb	r2, [r3, #0]
 800a2ec:	e501      	b.n	8009cf2 <_dtoa_r+0x49a>
 800a2ee:	2a00      	cmp	r2, #0
 800a2f0:	dd03      	ble.n	800a2fa <_dtoa_r+0xaa2>
 800a2f2:	2b39      	cmp	r3, #57	@ 0x39
 800a2f4:	d0ee      	beq.n	800a2d4 <_dtoa_r+0xa7c>
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	e7c9      	b.n	800a28e <_dtoa_r+0xa36>
 800a2fa:	9a00      	ldr	r2, [sp, #0]
 800a2fc:	9908      	ldr	r1, [sp, #32]
 800a2fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a302:	428a      	cmp	r2, r1
 800a304:	d028      	beq.n	800a358 <_dtoa_r+0xb00>
 800a306:	9902      	ldr	r1, [sp, #8]
 800a308:	2300      	movs	r3, #0
 800a30a:	220a      	movs	r2, #10
 800a30c:	4648      	mov	r0, r9
 800a30e:	f000 f91f 	bl	800a550 <__multadd>
 800a312:	42af      	cmp	r7, r5
 800a314:	9002      	str	r0, [sp, #8]
 800a316:	f04f 0300 	mov.w	r3, #0
 800a31a:	f04f 020a 	mov.w	r2, #10
 800a31e:	4639      	mov	r1, r7
 800a320:	4648      	mov	r0, r9
 800a322:	d107      	bne.n	800a334 <_dtoa_r+0xadc>
 800a324:	f000 f914 	bl	800a550 <__multadd>
 800a328:	4607      	mov	r7, r0
 800a32a:	4605      	mov	r5, r0
 800a32c:	9b00      	ldr	r3, [sp, #0]
 800a32e:	3301      	adds	r3, #1
 800a330:	9300      	str	r3, [sp, #0]
 800a332:	e777      	b.n	800a224 <_dtoa_r+0x9cc>
 800a334:	f000 f90c 	bl	800a550 <__multadd>
 800a338:	4629      	mov	r1, r5
 800a33a:	4607      	mov	r7, r0
 800a33c:	2300      	movs	r3, #0
 800a33e:	220a      	movs	r2, #10
 800a340:	4648      	mov	r0, r9
 800a342:	f000 f905 	bl	800a550 <__multadd>
 800a346:	4605      	mov	r5, r0
 800a348:	e7f0      	b.n	800a32c <_dtoa_r+0xad4>
 800a34a:	f1bb 0f00 	cmp.w	fp, #0
 800a34e:	bfcc      	ite	gt
 800a350:	465e      	movgt	r6, fp
 800a352:	2601      	movle	r6, #1
 800a354:	4456      	add	r6, sl
 800a356:	2700      	movs	r7, #0
 800a358:	9902      	ldr	r1, [sp, #8]
 800a35a:	9300      	str	r3, [sp, #0]
 800a35c:	2201      	movs	r2, #1
 800a35e:	4648      	mov	r0, r9
 800a360:	f000 fae4 	bl	800a92c <__lshift>
 800a364:	4621      	mov	r1, r4
 800a366:	9002      	str	r0, [sp, #8]
 800a368:	f000 fb4c 	bl	800aa04 <__mcmp>
 800a36c:	2800      	cmp	r0, #0
 800a36e:	dcb4      	bgt.n	800a2da <_dtoa_r+0xa82>
 800a370:	d102      	bne.n	800a378 <_dtoa_r+0xb20>
 800a372:	9b00      	ldr	r3, [sp, #0]
 800a374:	07db      	lsls	r3, r3, #31
 800a376:	d4b0      	bmi.n	800a2da <_dtoa_r+0xa82>
 800a378:	4633      	mov	r3, r6
 800a37a:	461e      	mov	r6, r3
 800a37c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a380:	2a30      	cmp	r2, #48	@ 0x30
 800a382:	d0fa      	beq.n	800a37a <_dtoa_r+0xb22>
 800a384:	e4b5      	b.n	8009cf2 <_dtoa_r+0x49a>
 800a386:	459a      	cmp	sl, r3
 800a388:	d1a8      	bne.n	800a2dc <_dtoa_r+0xa84>
 800a38a:	2331      	movs	r3, #49	@ 0x31
 800a38c:	f108 0801 	add.w	r8, r8, #1
 800a390:	f88a 3000 	strb.w	r3, [sl]
 800a394:	e4ad      	b.n	8009cf2 <_dtoa_r+0x49a>
 800a396:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a398:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a3f4 <_dtoa_r+0xb9c>
 800a39c:	b11b      	cbz	r3, 800a3a6 <_dtoa_r+0xb4e>
 800a39e:	f10a 0308 	add.w	r3, sl, #8
 800a3a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a3a4:	6013      	str	r3, [r2, #0]
 800a3a6:	4650      	mov	r0, sl
 800a3a8:	b017      	add	sp, #92	@ 0x5c
 800a3aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3ae:	9b07      	ldr	r3, [sp, #28]
 800a3b0:	2b01      	cmp	r3, #1
 800a3b2:	f77f ae2e 	ble.w	800a012 <_dtoa_r+0x7ba>
 800a3b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a3b8:	9308      	str	r3, [sp, #32]
 800a3ba:	2001      	movs	r0, #1
 800a3bc:	e64d      	b.n	800a05a <_dtoa_r+0x802>
 800a3be:	f1bb 0f00 	cmp.w	fp, #0
 800a3c2:	f77f aed9 	ble.w	800a178 <_dtoa_r+0x920>
 800a3c6:	4656      	mov	r6, sl
 800a3c8:	9802      	ldr	r0, [sp, #8]
 800a3ca:	4621      	mov	r1, r4
 800a3cc:	f7ff f9bc 	bl	8009748 <quorem>
 800a3d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a3d4:	f806 3b01 	strb.w	r3, [r6], #1
 800a3d8:	eba6 020a 	sub.w	r2, r6, sl
 800a3dc:	4593      	cmp	fp, r2
 800a3de:	ddb4      	ble.n	800a34a <_dtoa_r+0xaf2>
 800a3e0:	9902      	ldr	r1, [sp, #8]
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	220a      	movs	r2, #10
 800a3e6:	4648      	mov	r0, r9
 800a3e8:	f000 f8b2 	bl	800a550 <__multadd>
 800a3ec:	9002      	str	r0, [sp, #8]
 800a3ee:	e7eb      	b.n	800a3c8 <_dtoa_r+0xb70>
 800a3f0:	0800d4cf 	.word	0x0800d4cf
 800a3f4:	0800d46a 	.word	0x0800d46a

0800a3f8 <_free_r>:
 800a3f8:	b538      	push	{r3, r4, r5, lr}
 800a3fa:	4605      	mov	r5, r0
 800a3fc:	2900      	cmp	r1, #0
 800a3fe:	d041      	beq.n	800a484 <_free_r+0x8c>
 800a400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a404:	1f0c      	subs	r4, r1, #4
 800a406:	2b00      	cmp	r3, #0
 800a408:	bfb8      	it	lt
 800a40a:	18e4      	addlt	r4, r4, r3
 800a40c:	f7fe f864 	bl	80084d8 <__malloc_lock>
 800a410:	4a1d      	ldr	r2, [pc, #116]	@ (800a488 <_free_r+0x90>)
 800a412:	6813      	ldr	r3, [r2, #0]
 800a414:	b933      	cbnz	r3, 800a424 <_free_r+0x2c>
 800a416:	6063      	str	r3, [r4, #4]
 800a418:	6014      	str	r4, [r2, #0]
 800a41a:	4628      	mov	r0, r5
 800a41c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a420:	f7fe b860 	b.w	80084e4 <__malloc_unlock>
 800a424:	42a3      	cmp	r3, r4
 800a426:	d908      	bls.n	800a43a <_free_r+0x42>
 800a428:	6820      	ldr	r0, [r4, #0]
 800a42a:	1821      	adds	r1, r4, r0
 800a42c:	428b      	cmp	r3, r1
 800a42e:	bf01      	itttt	eq
 800a430:	6819      	ldreq	r1, [r3, #0]
 800a432:	685b      	ldreq	r3, [r3, #4]
 800a434:	1809      	addeq	r1, r1, r0
 800a436:	6021      	streq	r1, [r4, #0]
 800a438:	e7ed      	b.n	800a416 <_free_r+0x1e>
 800a43a:	461a      	mov	r2, r3
 800a43c:	685b      	ldr	r3, [r3, #4]
 800a43e:	b10b      	cbz	r3, 800a444 <_free_r+0x4c>
 800a440:	42a3      	cmp	r3, r4
 800a442:	d9fa      	bls.n	800a43a <_free_r+0x42>
 800a444:	6811      	ldr	r1, [r2, #0]
 800a446:	1850      	adds	r0, r2, r1
 800a448:	42a0      	cmp	r0, r4
 800a44a:	d10b      	bne.n	800a464 <_free_r+0x6c>
 800a44c:	6820      	ldr	r0, [r4, #0]
 800a44e:	4401      	add	r1, r0
 800a450:	1850      	adds	r0, r2, r1
 800a452:	4283      	cmp	r3, r0
 800a454:	6011      	str	r1, [r2, #0]
 800a456:	d1e0      	bne.n	800a41a <_free_r+0x22>
 800a458:	6818      	ldr	r0, [r3, #0]
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	6053      	str	r3, [r2, #4]
 800a45e:	4408      	add	r0, r1
 800a460:	6010      	str	r0, [r2, #0]
 800a462:	e7da      	b.n	800a41a <_free_r+0x22>
 800a464:	d902      	bls.n	800a46c <_free_r+0x74>
 800a466:	230c      	movs	r3, #12
 800a468:	602b      	str	r3, [r5, #0]
 800a46a:	e7d6      	b.n	800a41a <_free_r+0x22>
 800a46c:	6820      	ldr	r0, [r4, #0]
 800a46e:	1821      	adds	r1, r4, r0
 800a470:	428b      	cmp	r3, r1
 800a472:	bf04      	itt	eq
 800a474:	6819      	ldreq	r1, [r3, #0]
 800a476:	685b      	ldreq	r3, [r3, #4]
 800a478:	6063      	str	r3, [r4, #4]
 800a47a:	bf04      	itt	eq
 800a47c:	1809      	addeq	r1, r1, r0
 800a47e:	6021      	streq	r1, [r4, #0]
 800a480:	6054      	str	r4, [r2, #4]
 800a482:	e7ca      	b.n	800a41a <_free_r+0x22>
 800a484:	bd38      	pop	{r3, r4, r5, pc}
 800a486:	bf00      	nop
 800a488:	20005cc4 	.word	0x20005cc4

0800a48c <_Balloc>:
 800a48c:	b570      	push	{r4, r5, r6, lr}
 800a48e:	69c6      	ldr	r6, [r0, #28]
 800a490:	4604      	mov	r4, r0
 800a492:	460d      	mov	r5, r1
 800a494:	b976      	cbnz	r6, 800a4b4 <_Balloc+0x28>
 800a496:	2010      	movs	r0, #16
 800a498:	f7fd ff6c 	bl	8008374 <malloc>
 800a49c:	4602      	mov	r2, r0
 800a49e:	61e0      	str	r0, [r4, #28]
 800a4a0:	b920      	cbnz	r0, 800a4ac <_Balloc+0x20>
 800a4a2:	4b18      	ldr	r3, [pc, #96]	@ (800a504 <_Balloc+0x78>)
 800a4a4:	4818      	ldr	r0, [pc, #96]	@ (800a508 <_Balloc+0x7c>)
 800a4a6:	216b      	movs	r1, #107	@ 0x6b
 800a4a8:	f7ff f930 	bl	800970c <__assert_func>
 800a4ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4b0:	6006      	str	r6, [r0, #0]
 800a4b2:	60c6      	str	r6, [r0, #12]
 800a4b4:	69e6      	ldr	r6, [r4, #28]
 800a4b6:	68f3      	ldr	r3, [r6, #12]
 800a4b8:	b183      	cbz	r3, 800a4dc <_Balloc+0x50>
 800a4ba:	69e3      	ldr	r3, [r4, #28]
 800a4bc:	68db      	ldr	r3, [r3, #12]
 800a4be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a4c2:	b9b8      	cbnz	r0, 800a4f4 <_Balloc+0x68>
 800a4c4:	2101      	movs	r1, #1
 800a4c6:	fa01 f605 	lsl.w	r6, r1, r5
 800a4ca:	1d72      	adds	r2, r6, #5
 800a4cc:	0092      	lsls	r2, r2, #2
 800a4ce:	4620      	mov	r0, r4
 800a4d0:	f001 fd59 	bl	800bf86 <_calloc_r>
 800a4d4:	b160      	cbz	r0, 800a4f0 <_Balloc+0x64>
 800a4d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a4da:	e00e      	b.n	800a4fa <_Balloc+0x6e>
 800a4dc:	2221      	movs	r2, #33	@ 0x21
 800a4de:	2104      	movs	r1, #4
 800a4e0:	4620      	mov	r0, r4
 800a4e2:	f001 fd50 	bl	800bf86 <_calloc_r>
 800a4e6:	69e3      	ldr	r3, [r4, #28]
 800a4e8:	60f0      	str	r0, [r6, #12]
 800a4ea:	68db      	ldr	r3, [r3, #12]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d1e4      	bne.n	800a4ba <_Balloc+0x2e>
 800a4f0:	2000      	movs	r0, #0
 800a4f2:	bd70      	pop	{r4, r5, r6, pc}
 800a4f4:	6802      	ldr	r2, [r0, #0]
 800a4f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a500:	e7f7      	b.n	800a4f2 <_Balloc+0x66>
 800a502:	bf00      	nop
 800a504:	0800d3bd 	.word	0x0800d3bd
 800a508:	0800d4e0 	.word	0x0800d4e0

0800a50c <_Bfree>:
 800a50c:	b570      	push	{r4, r5, r6, lr}
 800a50e:	69c6      	ldr	r6, [r0, #28]
 800a510:	4605      	mov	r5, r0
 800a512:	460c      	mov	r4, r1
 800a514:	b976      	cbnz	r6, 800a534 <_Bfree+0x28>
 800a516:	2010      	movs	r0, #16
 800a518:	f7fd ff2c 	bl	8008374 <malloc>
 800a51c:	4602      	mov	r2, r0
 800a51e:	61e8      	str	r0, [r5, #28]
 800a520:	b920      	cbnz	r0, 800a52c <_Bfree+0x20>
 800a522:	4b09      	ldr	r3, [pc, #36]	@ (800a548 <_Bfree+0x3c>)
 800a524:	4809      	ldr	r0, [pc, #36]	@ (800a54c <_Bfree+0x40>)
 800a526:	218f      	movs	r1, #143	@ 0x8f
 800a528:	f7ff f8f0 	bl	800970c <__assert_func>
 800a52c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a530:	6006      	str	r6, [r0, #0]
 800a532:	60c6      	str	r6, [r0, #12]
 800a534:	b13c      	cbz	r4, 800a546 <_Bfree+0x3a>
 800a536:	69eb      	ldr	r3, [r5, #28]
 800a538:	6862      	ldr	r2, [r4, #4]
 800a53a:	68db      	ldr	r3, [r3, #12]
 800a53c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a540:	6021      	str	r1, [r4, #0]
 800a542:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a546:	bd70      	pop	{r4, r5, r6, pc}
 800a548:	0800d3bd 	.word	0x0800d3bd
 800a54c:	0800d4e0 	.word	0x0800d4e0

0800a550 <__multadd>:
 800a550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a554:	690d      	ldr	r5, [r1, #16]
 800a556:	4607      	mov	r7, r0
 800a558:	460c      	mov	r4, r1
 800a55a:	461e      	mov	r6, r3
 800a55c:	f101 0c14 	add.w	ip, r1, #20
 800a560:	2000      	movs	r0, #0
 800a562:	f8dc 3000 	ldr.w	r3, [ip]
 800a566:	b299      	uxth	r1, r3
 800a568:	fb02 6101 	mla	r1, r2, r1, r6
 800a56c:	0c1e      	lsrs	r6, r3, #16
 800a56e:	0c0b      	lsrs	r3, r1, #16
 800a570:	fb02 3306 	mla	r3, r2, r6, r3
 800a574:	b289      	uxth	r1, r1
 800a576:	3001      	adds	r0, #1
 800a578:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a57c:	4285      	cmp	r5, r0
 800a57e:	f84c 1b04 	str.w	r1, [ip], #4
 800a582:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a586:	dcec      	bgt.n	800a562 <__multadd+0x12>
 800a588:	b30e      	cbz	r6, 800a5ce <__multadd+0x7e>
 800a58a:	68a3      	ldr	r3, [r4, #8]
 800a58c:	42ab      	cmp	r3, r5
 800a58e:	dc19      	bgt.n	800a5c4 <__multadd+0x74>
 800a590:	6861      	ldr	r1, [r4, #4]
 800a592:	4638      	mov	r0, r7
 800a594:	3101      	adds	r1, #1
 800a596:	f7ff ff79 	bl	800a48c <_Balloc>
 800a59a:	4680      	mov	r8, r0
 800a59c:	b928      	cbnz	r0, 800a5aa <__multadd+0x5a>
 800a59e:	4602      	mov	r2, r0
 800a5a0:	4b0c      	ldr	r3, [pc, #48]	@ (800a5d4 <__multadd+0x84>)
 800a5a2:	480d      	ldr	r0, [pc, #52]	@ (800a5d8 <__multadd+0x88>)
 800a5a4:	21ba      	movs	r1, #186	@ 0xba
 800a5a6:	f7ff f8b1 	bl	800970c <__assert_func>
 800a5aa:	6922      	ldr	r2, [r4, #16]
 800a5ac:	3202      	adds	r2, #2
 800a5ae:	f104 010c 	add.w	r1, r4, #12
 800a5b2:	0092      	lsls	r2, r2, #2
 800a5b4:	300c      	adds	r0, #12
 800a5b6:	f7ff f894 	bl	80096e2 <memcpy>
 800a5ba:	4621      	mov	r1, r4
 800a5bc:	4638      	mov	r0, r7
 800a5be:	f7ff ffa5 	bl	800a50c <_Bfree>
 800a5c2:	4644      	mov	r4, r8
 800a5c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a5c8:	3501      	adds	r5, #1
 800a5ca:	615e      	str	r6, [r3, #20]
 800a5cc:	6125      	str	r5, [r4, #16]
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5d4:	0800d4cf 	.word	0x0800d4cf
 800a5d8:	0800d4e0 	.word	0x0800d4e0

0800a5dc <__s2b>:
 800a5dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5e0:	460c      	mov	r4, r1
 800a5e2:	4615      	mov	r5, r2
 800a5e4:	461f      	mov	r7, r3
 800a5e6:	2209      	movs	r2, #9
 800a5e8:	3308      	adds	r3, #8
 800a5ea:	4606      	mov	r6, r0
 800a5ec:	fb93 f3f2 	sdiv	r3, r3, r2
 800a5f0:	2100      	movs	r1, #0
 800a5f2:	2201      	movs	r2, #1
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	db09      	blt.n	800a60c <__s2b+0x30>
 800a5f8:	4630      	mov	r0, r6
 800a5fa:	f7ff ff47 	bl	800a48c <_Balloc>
 800a5fe:	b940      	cbnz	r0, 800a612 <__s2b+0x36>
 800a600:	4602      	mov	r2, r0
 800a602:	4b19      	ldr	r3, [pc, #100]	@ (800a668 <__s2b+0x8c>)
 800a604:	4819      	ldr	r0, [pc, #100]	@ (800a66c <__s2b+0x90>)
 800a606:	21d3      	movs	r1, #211	@ 0xd3
 800a608:	f7ff f880 	bl	800970c <__assert_func>
 800a60c:	0052      	lsls	r2, r2, #1
 800a60e:	3101      	adds	r1, #1
 800a610:	e7f0      	b.n	800a5f4 <__s2b+0x18>
 800a612:	9b08      	ldr	r3, [sp, #32]
 800a614:	6143      	str	r3, [r0, #20]
 800a616:	2d09      	cmp	r5, #9
 800a618:	f04f 0301 	mov.w	r3, #1
 800a61c:	6103      	str	r3, [r0, #16]
 800a61e:	dd16      	ble.n	800a64e <__s2b+0x72>
 800a620:	f104 0909 	add.w	r9, r4, #9
 800a624:	46c8      	mov	r8, r9
 800a626:	442c      	add	r4, r5
 800a628:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a62c:	4601      	mov	r1, r0
 800a62e:	3b30      	subs	r3, #48	@ 0x30
 800a630:	220a      	movs	r2, #10
 800a632:	4630      	mov	r0, r6
 800a634:	f7ff ff8c 	bl	800a550 <__multadd>
 800a638:	45a0      	cmp	r8, r4
 800a63a:	d1f5      	bne.n	800a628 <__s2b+0x4c>
 800a63c:	f1a5 0408 	sub.w	r4, r5, #8
 800a640:	444c      	add	r4, r9
 800a642:	1b2d      	subs	r5, r5, r4
 800a644:	1963      	adds	r3, r4, r5
 800a646:	42bb      	cmp	r3, r7
 800a648:	db04      	blt.n	800a654 <__s2b+0x78>
 800a64a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a64e:	340a      	adds	r4, #10
 800a650:	2509      	movs	r5, #9
 800a652:	e7f6      	b.n	800a642 <__s2b+0x66>
 800a654:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a658:	4601      	mov	r1, r0
 800a65a:	3b30      	subs	r3, #48	@ 0x30
 800a65c:	220a      	movs	r2, #10
 800a65e:	4630      	mov	r0, r6
 800a660:	f7ff ff76 	bl	800a550 <__multadd>
 800a664:	e7ee      	b.n	800a644 <__s2b+0x68>
 800a666:	bf00      	nop
 800a668:	0800d4cf 	.word	0x0800d4cf
 800a66c:	0800d4e0 	.word	0x0800d4e0

0800a670 <__hi0bits>:
 800a670:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a674:	4603      	mov	r3, r0
 800a676:	bf36      	itet	cc
 800a678:	0403      	lslcc	r3, r0, #16
 800a67a:	2000      	movcs	r0, #0
 800a67c:	2010      	movcc	r0, #16
 800a67e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a682:	bf3c      	itt	cc
 800a684:	021b      	lslcc	r3, r3, #8
 800a686:	3008      	addcc	r0, #8
 800a688:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a68c:	bf3c      	itt	cc
 800a68e:	011b      	lslcc	r3, r3, #4
 800a690:	3004      	addcc	r0, #4
 800a692:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a696:	bf3c      	itt	cc
 800a698:	009b      	lslcc	r3, r3, #2
 800a69a:	3002      	addcc	r0, #2
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	db05      	blt.n	800a6ac <__hi0bits+0x3c>
 800a6a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a6a4:	f100 0001 	add.w	r0, r0, #1
 800a6a8:	bf08      	it	eq
 800a6aa:	2020      	moveq	r0, #32
 800a6ac:	4770      	bx	lr

0800a6ae <__lo0bits>:
 800a6ae:	6803      	ldr	r3, [r0, #0]
 800a6b0:	4602      	mov	r2, r0
 800a6b2:	f013 0007 	ands.w	r0, r3, #7
 800a6b6:	d00b      	beq.n	800a6d0 <__lo0bits+0x22>
 800a6b8:	07d9      	lsls	r1, r3, #31
 800a6ba:	d421      	bmi.n	800a700 <__lo0bits+0x52>
 800a6bc:	0798      	lsls	r0, r3, #30
 800a6be:	bf49      	itett	mi
 800a6c0:	085b      	lsrmi	r3, r3, #1
 800a6c2:	089b      	lsrpl	r3, r3, #2
 800a6c4:	2001      	movmi	r0, #1
 800a6c6:	6013      	strmi	r3, [r2, #0]
 800a6c8:	bf5c      	itt	pl
 800a6ca:	6013      	strpl	r3, [r2, #0]
 800a6cc:	2002      	movpl	r0, #2
 800a6ce:	4770      	bx	lr
 800a6d0:	b299      	uxth	r1, r3
 800a6d2:	b909      	cbnz	r1, 800a6d8 <__lo0bits+0x2a>
 800a6d4:	0c1b      	lsrs	r3, r3, #16
 800a6d6:	2010      	movs	r0, #16
 800a6d8:	b2d9      	uxtb	r1, r3
 800a6da:	b909      	cbnz	r1, 800a6e0 <__lo0bits+0x32>
 800a6dc:	3008      	adds	r0, #8
 800a6de:	0a1b      	lsrs	r3, r3, #8
 800a6e0:	0719      	lsls	r1, r3, #28
 800a6e2:	bf04      	itt	eq
 800a6e4:	091b      	lsreq	r3, r3, #4
 800a6e6:	3004      	addeq	r0, #4
 800a6e8:	0799      	lsls	r1, r3, #30
 800a6ea:	bf04      	itt	eq
 800a6ec:	089b      	lsreq	r3, r3, #2
 800a6ee:	3002      	addeq	r0, #2
 800a6f0:	07d9      	lsls	r1, r3, #31
 800a6f2:	d403      	bmi.n	800a6fc <__lo0bits+0x4e>
 800a6f4:	085b      	lsrs	r3, r3, #1
 800a6f6:	f100 0001 	add.w	r0, r0, #1
 800a6fa:	d003      	beq.n	800a704 <__lo0bits+0x56>
 800a6fc:	6013      	str	r3, [r2, #0]
 800a6fe:	4770      	bx	lr
 800a700:	2000      	movs	r0, #0
 800a702:	4770      	bx	lr
 800a704:	2020      	movs	r0, #32
 800a706:	4770      	bx	lr

0800a708 <__i2b>:
 800a708:	b510      	push	{r4, lr}
 800a70a:	460c      	mov	r4, r1
 800a70c:	2101      	movs	r1, #1
 800a70e:	f7ff febd 	bl	800a48c <_Balloc>
 800a712:	4602      	mov	r2, r0
 800a714:	b928      	cbnz	r0, 800a722 <__i2b+0x1a>
 800a716:	4b05      	ldr	r3, [pc, #20]	@ (800a72c <__i2b+0x24>)
 800a718:	4805      	ldr	r0, [pc, #20]	@ (800a730 <__i2b+0x28>)
 800a71a:	f240 1145 	movw	r1, #325	@ 0x145
 800a71e:	f7fe fff5 	bl	800970c <__assert_func>
 800a722:	2301      	movs	r3, #1
 800a724:	6144      	str	r4, [r0, #20]
 800a726:	6103      	str	r3, [r0, #16]
 800a728:	bd10      	pop	{r4, pc}
 800a72a:	bf00      	nop
 800a72c:	0800d4cf 	.word	0x0800d4cf
 800a730:	0800d4e0 	.word	0x0800d4e0

0800a734 <__multiply>:
 800a734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a738:	4617      	mov	r7, r2
 800a73a:	690a      	ldr	r2, [r1, #16]
 800a73c:	693b      	ldr	r3, [r7, #16]
 800a73e:	429a      	cmp	r2, r3
 800a740:	bfa8      	it	ge
 800a742:	463b      	movge	r3, r7
 800a744:	4689      	mov	r9, r1
 800a746:	bfa4      	itt	ge
 800a748:	460f      	movge	r7, r1
 800a74a:	4699      	movge	r9, r3
 800a74c:	693d      	ldr	r5, [r7, #16]
 800a74e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	6879      	ldr	r1, [r7, #4]
 800a756:	eb05 060a 	add.w	r6, r5, sl
 800a75a:	42b3      	cmp	r3, r6
 800a75c:	b085      	sub	sp, #20
 800a75e:	bfb8      	it	lt
 800a760:	3101      	addlt	r1, #1
 800a762:	f7ff fe93 	bl	800a48c <_Balloc>
 800a766:	b930      	cbnz	r0, 800a776 <__multiply+0x42>
 800a768:	4602      	mov	r2, r0
 800a76a:	4b41      	ldr	r3, [pc, #260]	@ (800a870 <__multiply+0x13c>)
 800a76c:	4841      	ldr	r0, [pc, #260]	@ (800a874 <__multiply+0x140>)
 800a76e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a772:	f7fe ffcb 	bl	800970c <__assert_func>
 800a776:	f100 0414 	add.w	r4, r0, #20
 800a77a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a77e:	4623      	mov	r3, r4
 800a780:	2200      	movs	r2, #0
 800a782:	4573      	cmp	r3, lr
 800a784:	d320      	bcc.n	800a7c8 <__multiply+0x94>
 800a786:	f107 0814 	add.w	r8, r7, #20
 800a78a:	f109 0114 	add.w	r1, r9, #20
 800a78e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a792:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a796:	9302      	str	r3, [sp, #8]
 800a798:	1beb      	subs	r3, r5, r7
 800a79a:	3b15      	subs	r3, #21
 800a79c:	f023 0303 	bic.w	r3, r3, #3
 800a7a0:	3304      	adds	r3, #4
 800a7a2:	3715      	adds	r7, #21
 800a7a4:	42bd      	cmp	r5, r7
 800a7a6:	bf38      	it	cc
 800a7a8:	2304      	movcc	r3, #4
 800a7aa:	9301      	str	r3, [sp, #4]
 800a7ac:	9b02      	ldr	r3, [sp, #8]
 800a7ae:	9103      	str	r1, [sp, #12]
 800a7b0:	428b      	cmp	r3, r1
 800a7b2:	d80c      	bhi.n	800a7ce <__multiply+0x9a>
 800a7b4:	2e00      	cmp	r6, #0
 800a7b6:	dd03      	ble.n	800a7c0 <__multiply+0x8c>
 800a7b8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d055      	beq.n	800a86c <__multiply+0x138>
 800a7c0:	6106      	str	r6, [r0, #16]
 800a7c2:	b005      	add	sp, #20
 800a7c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7c8:	f843 2b04 	str.w	r2, [r3], #4
 800a7cc:	e7d9      	b.n	800a782 <__multiply+0x4e>
 800a7ce:	f8b1 a000 	ldrh.w	sl, [r1]
 800a7d2:	f1ba 0f00 	cmp.w	sl, #0
 800a7d6:	d01f      	beq.n	800a818 <__multiply+0xe4>
 800a7d8:	46c4      	mov	ip, r8
 800a7da:	46a1      	mov	r9, r4
 800a7dc:	2700      	movs	r7, #0
 800a7de:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a7e2:	f8d9 3000 	ldr.w	r3, [r9]
 800a7e6:	fa1f fb82 	uxth.w	fp, r2
 800a7ea:	b29b      	uxth	r3, r3
 800a7ec:	fb0a 330b 	mla	r3, sl, fp, r3
 800a7f0:	443b      	add	r3, r7
 800a7f2:	f8d9 7000 	ldr.w	r7, [r9]
 800a7f6:	0c12      	lsrs	r2, r2, #16
 800a7f8:	0c3f      	lsrs	r7, r7, #16
 800a7fa:	fb0a 7202 	mla	r2, sl, r2, r7
 800a7fe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a802:	b29b      	uxth	r3, r3
 800a804:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a808:	4565      	cmp	r5, ip
 800a80a:	f849 3b04 	str.w	r3, [r9], #4
 800a80e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a812:	d8e4      	bhi.n	800a7de <__multiply+0xaa>
 800a814:	9b01      	ldr	r3, [sp, #4]
 800a816:	50e7      	str	r7, [r4, r3]
 800a818:	9b03      	ldr	r3, [sp, #12]
 800a81a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a81e:	3104      	adds	r1, #4
 800a820:	f1b9 0f00 	cmp.w	r9, #0
 800a824:	d020      	beq.n	800a868 <__multiply+0x134>
 800a826:	6823      	ldr	r3, [r4, #0]
 800a828:	4647      	mov	r7, r8
 800a82a:	46a4      	mov	ip, r4
 800a82c:	f04f 0a00 	mov.w	sl, #0
 800a830:	f8b7 b000 	ldrh.w	fp, [r7]
 800a834:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a838:	fb09 220b 	mla	r2, r9, fp, r2
 800a83c:	4452      	add	r2, sl
 800a83e:	b29b      	uxth	r3, r3
 800a840:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a844:	f84c 3b04 	str.w	r3, [ip], #4
 800a848:	f857 3b04 	ldr.w	r3, [r7], #4
 800a84c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a850:	f8bc 3000 	ldrh.w	r3, [ip]
 800a854:	fb09 330a 	mla	r3, r9, sl, r3
 800a858:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a85c:	42bd      	cmp	r5, r7
 800a85e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a862:	d8e5      	bhi.n	800a830 <__multiply+0xfc>
 800a864:	9a01      	ldr	r2, [sp, #4]
 800a866:	50a3      	str	r3, [r4, r2]
 800a868:	3404      	adds	r4, #4
 800a86a:	e79f      	b.n	800a7ac <__multiply+0x78>
 800a86c:	3e01      	subs	r6, #1
 800a86e:	e7a1      	b.n	800a7b4 <__multiply+0x80>
 800a870:	0800d4cf 	.word	0x0800d4cf
 800a874:	0800d4e0 	.word	0x0800d4e0

0800a878 <__pow5mult>:
 800a878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a87c:	4615      	mov	r5, r2
 800a87e:	f012 0203 	ands.w	r2, r2, #3
 800a882:	4607      	mov	r7, r0
 800a884:	460e      	mov	r6, r1
 800a886:	d007      	beq.n	800a898 <__pow5mult+0x20>
 800a888:	4c25      	ldr	r4, [pc, #148]	@ (800a920 <__pow5mult+0xa8>)
 800a88a:	3a01      	subs	r2, #1
 800a88c:	2300      	movs	r3, #0
 800a88e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a892:	f7ff fe5d 	bl	800a550 <__multadd>
 800a896:	4606      	mov	r6, r0
 800a898:	10ad      	asrs	r5, r5, #2
 800a89a:	d03d      	beq.n	800a918 <__pow5mult+0xa0>
 800a89c:	69fc      	ldr	r4, [r7, #28]
 800a89e:	b97c      	cbnz	r4, 800a8c0 <__pow5mult+0x48>
 800a8a0:	2010      	movs	r0, #16
 800a8a2:	f7fd fd67 	bl	8008374 <malloc>
 800a8a6:	4602      	mov	r2, r0
 800a8a8:	61f8      	str	r0, [r7, #28]
 800a8aa:	b928      	cbnz	r0, 800a8b8 <__pow5mult+0x40>
 800a8ac:	4b1d      	ldr	r3, [pc, #116]	@ (800a924 <__pow5mult+0xac>)
 800a8ae:	481e      	ldr	r0, [pc, #120]	@ (800a928 <__pow5mult+0xb0>)
 800a8b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a8b4:	f7fe ff2a 	bl	800970c <__assert_func>
 800a8b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a8bc:	6004      	str	r4, [r0, #0]
 800a8be:	60c4      	str	r4, [r0, #12]
 800a8c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a8c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a8c8:	b94c      	cbnz	r4, 800a8de <__pow5mult+0x66>
 800a8ca:	f240 2171 	movw	r1, #625	@ 0x271
 800a8ce:	4638      	mov	r0, r7
 800a8d0:	f7ff ff1a 	bl	800a708 <__i2b>
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a8da:	4604      	mov	r4, r0
 800a8dc:	6003      	str	r3, [r0, #0]
 800a8de:	f04f 0900 	mov.w	r9, #0
 800a8e2:	07eb      	lsls	r3, r5, #31
 800a8e4:	d50a      	bpl.n	800a8fc <__pow5mult+0x84>
 800a8e6:	4631      	mov	r1, r6
 800a8e8:	4622      	mov	r2, r4
 800a8ea:	4638      	mov	r0, r7
 800a8ec:	f7ff ff22 	bl	800a734 <__multiply>
 800a8f0:	4631      	mov	r1, r6
 800a8f2:	4680      	mov	r8, r0
 800a8f4:	4638      	mov	r0, r7
 800a8f6:	f7ff fe09 	bl	800a50c <_Bfree>
 800a8fa:	4646      	mov	r6, r8
 800a8fc:	106d      	asrs	r5, r5, #1
 800a8fe:	d00b      	beq.n	800a918 <__pow5mult+0xa0>
 800a900:	6820      	ldr	r0, [r4, #0]
 800a902:	b938      	cbnz	r0, 800a914 <__pow5mult+0x9c>
 800a904:	4622      	mov	r2, r4
 800a906:	4621      	mov	r1, r4
 800a908:	4638      	mov	r0, r7
 800a90a:	f7ff ff13 	bl	800a734 <__multiply>
 800a90e:	6020      	str	r0, [r4, #0]
 800a910:	f8c0 9000 	str.w	r9, [r0]
 800a914:	4604      	mov	r4, r0
 800a916:	e7e4      	b.n	800a8e2 <__pow5mult+0x6a>
 800a918:	4630      	mov	r0, r6
 800a91a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a91e:	bf00      	nop
 800a920:	0800d5b4 	.word	0x0800d5b4
 800a924:	0800d3bd 	.word	0x0800d3bd
 800a928:	0800d4e0 	.word	0x0800d4e0

0800a92c <__lshift>:
 800a92c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a930:	460c      	mov	r4, r1
 800a932:	6849      	ldr	r1, [r1, #4]
 800a934:	6923      	ldr	r3, [r4, #16]
 800a936:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a93a:	68a3      	ldr	r3, [r4, #8]
 800a93c:	4607      	mov	r7, r0
 800a93e:	4691      	mov	r9, r2
 800a940:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a944:	f108 0601 	add.w	r6, r8, #1
 800a948:	42b3      	cmp	r3, r6
 800a94a:	db0b      	blt.n	800a964 <__lshift+0x38>
 800a94c:	4638      	mov	r0, r7
 800a94e:	f7ff fd9d 	bl	800a48c <_Balloc>
 800a952:	4605      	mov	r5, r0
 800a954:	b948      	cbnz	r0, 800a96a <__lshift+0x3e>
 800a956:	4602      	mov	r2, r0
 800a958:	4b28      	ldr	r3, [pc, #160]	@ (800a9fc <__lshift+0xd0>)
 800a95a:	4829      	ldr	r0, [pc, #164]	@ (800aa00 <__lshift+0xd4>)
 800a95c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a960:	f7fe fed4 	bl	800970c <__assert_func>
 800a964:	3101      	adds	r1, #1
 800a966:	005b      	lsls	r3, r3, #1
 800a968:	e7ee      	b.n	800a948 <__lshift+0x1c>
 800a96a:	2300      	movs	r3, #0
 800a96c:	f100 0114 	add.w	r1, r0, #20
 800a970:	f100 0210 	add.w	r2, r0, #16
 800a974:	4618      	mov	r0, r3
 800a976:	4553      	cmp	r3, sl
 800a978:	db33      	blt.n	800a9e2 <__lshift+0xb6>
 800a97a:	6920      	ldr	r0, [r4, #16]
 800a97c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a980:	f104 0314 	add.w	r3, r4, #20
 800a984:	f019 091f 	ands.w	r9, r9, #31
 800a988:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a98c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a990:	d02b      	beq.n	800a9ea <__lshift+0xbe>
 800a992:	f1c9 0e20 	rsb	lr, r9, #32
 800a996:	468a      	mov	sl, r1
 800a998:	2200      	movs	r2, #0
 800a99a:	6818      	ldr	r0, [r3, #0]
 800a99c:	fa00 f009 	lsl.w	r0, r0, r9
 800a9a0:	4310      	orrs	r0, r2
 800a9a2:	f84a 0b04 	str.w	r0, [sl], #4
 800a9a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9aa:	459c      	cmp	ip, r3
 800a9ac:	fa22 f20e 	lsr.w	r2, r2, lr
 800a9b0:	d8f3      	bhi.n	800a99a <__lshift+0x6e>
 800a9b2:	ebac 0304 	sub.w	r3, ip, r4
 800a9b6:	3b15      	subs	r3, #21
 800a9b8:	f023 0303 	bic.w	r3, r3, #3
 800a9bc:	3304      	adds	r3, #4
 800a9be:	f104 0015 	add.w	r0, r4, #21
 800a9c2:	4560      	cmp	r0, ip
 800a9c4:	bf88      	it	hi
 800a9c6:	2304      	movhi	r3, #4
 800a9c8:	50ca      	str	r2, [r1, r3]
 800a9ca:	b10a      	cbz	r2, 800a9d0 <__lshift+0xa4>
 800a9cc:	f108 0602 	add.w	r6, r8, #2
 800a9d0:	3e01      	subs	r6, #1
 800a9d2:	4638      	mov	r0, r7
 800a9d4:	612e      	str	r6, [r5, #16]
 800a9d6:	4621      	mov	r1, r4
 800a9d8:	f7ff fd98 	bl	800a50c <_Bfree>
 800a9dc:	4628      	mov	r0, r5
 800a9de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9e2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a9e6:	3301      	adds	r3, #1
 800a9e8:	e7c5      	b.n	800a976 <__lshift+0x4a>
 800a9ea:	3904      	subs	r1, #4
 800a9ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9f0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a9f4:	459c      	cmp	ip, r3
 800a9f6:	d8f9      	bhi.n	800a9ec <__lshift+0xc0>
 800a9f8:	e7ea      	b.n	800a9d0 <__lshift+0xa4>
 800a9fa:	bf00      	nop
 800a9fc:	0800d4cf 	.word	0x0800d4cf
 800aa00:	0800d4e0 	.word	0x0800d4e0

0800aa04 <__mcmp>:
 800aa04:	690a      	ldr	r2, [r1, #16]
 800aa06:	4603      	mov	r3, r0
 800aa08:	6900      	ldr	r0, [r0, #16]
 800aa0a:	1a80      	subs	r0, r0, r2
 800aa0c:	b530      	push	{r4, r5, lr}
 800aa0e:	d10e      	bne.n	800aa2e <__mcmp+0x2a>
 800aa10:	3314      	adds	r3, #20
 800aa12:	3114      	adds	r1, #20
 800aa14:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800aa18:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800aa1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aa20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aa24:	4295      	cmp	r5, r2
 800aa26:	d003      	beq.n	800aa30 <__mcmp+0x2c>
 800aa28:	d205      	bcs.n	800aa36 <__mcmp+0x32>
 800aa2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa2e:	bd30      	pop	{r4, r5, pc}
 800aa30:	42a3      	cmp	r3, r4
 800aa32:	d3f3      	bcc.n	800aa1c <__mcmp+0x18>
 800aa34:	e7fb      	b.n	800aa2e <__mcmp+0x2a>
 800aa36:	2001      	movs	r0, #1
 800aa38:	e7f9      	b.n	800aa2e <__mcmp+0x2a>
	...

0800aa3c <__mdiff>:
 800aa3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa40:	4689      	mov	r9, r1
 800aa42:	4606      	mov	r6, r0
 800aa44:	4611      	mov	r1, r2
 800aa46:	4648      	mov	r0, r9
 800aa48:	4614      	mov	r4, r2
 800aa4a:	f7ff ffdb 	bl	800aa04 <__mcmp>
 800aa4e:	1e05      	subs	r5, r0, #0
 800aa50:	d112      	bne.n	800aa78 <__mdiff+0x3c>
 800aa52:	4629      	mov	r1, r5
 800aa54:	4630      	mov	r0, r6
 800aa56:	f7ff fd19 	bl	800a48c <_Balloc>
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	b928      	cbnz	r0, 800aa6a <__mdiff+0x2e>
 800aa5e:	4b3f      	ldr	r3, [pc, #252]	@ (800ab5c <__mdiff+0x120>)
 800aa60:	f240 2137 	movw	r1, #567	@ 0x237
 800aa64:	483e      	ldr	r0, [pc, #248]	@ (800ab60 <__mdiff+0x124>)
 800aa66:	f7fe fe51 	bl	800970c <__assert_func>
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aa70:	4610      	mov	r0, r2
 800aa72:	b003      	add	sp, #12
 800aa74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa78:	bfbc      	itt	lt
 800aa7a:	464b      	movlt	r3, r9
 800aa7c:	46a1      	movlt	r9, r4
 800aa7e:	4630      	mov	r0, r6
 800aa80:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aa84:	bfba      	itte	lt
 800aa86:	461c      	movlt	r4, r3
 800aa88:	2501      	movlt	r5, #1
 800aa8a:	2500      	movge	r5, #0
 800aa8c:	f7ff fcfe 	bl	800a48c <_Balloc>
 800aa90:	4602      	mov	r2, r0
 800aa92:	b918      	cbnz	r0, 800aa9c <__mdiff+0x60>
 800aa94:	4b31      	ldr	r3, [pc, #196]	@ (800ab5c <__mdiff+0x120>)
 800aa96:	f240 2145 	movw	r1, #581	@ 0x245
 800aa9a:	e7e3      	b.n	800aa64 <__mdiff+0x28>
 800aa9c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800aaa0:	6926      	ldr	r6, [r4, #16]
 800aaa2:	60c5      	str	r5, [r0, #12]
 800aaa4:	f109 0310 	add.w	r3, r9, #16
 800aaa8:	f109 0514 	add.w	r5, r9, #20
 800aaac:	f104 0e14 	add.w	lr, r4, #20
 800aab0:	f100 0b14 	add.w	fp, r0, #20
 800aab4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800aab8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800aabc:	9301      	str	r3, [sp, #4]
 800aabe:	46d9      	mov	r9, fp
 800aac0:	f04f 0c00 	mov.w	ip, #0
 800aac4:	9b01      	ldr	r3, [sp, #4]
 800aac6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800aaca:	f853 af04 	ldr.w	sl, [r3, #4]!
 800aace:	9301      	str	r3, [sp, #4]
 800aad0:	fa1f f38a 	uxth.w	r3, sl
 800aad4:	4619      	mov	r1, r3
 800aad6:	b283      	uxth	r3, r0
 800aad8:	1acb      	subs	r3, r1, r3
 800aada:	0c00      	lsrs	r0, r0, #16
 800aadc:	4463      	add	r3, ip
 800aade:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800aae2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800aae6:	b29b      	uxth	r3, r3
 800aae8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800aaec:	4576      	cmp	r6, lr
 800aaee:	f849 3b04 	str.w	r3, [r9], #4
 800aaf2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aaf6:	d8e5      	bhi.n	800aac4 <__mdiff+0x88>
 800aaf8:	1b33      	subs	r3, r6, r4
 800aafa:	3b15      	subs	r3, #21
 800aafc:	f023 0303 	bic.w	r3, r3, #3
 800ab00:	3415      	adds	r4, #21
 800ab02:	3304      	adds	r3, #4
 800ab04:	42a6      	cmp	r6, r4
 800ab06:	bf38      	it	cc
 800ab08:	2304      	movcc	r3, #4
 800ab0a:	441d      	add	r5, r3
 800ab0c:	445b      	add	r3, fp
 800ab0e:	461e      	mov	r6, r3
 800ab10:	462c      	mov	r4, r5
 800ab12:	4544      	cmp	r4, r8
 800ab14:	d30e      	bcc.n	800ab34 <__mdiff+0xf8>
 800ab16:	f108 0103 	add.w	r1, r8, #3
 800ab1a:	1b49      	subs	r1, r1, r5
 800ab1c:	f021 0103 	bic.w	r1, r1, #3
 800ab20:	3d03      	subs	r5, #3
 800ab22:	45a8      	cmp	r8, r5
 800ab24:	bf38      	it	cc
 800ab26:	2100      	movcc	r1, #0
 800ab28:	440b      	add	r3, r1
 800ab2a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ab2e:	b191      	cbz	r1, 800ab56 <__mdiff+0x11a>
 800ab30:	6117      	str	r7, [r2, #16]
 800ab32:	e79d      	b.n	800aa70 <__mdiff+0x34>
 800ab34:	f854 1b04 	ldr.w	r1, [r4], #4
 800ab38:	46e6      	mov	lr, ip
 800ab3a:	0c08      	lsrs	r0, r1, #16
 800ab3c:	fa1c fc81 	uxtah	ip, ip, r1
 800ab40:	4471      	add	r1, lr
 800ab42:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ab46:	b289      	uxth	r1, r1
 800ab48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ab4c:	f846 1b04 	str.w	r1, [r6], #4
 800ab50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab54:	e7dd      	b.n	800ab12 <__mdiff+0xd6>
 800ab56:	3f01      	subs	r7, #1
 800ab58:	e7e7      	b.n	800ab2a <__mdiff+0xee>
 800ab5a:	bf00      	nop
 800ab5c:	0800d4cf 	.word	0x0800d4cf
 800ab60:	0800d4e0 	.word	0x0800d4e0

0800ab64 <__ulp>:
 800ab64:	b082      	sub	sp, #8
 800ab66:	ed8d 0b00 	vstr	d0, [sp]
 800ab6a:	9a01      	ldr	r2, [sp, #4]
 800ab6c:	4b0f      	ldr	r3, [pc, #60]	@ (800abac <__ulp+0x48>)
 800ab6e:	4013      	ands	r3, r2
 800ab70:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	dc08      	bgt.n	800ab8a <__ulp+0x26>
 800ab78:	425b      	negs	r3, r3
 800ab7a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ab7e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ab82:	da04      	bge.n	800ab8e <__ulp+0x2a>
 800ab84:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ab88:	4113      	asrs	r3, r2
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	e008      	b.n	800aba0 <__ulp+0x3c>
 800ab8e:	f1a2 0314 	sub.w	r3, r2, #20
 800ab92:	2b1e      	cmp	r3, #30
 800ab94:	bfda      	itte	le
 800ab96:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ab9a:	40da      	lsrle	r2, r3
 800ab9c:	2201      	movgt	r2, #1
 800ab9e:	2300      	movs	r3, #0
 800aba0:	4619      	mov	r1, r3
 800aba2:	4610      	mov	r0, r2
 800aba4:	ec41 0b10 	vmov	d0, r0, r1
 800aba8:	b002      	add	sp, #8
 800abaa:	4770      	bx	lr
 800abac:	7ff00000 	.word	0x7ff00000

0800abb0 <__b2d>:
 800abb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abb4:	6906      	ldr	r6, [r0, #16]
 800abb6:	f100 0814 	add.w	r8, r0, #20
 800abba:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800abbe:	1f37      	subs	r7, r6, #4
 800abc0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800abc4:	4610      	mov	r0, r2
 800abc6:	f7ff fd53 	bl	800a670 <__hi0bits>
 800abca:	f1c0 0320 	rsb	r3, r0, #32
 800abce:	280a      	cmp	r0, #10
 800abd0:	600b      	str	r3, [r1, #0]
 800abd2:	491b      	ldr	r1, [pc, #108]	@ (800ac40 <__b2d+0x90>)
 800abd4:	dc15      	bgt.n	800ac02 <__b2d+0x52>
 800abd6:	f1c0 0c0b 	rsb	ip, r0, #11
 800abda:	fa22 f30c 	lsr.w	r3, r2, ip
 800abde:	45b8      	cmp	r8, r7
 800abe0:	ea43 0501 	orr.w	r5, r3, r1
 800abe4:	bf34      	ite	cc
 800abe6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800abea:	2300      	movcs	r3, #0
 800abec:	3015      	adds	r0, #21
 800abee:	fa02 f000 	lsl.w	r0, r2, r0
 800abf2:	fa23 f30c 	lsr.w	r3, r3, ip
 800abf6:	4303      	orrs	r3, r0
 800abf8:	461c      	mov	r4, r3
 800abfa:	ec45 4b10 	vmov	d0, r4, r5
 800abfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac02:	45b8      	cmp	r8, r7
 800ac04:	bf3a      	itte	cc
 800ac06:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ac0a:	f1a6 0708 	subcc.w	r7, r6, #8
 800ac0e:	2300      	movcs	r3, #0
 800ac10:	380b      	subs	r0, #11
 800ac12:	d012      	beq.n	800ac3a <__b2d+0x8a>
 800ac14:	f1c0 0120 	rsb	r1, r0, #32
 800ac18:	fa23 f401 	lsr.w	r4, r3, r1
 800ac1c:	4082      	lsls	r2, r0
 800ac1e:	4322      	orrs	r2, r4
 800ac20:	4547      	cmp	r7, r8
 800ac22:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ac26:	bf8c      	ite	hi
 800ac28:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ac2c:	2200      	movls	r2, #0
 800ac2e:	4083      	lsls	r3, r0
 800ac30:	40ca      	lsrs	r2, r1
 800ac32:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ac36:	4313      	orrs	r3, r2
 800ac38:	e7de      	b.n	800abf8 <__b2d+0x48>
 800ac3a:	ea42 0501 	orr.w	r5, r2, r1
 800ac3e:	e7db      	b.n	800abf8 <__b2d+0x48>
 800ac40:	3ff00000 	.word	0x3ff00000

0800ac44 <__d2b>:
 800ac44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac48:	460f      	mov	r7, r1
 800ac4a:	2101      	movs	r1, #1
 800ac4c:	ec59 8b10 	vmov	r8, r9, d0
 800ac50:	4616      	mov	r6, r2
 800ac52:	f7ff fc1b 	bl	800a48c <_Balloc>
 800ac56:	4604      	mov	r4, r0
 800ac58:	b930      	cbnz	r0, 800ac68 <__d2b+0x24>
 800ac5a:	4602      	mov	r2, r0
 800ac5c:	4b23      	ldr	r3, [pc, #140]	@ (800acec <__d2b+0xa8>)
 800ac5e:	4824      	ldr	r0, [pc, #144]	@ (800acf0 <__d2b+0xac>)
 800ac60:	f240 310f 	movw	r1, #783	@ 0x30f
 800ac64:	f7fe fd52 	bl	800970c <__assert_func>
 800ac68:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ac6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac70:	b10d      	cbz	r5, 800ac76 <__d2b+0x32>
 800ac72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac76:	9301      	str	r3, [sp, #4]
 800ac78:	f1b8 0300 	subs.w	r3, r8, #0
 800ac7c:	d023      	beq.n	800acc6 <__d2b+0x82>
 800ac7e:	4668      	mov	r0, sp
 800ac80:	9300      	str	r3, [sp, #0]
 800ac82:	f7ff fd14 	bl	800a6ae <__lo0bits>
 800ac86:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ac8a:	b1d0      	cbz	r0, 800acc2 <__d2b+0x7e>
 800ac8c:	f1c0 0320 	rsb	r3, r0, #32
 800ac90:	fa02 f303 	lsl.w	r3, r2, r3
 800ac94:	430b      	orrs	r3, r1
 800ac96:	40c2      	lsrs	r2, r0
 800ac98:	6163      	str	r3, [r4, #20]
 800ac9a:	9201      	str	r2, [sp, #4]
 800ac9c:	9b01      	ldr	r3, [sp, #4]
 800ac9e:	61a3      	str	r3, [r4, #24]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	bf0c      	ite	eq
 800aca4:	2201      	moveq	r2, #1
 800aca6:	2202      	movne	r2, #2
 800aca8:	6122      	str	r2, [r4, #16]
 800acaa:	b1a5      	cbz	r5, 800acd6 <__d2b+0x92>
 800acac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800acb0:	4405      	add	r5, r0
 800acb2:	603d      	str	r5, [r7, #0]
 800acb4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800acb8:	6030      	str	r0, [r6, #0]
 800acba:	4620      	mov	r0, r4
 800acbc:	b003      	add	sp, #12
 800acbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acc2:	6161      	str	r1, [r4, #20]
 800acc4:	e7ea      	b.n	800ac9c <__d2b+0x58>
 800acc6:	a801      	add	r0, sp, #4
 800acc8:	f7ff fcf1 	bl	800a6ae <__lo0bits>
 800accc:	9b01      	ldr	r3, [sp, #4]
 800acce:	6163      	str	r3, [r4, #20]
 800acd0:	3020      	adds	r0, #32
 800acd2:	2201      	movs	r2, #1
 800acd4:	e7e8      	b.n	800aca8 <__d2b+0x64>
 800acd6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800acda:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800acde:	6038      	str	r0, [r7, #0]
 800ace0:	6918      	ldr	r0, [r3, #16]
 800ace2:	f7ff fcc5 	bl	800a670 <__hi0bits>
 800ace6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800acea:	e7e5      	b.n	800acb8 <__d2b+0x74>
 800acec:	0800d4cf 	.word	0x0800d4cf
 800acf0:	0800d4e0 	.word	0x0800d4e0

0800acf4 <__ratio>:
 800acf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acf8:	b085      	sub	sp, #20
 800acfa:	e9cd 1000 	strd	r1, r0, [sp]
 800acfe:	a902      	add	r1, sp, #8
 800ad00:	f7ff ff56 	bl	800abb0 <__b2d>
 800ad04:	9800      	ldr	r0, [sp, #0]
 800ad06:	a903      	add	r1, sp, #12
 800ad08:	ec55 4b10 	vmov	r4, r5, d0
 800ad0c:	f7ff ff50 	bl	800abb0 <__b2d>
 800ad10:	9b01      	ldr	r3, [sp, #4]
 800ad12:	6919      	ldr	r1, [r3, #16]
 800ad14:	9b00      	ldr	r3, [sp, #0]
 800ad16:	691b      	ldr	r3, [r3, #16]
 800ad18:	1ac9      	subs	r1, r1, r3
 800ad1a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ad1e:	1a9b      	subs	r3, r3, r2
 800ad20:	ec5b ab10 	vmov	sl, fp, d0
 800ad24:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	bfce      	itee	gt
 800ad2c:	462a      	movgt	r2, r5
 800ad2e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ad32:	465a      	movle	r2, fp
 800ad34:	462f      	mov	r7, r5
 800ad36:	46d9      	mov	r9, fp
 800ad38:	bfcc      	ite	gt
 800ad3a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ad3e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ad42:	464b      	mov	r3, r9
 800ad44:	4652      	mov	r2, sl
 800ad46:	4620      	mov	r0, r4
 800ad48:	4639      	mov	r1, r7
 800ad4a:	f7f5 fd8f 	bl	800086c <__aeabi_ddiv>
 800ad4e:	ec41 0b10 	vmov	d0, r0, r1
 800ad52:	b005      	add	sp, #20
 800ad54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ad58 <__copybits>:
 800ad58:	3901      	subs	r1, #1
 800ad5a:	b570      	push	{r4, r5, r6, lr}
 800ad5c:	1149      	asrs	r1, r1, #5
 800ad5e:	6914      	ldr	r4, [r2, #16]
 800ad60:	3101      	adds	r1, #1
 800ad62:	f102 0314 	add.w	r3, r2, #20
 800ad66:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ad6a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ad6e:	1f05      	subs	r5, r0, #4
 800ad70:	42a3      	cmp	r3, r4
 800ad72:	d30c      	bcc.n	800ad8e <__copybits+0x36>
 800ad74:	1aa3      	subs	r3, r4, r2
 800ad76:	3b11      	subs	r3, #17
 800ad78:	f023 0303 	bic.w	r3, r3, #3
 800ad7c:	3211      	adds	r2, #17
 800ad7e:	42a2      	cmp	r2, r4
 800ad80:	bf88      	it	hi
 800ad82:	2300      	movhi	r3, #0
 800ad84:	4418      	add	r0, r3
 800ad86:	2300      	movs	r3, #0
 800ad88:	4288      	cmp	r0, r1
 800ad8a:	d305      	bcc.n	800ad98 <__copybits+0x40>
 800ad8c:	bd70      	pop	{r4, r5, r6, pc}
 800ad8e:	f853 6b04 	ldr.w	r6, [r3], #4
 800ad92:	f845 6f04 	str.w	r6, [r5, #4]!
 800ad96:	e7eb      	b.n	800ad70 <__copybits+0x18>
 800ad98:	f840 3b04 	str.w	r3, [r0], #4
 800ad9c:	e7f4      	b.n	800ad88 <__copybits+0x30>

0800ad9e <__any_on>:
 800ad9e:	f100 0214 	add.w	r2, r0, #20
 800ada2:	6900      	ldr	r0, [r0, #16]
 800ada4:	114b      	asrs	r3, r1, #5
 800ada6:	4298      	cmp	r0, r3
 800ada8:	b510      	push	{r4, lr}
 800adaa:	db11      	blt.n	800add0 <__any_on+0x32>
 800adac:	dd0a      	ble.n	800adc4 <__any_on+0x26>
 800adae:	f011 011f 	ands.w	r1, r1, #31
 800adb2:	d007      	beq.n	800adc4 <__any_on+0x26>
 800adb4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800adb8:	fa24 f001 	lsr.w	r0, r4, r1
 800adbc:	fa00 f101 	lsl.w	r1, r0, r1
 800adc0:	428c      	cmp	r4, r1
 800adc2:	d10b      	bne.n	800addc <__any_on+0x3e>
 800adc4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800adc8:	4293      	cmp	r3, r2
 800adca:	d803      	bhi.n	800add4 <__any_on+0x36>
 800adcc:	2000      	movs	r0, #0
 800adce:	bd10      	pop	{r4, pc}
 800add0:	4603      	mov	r3, r0
 800add2:	e7f7      	b.n	800adc4 <__any_on+0x26>
 800add4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800add8:	2900      	cmp	r1, #0
 800adda:	d0f5      	beq.n	800adc8 <__any_on+0x2a>
 800addc:	2001      	movs	r0, #1
 800adde:	e7f6      	b.n	800adce <__any_on+0x30>

0800ade0 <sulp>:
 800ade0:	b570      	push	{r4, r5, r6, lr}
 800ade2:	4604      	mov	r4, r0
 800ade4:	460d      	mov	r5, r1
 800ade6:	ec45 4b10 	vmov	d0, r4, r5
 800adea:	4616      	mov	r6, r2
 800adec:	f7ff feba 	bl	800ab64 <__ulp>
 800adf0:	ec51 0b10 	vmov	r0, r1, d0
 800adf4:	b17e      	cbz	r6, 800ae16 <sulp+0x36>
 800adf6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800adfa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	dd09      	ble.n	800ae16 <sulp+0x36>
 800ae02:	051b      	lsls	r3, r3, #20
 800ae04:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ae08:	2400      	movs	r4, #0
 800ae0a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ae0e:	4622      	mov	r2, r4
 800ae10:	462b      	mov	r3, r5
 800ae12:	f7f5 fc01 	bl	8000618 <__aeabi_dmul>
 800ae16:	ec41 0b10 	vmov	d0, r0, r1
 800ae1a:	bd70      	pop	{r4, r5, r6, pc}
 800ae1c:	0000      	movs	r0, r0
	...

0800ae20 <_strtod_l>:
 800ae20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae24:	b09f      	sub	sp, #124	@ 0x7c
 800ae26:	460c      	mov	r4, r1
 800ae28:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	921a      	str	r2, [sp, #104]	@ 0x68
 800ae2e:	9005      	str	r0, [sp, #20]
 800ae30:	f04f 0a00 	mov.w	sl, #0
 800ae34:	f04f 0b00 	mov.w	fp, #0
 800ae38:	460a      	mov	r2, r1
 800ae3a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ae3c:	7811      	ldrb	r1, [r2, #0]
 800ae3e:	292b      	cmp	r1, #43	@ 0x2b
 800ae40:	d04a      	beq.n	800aed8 <_strtod_l+0xb8>
 800ae42:	d838      	bhi.n	800aeb6 <_strtod_l+0x96>
 800ae44:	290d      	cmp	r1, #13
 800ae46:	d832      	bhi.n	800aeae <_strtod_l+0x8e>
 800ae48:	2908      	cmp	r1, #8
 800ae4a:	d832      	bhi.n	800aeb2 <_strtod_l+0x92>
 800ae4c:	2900      	cmp	r1, #0
 800ae4e:	d03b      	beq.n	800aec8 <_strtod_l+0xa8>
 800ae50:	2200      	movs	r2, #0
 800ae52:	920e      	str	r2, [sp, #56]	@ 0x38
 800ae54:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ae56:	782a      	ldrb	r2, [r5, #0]
 800ae58:	2a30      	cmp	r2, #48	@ 0x30
 800ae5a:	f040 80b2 	bne.w	800afc2 <_strtod_l+0x1a2>
 800ae5e:	786a      	ldrb	r2, [r5, #1]
 800ae60:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ae64:	2a58      	cmp	r2, #88	@ 0x58
 800ae66:	d16e      	bne.n	800af46 <_strtod_l+0x126>
 800ae68:	9302      	str	r3, [sp, #8]
 800ae6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae6c:	9301      	str	r3, [sp, #4]
 800ae6e:	ab1a      	add	r3, sp, #104	@ 0x68
 800ae70:	9300      	str	r3, [sp, #0]
 800ae72:	4a8f      	ldr	r2, [pc, #572]	@ (800b0b0 <_strtod_l+0x290>)
 800ae74:	9805      	ldr	r0, [sp, #20]
 800ae76:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ae78:	a919      	add	r1, sp, #100	@ 0x64
 800ae7a:	f001 f8ff 	bl	800c07c <__gethex>
 800ae7e:	f010 060f 	ands.w	r6, r0, #15
 800ae82:	4604      	mov	r4, r0
 800ae84:	d005      	beq.n	800ae92 <_strtod_l+0x72>
 800ae86:	2e06      	cmp	r6, #6
 800ae88:	d128      	bne.n	800aedc <_strtod_l+0xbc>
 800ae8a:	3501      	adds	r5, #1
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	9519      	str	r5, [sp, #100]	@ 0x64
 800ae90:	930e      	str	r3, [sp, #56]	@ 0x38
 800ae92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	f040 858e 	bne.w	800b9b6 <_strtod_l+0xb96>
 800ae9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae9c:	b1cb      	cbz	r3, 800aed2 <_strtod_l+0xb2>
 800ae9e:	4652      	mov	r2, sl
 800aea0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800aea4:	ec43 2b10 	vmov	d0, r2, r3
 800aea8:	b01f      	add	sp, #124	@ 0x7c
 800aeaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeae:	2920      	cmp	r1, #32
 800aeb0:	d1ce      	bne.n	800ae50 <_strtod_l+0x30>
 800aeb2:	3201      	adds	r2, #1
 800aeb4:	e7c1      	b.n	800ae3a <_strtod_l+0x1a>
 800aeb6:	292d      	cmp	r1, #45	@ 0x2d
 800aeb8:	d1ca      	bne.n	800ae50 <_strtod_l+0x30>
 800aeba:	2101      	movs	r1, #1
 800aebc:	910e      	str	r1, [sp, #56]	@ 0x38
 800aebe:	1c51      	adds	r1, r2, #1
 800aec0:	9119      	str	r1, [sp, #100]	@ 0x64
 800aec2:	7852      	ldrb	r2, [r2, #1]
 800aec4:	2a00      	cmp	r2, #0
 800aec6:	d1c5      	bne.n	800ae54 <_strtod_l+0x34>
 800aec8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aeca:	9419      	str	r4, [sp, #100]	@ 0x64
 800aecc:	2b00      	cmp	r3, #0
 800aece:	f040 8570 	bne.w	800b9b2 <_strtod_l+0xb92>
 800aed2:	4652      	mov	r2, sl
 800aed4:	465b      	mov	r3, fp
 800aed6:	e7e5      	b.n	800aea4 <_strtod_l+0x84>
 800aed8:	2100      	movs	r1, #0
 800aeda:	e7ef      	b.n	800aebc <_strtod_l+0x9c>
 800aedc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800aede:	b13a      	cbz	r2, 800aef0 <_strtod_l+0xd0>
 800aee0:	2135      	movs	r1, #53	@ 0x35
 800aee2:	a81c      	add	r0, sp, #112	@ 0x70
 800aee4:	f7ff ff38 	bl	800ad58 <__copybits>
 800aee8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aeea:	9805      	ldr	r0, [sp, #20]
 800aeec:	f7ff fb0e 	bl	800a50c <_Bfree>
 800aef0:	3e01      	subs	r6, #1
 800aef2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800aef4:	2e04      	cmp	r6, #4
 800aef6:	d806      	bhi.n	800af06 <_strtod_l+0xe6>
 800aef8:	e8df f006 	tbb	[pc, r6]
 800aefc:	201d0314 	.word	0x201d0314
 800af00:	14          	.byte	0x14
 800af01:	00          	.byte	0x00
 800af02:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800af06:	05e1      	lsls	r1, r4, #23
 800af08:	bf48      	it	mi
 800af0a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800af0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800af12:	0d1b      	lsrs	r3, r3, #20
 800af14:	051b      	lsls	r3, r3, #20
 800af16:	2b00      	cmp	r3, #0
 800af18:	d1bb      	bne.n	800ae92 <_strtod_l+0x72>
 800af1a:	f7fe fbb5 	bl	8009688 <__errno>
 800af1e:	2322      	movs	r3, #34	@ 0x22
 800af20:	6003      	str	r3, [r0, #0]
 800af22:	e7b6      	b.n	800ae92 <_strtod_l+0x72>
 800af24:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800af28:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800af2c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800af30:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800af34:	e7e7      	b.n	800af06 <_strtod_l+0xe6>
 800af36:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800b0b8 <_strtod_l+0x298>
 800af3a:	e7e4      	b.n	800af06 <_strtod_l+0xe6>
 800af3c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800af40:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800af44:	e7df      	b.n	800af06 <_strtod_l+0xe6>
 800af46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af48:	1c5a      	adds	r2, r3, #1
 800af4a:	9219      	str	r2, [sp, #100]	@ 0x64
 800af4c:	785b      	ldrb	r3, [r3, #1]
 800af4e:	2b30      	cmp	r3, #48	@ 0x30
 800af50:	d0f9      	beq.n	800af46 <_strtod_l+0x126>
 800af52:	2b00      	cmp	r3, #0
 800af54:	d09d      	beq.n	800ae92 <_strtod_l+0x72>
 800af56:	2301      	movs	r3, #1
 800af58:	2700      	movs	r7, #0
 800af5a:	9308      	str	r3, [sp, #32]
 800af5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af5e:	930c      	str	r3, [sp, #48]	@ 0x30
 800af60:	970b      	str	r7, [sp, #44]	@ 0x2c
 800af62:	46b9      	mov	r9, r7
 800af64:	220a      	movs	r2, #10
 800af66:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800af68:	7805      	ldrb	r5, [r0, #0]
 800af6a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800af6e:	b2d9      	uxtb	r1, r3
 800af70:	2909      	cmp	r1, #9
 800af72:	d928      	bls.n	800afc6 <_strtod_l+0x1a6>
 800af74:	494f      	ldr	r1, [pc, #316]	@ (800b0b4 <_strtod_l+0x294>)
 800af76:	2201      	movs	r2, #1
 800af78:	f7fe fa83 	bl	8009482 <strncmp>
 800af7c:	2800      	cmp	r0, #0
 800af7e:	d032      	beq.n	800afe6 <_strtod_l+0x1c6>
 800af80:	2000      	movs	r0, #0
 800af82:	462a      	mov	r2, r5
 800af84:	900a      	str	r0, [sp, #40]	@ 0x28
 800af86:	464d      	mov	r5, r9
 800af88:	4603      	mov	r3, r0
 800af8a:	2a65      	cmp	r2, #101	@ 0x65
 800af8c:	d001      	beq.n	800af92 <_strtod_l+0x172>
 800af8e:	2a45      	cmp	r2, #69	@ 0x45
 800af90:	d114      	bne.n	800afbc <_strtod_l+0x19c>
 800af92:	b91d      	cbnz	r5, 800af9c <_strtod_l+0x17c>
 800af94:	9a08      	ldr	r2, [sp, #32]
 800af96:	4302      	orrs	r2, r0
 800af98:	d096      	beq.n	800aec8 <_strtod_l+0xa8>
 800af9a:	2500      	movs	r5, #0
 800af9c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800af9e:	1c62      	adds	r2, r4, #1
 800afa0:	9219      	str	r2, [sp, #100]	@ 0x64
 800afa2:	7862      	ldrb	r2, [r4, #1]
 800afa4:	2a2b      	cmp	r2, #43	@ 0x2b
 800afa6:	d07a      	beq.n	800b09e <_strtod_l+0x27e>
 800afa8:	2a2d      	cmp	r2, #45	@ 0x2d
 800afaa:	d07e      	beq.n	800b0aa <_strtod_l+0x28a>
 800afac:	f04f 0c00 	mov.w	ip, #0
 800afb0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800afb4:	2909      	cmp	r1, #9
 800afb6:	f240 8085 	bls.w	800b0c4 <_strtod_l+0x2a4>
 800afba:	9419      	str	r4, [sp, #100]	@ 0x64
 800afbc:	f04f 0800 	mov.w	r8, #0
 800afc0:	e0a5      	b.n	800b10e <_strtod_l+0x2ee>
 800afc2:	2300      	movs	r3, #0
 800afc4:	e7c8      	b.n	800af58 <_strtod_l+0x138>
 800afc6:	f1b9 0f08 	cmp.w	r9, #8
 800afca:	bfd8      	it	le
 800afcc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800afce:	f100 0001 	add.w	r0, r0, #1
 800afd2:	bfda      	itte	le
 800afd4:	fb02 3301 	mlale	r3, r2, r1, r3
 800afd8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800afda:	fb02 3707 	mlagt	r7, r2, r7, r3
 800afde:	f109 0901 	add.w	r9, r9, #1
 800afe2:	9019      	str	r0, [sp, #100]	@ 0x64
 800afe4:	e7bf      	b.n	800af66 <_strtod_l+0x146>
 800afe6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800afe8:	1c5a      	adds	r2, r3, #1
 800afea:	9219      	str	r2, [sp, #100]	@ 0x64
 800afec:	785a      	ldrb	r2, [r3, #1]
 800afee:	f1b9 0f00 	cmp.w	r9, #0
 800aff2:	d03b      	beq.n	800b06c <_strtod_l+0x24c>
 800aff4:	900a      	str	r0, [sp, #40]	@ 0x28
 800aff6:	464d      	mov	r5, r9
 800aff8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800affc:	2b09      	cmp	r3, #9
 800affe:	d912      	bls.n	800b026 <_strtod_l+0x206>
 800b000:	2301      	movs	r3, #1
 800b002:	e7c2      	b.n	800af8a <_strtod_l+0x16a>
 800b004:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b006:	1c5a      	adds	r2, r3, #1
 800b008:	9219      	str	r2, [sp, #100]	@ 0x64
 800b00a:	785a      	ldrb	r2, [r3, #1]
 800b00c:	3001      	adds	r0, #1
 800b00e:	2a30      	cmp	r2, #48	@ 0x30
 800b010:	d0f8      	beq.n	800b004 <_strtod_l+0x1e4>
 800b012:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b016:	2b08      	cmp	r3, #8
 800b018:	f200 84d2 	bhi.w	800b9c0 <_strtod_l+0xba0>
 800b01c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b01e:	900a      	str	r0, [sp, #40]	@ 0x28
 800b020:	2000      	movs	r0, #0
 800b022:	930c      	str	r3, [sp, #48]	@ 0x30
 800b024:	4605      	mov	r5, r0
 800b026:	3a30      	subs	r2, #48	@ 0x30
 800b028:	f100 0301 	add.w	r3, r0, #1
 800b02c:	d018      	beq.n	800b060 <_strtod_l+0x240>
 800b02e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b030:	4419      	add	r1, r3
 800b032:	910a      	str	r1, [sp, #40]	@ 0x28
 800b034:	462e      	mov	r6, r5
 800b036:	f04f 0e0a 	mov.w	lr, #10
 800b03a:	1c71      	adds	r1, r6, #1
 800b03c:	eba1 0c05 	sub.w	ip, r1, r5
 800b040:	4563      	cmp	r3, ip
 800b042:	dc15      	bgt.n	800b070 <_strtod_l+0x250>
 800b044:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b048:	182b      	adds	r3, r5, r0
 800b04a:	2b08      	cmp	r3, #8
 800b04c:	f105 0501 	add.w	r5, r5, #1
 800b050:	4405      	add	r5, r0
 800b052:	dc1a      	bgt.n	800b08a <_strtod_l+0x26a>
 800b054:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b056:	230a      	movs	r3, #10
 800b058:	fb03 2301 	mla	r3, r3, r1, r2
 800b05c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b05e:	2300      	movs	r3, #0
 800b060:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b062:	1c51      	adds	r1, r2, #1
 800b064:	9119      	str	r1, [sp, #100]	@ 0x64
 800b066:	7852      	ldrb	r2, [r2, #1]
 800b068:	4618      	mov	r0, r3
 800b06a:	e7c5      	b.n	800aff8 <_strtod_l+0x1d8>
 800b06c:	4648      	mov	r0, r9
 800b06e:	e7ce      	b.n	800b00e <_strtod_l+0x1ee>
 800b070:	2e08      	cmp	r6, #8
 800b072:	dc05      	bgt.n	800b080 <_strtod_l+0x260>
 800b074:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b076:	fb0e f606 	mul.w	r6, lr, r6
 800b07a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b07c:	460e      	mov	r6, r1
 800b07e:	e7dc      	b.n	800b03a <_strtod_l+0x21a>
 800b080:	2910      	cmp	r1, #16
 800b082:	bfd8      	it	le
 800b084:	fb0e f707 	mulle.w	r7, lr, r7
 800b088:	e7f8      	b.n	800b07c <_strtod_l+0x25c>
 800b08a:	2b0f      	cmp	r3, #15
 800b08c:	bfdc      	itt	le
 800b08e:	230a      	movle	r3, #10
 800b090:	fb03 2707 	mlale	r7, r3, r7, r2
 800b094:	e7e3      	b.n	800b05e <_strtod_l+0x23e>
 800b096:	2300      	movs	r3, #0
 800b098:	930a      	str	r3, [sp, #40]	@ 0x28
 800b09a:	2301      	movs	r3, #1
 800b09c:	e77a      	b.n	800af94 <_strtod_l+0x174>
 800b09e:	f04f 0c00 	mov.w	ip, #0
 800b0a2:	1ca2      	adds	r2, r4, #2
 800b0a4:	9219      	str	r2, [sp, #100]	@ 0x64
 800b0a6:	78a2      	ldrb	r2, [r4, #2]
 800b0a8:	e782      	b.n	800afb0 <_strtod_l+0x190>
 800b0aa:	f04f 0c01 	mov.w	ip, #1
 800b0ae:	e7f8      	b.n	800b0a2 <_strtod_l+0x282>
 800b0b0:	0800d6c4 	.word	0x0800d6c4
 800b0b4:	0800d539 	.word	0x0800d539
 800b0b8:	7ff00000 	.word	0x7ff00000
 800b0bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b0be:	1c51      	adds	r1, r2, #1
 800b0c0:	9119      	str	r1, [sp, #100]	@ 0x64
 800b0c2:	7852      	ldrb	r2, [r2, #1]
 800b0c4:	2a30      	cmp	r2, #48	@ 0x30
 800b0c6:	d0f9      	beq.n	800b0bc <_strtod_l+0x29c>
 800b0c8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b0cc:	2908      	cmp	r1, #8
 800b0ce:	f63f af75 	bhi.w	800afbc <_strtod_l+0x19c>
 800b0d2:	3a30      	subs	r2, #48	@ 0x30
 800b0d4:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0d6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b0d8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b0da:	f04f 080a 	mov.w	r8, #10
 800b0de:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b0e0:	1c56      	adds	r6, r2, #1
 800b0e2:	9619      	str	r6, [sp, #100]	@ 0x64
 800b0e4:	7852      	ldrb	r2, [r2, #1]
 800b0e6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b0ea:	f1be 0f09 	cmp.w	lr, #9
 800b0ee:	d939      	bls.n	800b164 <_strtod_l+0x344>
 800b0f0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b0f2:	1a76      	subs	r6, r6, r1
 800b0f4:	2e08      	cmp	r6, #8
 800b0f6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b0fa:	dc03      	bgt.n	800b104 <_strtod_l+0x2e4>
 800b0fc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b0fe:	4588      	cmp	r8, r1
 800b100:	bfa8      	it	ge
 800b102:	4688      	movge	r8, r1
 800b104:	f1bc 0f00 	cmp.w	ip, #0
 800b108:	d001      	beq.n	800b10e <_strtod_l+0x2ee>
 800b10a:	f1c8 0800 	rsb	r8, r8, #0
 800b10e:	2d00      	cmp	r5, #0
 800b110:	d14e      	bne.n	800b1b0 <_strtod_l+0x390>
 800b112:	9908      	ldr	r1, [sp, #32]
 800b114:	4308      	orrs	r0, r1
 800b116:	f47f aebc 	bne.w	800ae92 <_strtod_l+0x72>
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	f47f aed4 	bne.w	800aec8 <_strtod_l+0xa8>
 800b120:	2a69      	cmp	r2, #105	@ 0x69
 800b122:	d028      	beq.n	800b176 <_strtod_l+0x356>
 800b124:	dc25      	bgt.n	800b172 <_strtod_l+0x352>
 800b126:	2a49      	cmp	r2, #73	@ 0x49
 800b128:	d025      	beq.n	800b176 <_strtod_l+0x356>
 800b12a:	2a4e      	cmp	r2, #78	@ 0x4e
 800b12c:	f47f aecc 	bne.w	800aec8 <_strtod_l+0xa8>
 800b130:	499a      	ldr	r1, [pc, #616]	@ (800b39c <_strtod_l+0x57c>)
 800b132:	a819      	add	r0, sp, #100	@ 0x64
 800b134:	f001 f9c4 	bl	800c4c0 <__match>
 800b138:	2800      	cmp	r0, #0
 800b13a:	f43f aec5 	beq.w	800aec8 <_strtod_l+0xa8>
 800b13e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b140:	781b      	ldrb	r3, [r3, #0]
 800b142:	2b28      	cmp	r3, #40	@ 0x28
 800b144:	d12e      	bne.n	800b1a4 <_strtod_l+0x384>
 800b146:	4996      	ldr	r1, [pc, #600]	@ (800b3a0 <_strtod_l+0x580>)
 800b148:	aa1c      	add	r2, sp, #112	@ 0x70
 800b14a:	a819      	add	r0, sp, #100	@ 0x64
 800b14c:	f001 f9cc 	bl	800c4e8 <__hexnan>
 800b150:	2805      	cmp	r0, #5
 800b152:	d127      	bne.n	800b1a4 <_strtod_l+0x384>
 800b154:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b156:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b15a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b15e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b162:	e696      	b.n	800ae92 <_strtod_l+0x72>
 800b164:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b166:	fb08 2101 	mla	r1, r8, r1, r2
 800b16a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b16e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b170:	e7b5      	b.n	800b0de <_strtod_l+0x2be>
 800b172:	2a6e      	cmp	r2, #110	@ 0x6e
 800b174:	e7da      	b.n	800b12c <_strtod_l+0x30c>
 800b176:	498b      	ldr	r1, [pc, #556]	@ (800b3a4 <_strtod_l+0x584>)
 800b178:	a819      	add	r0, sp, #100	@ 0x64
 800b17a:	f001 f9a1 	bl	800c4c0 <__match>
 800b17e:	2800      	cmp	r0, #0
 800b180:	f43f aea2 	beq.w	800aec8 <_strtod_l+0xa8>
 800b184:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b186:	4988      	ldr	r1, [pc, #544]	@ (800b3a8 <_strtod_l+0x588>)
 800b188:	3b01      	subs	r3, #1
 800b18a:	a819      	add	r0, sp, #100	@ 0x64
 800b18c:	9319      	str	r3, [sp, #100]	@ 0x64
 800b18e:	f001 f997 	bl	800c4c0 <__match>
 800b192:	b910      	cbnz	r0, 800b19a <_strtod_l+0x37a>
 800b194:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b196:	3301      	adds	r3, #1
 800b198:	9319      	str	r3, [sp, #100]	@ 0x64
 800b19a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800b3b8 <_strtod_l+0x598>
 800b19e:	f04f 0a00 	mov.w	sl, #0
 800b1a2:	e676      	b.n	800ae92 <_strtod_l+0x72>
 800b1a4:	4881      	ldr	r0, [pc, #516]	@ (800b3ac <_strtod_l+0x58c>)
 800b1a6:	f000 fedf 	bl	800bf68 <nan>
 800b1aa:	ec5b ab10 	vmov	sl, fp, d0
 800b1ae:	e670      	b.n	800ae92 <_strtod_l+0x72>
 800b1b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1b2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b1b4:	eba8 0303 	sub.w	r3, r8, r3
 800b1b8:	f1b9 0f00 	cmp.w	r9, #0
 800b1bc:	bf08      	it	eq
 800b1be:	46a9      	moveq	r9, r5
 800b1c0:	2d10      	cmp	r5, #16
 800b1c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1c4:	462c      	mov	r4, r5
 800b1c6:	bfa8      	it	ge
 800b1c8:	2410      	movge	r4, #16
 800b1ca:	f7f5 f9ab 	bl	8000524 <__aeabi_ui2d>
 800b1ce:	2d09      	cmp	r5, #9
 800b1d0:	4682      	mov	sl, r0
 800b1d2:	468b      	mov	fp, r1
 800b1d4:	dc13      	bgt.n	800b1fe <_strtod_l+0x3de>
 800b1d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	f43f ae5a 	beq.w	800ae92 <_strtod_l+0x72>
 800b1de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1e0:	dd78      	ble.n	800b2d4 <_strtod_l+0x4b4>
 800b1e2:	2b16      	cmp	r3, #22
 800b1e4:	dc5f      	bgt.n	800b2a6 <_strtod_l+0x486>
 800b1e6:	4972      	ldr	r1, [pc, #456]	@ (800b3b0 <_strtod_l+0x590>)
 800b1e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b1ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b1f0:	4652      	mov	r2, sl
 800b1f2:	465b      	mov	r3, fp
 800b1f4:	f7f5 fa10 	bl	8000618 <__aeabi_dmul>
 800b1f8:	4682      	mov	sl, r0
 800b1fa:	468b      	mov	fp, r1
 800b1fc:	e649      	b.n	800ae92 <_strtod_l+0x72>
 800b1fe:	4b6c      	ldr	r3, [pc, #432]	@ (800b3b0 <_strtod_l+0x590>)
 800b200:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b204:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b208:	f7f5 fa06 	bl	8000618 <__aeabi_dmul>
 800b20c:	4682      	mov	sl, r0
 800b20e:	4638      	mov	r0, r7
 800b210:	468b      	mov	fp, r1
 800b212:	f7f5 f987 	bl	8000524 <__aeabi_ui2d>
 800b216:	4602      	mov	r2, r0
 800b218:	460b      	mov	r3, r1
 800b21a:	4650      	mov	r0, sl
 800b21c:	4659      	mov	r1, fp
 800b21e:	f7f5 f845 	bl	80002ac <__adddf3>
 800b222:	2d0f      	cmp	r5, #15
 800b224:	4682      	mov	sl, r0
 800b226:	468b      	mov	fp, r1
 800b228:	ddd5      	ble.n	800b1d6 <_strtod_l+0x3b6>
 800b22a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b22c:	1b2c      	subs	r4, r5, r4
 800b22e:	441c      	add	r4, r3
 800b230:	2c00      	cmp	r4, #0
 800b232:	f340 8093 	ble.w	800b35c <_strtod_l+0x53c>
 800b236:	f014 030f 	ands.w	r3, r4, #15
 800b23a:	d00a      	beq.n	800b252 <_strtod_l+0x432>
 800b23c:	495c      	ldr	r1, [pc, #368]	@ (800b3b0 <_strtod_l+0x590>)
 800b23e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b242:	4652      	mov	r2, sl
 800b244:	465b      	mov	r3, fp
 800b246:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b24a:	f7f5 f9e5 	bl	8000618 <__aeabi_dmul>
 800b24e:	4682      	mov	sl, r0
 800b250:	468b      	mov	fp, r1
 800b252:	f034 040f 	bics.w	r4, r4, #15
 800b256:	d073      	beq.n	800b340 <_strtod_l+0x520>
 800b258:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b25c:	dd49      	ble.n	800b2f2 <_strtod_l+0x4d2>
 800b25e:	2400      	movs	r4, #0
 800b260:	46a0      	mov	r8, r4
 800b262:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b264:	46a1      	mov	r9, r4
 800b266:	9a05      	ldr	r2, [sp, #20]
 800b268:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800b3b8 <_strtod_l+0x598>
 800b26c:	2322      	movs	r3, #34	@ 0x22
 800b26e:	6013      	str	r3, [r2, #0]
 800b270:	f04f 0a00 	mov.w	sl, #0
 800b274:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b276:	2b00      	cmp	r3, #0
 800b278:	f43f ae0b 	beq.w	800ae92 <_strtod_l+0x72>
 800b27c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b27e:	9805      	ldr	r0, [sp, #20]
 800b280:	f7ff f944 	bl	800a50c <_Bfree>
 800b284:	9805      	ldr	r0, [sp, #20]
 800b286:	4649      	mov	r1, r9
 800b288:	f7ff f940 	bl	800a50c <_Bfree>
 800b28c:	9805      	ldr	r0, [sp, #20]
 800b28e:	4641      	mov	r1, r8
 800b290:	f7ff f93c 	bl	800a50c <_Bfree>
 800b294:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b296:	9805      	ldr	r0, [sp, #20]
 800b298:	f7ff f938 	bl	800a50c <_Bfree>
 800b29c:	9805      	ldr	r0, [sp, #20]
 800b29e:	4621      	mov	r1, r4
 800b2a0:	f7ff f934 	bl	800a50c <_Bfree>
 800b2a4:	e5f5      	b.n	800ae92 <_strtod_l+0x72>
 800b2a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2a8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b2ac:	4293      	cmp	r3, r2
 800b2ae:	dbbc      	blt.n	800b22a <_strtod_l+0x40a>
 800b2b0:	4c3f      	ldr	r4, [pc, #252]	@ (800b3b0 <_strtod_l+0x590>)
 800b2b2:	f1c5 050f 	rsb	r5, r5, #15
 800b2b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b2ba:	4652      	mov	r2, sl
 800b2bc:	465b      	mov	r3, fp
 800b2be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2c2:	f7f5 f9a9 	bl	8000618 <__aeabi_dmul>
 800b2c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2c8:	1b5d      	subs	r5, r3, r5
 800b2ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b2ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b2d2:	e78f      	b.n	800b1f4 <_strtod_l+0x3d4>
 800b2d4:	3316      	adds	r3, #22
 800b2d6:	dba8      	blt.n	800b22a <_strtod_l+0x40a>
 800b2d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2da:	eba3 0808 	sub.w	r8, r3, r8
 800b2de:	4b34      	ldr	r3, [pc, #208]	@ (800b3b0 <_strtod_l+0x590>)
 800b2e0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b2e4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b2e8:	4650      	mov	r0, sl
 800b2ea:	4659      	mov	r1, fp
 800b2ec:	f7f5 fabe 	bl	800086c <__aeabi_ddiv>
 800b2f0:	e782      	b.n	800b1f8 <_strtod_l+0x3d8>
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	4f2f      	ldr	r7, [pc, #188]	@ (800b3b4 <_strtod_l+0x594>)
 800b2f6:	1124      	asrs	r4, r4, #4
 800b2f8:	4650      	mov	r0, sl
 800b2fa:	4659      	mov	r1, fp
 800b2fc:	461e      	mov	r6, r3
 800b2fe:	2c01      	cmp	r4, #1
 800b300:	dc21      	bgt.n	800b346 <_strtod_l+0x526>
 800b302:	b10b      	cbz	r3, 800b308 <_strtod_l+0x4e8>
 800b304:	4682      	mov	sl, r0
 800b306:	468b      	mov	fp, r1
 800b308:	492a      	ldr	r1, [pc, #168]	@ (800b3b4 <_strtod_l+0x594>)
 800b30a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b30e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b312:	4652      	mov	r2, sl
 800b314:	465b      	mov	r3, fp
 800b316:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b31a:	f7f5 f97d 	bl	8000618 <__aeabi_dmul>
 800b31e:	4b26      	ldr	r3, [pc, #152]	@ (800b3b8 <_strtod_l+0x598>)
 800b320:	460a      	mov	r2, r1
 800b322:	400b      	ands	r3, r1
 800b324:	4925      	ldr	r1, [pc, #148]	@ (800b3bc <_strtod_l+0x59c>)
 800b326:	428b      	cmp	r3, r1
 800b328:	4682      	mov	sl, r0
 800b32a:	d898      	bhi.n	800b25e <_strtod_l+0x43e>
 800b32c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b330:	428b      	cmp	r3, r1
 800b332:	bf86      	itte	hi
 800b334:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800b3c0 <_strtod_l+0x5a0>
 800b338:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800b33c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b340:	2300      	movs	r3, #0
 800b342:	9308      	str	r3, [sp, #32]
 800b344:	e076      	b.n	800b434 <_strtod_l+0x614>
 800b346:	07e2      	lsls	r2, r4, #31
 800b348:	d504      	bpl.n	800b354 <_strtod_l+0x534>
 800b34a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b34e:	f7f5 f963 	bl	8000618 <__aeabi_dmul>
 800b352:	2301      	movs	r3, #1
 800b354:	3601      	adds	r6, #1
 800b356:	1064      	asrs	r4, r4, #1
 800b358:	3708      	adds	r7, #8
 800b35a:	e7d0      	b.n	800b2fe <_strtod_l+0x4de>
 800b35c:	d0f0      	beq.n	800b340 <_strtod_l+0x520>
 800b35e:	4264      	negs	r4, r4
 800b360:	f014 020f 	ands.w	r2, r4, #15
 800b364:	d00a      	beq.n	800b37c <_strtod_l+0x55c>
 800b366:	4b12      	ldr	r3, [pc, #72]	@ (800b3b0 <_strtod_l+0x590>)
 800b368:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b36c:	4650      	mov	r0, sl
 800b36e:	4659      	mov	r1, fp
 800b370:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b374:	f7f5 fa7a 	bl	800086c <__aeabi_ddiv>
 800b378:	4682      	mov	sl, r0
 800b37a:	468b      	mov	fp, r1
 800b37c:	1124      	asrs	r4, r4, #4
 800b37e:	d0df      	beq.n	800b340 <_strtod_l+0x520>
 800b380:	2c1f      	cmp	r4, #31
 800b382:	dd1f      	ble.n	800b3c4 <_strtod_l+0x5a4>
 800b384:	2400      	movs	r4, #0
 800b386:	46a0      	mov	r8, r4
 800b388:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b38a:	46a1      	mov	r9, r4
 800b38c:	9a05      	ldr	r2, [sp, #20]
 800b38e:	2322      	movs	r3, #34	@ 0x22
 800b390:	f04f 0a00 	mov.w	sl, #0
 800b394:	f04f 0b00 	mov.w	fp, #0
 800b398:	6013      	str	r3, [r2, #0]
 800b39a:	e76b      	b.n	800b274 <_strtod_l+0x454>
 800b39c:	0800d391 	.word	0x0800d391
 800b3a0:	0800d6b0 	.word	0x0800d6b0
 800b3a4:	0800d389 	.word	0x0800d389
 800b3a8:	0800d46d 	.word	0x0800d46d
 800b3ac:	0800d469 	.word	0x0800d469
 800b3b0:	0800d5e8 	.word	0x0800d5e8
 800b3b4:	0800d5c0 	.word	0x0800d5c0
 800b3b8:	7ff00000 	.word	0x7ff00000
 800b3bc:	7ca00000 	.word	0x7ca00000
 800b3c0:	7fefffff 	.word	0x7fefffff
 800b3c4:	f014 0310 	ands.w	r3, r4, #16
 800b3c8:	bf18      	it	ne
 800b3ca:	236a      	movne	r3, #106	@ 0x6a
 800b3cc:	4ea9      	ldr	r6, [pc, #676]	@ (800b674 <_strtod_l+0x854>)
 800b3ce:	9308      	str	r3, [sp, #32]
 800b3d0:	4650      	mov	r0, sl
 800b3d2:	4659      	mov	r1, fp
 800b3d4:	2300      	movs	r3, #0
 800b3d6:	07e7      	lsls	r7, r4, #31
 800b3d8:	d504      	bpl.n	800b3e4 <_strtod_l+0x5c4>
 800b3da:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b3de:	f7f5 f91b 	bl	8000618 <__aeabi_dmul>
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	1064      	asrs	r4, r4, #1
 800b3e6:	f106 0608 	add.w	r6, r6, #8
 800b3ea:	d1f4      	bne.n	800b3d6 <_strtod_l+0x5b6>
 800b3ec:	b10b      	cbz	r3, 800b3f2 <_strtod_l+0x5d2>
 800b3ee:	4682      	mov	sl, r0
 800b3f0:	468b      	mov	fp, r1
 800b3f2:	9b08      	ldr	r3, [sp, #32]
 800b3f4:	b1b3      	cbz	r3, 800b424 <_strtod_l+0x604>
 800b3f6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b3fa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	4659      	mov	r1, fp
 800b402:	dd0f      	ble.n	800b424 <_strtod_l+0x604>
 800b404:	2b1f      	cmp	r3, #31
 800b406:	dd56      	ble.n	800b4b6 <_strtod_l+0x696>
 800b408:	2b34      	cmp	r3, #52	@ 0x34
 800b40a:	bfde      	ittt	le
 800b40c:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800b410:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b414:	4093      	lslle	r3, r2
 800b416:	f04f 0a00 	mov.w	sl, #0
 800b41a:	bfcc      	ite	gt
 800b41c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b420:	ea03 0b01 	andle.w	fp, r3, r1
 800b424:	2200      	movs	r2, #0
 800b426:	2300      	movs	r3, #0
 800b428:	4650      	mov	r0, sl
 800b42a:	4659      	mov	r1, fp
 800b42c:	f7f5 fb5c 	bl	8000ae8 <__aeabi_dcmpeq>
 800b430:	2800      	cmp	r0, #0
 800b432:	d1a7      	bne.n	800b384 <_strtod_l+0x564>
 800b434:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b436:	9300      	str	r3, [sp, #0]
 800b438:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b43a:	9805      	ldr	r0, [sp, #20]
 800b43c:	462b      	mov	r3, r5
 800b43e:	464a      	mov	r2, r9
 800b440:	f7ff f8cc 	bl	800a5dc <__s2b>
 800b444:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b446:	2800      	cmp	r0, #0
 800b448:	f43f af09 	beq.w	800b25e <_strtod_l+0x43e>
 800b44c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b44e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b450:	2a00      	cmp	r2, #0
 800b452:	eba3 0308 	sub.w	r3, r3, r8
 800b456:	bfa8      	it	ge
 800b458:	2300      	movge	r3, #0
 800b45a:	9312      	str	r3, [sp, #72]	@ 0x48
 800b45c:	2400      	movs	r4, #0
 800b45e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b462:	9316      	str	r3, [sp, #88]	@ 0x58
 800b464:	46a0      	mov	r8, r4
 800b466:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b468:	9805      	ldr	r0, [sp, #20]
 800b46a:	6859      	ldr	r1, [r3, #4]
 800b46c:	f7ff f80e 	bl	800a48c <_Balloc>
 800b470:	4681      	mov	r9, r0
 800b472:	2800      	cmp	r0, #0
 800b474:	f43f aef7 	beq.w	800b266 <_strtod_l+0x446>
 800b478:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b47a:	691a      	ldr	r2, [r3, #16]
 800b47c:	3202      	adds	r2, #2
 800b47e:	f103 010c 	add.w	r1, r3, #12
 800b482:	0092      	lsls	r2, r2, #2
 800b484:	300c      	adds	r0, #12
 800b486:	f7fe f92c 	bl	80096e2 <memcpy>
 800b48a:	ec4b ab10 	vmov	d0, sl, fp
 800b48e:	9805      	ldr	r0, [sp, #20]
 800b490:	aa1c      	add	r2, sp, #112	@ 0x70
 800b492:	a91b      	add	r1, sp, #108	@ 0x6c
 800b494:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b498:	f7ff fbd4 	bl	800ac44 <__d2b>
 800b49c:	901a      	str	r0, [sp, #104]	@ 0x68
 800b49e:	2800      	cmp	r0, #0
 800b4a0:	f43f aee1 	beq.w	800b266 <_strtod_l+0x446>
 800b4a4:	9805      	ldr	r0, [sp, #20]
 800b4a6:	2101      	movs	r1, #1
 800b4a8:	f7ff f92e 	bl	800a708 <__i2b>
 800b4ac:	4680      	mov	r8, r0
 800b4ae:	b948      	cbnz	r0, 800b4c4 <_strtod_l+0x6a4>
 800b4b0:	f04f 0800 	mov.w	r8, #0
 800b4b4:	e6d7      	b.n	800b266 <_strtod_l+0x446>
 800b4b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b4ba:	fa02 f303 	lsl.w	r3, r2, r3
 800b4be:	ea03 0a0a 	and.w	sl, r3, sl
 800b4c2:	e7af      	b.n	800b424 <_strtod_l+0x604>
 800b4c4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b4c6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b4c8:	2d00      	cmp	r5, #0
 800b4ca:	bfab      	itete	ge
 800b4cc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b4ce:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b4d0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b4d2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b4d4:	bfac      	ite	ge
 800b4d6:	18ef      	addge	r7, r5, r3
 800b4d8:	1b5e      	sublt	r6, r3, r5
 800b4da:	9b08      	ldr	r3, [sp, #32]
 800b4dc:	1aed      	subs	r5, r5, r3
 800b4de:	4415      	add	r5, r2
 800b4e0:	4b65      	ldr	r3, [pc, #404]	@ (800b678 <_strtod_l+0x858>)
 800b4e2:	3d01      	subs	r5, #1
 800b4e4:	429d      	cmp	r5, r3
 800b4e6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b4ea:	da50      	bge.n	800b58e <_strtod_l+0x76e>
 800b4ec:	1b5b      	subs	r3, r3, r5
 800b4ee:	2b1f      	cmp	r3, #31
 800b4f0:	eba2 0203 	sub.w	r2, r2, r3
 800b4f4:	f04f 0101 	mov.w	r1, #1
 800b4f8:	dc3d      	bgt.n	800b576 <_strtod_l+0x756>
 800b4fa:	fa01 f303 	lsl.w	r3, r1, r3
 800b4fe:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b500:	2300      	movs	r3, #0
 800b502:	9310      	str	r3, [sp, #64]	@ 0x40
 800b504:	18bd      	adds	r5, r7, r2
 800b506:	9b08      	ldr	r3, [sp, #32]
 800b508:	42af      	cmp	r7, r5
 800b50a:	4416      	add	r6, r2
 800b50c:	441e      	add	r6, r3
 800b50e:	463b      	mov	r3, r7
 800b510:	bfa8      	it	ge
 800b512:	462b      	movge	r3, r5
 800b514:	42b3      	cmp	r3, r6
 800b516:	bfa8      	it	ge
 800b518:	4633      	movge	r3, r6
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	bfc2      	ittt	gt
 800b51e:	1aed      	subgt	r5, r5, r3
 800b520:	1af6      	subgt	r6, r6, r3
 800b522:	1aff      	subgt	r7, r7, r3
 800b524:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b526:	2b00      	cmp	r3, #0
 800b528:	dd16      	ble.n	800b558 <_strtod_l+0x738>
 800b52a:	4641      	mov	r1, r8
 800b52c:	9805      	ldr	r0, [sp, #20]
 800b52e:	461a      	mov	r2, r3
 800b530:	f7ff f9a2 	bl	800a878 <__pow5mult>
 800b534:	4680      	mov	r8, r0
 800b536:	2800      	cmp	r0, #0
 800b538:	d0ba      	beq.n	800b4b0 <_strtod_l+0x690>
 800b53a:	4601      	mov	r1, r0
 800b53c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b53e:	9805      	ldr	r0, [sp, #20]
 800b540:	f7ff f8f8 	bl	800a734 <__multiply>
 800b544:	900a      	str	r0, [sp, #40]	@ 0x28
 800b546:	2800      	cmp	r0, #0
 800b548:	f43f ae8d 	beq.w	800b266 <_strtod_l+0x446>
 800b54c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b54e:	9805      	ldr	r0, [sp, #20]
 800b550:	f7fe ffdc 	bl	800a50c <_Bfree>
 800b554:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b556:	931a      	str	r3, [sp, #104]	@ 0x68
 800b558:	2d00      	cmp	r5, #0
 800b55a:	dc1d      	bgt.n	800b598 <_strtod_l+0x778>
 800b55c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b55e:	2b00      	cmp	r3, #0
 800b560:	dd23      	ble.n	800b5aa <_strtod_l+0x78a>
 800b562:	4649      	mov	r1, r9
 800b564:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b566:	9805      	ldr	r0, [sp, #20]
 800b568:	f7ff f986 	bl	800a878 <__pow5mult>
 800b56c:	4681      	mov	r9, r0
 800b56e:	b9e0      	cbnz	r0, 800b5aa <_strtod_l+0x78a>
 800b570:	f04f 0900 	mov.w	r9, #0
 800b574:	e677      	b.n	800b266 <_strtod_l+0x446>
 800b576:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b57a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b57e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b582:	35e2      	adds	r5, #226	@ 0xe2
 800b584:	fa01 f305 	lsl.w	r3, r1, r5
 800b588:	9310      	str	r3, [sp, #64]	@ 0x40
 800b58a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b58c:	e7ba      	b.n	800b504 <_strtod_l+0x6e4>
 800b58e:	2300      	movs	r3, #0
 800b590:	9310      	str	r3, [sp, #64]	@ 0x40
 800b592:	2301      	movs	r3, #1
 800b594:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b596:	e7b5      	b.n	800b504 <_strtod_l+0x6e4>
 800b598:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b59a:	9805      	ldr	r0, [sp, #20]
 800b59c:	462a      	mov	r2, r5
 800b59e:	f7ff f9c5 	bl	800a92c <__lshift>
 800b5a2:	901a      	str	r0, [sp, #104]	@ 0x68
 800b5a4:	2800      	cmp	r0, #0
 800b5a6:	d1d9      	bne.n	800b55c <_strtod_l+0x73c>
 800b5a8:	e65d      	b.n	800b266 <_strtod_l+0x446>
 800b5aa:	2e00      	cmp	r6, #0
 800b5ac:	dd07      	ble.n	800b5be <_strtod_l+0x79e>
 800b5ae:	4649      	mov	r1, r9
 800b5b0:	9805      	ldr	r0, [sp, #20]
 800b5b2:	4632      	mov	r2, r6
 800b5b4:	f7ff f9ba 	bl	800a92c <__lshift>
 800b5b8:	4681      	mov	r9, r0
 800b5ba:	2800      	cmp	r0, #0
 800b5bc:	d0d8      	beq.n	800b570 <_strtod_l+0x750>
 800b5be:	2f00      	cmp	r7, #0
 800b5c0:	dd08      	ble.n	800b5d4 <_strtod_l+0x7b4>
 800b5c2:	4641      	mov	r1, r8
 800b5c4:	9805      	ldr	r0, [sp, #20]
 800b5c6:	463a      	mov	r2, r7
 800b5c8:	f7ff f9b0 	bl	800a92c <__lshift>
 800b5cc:	4680      	mov	r8, r0
 800b5ce:	2800      	cmp	r0, #0
 800b5d0:	f43f ae49 	beq.w	800b266 <_strtod_l+0x446>
 800b5d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b5d6:	9805      	ldr	r0, [sp, #20]
 800b5d8:	464a      	mov	r2, r9
 800b5da:	f7ff fa2f 	bl	800aa3c <__mdiff>
 800b5de:	4604      	mov	r4, r0
 800b5e0:	2800      	cmp	r0, #0
 800b5e2:	f43f ae40 	beq.w	800b266 <_strtod_l+0x446>
 800b5e6:	68c3      	ldr	r3, [r0, #12]
 800b5e8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	60c3      	str	r3, [r0, #12]
 800b5ee:	4641      	mov	r1, r8
 800b5f0:	f7ff fa08 	bl	800aa04 <__mcmp>
 800b5f4:	2800      	cmp	r0, #0
 800b5f6:	da45      	bge.n	800b684 <_strtod_l+0x864>
 800b5f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5fa:	ea53 030a 	orrs.w	r3, r3, sl
 800b5fe:	d16b      	bne.n	800b6d8 <_strtod_l+0x8b8>
 800b600:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b604:	2b00      	cmp	r3, #0
 800b606:	d167      	bne.n	800b6d8 <_strtod_l+0x8b8>
 800b608:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b60c:	0d1b      	lsrs	r3, r3, #20
 800b60e:	051b      	lsls	r3, r3, #20
 800b610:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b614:	d960      	bls.n	800b6d8 <_strtod_l+0x8b8>
 800b616:	6963      	ldr	r3, [r4, #20]
 800b618:	b913      	cbnz	r3, 800b620 <_strtod_l+0x800>
 800b61a:	6923      	ldr	r3, [r4, #16]
 800b61c:	2b01      	cmp	r3, #1
 800b61e:	dd5b      	ble.n	800b6d8 <_strtod_l+0x8b8>
 800b620:	4621      	mov	r1, r4
 800b622:	2201      	movs	r2, #1
 800b624:	9805      	ldr	r0, [sp, #20]
 800b626:	f7ff f981 	bl	800a92c <__lshift>
 800b62a:	4641      	mov	r1, r8
 800b62c:	4604      	mov	r4, r0
 800b62e:	f7ff f9e9 	bl	800aa04 <__mcmp>
 800b632:	2800      	cmp	r0, #0
 800b634:	dd50      	ble.n	800b6d8 <_strtod_l+0x8b8>
 800b636:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b63a:	9a08      	ldr	r2, [sp, #32]
 800b63c:	0d1b      	lsrs	r3, r3, #20
 800b63e:	051b      	lsls	r3, r3, #20
 800b640:	2a00      	cmp	r2, #0
 800b642:	d06a      	beq.n	800b71a <_strtod_l+0x8fa>
 800b644:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b648:	d867      	bhi.n	800b71a <_strtod_l+0x8fa>
 800b64a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b64e:	f67f ae9d 	bls.w	800b38c <_strtod_l+0x56c>
 800b652:	4b0a      	ldr	r3, [pc, #40]	@ (800b67c <_strtod_l+0x85c>)
 800b654:	4650      	mov	r0, sl
 800b656:	4659      	mov	r1, fp
 800b658:	2200      	movs	r2, #0
 800b65a:	f7f4 ffdd 	bl	8000618 <__aeabi_dmul>
 800b65e:	4b08      	ldr	r3, [pc, #32]	@ (800b680 <_strtod_l+0x860>)
 800b660:	400b      	ands	r3, r1
 800b662:	4682      	mov	sl, r0
 800b664:	468b      	mov	fp, r1
 800b666:	2b00      	cmp	r3, #0
 800b668:	f47f ae08 	bne.w	800b27c <_strtod_l+0x45c>
 800b66c:	9a05      	ldr	r2, [sp, #20]
 800b66e:	2322      	movs	r3, #34	@ 0x22
 800b670:	6013      	str	r3, [r2, #0]
 800b672:	e603      	b.n	800b27c <_strtod_l+0x45c>
 800b674:	0800d6d8 	.word	0x0800d6d8
 800b678:	fffffc02 	.word	0xfffffc02
 800b67c:	39500000 	.word	0x39500000
 800b680:	7ff00000 	.word	0x7ff00000
 800b684:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b688:	d165      	bne.n	800b756 <_strtod_l+0x936>
 800b68a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b68c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b690:	b35a      	cbz	r2, 800b6ea <_strtod_l+0x8ca>
 800b692:	4a9f      	ldr	r2, [pc, #636]	@ (800b910 <_strtod_l+0xaf0>)
 800b694:	4293      	cmp	r3, r2
 800b696:	d12b      	bne.n	800b6f0 <_strtod_l+0x8d0>
 800b698:	9b08      	ldr	r3, [sp, #32]
 800b69a:	4651      	mov	r1, sl
 800b69c:	b303      	cbz	r3, 800b6e0 <_strtod_l+0x8c0>
 800b69e:	4b9d      	ldr	r3, [pc, #628]	@ (800b914 <_strtod_l+0xaf4>)
 800b6a0:	465a      	mov	r2, fp
 800b6a2:	4013      	ands	r3, r2
 800b6a4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b6a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b6ac:	d81b      	bhi.n	800b6e6 <_strtod_l+0x8c6>
 800b6ae:	0d1b      	lsrs	r3, r3, #20
 800b6b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b6b4:	fa02 f303 	lsl.w	r3, r2, r3
 800b6b8:	4299      	cmp	r1, r3
 800b6ba:	d119      	bne.n	800b6f0 <_strtod_l+0x8d0>
 800b6bc:	4b96      	ldr	r3, [pc, #600]	@ (800b918 <_strtod_l+0xaf8>)
 800b6be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b6c0:	429a      	cmp	r2, r3
 800b6c2:	d102      	bne.n	800b6ca <_strtod_l+0x8aa>
 800b6c4:	3101      	adds	r1, #1
 800b6c6:	f43f adce 	beq.w	800b266 <_strtod_l+0x446>
 800b6ca:	4b92      	ldr	r3, [pc, #584]	@ (800b914 <_strtod_l+0xaf4>)
 800b6cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b6ce:	401a      	ands	r2, r3
 800b6d0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b6d4:	f04f 0a00 	mov.w	sl, #0
 800b6d8:	9b08      	ldr	r3, [sp, #32]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d1b9      	bne.n	800b652 <_strtod_l+0x832>
 800b6de:	e5cd      	b.n	800b27c <_strtod_l+0x45c>
 800b6e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b6e4:	e7e8      	b.n	800b6b8 <_strtod_l+0x898>
 800b6e6:	4613      	mov	r3, r2
 800b6e8:	e7e6      	b.n	800b6b8 <_strtod_l+0x898>
 800b6ea:	ea53 030a 	orrs.w	r3, r3, sl
 800b6ee:	d0a2      	beq.n	800b636 <_strtod_l+0x816>
 800b6f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b6f2:	b1db      	cbz	r3, 800b72c <_strtod_l+0x90c>
 800b6f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b6f6:	4213      	tst	r3, r2
 800b6f8:	d0ee      	beq.n	800b6d8 <_strtod_l+0x8b8>
 800b6fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6fc:	9a08      	ldr	r2, [sp, #32]
 800b6fe:	4650      	mov	r0, sl
 800b700:	4659      	mov	r1, fp
 800b702:	b1bb      	cbz	r3, 800b734 <_strtod_l+0x914>
 800b704:	f7ff fb6c 	bl	800ade0 <sulp>
 800b708:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b70c:	ec53 2b10 	vmov	r2, r3, d0
 800b710:	f7f4 fdcc 	bl	80002ac <__adddf3>
 800b714:	4682      	mov	sl, r0
 800b716:	468b      	mov	fp, r1
 800b718:	e7de      	b.n	800b6d8 <_strtod_l+0x8b8>
 800b71a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b71e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b722:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b726:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800b72a:	e7d5      	b.n	800b6d8 <_strtod_l+0x8b8>
 800b72c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b72e:	ea13 0f0a 	tst.w	r3, sl
 800b732:	e7e1      	b.n	800b6f8 <_strtod_l+0x8d8>
 800b734:	f7ff fb54 	bl	800ade0 <sulp>
 800b738:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b73c:	ec53 2b10 	vmov	r2, r3, d0
 800b740:	f7f4 fdb2 	bl	80002a8 <__aeabi_dsub>
 800b744:	2200      	movs	r2, #0
 800b746:	2300      	movs	r3, #0
 800b748:	4682      	mov	sl, r0
 800b74a:	468b      	mov	fp, r1
 800b74c:	f7f5 f9cc 	bl	8000ae8 <__aeabi_dcmpeq>
 800b750:	2800      	cmp	r0, #0
 800b752:	d0c1      	beq.n	800b6d8 <_strtod_l+0x8b8>
 800b754:	e61a      	b.n	800b38c <_strtod_l+0x56c>
 800b756:	4641      	mov	r1, r8
 800b758:	4620      	mov	r0, r4
 800b75a:	f7ff facb 	bl	800acf4 <__ratio>
 800b75e:	ec57 6b10 	vmov	r6, r7, d0
 800b762:	2200      	movs	r2, #0
 800b764:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b768:	4630      	mov	r0, r6
 800b76a:	4639      	mov	r1, r7
 800b76c:	f7f5 f9d0 	bl	8000b10 <__aeabi_dcmple>
 800b770:	2800      	cmp	r0, #0
 800b772:	d06f      	beq.n	800b854 <_strtod_l+0xa34>
 800b774:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b776:	2b00      	cmp	r3, #0
 800b778:	d17a      	bne.n	800b870 <_strtod_l+0xa50>
 800b77a:	f1ba 0f00 	cmp.w	sl, #0
 800b77e:	d158      	bne.n	800b832 <_strtod_l+0xa12>
 800b780:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b782:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b786:	2b00      	cmp	r3, #0
 800b788:	d15a      	bne.n	800b840 <_strtod_l+0xa20>
 800b78a:	4b64      	ldr	r3, [pc, #400]	@ (800b91c <_strtod_l+0xafc>)
 800b78c:	2200      	movs	r2, #0
 800b78e:	4630      	mov	r0, r6
 800b790:	4639      	mov	r1, r7
 800b792:	f7f5 f9b3 	bl	8000afc <__aeabi_dcmplt>
 800b796:	2800      	cmp	r0, #0
 800b798:	d159      	bne.n	800b84e <_strtod_l+0xa2e>
 800b79a:	4630      	mov	r0, r6
 800b79c:	4639      	mov	r1, r7
 800b79e:	4b60      	ldr	r3, [pc, #384]	@ (800b920 <_strtod_l+0xb00>)
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	f7f4 ff39 	bl	8000618 <__aeabi_dmul>
 800b7a6:	4606      	mov	r6, r0
 800b7a8:	460f      	mov	r7, r1
 800b7aa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b7ae:	9606      	str	r6, [sp, #24]
 800b7b0:	9307      	str	r3, [sp, #28]
 800b7b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b7b6:	4d57      	ldr	r5, [pc, #348]	@ (800b914 <_strtod_l+0xaf4>)
 800b7b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b7bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7be:	401d      	ands	r5, r3
 800b7c0:	4b58      	ldr	r3, [pc, #352]	@ (800b924 <_strtod_l+0xb04>)
 800b7c2:	429d      	cmp	r5, r3
 800b7c4:	f040 80b2 	bne.w	800b92c <_strtod_l+0xb0c>
 800b7c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b7ce:	ec4b ab10 	vmov	d0, sl, fp
 800b7d2:	f7ff f9c7 	bl	800ab64 <__ulp>
 800b7d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b7da:	ec51 0b10 	vmov	r0, r1, d0
 800b7de:	f7f4 ff1b 	bl	8000618 <__aeabi_dmul>
 800b7e2:	4652      	mov	r2, sl
 800b7e4:	465b      	mov	r3, fp
 800b7e6:	f7f4 fd61 	bl	80002ac <__adddf3>
 800b7ea:	460b      	mov	r3, r1
 800b7ec:	4949      	ldr	r1, [pc, #292]	@ (800b914 <_strtod_l+0xaf4>)
 800b7ee:	4a4e      	ldr	r2, [pc, #312]	@ (800b928 <_strtod_l+0xb08>)
 800b7f0:	4019      	ands	r1, r3
 800b7f2:	4291      	cmp	r1, r2
 800b7f4:	4682      	mov	sl, r0
 800b7f6:	d942      	bls.n	800b87e <_strtod_l+0xa5e>
 800b7f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b7fa:	4b47      	ldr	r3, [pc, #284]	@ (800b918 <_strtod_l+0xaf8>)
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d103      	bne.n	800b808 <_strtod_l+0x9e8>
 800b800:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b802:	3301      	adds	r3, #1
 800b804:	f43f ad2f 	beq.w	800b266 <_strtod_l+0x446>
 800b808:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b918 <_strtod_l+0xaf8>
 800b80c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800b810:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b812:	9805      	ldr	r0, [sp, #20]
 800b814:	f7fe fe7a 	bl	800a50c <_Bfree>
 800b818:	9805      	ldr	r0, [sp, #20]
 800b81a:	4649      	mov	r1, r9
 800b81c:	f7fe fe76 	bl	800a50c <_Bfree>
 800b820:	9805      	ldr	r0, [sp, #20]
 800b822:	4641      	mov	r1, r8
 800b824:	f7fe fe72 	bl	800a50c <_Bfree>
 800b828:	9805      	ldr	r0, [sp, #20]
 800b82a:	4621      	mov	r1, r4
 800b82c:	f7fe fe6e 	bl	800a50c <_Bfree>
 800b830:	e619      	b.n	800b466 <_strtod_l+0x646>
 800b832:	f1ba 0f01 	cmp.w	sl, #1
 800b836:	d103      	bne.n	800b840 <_strtod_l+0xa20>
 800b838:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	f43f ada6 	beq.w	800b38c <_strtod_l+0x56c>
 800b840:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b8f0 <_strtod_l+0xad0>
 800b844:	4f35      	ldr	r7, [pc, #212]	@ (800b91c <_strtod_l+0xafc>)
 800b846:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b84a:	2600      	movs	r6, #0
 800b84c:	e7b1      	b.n	800b7b2 <_strtod_l+0x992>
 800b84e:	4f34      	ldr	r7, [pc, #208]	@ (800b920 <_strtod_l+0xb00>)
 800b850:	2600      	movs	r6, #0
 800b852:	e7aa      	b.n	800b7aa <_strtod_l+0x98a>
 800b854:	4b32      	ldr	r3, [pc, #200]	@ (800b920 <_strtod_l+0xb00>)
 800b856:	4630      	mov	r0, r6
 800b858:	4639      	mov	r1, r7
 800b85a:	2200      	movs	r2, #0
 800b85c:	f7f4 fedc 	bl	8000618 <__aeabi_dmul>
 800b860:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b862:	4606      	mov	r6, r0
 800b864:	460f      	mov	r7, r1
 800b866:	2b00      	cmp	r3, #0
 800b868:	d09f      	beq.n	800b7aa <_strtod_l+0x98a>
 800b86a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b86e:	e7a0      	b.n	800b7b2 <_strtod_l+0x992>
 800b870:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b8f8 <_strtod_l+0xad8>
 800b874:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b878:	ec57 6b17 	vmov	r6, r7, d7
 800b87c:	e799      	b.n	800b7b2 <_strtod_l+0x992>
 800b87e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b882:	9b08      	ldr	r3, [sp, #32]
 800b884:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d1c1      	bne.n	800b810 <_strtod_l+0x9f0>
 800b88c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b890:	0d1b      	lsrs	r3, r3, #20
 800b892:	051b      	lsls	r3, r3, #20
 800b894:	429d      	cmp	r5, r3
 800b896:	d1bb      	bne.n	800b810 <_strtod_l+0x9f0>
 800b898:	4630      	mov	r0, r6
 800b89a:	4639      	mov	r1, r7
 800b89c:	f7f5 fa1c 	bl	8000cd8 <__aeabi_d2lz>
 800b8a0:	f7f4 fe8c 	bl	80005bc <__aeabi_l2d>
 800b8a4:	4602      	mov	r2, r0
 800b8a6:	460b      	mov	r3, r1
 800b8a8:	4630      	mov	r0, r6
 800b8aa:	4639      	mov	r1, r7
 800b8ac:	f7f4 fcfc 	bl	80002a8 <__aeabi_dsub>
 800b8b0:	460b      	mov	r3, r1
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b8b8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b8bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8be:	ea46 060a 	orr.w	r6, r6, sl
 800b8c2:	431e      	orrs	r6, r3
 800b8c4:	d06f      	beq.n	800b9a6 <_strtod_l+0xb86>
 800b8c6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b900 <_strtod_l+0xae0>)
 800b8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8cc:	f7f5 f916 	bl	8000afc <__aeabi_dcmplt>
 800b8d0:	2800      	cmp	r0, #0
 800b8d2:	f47f acd3 	bne.w	800b27c <_strtod_l+0x45c>
 800b8d6:	a30c      	add	r3, pc, #48	@ (adr r3, 800b908 <_strtod_l+0xae8>)
 800b8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b8e0:	f7f5 f92a 	bl	8000b38 <__aeabi_dcmpgt>
 800b8e4:	2800      	cmp	r0, #0
 800b8e6:	d093      	beq.n	800b810 <_strtod_l+0x9f0>
 800b8e8:	e4c8      	b.n	800b27c <_strtod_l+0x45c>
 800b8ea:	bf00      	nop
 800b8ec:	f3af 8000 	nop.w
 800b8f0:	00000000 	.word	0x00000000
 800b8f4:	bff00000 	.word	0xbff00000
 800b8f8:	00000000 	.word	0x00000000
 800b8fc:	3ff00000 	.word	0x3ff00000
 800b900:	94a03595 	.word	0x94a03595
 800b904:	3fdfffff 	.word	0x3fdfffff
 800b908:	35afe535 	.word	0x35afe535
 800b90c:	3fe00000 	.word	0x3fe00000
 800b910:	000fffff 	.word	0x000fffff
 800b914:	7ff00000 	.word	0x7ff00000
 800b918:	7fefffff 	.word	0x7fefffff
 800b91c:	3ff00000 	.word	0x3ff00000
 800b920:	3fe00000 	.word	0x3fe00000
 800b924:	7fe00000 	.word	0x7fe00000
 800b928:	7c9fffff 	.word	0x7c9fffff
 800b92c:	9b08      	ldr	r3, [sp, #32]
 800b92e:	b323      	cbz	r3, 800b97a <_strtod_l+0xb5a>
 800b930:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b934:	d821      	bhi.n	800b97a <_strtod_l+0xb5a>
 800b936:	a328      	add	r3, pc, #160	@ (adr r3, 800b9d8 <_strtod_l+0xbb8>)
 800b938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93c:	4630      	mov	r0, r6
 800b93e:	4639      	mov	r1, r7
 800b940:	f7f5 f8e6 	bl	8000b10 <__aeabi_dcmple>
 800b944:	b1a0      	cbz	r0, 800b970 <_strtod_l+0xb50>
 800b946:	4639      	mov	r1, r7
 800b948:	4630      	mov	r0, r6
 800b94a:	f7f5 f93d 	bl	8000bc8 <__aeabi_d2uiz>
 800b94e:	2801      	cmp	r0, #1
 800b950:	bf38      	it	cc
 800b952:	2001      	movcc	r0, #1
 800b954:	f7f4 fde6 	bl	8000524 <__aeabi_ui2d>
 800b958:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b95a:	4606      	mov	r6, r0
 800b95c:	460f      	mov	r7, r1
 800b95e:	b9fb      	cbnz	r3, 800b9a0 <_strtod_l+0xb80>
 800b960:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b964:	9014      	str	r0, [sp, #80]	@ 0x50
 800b966:	9315      	str	r3, [sp, #84]	@ 0x54
 800b968:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b96c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b970:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b972:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b976:	1b5b      	subs	r3, r3, r5
 800b978:	9311      	str	r3, [sp, #68]	@ 0x44
 800b97a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b97e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b982:	f7ff f8ef 	bl	800ab64 <__ulp>
 800b986:	4650      	mov	r0, sl
 800b988:	ec53 2b10 	vmov	r2, r3, d0
 800b98c:	4659      	mov	r1, fp
 800b98e:	f7f4 fe43 	bl	8000618 <__aeabi_dmul>
 800b992:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b996:	f7f4 fc89 	bl	80002ac <__adddf3>
 800b99a:	4682      	mov	sl, r0
 800b99c:	468b      	mov	fp, r1
 800b99e:	e770      	b.n	800b882 <_strtod_l+0xa62>
 800b9a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b9a4:	e7e0      	b.n	800b968 <_strtod_l+0xb48>
 800b9a6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b9e0 <_strtod_l+0xbc0>)
 800b9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ac:	f7f5 f8a6 	bl	8000afc <__aeabi_dcmplt>
 800b9b0:	e798      	b.n	800b8e4 <_strtod_l+0xac4>
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	930e      	str	r3, [sp, #56]	@ 0x38
 800b9b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b9b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b9ba:	6013      	str	r3, [r2, #0]
 800b9bc:	f7ff ba6d 	b.w	800ae9a <_strtod_l+0x7a>
 800b9c0:	2a65      	cmp	r2, #101	@ 0x65
 800b9c2:	f43f ab68 	beq.w	800b096 <_strtod_l+0x276>
 800b9c6:	2a45      	cmp	r2, #69	@ 0x45
 800b9c8:	f43f ab65 	beq.w	800b096 <_strtod_l+0x276>
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	f7ff bba0 	b.w	800b112 <_strtod_l+0x2f2>
 800b9d2:	bf00      	nop
 800b9d4:	f3af 8000 	nop.w
 800b9d8:	ffc00000 	.word	0xffc00000
 800b9dc:	41dfffff 	.word	0x41dfffff
 800b9e0:	94a03595 	.word	0x94a03595
 800b9e4:	3fcfffff 	.word	0x3fcfffff

0800b9e8 <_strtod_r>:
 800b9e8:	4b01      	ldr	r3, [pc, #4]	@ (800b9f0 <_strtod_r+0x8>)
 800b9ea:	f7ff ba19 	b.w	800ae20 <_strtod_l>
 800b9ee:	bf00      	nop
 800b9f0:	200000b4 	.word	0x200000b4

0800b9f4 <_strtol_l.isra.0>:
 800b9f4:	2b24      	cmp	r3, #36	@ 0x24
 800b9f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9fa:	4686      	mov	lr, r0
 800b9fc:	4690      	mov	r8, r2
 800b9fe:	d801      	bhi.n	800ba04 <_strtol_l.isra.0+0x10>
 800ba00:	2b01      	cmp	r3, #1
 800ba02:	d106      	bne.n	800ba12 <_strtol_l.isra.0+0x1e>
 800ba04:	f7fd fe40 	bl	8009688 <__errno>
 800ba08:	2316      	movs	r3, #22
 800ba0a:	6003      	str	r3, [r0, #0]
 800ba0c:	2000      	movs	r0, #0
 800ba0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba12:	4834      	ldr	r0, [pc, #208]	@ (800bae4 <_strtol_l.isra.0+0xf0>)
 800ba14:	460d      	mov	r5, r1
 800ba16:	462a      	mov	r2, r5
 800ba18:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ba1c:	5d06      	ldrb	r6, [r0, r4]
 800ba1e:	f016 0608 	ands.w	r6, r6, #8
 800ba22:	d1f8      	bne.n	800ba16 <_strtol_l.isra.0+0x22>
 800ba24:	2c2d      	cmp	r4, #45	@ 0x2d
 800ba26:	d110      	bne.n	800ba4a <_strtol_l.isra.0+0x56>
 800ba28:	782c      	ldrb	r4, [r5, #0]
 800ba2a:	2601      	movs	r6, #1
 800ba2c:	1c95      	adds	r5, r2, #2
 800ba2e:	f033 0210 	bics.w	r2, r3, #16
 800ba32:	d115      	bne.n	800ba60 <_strtol_l.isra.0+0x6c>
 800ba34:	2c30      	cmp	r4, #48	@ 0x30
 800ba36:	d10d      	bne.n	800ba54 <_strtol_l.isra.0+0x60>
 800ba38:	782a      	ldrb	r2, [r5, #0]
 800ba3a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ba3e:	2a58      	cmp	r2, #88	@ 0x58
 800ba40:	d108      	bne.n	800ba54 <_strtol_l.isra.0+0x60>
 800ba42:	786c      	ldrb	r4, [r5, #1]
 800ba44:	3502      	adds	r5, #2
 800ba46:	2310      	movs	r3, #16
 800ba48:	e00a      	b.n	800ba60 <_strtol_l.isra.0+0x6c>
 800ba4a:	2c2b      	cmp	r4, #43	@ 0x2b
 800ba4c:	bf04      	itt	eq
 800ba4e:	782c      	ldrbeq	r4, [r5, #0]
 800ba50:	1c95      	addeq	r5, r2, #2
 800ba52:	e7ec      	b.n	800ba2e <_strtol_l.isra.0+0x3a>
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d1f6      	bne.n	800ba46 <_strtol_l.isra.0+0x52>
 800ba58:	2c30      	cmp	r4, #48	@ 0x30
 800ba5a:	bf14      	ite	ne
 800ba5c:	230a      	movne	r3, #10
 800ba5e:	2308      	moveq	r3, #8
 800ba60:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ba64:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800ba68:	2200      	movs	r2, #0
 800ba6a:	fbbc f9f3 	udiv	r9, ip, r3
 800ba6e:	4610      	mov	r0, r2
 800ba70:	fb03 ca19 	mls	sl, r3, r9, ip
 800ba74:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ba78:	2f09      	cmp	r7, #9
 800ba7a:	d80f      	bhi.n	800ba9c <_strtol_l.isra.0+0xa8>
 800ba7c:	463c      	mov	r4, r7
 800ba7e:	42a3      	cmp	r3, r4
 800ba80:	dd1b      	ble.n	800baba <_strtol_l.isra.0+0xc6>
 800ba82:	1c57      	adds	r7, r2, #1
 800ba84:	d007      	beq.n	800ba96 <_strtol_l.isra.0+0xa2>
 800ba86:	4581      	cmp	r9, r0
 800ba88:	d314      	bcc.n	800bab4 <_strtol_l.isra.0+0xc0>
 800ba8a:	d101      	bne.n	800ba90 <_strtol_l.isra.0+0x9c>
 800ba8c:	45a2      	cmp	sl, r4
 800ba8e:	db11      	blt.n	800bab4 <_strtol_l.isra.0+0xc0>
 800ba90:	fb00 4003 	mla	r0, r0, r3, r4
 800ba94:	2201      	movs	r2, #1
 800ba96:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ba9a:	e7eb      	b.n	800ba74 <_strtol_l.isra.0+0x80>
 800ba9c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800baa0:	2f19      	cmp	r7, #25
 800baa2:	d801      	bhi.n	800baa8 <_strtol_l.isra.0+0xb4>
 800baa4:	3c37      	subs	r4, #55	@ 0x37
 800baa6:	e7ea      	b.n	800ba7e <_strtol_l.isra.0+0x8a>
 800baa8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800baac:	2f19      	cmp	r7, #25
 800baae:	d804      	bhi.n	800baba <_strtol_l.isra.0+0xc6>
 800bab0:	3c57      	subs	r4, #87	@ 0x57
 800bab2:	e7e4      	b.n	800ba7e <_strtol_l.isra.0+0x8a>
 800bab4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bab8:	e7ed      	b.n	800ba96 <_strtol_l.isra.0+0xa2>
 800baba:	1c53      	adds	r3, r2, #1
 800babc:	d108      	bne.n	800bad0 <_strtol_l.isra.0+0xdc>
 800babe:	2322      	movs	r3, #34	@ 0x22
 800bac0:	f8ce 3000 	str.w	r3, [lr]
 800bac4:	4660      	mov	r0, ip
 800bac6:	f1b8 0f00 	cmp.w	r8, #0
 800baca:	d0a0      	beq.n	800ba0e <_strtol_l.isra.0+0x1a>
 800bacc:	1e69      	subs	r1, r5, #1
 800bace:	e006      	b.n	800bade <_strtol_l.isra.0+0xea>
 800bad0:	b106      	cbz	r6, 800bad4 <_strtol_l.isra.0+0xe0>
 800bad2:	4240      	negs	r0, r0
 800bad4:	f1b8 0f00 	cmp.w	r8, #0
 800bad8:	d099      	beq.n	800ba0e <_strtol_l.isra.0+0x1a>
 800bada:	2a00      	cmp	r2, #0
 800badc:	d1f6      	bne.n	800bacc <_strtol_l.isra.0+0xd8>
 800bade:	f8c8 1000 	str.w	r1, [r8]
 800bae2:	e794      	b.n	800ba0e <_strtol_l.isra.0+0x1a>
 800bae4:	0800d701 	.word	0x0800d701

0800bae8 <_strtol_r>:
 800bae8:	f7ff bf84 	b.w	800b9f4 <_strtol_l.isra.0>

0800baec <__ssputs_r>:
 800baec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800baf0:	688e      	ldr	r6, [r1, #8]
 800baf2:	461f      	mov	r7, r3
 800baf4:	42be      	cmp	r6, r7
 800baf6:	680b      	ldr	r3, [r1, #0]
 800baf8:	4682      	mov	sl, r0
 800bafa:	460c      	mov	r4, r1
 800bafc:	4690      	mov	r8, r2
 800bafe:	d82d      	bhi.n	800bb5c <__ssputs_r+0x70>
 800bb00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bb08:	d026      	beq.n	800bb58 <__ssputs_r+0x6c>
 800bb0a:	6965      	ldr	r5, [r4, #20]
 800bb0c:	6909      	ldr	r1, [r1, #16]
 800bb0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb12:	eba3 0901 	sub.w	r9, r3, r1
 800bb16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb1a:	1c7b      	adds	r3, r7, #1
 800bb1c:	444b      	add	r3, r9
 800bb1e:	106d      	asrs	r5, r5, #1
 800bb20:	429d      	cmp	r5, r3
 800bb22:	bf38      	it	cc
 800bb24:	461d      	movcc	r5, r3
 800bb26:	0553      	lsls	r3, r2, #21
 800bb28:	d527      	bpl.n	800bb7a <__ssputs_r+0x8e>
 800bb2a:	4629      	mov	r1, r5
 800bb2c:	f7fc fc54 	bl	80083d8 <_malloc_r>
 800bb30:	4606      	mov	r6, r0
 800bb32:	b360      	cbz	r0, 800bb8e <__ssputs_r+0xa2>
 800bb34:	6921      	ldr	r1, [r4, #16]
 800bb36:	464a      	mov	r2, r9
 800bb38:	f7fd fdd3 	bl	80096e2 <memcpy>
 800bb3c:	89a3      	ldrh	r3, [r4, #12]
 800bb3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bb42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb46:	81a3      	strh	r3, [r4, #12]
 800bb48:	6126      	str	r6, [r4, #16]
 800bb4a:	6165      	str	r5, [r4, #20]
 800bb4c:	444e      	add	r6, r9
 800bb4e:	eba5 0509 	sub.w	r5, r5, r9
 800bb52:	6026      	str	r6, [r4, #0]
 800bb54:	60a5      	str	r5, [r4, #8]
 800bb56:	463e      	mov	r6, r7
 800bb58:	42be      	cmp	r6, r7
 800bb5a:	d900      	bls.n	800bb5e <__ssputs_r+0x72>
 800bb5c:	463e      	mov	r6, r7
 800bb5e:	6820      	ldr	r0, [r4, #0]
 800bb60:	4632      	mov	r2, r6
 800bb62:	4641      	mov	r1, r8
 800bb64:	f000 f9d8 	bl	800bf18 <memmove>
 800bb68:	68a3      	ldr	r3, [r4, #8]
 800bb6a:	1b9b      	subs	r3, r3, r6
 800bb6c:	60a3      	str	r3, [r4, #8]
 800bb6e:	6823      	ldr	r3, [r4, #0]
 800bb70:	4433      	add	r3, r6
 800bb72:	6023      	str	r3, [r4, #0]
 800bb74:	2000      	movs	r0, #0
 800bb76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb7a:	462a      	mov	r2, r5
 800bb7c:	f000 fd61 	bl	800c642 <_realloc_r>
 800bb80:	4606      	mov	r6, r0
 800bb82:	2800      	cmp	r0, #0
 800bb84:	d1e0      	bne.n	800bb48 <__ssputs_r+0x5c>
 800bb86:	6921      	ldr	r1, [r4, #16]
 800bb88:	4650      	mov	r0, sl
 800bb8a:	f7fe fc35 	bl	800a3f8 <_free_r>
 800bb8e:	230c      	movs	r3, #12
 800bb90:	f8ca 3000 	str.w	r3, [sl]
 800bb94:	89a3      	ldrh	r3, [r4, #12]
 800bb96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb9a:	81a3      	strh	r3, [r4, #12]
 800bb9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bba0:	e7e9      	b.n	800bb76 <__ssputs_r+0x8a>
	...

0800bba4 <_svfiprintf_r>:
 800bba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bba8:	4698      	mov	r8, r3
 800bbaa:	898b      	ldrh	r3, [r1, #12]
 800bbac:	061b      	lsls	r3, r3, #24
 800bbae:	b09d      	sub	sp, #116	@ 0x74
 800bbb0:	4607      	mov	r7, r0
 800bbb2:	460d      	mov	r5, r1
 800bbb4:	4614      	mov	r4, r2
 800bbb6:	d510      	bpl.n	800bbda <_svfiprintf_r+0x36>
 800bbb8:	690b      	ldr	r3, [r1, #16]
 800bbba:	b973      	cbnz	r3, 800bbda <_svfiprintf_r+0x36>
 800bbbc:	2140      	movs	r1, #64	@ 0x40
 800bbbe:	f7fc fc0b 	bl	80083d8 <_malloc_r>
 800bbc2:	6028      	str	r0, [r5, #0]
 800bbc4:	6128      	str	r0, [r5, #16]
 800bbc6:	b930      	cbnz	r0, 800bbd6 <_svfiprintf_r+0x32>
 800bbc8:	230c      	movs	r3, #12
 800bbca:	603b      	str	r3, [r7, #0]
 800bbcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bbd0:	b01d      	add	sp, #116	@ 0x74
 800bbd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbd6:	2340      	movs	r3, #64	@ 0x40
 800bbd8:	616b      	str	r3, [r5, #20]
 800bbda:	2300      	movs	r3, #0
 800bbdc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbde:	2320      	movs	r3, #32
 800bbe0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bbe4:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbe8:	2330      	movs	r3, #48	@ 0x30
 800bbea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bd88 <_svfiprintf_r+0x1e4>
 800bbee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bbf2:	f04f 0901 	mov.w	r9, #1
 800bbf6:	4623      	mov	r3, r4
 800bbf8:	469a      	mov	sl, r3
 800bbfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bbfe:	b10a      	cbz	r2, 800bc04 <_svfiprintf_r+0x60>
 800bc00:	2a25      	cmp	r2, #37	@ 0x25
 800bc02:	d1f9      	bne.n	800bbf8 <_svfiprintf_r+0x54>
 800bc04:	ebba 0b04 	subs.w	fp, sl, r4
 800bc08:	d00b      	beq.n	800bc22 <_svfiprintf_r+0x7e>
 800bc0a:	465b      	mov	r3, fp
 800bc0c:	4622      	mov	r2, r4
 800bc0e:	4629      	mov	r1, r5
 800bc10:	4638      	mov	r0, r7
 800bc12:	f7ff ff6b 	bl	800baec <__ssputs_r>
 800bc16:	3001      	adds	r0, #1
 800bc18:	f000 80a7 	beq.w	800bd6a <_svfiprintf_r+0x1c6>
 800bc1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc1e:	445a      	add	r2, fp
 800bc20:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc22:	f89a 3000 	ldrb.w	r3, [sl]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	f000 809f 	beq.w	800bd6a <_svfiprintf_r+0x1c6>
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bc32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc36:	f10a 0a01 	add.w	sl, sl, #1
 800bc3a:	9304      	str	r3, [sp, #16]
 800bc3c:	9307      	str	r3, [sp, #28]
 800bc3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bc42:	931a      	str	r3, [sp, #104]	@ 0x68
 800bc44:	4654      	mov	r4, sl
 800bc46:	2205      	movs	r2, #5
 800bc48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc4c:	484e      	ldr	r0, [pc, #312]	@ (800bd88 <_svfiprintf_r+0x1e4>)
 800bc4e:	f7f4 facf 	bl	80001f0 <memchr>
 800bc52:	9a04      	ldr	r2, [sp, #16]
 800bc54:	b9d8      	cbnz	r0, 800bc8e <_svfiprintf_r+0xea>
 800bc56:	06d0      	lsls	r0, r2, #27
 800bc58:	bf44      	itt	mi
 800bc5a:	2320      	movmi	r3, #32
 800bc5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc60:	0711      	lsls	r1, r2, #28
 800bc62:	bf44      	itt	mi
 800bc64:	232b      	movmi	r3, #43	@ 0x2b
 800bc66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc6a:	f89a 3000 	ldrb.w	r3, [sl]
 800bc6e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc70:	d015      	beq.n	800bc9e <_svfiprintf_r+0xfa>
 800bc72:	9a07      	ldr	r2, [sp, #28]
 800bc74:	4654      	mov	r4, sl
 800bc76:	2000      	movs	r0, #0
 800bc78:	f04f 0c0a 	mov.w	ip, #10
 800bc7c:	4621      	mov	r1, r4
 800bc7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc82:	3b30      	subs	r3, #48	@ 0x30
 800bc84:	2b09      	cmp	r3, #9
 800bc86:	d94b      	bls.n	800bd20 <_svfiprintf_r+0x17c>
 800bc88:	b1b0      	cbz	r0, 800bcb8 <_svfiprintf_r+0x114>
 800bc8a:	9207      	str	r2, [sp, #28]
 800bc8c:	e014      	b.n	800bcb8 <_svfiprintf_r+0x114>
 800bc8e:	eba0 0308 	sub.w	r3, r0, r8
 800bc92:	fa09 f303 	lsl.w	r3, r9, r3
 800bc96:	4313      	orrs	r3, r2
 800bc98:	9304      	str	r3, [sp, #16]
 800bc9a:	46a2      	mov	sl, r4
 800bc9c:	e7d2      	b.n	800bc44 <_svfiprintf_r+0xa0>
 800bc9e:	9b03      	ldr	r3, [sp, #12]
 800bca0:	1d19      	adds	r1, r3, #4
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	9103      	str	r1, [sp, #12]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	bfbb      	ittet	lt
 800bcaa:	425b      	neglt	r3, r3
 800bcac:	f042 0202 	orrlt.w	r2, r2, #2
 800bcb0:	9307      	strge	r3, [sp, #28]
 800bcb2:	9307      	strlt	r3, [sp, #28]
 800bcb4:	bfb8      	it	lt
 800bcb6:	9204      	strlt	r2, [sp, #16]
 800bcb8:	7823      	ldrb	r3, [r4, #0]
 800bcba:	2b2e      	cmp	r3, #46	@ 0x2e
 800bcbc:	d10a      	bne.n	800bcd4 <_svfiprintf_r+0x130>
 800bcbe:	7863      	ldrb	r3, [r4, #1]
 800bcc0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcc2:	d132      	bne.n	800bd2a <_svfiprintf_r+0x186>
 800bcc4:	9b03      	ldr	r3, [sp, #12]
 800bcc6:	1d1a      	adds	r2, r3, #4
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	9203      	str	r2, [sp, #12]
 800bccc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bcd0:	3402      	adds	r4, #2
 800bcd2:	9305      	str	r3, [sp, #20]
 800bcd4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bd98 <_svfiprintf_r+0x1f4>
 800bcd8:	7821      	ldrb	r1, [r4, #0]
 800bcda:	2203      	movs	r2, #3
 800bcdc:	4650      	mov	r0, sl
 800bcde:	f7f4 fa87 	bl	80001f0 <memchr>
 800bce2:	b138      	cbz	r0, 800bcf4 <_svfiprintf_r+0x150>
 800bce4:	9b04      	ldr	r3, [sp, #16]
 800bce6:	eba0 000a 	sub.w	r0, r0, sl
 800bcea:	2240      	movs	r2, #64	@ 0x40
 800bcec:	4082      	lsls	r2, r0
 800bcee:	4313      	orrs	r3, r2
 800bcf0:	3401      	adds	r4, #1
 800bcf2:	9304      	str	r3, [sp, #16]
 800bcf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcf8:	4824      	ldr	r0, [pc, #144]	@ (800bd8c <_svfiprintf_r+0x1e8>)
 800bcfa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bcfe:	2206      	movs	r2, #6
 800bd00:	f7f4 fa76 	bl	80001f0 <memchr>
 800bd04:	2800      	cmp	r0, #0
 800bd06:	d036      	beq.n	800bd76 <_svfiprintf_r+0x1d2>
 800bd08:	4b21      	ldr	r3, [pc, #132]	@ (800bd90 <_svfiprintf_r+0x1ec>)
 800bd0a:	bb1b      	cbnz	r3, 800bd54 <_svfiprintf_r+0x1b0>
 800bd0c:	9b03      	ldr	r3, [sp, #12]
 800bd0e:	3307      	adds	r3, #7
 800bd10:	f023 0307 	bic.w	r3, r3, #7
 800bd14:	3308      	adds	r3, #8
 800bd16:	9303      	str	r3, [sp, #12]
 800bd18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd1a:	4433      	add	r3, r6
 800bd1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd1e:	e76a      	b.n	800bbf6 <_svfiprintf_r+0x52>
 800bd20:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd24:	460c      	mov	r4, r1
 800bd26:	2001      	movs	r0, #1
 800bd28:	e7a8      	b.n	800bc7c <_svfiprintf_r+0xd8>
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	3401      	adds	r4, #1
 800bd2e:	9305      	str	r3, [sp, #20]
 800bd30:	4619      	mov	r1, r3
 800bd32:	f04f 0c0a 	mov.w	ip, #10
 800bd36:	4620      	mov	r0, r4
 800bd38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd3c:	3a30      	subs	r2, #48	@ 0x30
 800bd3e:	2a09      	cmp	r2, #9
 800bd40:	d903      	bls.n	800bd4a <_svfiprintf_r+0x1a6>
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d0c6      	beq.n	800bcd4 <_svfiprintf_r+0x130>
 800bd46:	9105      	str	r1, [sp, #20]
 800bd48:	e7c4      	b.n	800bcd4 <_svfiprintf_r+0x130>
 800bd4a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd4e:	4604      	mov	r4, r0
 800bd50:	2301      	movs	r3, #1
 800bd52:	e7f0      	b.n	800bd36 <_svfiprintf_r+0x192>
 800bd54:	ab03      	add	r3, sp, #12
 800bd56:	9300      	str	r3, [sp, #0]
 800bd58:	462a      	mov	r2, r5
 800bd5a:	4b0e      	ldr	r3, [pc, #56]	@ (800bd94 <_svfiprintf_r+0x1f0>)
 800bd5c:	a904      	add	r1, sp, #16
 800bd5e:	4638      	mov	r0, r7
 800bd60:	f7fc fc66 	bl	8008630 <_printf_float>
 800bd64:	1c42      	adds	r2, r0, #1
 800bd66:	4606      	mov	r6, r0
 800bd68:	d1d6      	bne.n	800bd18 <_svfiprintf_r+0x174>
 800bd6a:	89ab      	ldrh	r3, [r5, #12]
 800bd6c:	065b      	lsls	r3, r3, #25
 800bd6e:	f53f af2d 	bmi.w	800bbcc <_svfiprintf_r+0x28>
 800bd72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd74:	e72c      	b.n	800bbd0 <_svfiprintf_r+0x2c>
 800bd76:	ab03      	add	r3, sp, #12
 800bd78:	9300      	str	r3, [sp, #0]
 800bd7a:	462a      	mov	r2, r5
 800bd7c:	4b05      	ldr	r3, [pc, #20]	@ (800bd94 <_svfiprintf_r+0x1f0>)
 800bd7e:	a904      	add	r1, sp, #16
 800bd80:	4638      	mov	r0, r7
 800bd82:	f7fc feed 	bl	8008b60 <_printf_i>
 800bd86:	e7ed      	b.n	800bd64 <_svfiprintf_r+0x1c0>
 800bd88:	0800d53b 	.word	0x0800d53b
 800bd8c:	0800d545 	.word	0x0800d545
 800bd90:	08008631 	.word	0x08008631
 800bd94:	0800baed 	.word	0x0800baed
 800bd98:	0800d541 	.word	0x0800d541

0800bd9c <__sflush_r>:
 800bd9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bda0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bda4:	0716      	lsls	r6, r2, #28
 800bda6:	4605      	mov	r5, r0
 800bda8:	460c      	mov	r4, r1
 800bdaa:	d454      	bmi.n	800be56 <__sflush_r+0xba>
 800bdac:	684b      	ldr	r3, [r1, #4]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	dc02      	bgt.n	800bdb8 <__sflush_r+0x1c>
 800bdb2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	dd48      	ble.n	800be4a <__sflush_r+0xae>
 800bdb8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bdba:	2e00      	cmp	r6, #0
 800bdbc:	d045      	beq.n	800be4a <__sflush_r+0xae>
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bdc4:	682f      	ldr	r7, [r5, #0]
 800bdc6:	6a21      	ldr	r1, [r4, #32]
 800bdc8:	602b      	str	r3, [r5, #0]
 800bdca:	d030      	beq.n	800be2e <__sflush_r+0x92>
 800bdcc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bdce:	89a3      	ldrh	r3, [r4, #12]
 800bdd0:	0759      	lsls	r1, r3, #29
 800bdd2:	d505      	bpl.n	800bde0 <__sflush_r+0x44>
 800bdd4:	6863      	ldr	r3, [r4, #4]
 800bdd6:	1ad2      	subs	r2, r2, r3
 800bdd8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bdda:	b10b      	cbz	r3, 800bde0 <__sflush_r+0x44>
 800bddc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bdde:	1ad2      	subs	r2, r2, r3
 800bde0:	2300      	movs	r3, #0
 800bde2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bde4:	6a21      	ldr	r1, [r4, #32]
 800bde6:	4628      	mov	r0, r5
 800bde8:	47b0      	blx	r6
 800bdea:	1c43      	adds	r3, r0, #1
 800bdec:	89a3      	ldrh	r3, [r4, #12]
 800bdee:	d106      	bne.n	800bdfe <__sflush_r+0x62>
 800bdf0:	6829      	ldr	r1, [r5, #0]
 800bdf2:	291d      	cmp	r1, #29
 800bdf4:	d82b      	bhi.n	800be4e <__sflush_r+0xb2>
 800bdf6:	4a2a      	ldr	r2, [pc, #168]	@ (800bea0 <__sflush_r+0x104>)
 800bdf8:	40ca      	lsrs	r2, r1
 800bdfa:	07d6      	lsls	r6, r2, #31
 800bdfc:	d527      	bpl.n	800be4e <__sflush_r+0xb2>
 800bdfe:	2200      	movs	r2, #0
 800be00:	6062      	str	r2, [r4, #4]
 800be02:	04d9      	lsls	r1, r3, #19
 800be04:	6922      	ldr	r2, [r4, #16]
 800be06:	6022      	str	r2, [r4, #0]
 800be08:	d504      	bpl.n	800be14 <__sflush_r+0x78>
 800be0a:	1c42      	adds	r2, r0, #1
 800be0c:	d101      	bne.n	800be12 <__sflush_r+0x76>
 800be0e:	682b      	ldr	r3, [r5, #0]
 800be10:	b903      	cbnz	r3, 800be14 <__sflush_r+0x78>
 800be12:	6560      	str	r0, [r4, #84]	@ 0x54
 800be14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be16:	602f      	str	r7, [r5, #0]
 800be18:	b1b9      	cbz	r1, 800be4a <__sflush_r+0xae>
 800be1a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be1e:	4299      	cmp	r1, r3
 800be20:	d002      	beq.n	800be28 <__sflush_r+0x8c>
 800be22:	4628      	mov	r0, r5
 800be24:	f7fe fae8 	bl	800a3f8 <_free_r>
 800be28:	2300      	movs	r3, #0
 800be2a:	6363      	str	r3, [r4, #52]	@ 0x34
 800be2c:	e00d      	b.n	800be4a <__sflush_r+0xae>
 800be2e:	2301      	movs	r3, #1
 800be30:	4628      	mov	r0, r5
 800be32:	47b0      	blx	r6
 800be34:	4602      	mov	r2, r0
 800be36:	1c50      	adds	r0, r2, #1
 800be38:	d1c9      	bne.n	800bdce <__sflush_r+0x32>
 800be3a:	682b      	ldr	r3, [r5, #0]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d0c6      	beq.n	800bdce <__sflush_r+0x32>
 800be40:	2b1d      	cmp	r3, #29
 800be42:	d001      	beq.n	800be48 <__sflush_r+0xac>
 800be44:	2b16      	cmp	r3, #22
 800be46:	d11e      	bne.n	800be86 <__sflush_r+0xea>
 800be48:	602f      	str	r7, [r5, #0]
 800be4a:	2000      	movs	r0, #0
 800be4c:	e022      	b.n	800be94 <__sflush_r+0xf8>
 800be4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be52:	b21b      	sxth	r3, r3
 800be54:	e01b      	b.n	800be8e <__sflush_r+0xf2>
 800be56:	690f      	ldr	r7, [r1, #16]
 800be58:	2f00      	cmp	r7, #0
 800be5a:	d0f6      	beq.n	800be4a <__sflush_r+0xae>
 800be5c:	0793      	lsls	r3, r2, #30
 800be5e:	680e      	ldr	r6, [r1, #0]
 800be60:	bf08      	it	eq
 800be62:	694b      	ldreq	r3, [r1, #20]
 800be64:	600f      	str	r7, [r1, #0]
 800be66:	bf18      	it	ne
 800be68:	2300      	movne	r3, #0
 800be6a:	eba6 0807 	sub.w	r8, r6, r7
 800be6e:	608b      	str	r3, [r1, #8]
 800be70:	f1b8 0f00 	cmp.w	r8, #0
 800be74:	dde9      	ble.n	800be4a <__sflush_r+0xae>
 800be76:	6a21      	ldr	r1, [r4, #32]
 800be78:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800be7a:	4643      	mov	r3, r8
 800be7c:	463a      	mov	r2, r7
 800be7e:	4628      	mov	r0, r5
 800be80:	47b0      	blx	r6
 800be82:	2800      	cmp	r0, #0
 800be84:	dc08      	bgt.n	800be98 <__sflush_r+0xfc>
 800be86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be8e:	81a3      	strh	r3, [r4, #12]
 800be90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800be94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be98:	4407      	add	r7, r0
 800be9a:	eba8 0800 	sub.w	r8, r8, r0
 800be9e:	e7e7      	b.n	800be70 <__sflush_r+0xd4>
 800bea0:	20400001 	.word	0x20400001

0800bea4 <_fflush_r>:
 800bea4:	b538      	push	{r3, r4, r5, lr}
 800bea6:	690b      	ldr	r3, [r1, #16]
 800bea8:	4605      	mov	r5, r0
 800beaa:	460c      	mov	r4, r1
 800beac:	b913      	cbnz	r3, 800beb4 <_fflush_r+0x10>
 800beae:	2500      	movs	r5, #0
 800beb0:	4628      	mov	r0, r5
 800beb2:	bd38      	pop	{r3, r4, r5, pc}
 800beb4:	b118      	cbz	r0, 800bebe <_fflush_r+0x1a>
 800beb6:	6a03      	ldr	r3, [r0, #32]
 800beb8:	b90b      	cbnz	r3, 800bebe <_fflush_r+0x1a>
 800beba:	f7fd fa09 	bl	80092d0 <__sinit>
 800bebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d0f3      	beq.n	800beae <_fflush_r+0xa>
 800bec6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bec8:	07d0      	lsls	r0, r2, #31
 800beca:	d404      	bmi.n	800bed6 <_fflush_r+0x32>
 800becc:	0599      	lsls	r1, r3, #22
 800bece:	d402      	bmi.n	800bed6 <_fflush_r+0x32>
 800bed0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bed2:	f7fd fc04 	bl	80096de <__retarget_lock_acquire_recursive>
 800bed6:	4628      	mov	r0, r5
 800bed8:	4621      	mov	r1, r4
 800beda:	f7ff ff5f 	bl	800bd9c <__sflush_r>
 800bede:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bee0:	07da      	lsls	r2, r3, #31
 800bee2:	4605      	mov	r5, r0
 800bee4:	d4e4      	bmi.n	800beb0 <_fflush_r+0xc>
 800bee6:	89a3      	ldrh	r3, [r4, #12]
 800bee8:	059b      	lsls	r3, r3, #22
 800beea:	d4e1      	bmi.n	800beb0 <_fflush_r+0xc>
 800beec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800beee:	f7fd fbf7 	bl	80096e0 <__retarget_lock_release_recursive>
 800bef2:	e7dd      	b.n	800beb0 <_fflush_r+0xc>

0800bef4 <fiprintf>:
 800bef4:	b40e      	push	{r1, r2, r3}
 800bef6:	b503      	push	{r0, r1, lr}
 800bef8:	4601      	mov	r1, r0
 800befa:	ab03      	add	r3, sp, #12
 800befc:	4805      	ldr	r0, [pc, #20]	@ (800bf14 <fiprintf+0x20>)
 800befe:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf02:	6800      	ldr	r0, [r0, #0]
 800bf04:	9301      	str	r3, [sp, #4]
 800bf06:	f000 fc01 	bl	800c70c <_vfiprintf_r>
 800bf0a:	b002      	add	sp, #8
 800bf0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf10:	b003      	add	sp, #12
 800bf12:	4770      	bx	lr
 800bf14:	20000064 	.word	0x20000064

0800bf18 <memmove>:
 800bf18:	4288      	cmp	r0, r1
 800bf1a:	b510      	push	{r4, lr}
 800bf1c:	eb01 0402 	add.w	r4, r1, r2
 800bf20:	d902      	bls.n	800bf28 <memmove+0x10>
 800bf22:	4284      	cmp	r4, r0
 800bf24:	4623      	mov	r3, r4
 800bf26:	d807      	bhi.n	800bf38 <memmove+0x20>
 800bf28:	1e43      	subs	r3, r0, #1
 800bf2a:	42a1      	cmp	r1, r4
 800bf2c:	d008      	beq.n	800bf40 <memmove+0x28>
 800bf2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bf32:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bf36:	e7f8      	b.n	800bf2a <memmove+0x12>
 800bf38:	4402      	add	r2, r0
 800bf3a:	4601      	mov	r1, r0
 800bf3c:	428a      	cmp	r2, r1
 800bf3e:	d100      	bne.n	800bf42 <memmove+0x2a>
 800bf40:	bd10      	pop	{r4, pc}
 800bf42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bf46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bf4a:	e7f7      	b.n	800bf3c <memmove+0x24>

0800bf4c <strchr>:
 800bf4c:	b2c9      	uxtb	r1, r1
 800bf4e:	4603      	mov	r3, r0
 800bf50:	4618      	mov	r0, r3
 800bf52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf56:	b112      	cbz	r2, 800bf5e <strchr+0x12>
 800bf58:	428a      	cmp	r2, r1
 800bf5a:	d1f9      	bne.n	800bf50 <strchr+0x4>
 800bf5c:	4770      	bx	lr
 800bf5e:	2900      	cmp	r1, #0
 800bf60:	bf18      	it	ne
 800bf62:	2000      	movne	r0, #0
 800bf64:	4770      	bx	lr
	...

0800bf68 <nan>:
 800bf68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bf70 <nan+0x8>
 800bf6c:	4770      	bx	lr
 800bf6e:	bf00      	nop
 800bf70:	00000000 	.word	0x00000000
 800bf74:	7ff80000 	.word	0x7ff80000

0800bf78 <abort>:
 800bf78:	b508      	push	{r3, lr}
 800bf7a:	2006      	movs	r0, #6
 800bf7c:	f000 fd9a 	bl	800cab4 <raise>
 800bf80:	2001      	movs	r0, #1
 800bf82:	f7f7 fbe5 	bl	8003750 <_exit>

0800bf86 <_calloc_r>:
 800bf86:	b570      	push	{r4, r5, r6, lr}
 800bf88:	fba1 5402 	umull	r5, r4, r1, r2
 800bf8c:	b934      	cbnz	r4, 800bf9c <_calloc_r+0x16>
 800bf8e:	4629      	mov	r1, r5
 800bf90:	f7fc fa22 	bl	80083d8 <_malloc_r>
 800bf94:	4606      	mov	r6, r0
 800bf96:	b928      	cbnz	r0, 800bfa4 <_calloc_r+0x1e>
 800bf98:	4630      	mov	r0, r6
 800bf9a:	bd70      	pop	{r4, r5, r6, pc}
 800bf9c:	220c      	movs	r2, #12
 800bf9e:	6002      	str	r2, [r0, #0]
 800bfa0:	2600      	movs	r6, #0
 800bfa2:	e7f9      	b.n	800bf98 <_calloc_r+0x12>
 800bfa4:	462a      	mov	r2, r5
 800bfa6:	4621      	mov	r1, r4
 800bfa8:	f7fd fa63 	bl	8009472 <memset>
 800bfac:	e7f4      	b.n	800bf98 <_calloc_r+0x12>

0800bfae <rshift>:
 800bfae:	6903      	ldr	r3, [r0, #16]
 800bfb0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bfb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bfb8:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bfbc:	f100 0414 	add.w	r4, r0, #20
 800bfc0:	dd45      	ble.n	800c04e <rshift+0xa0>
 800bfc2:	f011 011f 	ands.w	r1, r1, #31
 800bfc6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bfca:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bfce:	d10c      	bne.n	800bfea <rshift+0x3c>
 800bfd0:	f100 0710 	add.w	r7, r0, #16
 800bfd4:	4629      	mov	r1, r5
 800bfd6:	42b1      	cmp	r1, r6
 800bfd8:	d334      	bcc.n	800c044 <rshift+0x96>
 800bfda:	1a9b      	subs	r3, r3, r2
 800bfdc:	009b      	lsls	r3, r3, #2
 800bfde:	1eea      	subs	r2, r5, #3
 800bfe0:	4296      	cmp	r6, r2
 800bfe2:	bf38      	it	cc
 800bfe4:	2300      	movcc	r3, #0
 800bfe6:	4423      	add	r3, r4
 800bfe8:	e015      	b.n	800c016 <rshift+0x68>
 800bfea:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bfee:	f1c1 0820 	rsb	r8, r1, #32
 800bff2:	40cf      	lsrs	r7, r1
 800bff4:	f105 0e04 	add.w	lr, r5, #4
 800bff8:	46a1      	mov	r9, r4
 800bffa:	4576      	cmp	r6, lr
 800bffc:	46f4      	mov	ip, lr
 800bffe:	d815      	bhi.n	800c02c <rshift+0x7e>
 800c000:	1a9a      	subs	r2, r3, r2
 800c002:	0092      	lsls	r2, r2, #2
 800c004:	3a04      	subs	r2, #4
 800c006:	3501      	adds	r5, #1
 800c008:	42ae      	cmp	r6, r5
 800c00a:	bf38      	it	cc
 800c00c:	2200      	movcc	r2, #0
 800c00e:	18a3      	adds	r3, r4, r2
 800c010:	50a7      	str	r7, [r4, r2]
 800c012:	b107      	cbz	r7, 800c016 <rshift+0x68>
 800c014:	3304      	adds	r3, #4
 800c016:	1b1a      	subs	r2, r3, r4
 800c018:	42a3      	cmp	r3, r4
 800c01a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c01e:	bf08      	it	eq
 800c020:	2300      	moveq	r3, #0
 800c022:	6102      	str	r2, [r0, #16]
 800c024:	bf08      	it	eq
 800c026:	6143      	streq	r3, [r0, #20]
 800c028:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c02c:	f8dc c000 	ldr.w	ip, [ip]
 800c030:	fa0c fc08 	lsl.w	ip, ip, r8
 800c034:	ea4c 0707 	orr.w	r7, ip, r7
 800c038:	f849 7b04 	str.w	r7, [r9], #4
 800c03c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c040:	40cf      	lsrs	r7, r1
 800c042:	e7da      	b.n	800bffa <rshift+0x4c>
 800c044:	f851 cb04 	ldr.w	ip, [r1], #4
 800c048:	f847 cf04 	str.w	ip, [r7, #4]!
 800c04c:	e7c3      	b.n	800bfd6 <rshift+0x28>
 800c04e:	4623      	mov	r3, r4
 800c050:	e7e1      	b.n	800c016 <rshift+0x68>

0800c052 <__hexdig_fun>:
 800c052:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c056:	2b09      	cmp	r3, #9
 800c058:	d802      	bhi.n	800c060 <__hexdig_fun+0xe>
 800c05a:	3820      	subs	r0, #32
 800c05c:	b2c0      	uxtb	r0, r0
 800c05e:	4770      	bx	lr
 800c060:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c064:	2b05      	cmp	r3, #5
 800c066:	d801      	bhi.n	800c06c <__hexdig_fun+0x1a>
 800c068:	3847      	subs	r0, #71	@ 0x47
 800c06a:	e7f7      	b.n	800c05c <__hexdig_fun+0xa>
 800c06c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c070:	2b05      	cmp	r3, #5
 800c072:	d801      	bhi.n	800c078 <__hexdig_fun+0x26>
 800c074:	3827      	subs	r0, #39	@ 0x27
 800c076:	e7f1      	b.n	800c05c <__hexdig_fun+0xa>
 800c078:	2000      	movs	r0, #0
 800c07a:	4770      	bx	lr

0800c07c <__gethex>:
 800c07c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c080:	b085      	sub	sp, #20
 800c082:	468a      	mov	sl, r1
 800c084:	9302      	str	r3, [sp, #8]
 800c086:	680b      	ldr	r3, [r1, #0]
 800c088:	9001      	str	r0, [sp, #4]
 800c08a:	4690      	mov	r8, r2
 800c08c:	1c9c      	adds	r4, r3, #2
 800c08e:	46a1      	mov	r9, r4
 800c090:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c094:	2830      	cmp	r0, #48	@ 0x30
 800c096:	d0fa      	beq.n	800c08e <__gethex+0x12>
 800c098:	eba9 0303 	sub.w	r3, r9, r3
 800c09c:	f1a3 0b02 	sub.w	fp, r3, #2
 800c0a0:	f7ff ffd7 	bl	800c052 <__hexdig_fun>
 800c0a4:	4605      	mov	r5, r0
 800c0a6:	2800      	cmp	r0, #0
 800c0a8:	d168      	bne.n	800c17c <__gethex+0x100>
 800c0aa:	49a0      	ldr	r1, [pc, #640]	@ (800c32c <__gethex+0x2b0>)
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	4648      	mov	r0, r9
 800c0b0:	f7fd f9e7 	bl	8009482 <strncmp>
 800c0b4:	4607      	mov	r7, r0
 800c0b6:	2800      	cmp	r0, #0
 800c0b8:	d167      	bne.n	800c18a <__gethex+0x10e>
 800c0ba:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c0be:	4626      	mov	r6, r4
 800c0c0:	f7ff ffc7 	bl	800c052 <__hexdig_fun>
 800c0c4:	2800      	cmp	r0, #0
 800c0c6:	d062      	beq.n	800c18e <__gethex+0x112>
 800c0c8:	4623      	mov	r3, r4
 800c0ca:	7818      	ldrb	r0, [r3, #0]
 800c0cc:	2830      	cmp	r0, #48	@ 0x30
 800c0ce:	4699      	mov	r9, r3
 800c0d0:	f103 0301 	add.w	r3, r3, #1
 800c0d4:	d0f9      	beq.n	800c0ca <__gethex+0x4e>
 800c0d6:	f7ff ffbc 	bl	800c052 <__hexdig_fun>
 800c0da:	fab0 f580 	clz	r5, r0
 800c0de:	096d      	lsrs	r5, r5, #5
 800c0e0:	f04f 0b01 	mov.w	fp, #1
 800c0e4:	464a      	mov	r2, r9
 800c0e6:	4616      	mov	r6, r2
 800c0e8:	3201      	adds	r2, #1
 800c0ea:	7830      	ldrb	r0, [r6, #0]
 800c0ec:	f7ff ffb1 	bl	800c052 <__hexdig_fun>
 800c0f0:	2800      	cmp	r0, #0
 800c0f2:	d1f8      	bne.n	800c0e6 <__gethex+0x6a>
 800c0f4:	498d      	ldr	r1, [pc, #564]	@ (800c32c <__gethex+0x2b0>)
 800c0f6:	2201      	movs	r2, #1
 800c0f8:	4630      	mov	r0, r6
 800c0fa:	f7fd f9c2 	bl	8009482 <strncmp>
 800c0fe:	2800      	cmp	r0, #0
 800c100:	d13f      	bne.n	800c182 <__gethex+0x106>
 800c102:	b944      	cbnz	r4, 800c116 <__gethex+0x9a>
 800c104:	1c74      	adds	r4, r6, #1
 800c106:	4622      	mov	r2, r4
 800c108:	4616      	mov	r6, r2
 800c10a:	3201      	adds	r2, #1
 800c10c:	7830      	ldrb	r0, [r6, #0]
 800c10e:	f7ff ffa0 	bl	800c052 <__hexdig_fun>
 800c112:	2800      	cmp	r0, #0
 800c114:	d1f8      	bne.n	800c108 <__gethex+0x8c>
 800c116:	1ba4      	subs	r4, r4, r6
 800c118:	00a7      	lsls	r7, r4, #2
 800c11a:	7833      	ldrb	r3, [r6, #0]
 800c11c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c120:	2b50      	cmp	r3, #80	@ 0x50
 800c122:	d13e      	bne.n	800c1a2 <__gethex+0x126>
 800c124:	7873      	ldrb	r3, [r6, #1]
 800c126:	2b2b      	cmp	r3, #43	@ 0x2b
 800c128:	d033      	beq.n	800c192 <__gethex+0x116>
 800c12a:	2b2d      	cmp	r3, #45	@ 0x2d
 800c12c:	d034      	beq.n	800c198 <__gethex+0x11c>
 800c12e:	1c71      	adds	r1, r6, #1
 800c130:	2400      	movs	r4, #0
 800c132:	7808      	ldrb	r0, [r1, #0]
 800c134:	f7ff ff8d 	bl	800c052 <__hexdig_fun>
 800c138:	1e43      	subs	r3, r0, #1
 800c13a:	b2db      	uxtb	r3, r3
 800c13c:	2b18      	cmp	r3, #24
 800c13e:	d830      	bhi.n	800c1a2 <__gethex+0x126>
 800c140:	f1a0 0210 	sub.w	r2, r0, #16
 800c144:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c148:	f7ff ff83 	bl	800c052 <__hexdig_fun>
 800c14c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800c150:	fa5f fc8c 	uxtb.w	ip, ip
 800c154:	f1bc 0f18 	cmp.w	ip, #24
 800c158:	f04f 030a 	mov.w	r3, #10
 800c15c:	d91e      	bls.n	800c19c <__gethex+0x120>
 800c15e:	b104      	cbz	r4, 800c162 <__gethex+0xe6>
 800c160:	4252      	negs	r2, r2
 800c162:	4417      	add	r7, r2
 800c164:	f8ca 1000 	str.w	r1, [sl]
 800c168:	b1ed      	cbz	r5, 800c1a6 <__gethex+0x12a>
 800c16a:	f1bb 0f00 	cmp.w	fp, #0
 800c16e:	bf0c      	ite	eq
 800c170:	2506      	moveq	r5, #6
 800c172:	2500      	movne	r5, #0
 800c174:	4628      	mov	r0, r5
 800c176:	b005      	add	sp, #20
 800c178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c17c:	2500      	movs	r5, #0
 800c17e:	462c      	mov	r4, r5
 800c180:	e7b0      	b.n	800c0e4 <__gethex+0x68>
 800c182:	2c00      	cmp	r4, #0
 800c184:	d1c7      	bne.n	800c116 <__gethex+0x9a>
 800c186:	4627      	mov	r7, r4
 800c188:	e7c7      	b.n	800c11a <__gethex+0x9e>
 800c18a:	464e      	mov	r6, r9
 800c18c:	462f      	mov	r7, r5
 800c18e:	2501      	movs	r5, #1
 800c190:	e7c3      	b.n	800c11a <__gethex+0x9e>
 800c192:	2400      	movs	r4, #0
 800c194:	1cb1      	adds	r1, r6, #2
 800c196:	e7cc      	b.n	800c132 <__gethex+0xb6>
 800c198:	2401      	movs	r4, #1
 800c19a:	e7fb      	b.n	800c194 <__gethex+0x118>
 800c19c:	fb03 0002 	mla	r0, r3, r2, r0
 800c1a0:	e7ce      	b.n	800c140 <__gethex+0xc4>
 800c1a2:	4631      	mov	r1, r6
 800c1a4:	e7de      	b.n	800c164 <__gethex+0xe8>
 800c1a6:	eba6 0309 	sub.w	r3, r6, r9
 800c1aa:	3b01      	subs	r3, #1
 800c1ac:	4629      	mov	r1, r5
 800c1ae:	2b07      	cmp	r3, #7
 800c1b0:	dc0a      	bgt.n	800c1c8 <__gethex+0x14c>
 800c1b2:	9801      	ldr	r0, [sp, #4]
 800c1b4:	f7fe f96a 	bl	800a48c <_Balloc>
 800c1b8:	4604      	mov	r4, r0
 800c1ba:	b940      	cbnz	r0, 800c1ce <__gethex+0x152>
 800c1bc:	4b5c      	ldr	r3, [pc, #368]	@ (800c330 <__gethex+0x2b4>)
 800c1be:	4602      	mov	r2, r0
 800c1c0:	21e4      	movs	r1, #228	@ 0xe4
 800c1c2:	485c      	ldr	r0, [pc, #368]	@ (800c334 <__gethex+0x2b8>)
 800c1c4:	f7fd faa2 	bl	800970c <__assert_func>
 800c1c8:	3101      	adds	r1, #1
 800c1ca:	105b      	asrs	r3, r3, #1
 800c1cc:	e7ef      	b.n	800c1ae <__gethex+0x132>
 800c1ce:	f100 0a14 	add.w	sl, r0, #20
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	4655      	mov	r5, sl
 800c1d6:	469b      	mov	fp, r3
 800c1d8:	45b1      	cmp	r9, r6
 800c1da:	d337      	bcc.n	800c24c <__gethex+0x1d0>
 800c1dc:	f845 bb04 	str.w	fp, [r5], #4
 800c1e0:	eba5 050a 	sub.w	r5, r5, sl
 800c1e4:	10ad      	asrs	r5, r5, #2
 800c1e6:	6125      	str	r5, [r4, #16]
 800c1e8:	4658      	mov	r0, fp
 800c1ea:	f7fe fa41 	bl	800a670 <__hi0bits>
 800c1ee:	016d      	lsls	r5, r5, #5
 800c1f0:	f8d8 6000 	ldr.w	r6, [r8]
 800c1f4:	1a2d      	subs	r5, r5, r0
 800c1f6:	42b5      	cmp	r5, r6
 800c1f8:	dd54      	ble.n	800c2a4 <__gethex+0x228>
 800c1fa:	1bad      	subs	r5, r5, r6
 800c1fc:	4629      	mov	r1, r5
 800c1fe:	4620      	mov	r0, r4
 800c200:	f7fe fdcd 	bl	800ad9e <__any_on>
 800c204:	4681      	mov	r9, r0
 800c206:	b178      	cbz	r0, 800c228 <__gethex+0x1ac>
 800c208:	1e6b      	subs	r3, r5, #1
 800c20a:	1159      	asrs	r1, r3, #5
 800c20c:	f003 021f 	and.w	r2, r3, #31
 800c210:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c214:	f04f 0901 	mov.w	r9, #1
 800c218:	fa09 f202 	lsl.w	r2, r9, r2
 800c21c:	420a      	tst	r2, r1
 800c21e:	d003      	beq.n	800c228 <__gethex+0x1ac>
 800c220:	454b      	cmp	r3, r9
 800c222:	dc36      	bgt.n	800c292 <__gethex+0x216>
 800c224:	f04f 0902 	mov.w	r9, #2
 800c228:	4629      	mov	r1, r5
 800c22a:	4620      	mov	r0, r4
 800c22c:	f7ff febf 	bl	800bfae <rshift>
 800c230:	442f      	add	r7, r5
 800c232:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c236:	42bb      	cmp	r3, r7
 800c238:	da42      	bge.n	800c2c0 <__gethex+0x244>
 800c23a:	9801      	ldr	r0, [sp, #4]
 800c23c:	4621      	mov	r1, r4
 800c23e:	f7fe f965 	bl	800a50c <_Bfree>
 800c242:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c244:	2300      	movs	r3, #0
 800c246:	6013      	str	r3, [r2, #0]
 800c248:	25a3      	movs	r5, #163	@ 0xa3
 800c24a:	e793      	b.n	800c174 <__gethex+0xf8>
 800c24c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c250:	2a2e      	cmp	r2, #46	@ 0x2e
 800c252:	d012      	beq.n	800c27a <__gethex+0x1fe>
 800c254:	2b20      	cmp	r3, #32
 800c256:	d104      	bne.n	800c262 <__gethex+0x1e6>
 800c258:	f845 bb04 	str.w	fp, [r5], #4
 800c25c:	f04f 0b00 	mov.w	fp, #0
 800c260:	465b      	mov	r3, fp
 800c262:	7830      	ldrb	r0, [r6, #0]
 800c264:	9303      	str	r3, [sp, #12]
 800c266:	f7ff fef4 	bl	800c052 <__hexdig_fun>
 800c26a:	9b03      	ldr	r3, [sp, #12]
 800c26c:	f000 000f 	and.w	r0, r0, #15
 800c270:	4098      	lsls	r0, r3
 800c272:	ea4b 0b00 	orr.w	fp, fp, r0
 800c276:	3304      	adds	r3, #4
 800c278:	e7ae      	b.n	800c1d8 <__gethex+0x15c>
 800c27a:	45b1      	cmp	r9, r6
 800c27c:	d8ea      	bhi.n	800c254 <__gethex+0x1d8>
 800c27e:	492b      	ldr	r1, [pc, #172]	@ (800c32c <__gethex+0x2b0>)
 800c280:	9303      	str	r3, [sp, #12]
 800c282:	2201      	movs	r2, #1
 800c284:	4630      	mov	r0, r6
 800c286:	f7fd f8fc 	bl	8009482 <strncmp>
 800c28a:	9b03      	ldr	r3, [sp, #12]
 800c28c:	2800      	cmp	r0, #0
 800c28e:	d1e1      	bne.n	800c254 <__gethex+0x1d8>
 800c290:	e7a2      	b.n	800c1d8 <__gethex+0x15c>
 800c292:	1ea9      	subs	r1, r5, #2
 800c294:	4620      	mov	r0, r4
 800c296:	f7fe fd82 	bl	800ad9e <__any_on>
 800c29a:	2800      	cmp	r0, #0
 800c29c:	d0c2      	beq.n	800c224 <__gethex+0x1a8>
 800c29e:	f04f 0903 	mov.w	r9, #3
 800c2a2:	e7c1      	b.n	800c228 <__gethex+0x1ac>
 800c2a4:	da09      	bge.n	800c2ba <__gethex+0x23e>
 800c2a6:	1b75      	subs	r5, r6, r5
 800c2a8:	4621      	mov	r1, r4
 800c2aa:	9801      	ldr	r0, [sp, #4]
 800c2ac:	462a      	mov	r2, r5
 800c2ae:	f7fe fb3d 	bl	800a92c <__lshift>
 800c2b2:	1b7f      	subs	r7, r7, r5
 800c2b4:	4604      	mov	r4, r0
 800c2b6:	f100 0a14 	add.w	sl, r0, #20
 800c2ba:	f04f 0900 	mov.w	r9, #0
 800c2be:	e7b8      	b.n	800c232 <__gethex+0x1b6>
 800c2c0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c2c4:	42bd      	cmp	r5, r7
 800c2c6:	dd6f      	ble.n	800c3a8 <__gethex+0x32c>
 800c2c8:	1bed      	subs	r5, r5, r7
 800c2ca:	42ae      	cmp	r6, r5
 800c2cc:	dc34      	bgt.n	800c338 <__gethex+0x2bc>
 800c2ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c2d2:	2b02      	cmp	r3, #2
 800c2d4:	d022      	beq.n	800c31c <__gethex+0x2a0>
 800c2d6:	2b03      	cmp	r3, #3
 800c2d8:	d024      	beq.n	800c324 <__gethex+0x2a8>
 800c2da:	2b01      	cmp	r3, #1
 800c2dc:	d115      	bne.n	800c30a <__gethex+0x28e>
 800c2de:	42ae      	cmp	r6, r5
 800c2e0:	d113      	bne.n	800c30a <__gethex+0x28e>
 800c2e2:	2e01      	cmp	r6, #1
 800c2e4:	d10b      	bne.n	800c2fe <__gethex+0x282>
 800c2e6:	9a02      	ldr	r2, [sp, #8]
 800c2e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c2ec:	6013      	str	r3, [r2, #0]
 800c2ee:	2301      	movs	r3, #1
 800c2f0:	6123      	str	r3, [r4, #16]
 800c2f2:	f8ca 3000 	str.w	r3, [sl]
 800c2f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c2f8:	2562      	movs	r5, #98	@ 0x62
 800c2fa:	601c      	str	r4, [r3, #0]
 800c2fc:	e73a      	b.n	800c174 <__gethex+0xf8>
 800c2fe:	1e71      	subs	r1, r6, #1
 800c300:	4620      	mov	r0, r4
 800c302:	f7fe fd4c 	bl	800ad9e <__any_on>
 800c306:	2800      	cmp	r0, #0
 800c308:	d1ed      	bne.n	800c2e6 <__gethex+0x26a>
 800c30a:	9801      	ldr	r0, [sp, #4]
 800c30c:	4621      	mov	r1, r4
 800c30e:	f7fe f8fd 	bl	800a50c <_Bfree>
 800c312:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c314:	2300      	movs	r3, #0
 800c316:	6013      	str	r3, [r2, #0]
 800c318:	2550      	movs	r5, #80	@ 0x50
 800c31a:	e72b      	b.n	800c174 <__gethex+0xf8>
 800c31c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d1f3      	bne.n	800c30a <__gethex+0x28e>
 800c322:	e7e0      	b.n	800c2e6 <__gethex+0x26a>
 800c324:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c326:	2b00      	cmp	r3, #0
 800c328:	d1dd      	bne.n	800c2e6 <__gethex+0x26a>
 800c32a:	e7ee      	b.n	800c30a <__gethex+0x28e>
 800c32c:	0800d539 	.word	0x0800d539
 800c330:	0800d4cf 	.word	0x0800d4cf
 800c334:	0800d554 	.word	0x0800d554
 800c338:	1e6f      	subs	r7, r5, #1
 800c33a:	f1b9 0f00 	cmp.w	r9, #0
 800c33e:	d130      	bne.n	800c3a2 <__gethex+0x326>
 800c340:	b127      	cbz	r7, 800c34c <__gethex+0x2d0>
 800c342:	4639      	mov	r1, r7
 800c344:	4620      	mov	r0, r4
 800c346:	f7fe fd2a 	bl	800ad9e <__any_on>
 800c34a:	4681      	mov	r9, r0
 800c34c:	117a      	asrs	r2, r7, #5
 800c34e:	2301      	movs	r3, #1
 800c350:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c354:	f007 071f 	and.w	r7, r7, #31
 800c358:	40bb      	lsls	r3, r7
 800c35a:	4213      	tst	r3, r2
 800c35c:	4629      	mov	r1, r5
 800c35e:	4620      	mov	r0, r4
 800c360:	bf18      	it	ne
 800c362:	f049 0902 	orrne.w	r9, r9, #2
 800c366:	f7ff fe22 	bl	800bfae <rshift>
 800c36a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c36e:	1b76      	subs	r6, r6, r5
 800c370:	2502      	movs	r5, #2
 800c372:	f1b9 0f00 	cmp.w	r9, #0
 800c376:	d047      	beq.n	800c408 <__gethex+0x38c>
 800c378:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c37c:	2b02      	cmp	r3, #2
 800c37e:	d015      	beq.n	800c3ac <__gethex+0x330>
 800c380:	2b03      	cmp	r3, #3
 800c382:	d017      	beq.n	800c3b4 <__gethex+0x338>
 800c384:	2b01      	cmp	r3, #1
 800c386:	d109      	bne.n	800c39c <__gethex+0x320>
 800c388:	f019 0f02 	tst.w	r9, #2
 800c38c:	d006      	beq.n	800c39c <__gethex+0x320>
 800c38e:	f8da 3000 	ldr.w	r3, [sl]
 800c392:	ea49 0903 	orr.w	r9, r9, r3
 800c396:	f019 0f01 	tst.w	r9, #1
 800c39a:	d10e      	bne.n	800c3ba <__gethex+0x33e>
 800c39c:	f045 0510 	orr.w	r5, r5, #16
 800c3a0:	e032      	b.n	800c408 <__gethex+0x38c>
 800c3a2:	f04f 0901 	mov.w	r9, #1
 800c3a6:	e7d1      	b.n	800c34c <__gethex+0x2d0>
 800c3a8:	2501      	movs	r5, #1
 800c3aa:	e7e2      	b.n	800c372 <__gethex+0x2f6>
 800c3ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3ae:	f1c3 0301 	rsb	r3, r3, #1
 800c3b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c3b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d0f0      	beq.n	800c39c <__gethex+0x320>
 800c3ba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c3be:	f104 0314 	add.w	r3, r4, #20
 800c3c2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c3c6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c3ca:	f04f 0c00 	mov.w	ip, #0
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3d4:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800c3d8:	d01b      	beq.n	800c412 <__gethex+0x396>
 800c3da:	3201      	adds	r2, #1
 800c3dc:	6002      	str	r2, [r0, #0]
 800c3de:	2d02      	cmp	r5, #2
 800c3e0:	f104 0314 	add.w	r3, r4, #20
 800c3e4:	d13c      	bne.n	800c460 <__gethex+0x3e4>
 800c3e6:	f8d8 2000 	ldr.w	r2, [r8]
 800c3ea:	3a01      	subs	r2, #1
 800c3ec:	42b2      	cmp	r2, r6
 800c3ee:	d109      	bne.n	800c404 <__gethex+0x388>
 800c3f0:	1171      	asrs	r1, r6, #5
 800c3f2:	2201      	movs	r2, #1
 800c3f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c3f8:	f006 061f 	and.w	r6, r6, #31
 800c3fc:	fa02 f606 	lsl.w	r6, r2, r6
 800c400:	421e      	tst	r6, r3
 800c402:	d13a      	bne.n	800c47a <__gethex+0x3fe>
 800c404:	f045 0520 	orr.w	r5, r5, #32
 800c408:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c40a:	601c      	str	r4, [r3, #0]
 800c40c:	9b02      	ldr	r3, [sp, #8]
 800c40e:	601f      	str	r7, [r3, #0]
 800c410:	e6b0      	b.n	800c174 <__gethex+0xf8>
 800c412:	4299      	cmp	r1, r3
 800c414:	f843 cc04 	str.w	ip, [r3, #-4]
 800c418:	d8d9      	bhi.n	800c3ce <__gethex+0x352>
 800c41a:	68a3      	ldr	r3, [r4, #8]
 800c41c:	459b      	cmp	fp, r3
 800c41e:	db17      	blt.n	800c450 <__gethex+0x3d4>
 800c420:	6861      	ldr	r1, [r4, #4]
 800c422:	9801      	ldr	r0, [sp, #4]
 800c424:	3101      	adds	r1, #1
 800c426:	f7fe f831 	bl	800a48c <_Balloc>
 800c42a:	4681      	mov	r9, r0
 800c42c:	b918      	cbnz	r0, 800c436 <__gethex+0x3ba>
 800c42e:	4b1a      	ldr	r3, [pc, #104]	@ (800c498 <__gethex+0x41c>)
 800c430:	4602      	mov	r2, r0
 800c432:	2184      	movs	r1, #132	@ 0x84
 800c434:	e6c5      	b.n	800c1c2 <__gethex+0x146>
 800c436:	6922      	ldr	r2, [r4, #16]
 800c438:	3202      	adds	r2, #2
 800c43a:	f104 010c 	add.w	r1, r4, #12
 800c43e:	0092      	lsls	r2, r2, #2
 800c440:	300c      	adds	r0, #12
 800c442:	f7fd f94e 	bl	80096e2 <memcpy>
 800c446:	4621      	mov	r1, r4
 800c448:	9801      	ldr	r0, [sp, #4]
 800c44a:	f7fe f85f 	bl	800a50c <_Bfree>
 800c44e:	464c      	mov	r4, r9
 800c450:	6923      	ldr	r3, [r4, #16]
 800c452:	1c5a      	adds	r2, r3, #1
 800c454:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c458:	6122      	str	r2, [r4, #16]
 800c45a:	2201      	movs	r2, #1
 800c45c:	615a      	str	r2, [r3, #20]
 800c45e:	e7be      	b.n	800c3de <__gethex+0x362>
 800c460:	6922      	ldr	r2, [r4, #16]
 800c462:	455a      	cmp	r2, fp
 800c464:	dd0b      	ble.n	800c47e <__gethex+0x402>
 800c466:	2101      	movs	r1, #1
 800c468:	4620      	mov	r0, r4
 800c46a:	f7ff fda0 	bl	800bfae <rshift>
 800c46e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c472:	3701      	adds	r7, #1
 800c474:	42bb      	cmp	r3, r7
 800c476:	f6ff aee0 	blt.w	800c23a <__gethex+0x1be>
 800c47a:	2501      	movs	r5, #1
 800c47c:	e7c2      	b.n	800c404 <__gethex+0x388>
 800c47e:	f016 061f 	ands.w	r6, r6, #31
 800c482:	d0fa      	beq.n	800c47a <__gethex+0x3fe>
 800c484:	4453      	add	r3, sl
 800c486:	f1c6 0620 	rsb	r6, r6, #32
 800c48a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c48e:	f7fe f8ef 	bl	800a670 <__hi0bits>
 800c492:	42b0      	cmp	r0, r6
 800c494:	dbe7      	blt.n	800c466 <__gethex+0x3ea>
 800c496:	e7f0      	b.n	800c47a <__gethex+0x3fe>
 800c498:	0800d4cf 	.word	0x0800d4cf

0800c49c <L_shift>:
 800c49c:	f1c2 0208 	rsb	r2, r2, #8
 800c4a0:	0092      	lsls	r2, r2, #2
 800c4a2:	b570      	push	{r4, r5, r6, lr}
 800c4a4:	f1c2 0620 	rsb	r6, r2, #32
 800c4a8:	6843      	ldr	r3, [r0, #4]
 800c4aa:	6804      	ldr	r4, [r0, #0]
 800c4ac:	fa03 f506 	lsl.w	r5, r3, r6
 800c4b0:	432c      	orrs	r4, r5
 800c4b2:	40d3      	lsrs	r3, r2
 800c4b4:	6004      	str	r4, [r0, #0]
 800c4b6:	f840 3f04 	str.w	r3, [r0, #4]!
 800c4ba:	4288      	cmp	r0, r1
 800c4bc:	d3f4      	bcc.n	800c4a8 <L_shift+0xc>
 800c4be:	bd70      	pop	{r4, r5, r6, pc}

0800c4c0 <__match>:
 800c4c0:	b530      	push	{r4, r5, lr}
 800c4c2:	6803      	ldr	r3, [r0, #0]
 800c4c4:	3301      	adds	r3, #1
 800c4c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c4ca:	b914      	cbnz	r4, 800c4d2 <__match+0x12>
 800c4cc:	6003      	str	r3, [r0, #0]
 800c4ce:	2001      	movs	r0, #1
 800c4d0:	bd30      	pop	{r4, r5, pc}
 800c4d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c4d6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c4da:	2d19      	cmp	r5, #25
 800c4dc:	bf98      	it	ls
 800c4de:	3220      	addls	r2, #32
 800c4e0:	42a2      	cmp	r2, r4
 800c4e2:	d0f0      	beq.n	800c4c6 <__match+0x6>
 800c4e4:	2000      	movs	r0, #0
 800c4e6:	e7f3      	b.n	800c4d0 <__match+0x10>

0800c4e8 <__hexnan>:
 800c4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4ec:	680b      	ldr	r3, [r1, #0]
 800c4ee:	6801      	ldr	r1, [r0, #0]
 800c4f0:	115e      	asrs	r6, r3, #5
 800c4f2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c4f6:	f013 031f 	ands.w	r3, r3, #31
 800c4fa:	b087      	sub	sp, #28
 800c4fc:	bf18      	it	ne
 800c4fe:	3604      	addne	r6, #4
 800c500:	2500      	movs	r5, #0
 800c502:	1f37      	subs	r7, r6, #4
 800c504:	4682      	mov	sl, r0
 800c506:	4690      	mov	r8, r2
 800c508:	9301      	str	r3, [sp, #4]
 800c50a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c50e:	46b9      	mov	r9, r7
 800c510:	463c      	mov	r4, r7
 800c512:	9502      	str	r5, [sp, #8]
 800c514:	46ab      	mov	fp, r5
 800c516:	784a      	ldrb	r2, [r1, #1]
 800c518:	1c4b      	adds	r3, r1, #1
 800c51a:	9303      	str	r3, [sp, #12]
 800c51c:	b342      	cbz	r2, 800c570 <__hexnan+0x88>
 800c51e:	4610      	mov	r0, r2
 800c520:	9105      	str	r1, [sp, #20]
 800c522:	9204      	str	r2, [sp, #16]
 800c524:	f7ff fd95 	bl	800c052 <__hexdig_fun>
 800c528:	2800      	cmp	r0, #0
 800c52a:	d151      	bne.n	800c5d0 <__hexnan+0xe8>
 800c52c:	9a04      	ldr	r2, [sp, #16]
 800c52e:	9905      	ldr	r1, [sp, #20]
 800c530:	2a20      	cmp	r2, #32
 800c532:	d818      	bhi.n	800c566 <__hexnan+0x7e>
 800c534:	9b02      	ldr	r3, [sp, #8]
 800c536:	459b      	cmp	fp, r3
 800c538:	dd13      	ble.n	800c562 <__hexnan+0x7a>
 800c53a:	454c      	cmp	r4, r9
 800c53c:	d206      	bcs.n	800c54c <__hexnan+0x64>
 800c53e:	2d07      	cmp	r5, #7
 800c540:	dc04      	bgt.n	800c54c <__hexnan+0x64>
 800c542:	462a      	mov	r2, r5
 800c544:	4649      	mov	r1, r9
 800c546:	4620      	mov	r0, r4
 800c548:	f7ff ffa8 	bl	800c49c <L_shift>
 800c54c:	4544      	cmp	r4, r8
 800c54e:	d952      	bls.n	800c5f6 <__hexnan+0x10e>
 800c550:	2300      	movs	r3, #0
 800c552:	f1a4 0904 	sub.w	r9, r4, #4
 800c556:	f844 3c04 	str.w	r3, [r4, #-4]
 800c55a:	f8cd b008 	str.w	fp, [sp, #8]
 800c55e:	464c      	mov	r4, r9
 800c560:	461d      	mov	r5, r3
 800c562:	9903      	ldr	r1, [sp, #12]
 800c564:	e7d7      	b.n	800c516 <__hexnan+0x2e>
 800c566:	2a29      	cmp	r2, #41	@ 0x29
 800c568:	d157      	bne.n	800c61a <__hexnan+0x132>
 800c56a:	3102      	adds	r1, #2
 800c56c:	f8ca 1000 	str.w	r1, [sl]
 800c570:	f1bb 0f00 	cmp.w	fp, #0
 800c574:	d051      	beq.n	800c61a <__hexnan+0x132>
 800c576:	454c      	cmp	r4, r9
 800c578:	d206      	bcs.n	800c588 <__hexnan+0xa0>
 800c57a:	2d07      	cmp	r5, #7
 800c57c:	dc04      	bgt.n	800c588 <__hexnan+0xa0>
 800c57e:	462a      	mov	r2, r5
 800c580:	4649      	mov	r1, r9
 800c582:	4620      	mov	r0, r4
 800c584:	f7ff ff8a 	bl	800c49c <L_shift>
 800c588:	4544      	cmp	r4, r8
 800c58a:	d936      	bls.n	800c5fa <__hexnan+0x112>
 800c58c:	f1a8 0204 	sub.w	r2, r8, #4
 800c590:	4623      	mov	r3, r4
 800c592:	f853 1b04 	ldr.w	r1, [r3], #4
 800c596:	f842 1f04 	str.w	r1, [r2, #4]!
 800c59a:	429f      	cmp	r7, r3
 800c59c:	d2f9      	bcs.n	800c592 <__hexnan+0xaa>
 800c59e:	1b3b      	subs	r3, r7, r4
 800c5a0:	f023 0303 	bic.w	r3, r3, #3
 800c5a4:	3304      	adds	r3, #4
 800c5a6:	3401      	adds	r4, #1
 800c5a8:	3e03      	subs	r6, #3
 800c5aa:	42b4      	cmp	r4, r6
 800c5ac:	bf88      	it	hi
 800c5ae:	2304      	movhi	r3, #4
 800c5b0:	4443      	add	r3, r8
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	f843 2b04 	str.w	r2, [r3], #4
 800c5b8:	429f      	cmp	r7, r3
 800c5ba:	d2fb      	bcs.n	800c5b4 <__hexnan+0xcc>
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	b91b      	cbnz	r3, 800c5c8 <__hexnan+0xe0>
 800c5c0:	4547      	cmp	r7, r8
 800c5c2:	d128      	bne.n	800c616 <__hexnan+0x12e>
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	603b      	str	r3, [r7, #0]
 800c5c8:	2005      	movs	r0, #5
 800c5ca:	b007      	add	sp, #28
 800c5cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5d0:	3501      	adds	r5, #1
 800c5d2:	2d08      	cmp	r5, #8
 800c5d4:	f10b 0b01 	add.w	fp, fp, #1
 800c5d8:	dd06      	ble.n	800c5e8 <__hexnan+0x100>
 800c5da:	4544      	cmp	r4, r8
 800c5dc:	d9c1      	bls.n	800c562 <__hexnan+0x7a>
 800c5de:	2300      	movs	r3, #0
 800c5e0:	f844 3c04 	str.w	r3, [r4, #-4]
 800c5e4:	2501      	movs	r5, #1
 800c5e6:	3c04      	subs	r4, #4
 800c5e8:	6822      	ldr	r2, [r4, #0]
 800c5ea:	f000 000f 	and.w	r0, r0, #15
 800c5ee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c5f2:	6020      	str	r0, [r4, #0]
 800c5f4:	e7b5      	b.n	800c562 <__hexnan+0x7a>
 800c5f6:	2508      	movs	r5, #8
 800c5f8:	e7b3      	b.n	800c562 <__hexnan+0x7a>
 800c5fa:	9b01      	ldr	r3, [sp, #4]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d0dd      	beq.n	800c5bc <__hexnan+0xd4>
 800c600:	f1c3 0320 	rsb	r3, r3, #32
 800c604:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c608:	40da      	lsrs	r2, r3
 800c60a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c60e:	4013      	ands	r3, r2
 800c610:	f846 3c04 	str.w	r3, [r6, #-4]
 800c614:	e7d2      	b.n	800c5bc <__hexnan+0xd4>
 800c616:	3f04      	subs	r7, #4
 800c618:	e7d0      	b.n	800c5bc <__hexnan+0xd4>
 800c61a:	2004      	movs	r0, #4
 800c61c:	e7d5      	b.n	800c5ca <__hexnan+0xe2>

0800c61e <__ascii_mbtowc>:
 800c61e:	b082      	sub	sp, #8
 800c620:	b901      	cbnz	r1, 800c624 <__ascii_mbtowc+0x6>
 800c622:	a901      	add	r1, sp, #4
 800c624:	b142      	cbz	r2, 800c638 <__ascii_mbtowc+0x1a>
 800c626:	b14b      	cbz	r3, 800c63c <__ascii_mbtowc+0x1e>
 800c628:	7813      	ldrb	r3, [r2, #0]
 800c62a:	600b      	str	r3, [r1, #0]
 800c62c:	7812      	ldrb	r2, [r2, #0]
 800c62e:	1e10      	subs	r0, r2, #0
 800c630:	bf18      	it	ne
 800c632:	2001      	movne	r0, #1
 800c634:	b002      	add	sp, #8
 800c636:	4770      	bx	lr
 800c638:	4610      	mov	r0, r2
 800c63a:	e7fb      	b.n	800c634 <__ascii_mbtowc+0x16>
 800c63c:	f06f 0001 	mvn.w	r0, #1
 800c640:	e7f8      	b.n	800c634 <__ascii_mbtowc+0x16>

0800c642 <_realloc_r>:
 800c642:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c646:	4607      	mov	r7, r0
 800c648:	4614      	mov	r4, r2
 800c64a:	460d      	mov	r5, r1
 800c64c:	b921      	cbnz	r1, 800c658 <_realloc_r+0x16>
 800c64e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c652:	4611      	mov	r1, r2
 800c654:	f7fb bec0 	b.w	80083d8 <_malloc_r>
 800c658:	b92a      	cbnz	r2, 800c666 <_realloc_r+0x24>
 800c65a:	f7fd fecd 	bl	800a3f8 <_free_r>
 800c65e:	4625      	mov	r5, r4
 800c660:	4628      	mov	r0, r5
 800c662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c666:	f000 fa41 	bl	800caec <_malloc_usable_size_r>
 800c66a:	4284      	cmp	r4, r0
 800c66c:	4606      	mov	r6, r0
 800c66e:	d802      	bhi.n	800c676 <_realloc_r+0x34>
 800c670:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c674:	d8f4      	bhi.n	800c660 <_realloc_r+0x1e>
 800c676:	4621      	mov	r1, r4
 800c678:	4638      	mov	r0, r7
 800c67a:	f7fb fead 	bl	80083d8 <_malloc_r>
 800c67e:	4680      	mov	r8, r0
 800c680:	b908      	cbnz	r0, 800c686 <_realloc_r+0x44>
 800c682:	4645      	mov	r5, r8
 800c684:	e7ec      	b.n	800c660 <_realloc_r+0x1e>
 800c686:	42b4      	cmp	r4, r6
 800c688:	4622      	mov	r2, r4
 800c68a:	4629      	mov	r1, r5
 800c68c:	bf28      	it	cs
 800c68e:	4632      	movcs	r2, r6
 800c690:	f7fd f827 	bl	80096e2 <memcpy>
 800c694:	4629      	mov	r1, r5
 800c696:	4638      	mov	r0, r7
 800c698:	f7fd feae 	bl	800a3f8 <_free_r>
 800c69c:	e7f1      	b.n	800c682 <_realloc_r+0x40>

0800c69e <__ascii_wctomb>:
 800c69e:	4603      	mov	r3, r0
 800c6a0:	4608      	mov	r0, r1
 800c6a2:	b141      	cbz	r1, 800c6b6 <__ascii_wctomb+0x18>
 800c6a4:	2aff      	cmp	r2, #255	@ 0xff
 800c6a6:	d904      	bls.n	800c6b2 <__ascii_wctomb+0x14>
 800c6a8:	228a      	movs	r2, #138	@ 0x8a
 800c6aa:	601a      	str	r2, [r3, #0]
 800c6ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c6b0:	4770      	bx	lr
 800c6b2:	700a      	strb	r2, [r1, #0]
 800c6b4:	2001      	movs	r0, #1
 800c6b6:	4770      	bx	lr

0800c6b8 <__sfputc_r>:
 800c6b8:	6893      	ldr	r3, [r2, #8]
 800c6ba:	3b01      	subs	r3, #1
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	b410      	push	{r4}
 800c6c0:	6093      	str	r3, [r2, #8]
 800c6c2:	da08      	bge.n	800c6d6 <__sfputc_r+0x1e>
 800c6c4:	6994      	ldr	r4, [r2, #24]
 800c6c6:	42a3      	cmp	r3, r4
 800c6c8:	db01      	blt.n	800c6ce <__sfputc_r+0x16>
 800c6ca:	290a      	cmp	r1, #10
 800c6cc:	d103      	bne.n	800c6d6 <__sfputc_r+0x1e>
 800c6ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c6d2:	f000 b933 	b.w	800c93c <__swbuf_r>
 800c6d6:	6813      	ldr	r3, [r2, #0]
 800c6d8:	1c58      	adds	r0, r3, #1
 800c6da:	6010      	str	r0, [r2, #0]
 800c6dc:	7019      	strb	r1, [r3, #0]
 800c6de:	4608      	mov	r0, r1
 800c6e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c6e4:	4770      	bx	lr

0800c6e6 <__sfputs_r>:
 800c6e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6e8:	4606      	mov	r6, r0
 800c6ea:	460f      	mov	r7, r1
 800c6ec:	4614      	mov	r4, r2
 800c6ee:	18d5      	adds	r5, r2, r3
 800c6f0:	42ac      	cmp	r4, r5
 800c6f2:	d101      	bne.n	800c6f8 <__sfputs_r+0x12>
 800c6f4:	2000      	movs	r0, #0
 800c6f6:	e007      	b.n	800c708 <__sfputs_r+0x22>
 800c6f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6fc:	463a      	mov	r2, r7
 800c6fe:	4630      	mov	r0, r6
 800c700:	f7ff ffda 	bl	800c6b8 <__sfputc_r>
 800c704:	1c43      	adds	r3, r0, #1
 800c706:	d1f3      	bne.n	800c6f0 <__sfputs_r+0xa>
 800c708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c70c <_vfiprintf_r>:
 800c70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c710:	460d      	mov	r5, r1
 800c712:	b09d      	sub	sp, #116	@ 0x74
 800c714:	4614      	mov	r4, r2
 800c716:	4698      	mov	r8, r3
 800c718:	4606      	mov	r6, r0
 800c71a:	b118      	cbz	r0, 800c724 <_vfiprintf_r+0x18>
 800c71c:	6a03      	ldr	r3, [r0, #32]
 800c71e:	b90b      	cbnz	r3, 800c724 <_vfiprintf_r+0x18>
 800c720:	f7fc fdd6 	bl	80092d0 <__sinit>
 800c724:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c726:	07d9      	lsls	r1, r3, #31
 800c728:	d405      	bmi.n	800c736 <_vfiprintf_r+0x2a>
 800c72a:	89ab      	ldrh	r3, [r5, #12]
 800c72c:	059a      	lsls	r2, r3, #22
 800c72e:	d402      	bmi.n	800c736 <_vfiprintf_r+0x2a>
 800c730:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c732:	f7fc ffd4 	bl	80096de <__retarget_lock_acquire_recursive>
 800c736:	89ab      	ldrh	r3, [r5, #12]
 800c738:	071b      	lsls	r3, r3, #28
 800c73a:	d501      	bpl.n	800c740 <_vfiprintf_r+0x34>
 800c73c:	692b      	ldr	r3, [r5, #16]
 800c73e:	b99b      	cbnz	r3, 800c768 <_vfiprintf_r+0x5c>
 800c740:	4629      	mov	r1, r5
 800c742:	4630      	mov	r0, r6
 800c744:	f000 f938 	bl	800c9b8 <__swsetup_r>
 800c748:	b170      	cbz	r0, 800c768 <_vfiprintf_r+0x5c>
 800c74a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c74c:	07dc      	lsls	r4, r3, #31
 800c74e:	d504      	bpl.n	800c75a <_vfiprintf_r+0x4e>
 800c750:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c754:	b01d      	add	sp, #116	@ 0x74
 800c756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c75a:	89ab      	ldrh	r3, [r5, #12]
 800c75c:	0598      	lsls	r0, r3, #22
 800c75e:	d4f7      	bmi.n	800c750 <_vfiprintf_r+0x44>
 800c760:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c762:	f7fc ffbd 	bl	80096e0 <__retarget_lock_release_recursive>
 800c766:	e7f3      	b.n	800c750 <_vfiprintf_r+0x44>
 800c768:	2300      	movs	r3, #0
 800c76a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c76c:	2320      	movs	r3, #32
 800c76e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c772:	f8cd 800c 	str.w	r8, [sp, #12]
 800c776:	2330      	movs	r3, #48	@ 0x30
 800c778:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c928 <_vfiprintf_r+0x21c>
 800c77c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c780:	f04f 0901 	mov.w	r9, #1
 800c784:	4623      	mov	r3, r4
 800c786:	469a      	mov	sl, r3
 800c788:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c78c:	b10a      	cbz	r2, 800c792 <_vfiprintf_r+0x86>
 800c78e:	2a25      	cmp	r2, #37	@ 0x25
 800c790:	d1f9      	bne.n	800c786 <_vfiprintf_r+0x7a>
 800c792:	ebba 0b04 	subs.w	fp, sl, r4
 800c796:	d00b      	beq.n	800c7b0 <_vfiprintf_r+0xa4>
 800c798:	465b      	mov	r3, fp
 800c79a:	4622      	mov	r2, r4
 800c79c:	4629      	mov	r1, r5
 800c79e:	4630      	mov	r0, r6
 800c7a0:	f7ff ffa1 	bl	800c6e6 <__sfputs_r>
 800c7a4:	3001      	adds	r0, #1
 800c7a6:	f000 80a7 	beq.w	800c8f8 <_vfiprintf_r+0x1ec>
 800c7aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7ac:	445a      	add	r2, fp
 800c7ae:	9209      	str	r2, [sp, #36]	@ 0x24
 800c7b0:	f89a 3000 	ldrb.w	r3, [sl]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	f000 809f 	beq.w	800c8f8 <_vfiprintf_r+0x1ec>
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c7c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c7c4:	f10a 0a01 	add.w	sl, sl, #1
 800c7c8:	9304      	str	r3, [sp, #16]
 800c7ca:	9307      	str	r3, [sp, #28]
 800c7cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c7d0:	931a      	str	r3, [sp, #104]	@ 0x68
 800c7d2:	4654      	mov	r4, sl
 800c7d4:	2205      	movs	r2, #5
 800c7d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7da:	4853      	ldr	r0, [pc, #332]	@ (800c928 <_vfiprintf_r+0x21c>)
 800c7dc:	f7f3 fd08 	bl	80001f0 <memchr>
 800c7e0:	9a04      	ldr	r2, [sp, #16]
 800c7e2:	b9d8      	cbnz	r0, 800c81c <_vfiprintf_r+0x110>
 800c7e4:	06d1      	lsls	r1, r2, #27
 800c7e6:	bf44      	itt	mi
 800c7e8:	2320      	movmi	r3, #32
 800c7ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c7ee:	0713      	lsls	r3, r2, #28
 800c7f0:	bf44      	itt	mi
 800c7f2:	232b      	movmi	r3, #43	@ 0x2b
 800c7f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c7f8:	f89a 3000 	ldrb.w	r3, [sl]
 800c7fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800c7fe:	d015      	beq.n	800c82c <_vfiprintf_r+0x120>
 800c800:	9a07      	ldr	r2, [sp, #28]
 800c802:	4654      	mov	r4, sl
 800c804:	2000      	movs	r0, #0
 800c806:	f04f 0c0a 	mov.w	ip, #10
 800c80a:	4621      	mov	r1, r4
 800c80c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c810:	3b30      	subs	r3, #48	@ 0x30
 800c812:	2b09      	cmp	r3, #9
 800c814:	d94b      	bls.n	800c8ae <_vfiprintf_r+0x1a2>
 800c816:	b1b0      	cbz	r0, 800c846 <_vfiprintf_r+0x13a>
 800c818:	9207      	str	r2, [sp, #28]
 800c81a:	e014      	b.n	800c846 <_vfiprintf_r+0x13a>
 800c81c:	eba0 0308 	sub.w	r3, r0, r8
 800c820:	fa09 f303 	lsl.w	r3, r9, r3
 800c824:	4313      	orrs	r3, r2
 800c826:	9304      	str	r3, [sp, #16]
 800c828:	46a2      	mov	sl, r4
 800c82a:	e7d2      	b.n	800c7d2 <_vfiprintf_r+0xc6>
 800c82c:	9b03      	ldr	r3, [sp, #12]
 800c82e:	1d19      	adds	r1, r3, #4
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	9103      	str	r1, [sp, #12]
 800c834:	2b00      	cmp	r3, #0
 800c836:	bfbb      	ittet	lt
 800c838:	425b      	neglt	r3, r3
 800c83a:	f042 0202 	orrlt.w	r2, r2, #2
 800c83e:	9307      	strge	r3, [sp, #28]
 800c840:	9307      	strlt	r3, [sp, #28]
 800c842:	bfb8      	it	lt
 800c844:	9204      	strlt	r2, [sp, #16]
 800c846:	7823      	ldrb	r3, [r4, #0]
 800c848:	2b2e      	cmp	r3, #46	@ 0x2e
 800c84a:	d10a      	bne.n	800c862 <_vfiprintf_r+0x156>
 800c84c:	7863      	ldrb	r3, [r4, #1]
 800c84e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c850:	d132      	bne.n	800c8b8 <_vfiprintf_r+0x1ac>
 800c852:	9b03      	ldr	r3, [sp, #12]
 800c854:	1d1a      	adds	r2, r3, #4
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	9203      	str	r2, [sp, #12]
 800c85a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c85e:	3402      	adds	r4, #2
 800c860:	9305      	str	r3, [sp, #20]
 800c862:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c938 <_vfiprintf_r+0x22c>
 800c866:	7821      	ldrb	r1, [r4, #0]
 800c868:	2203      	movs	r2, #3
 800c86a:	4650      	mov	r0, sl
 800c86c:	f7f3 fcc0 	bl	80001f0 <memchr>
 800c870:	b138      	cbz	r0, 800c882 <_vfiprintf_r+0x176>
 800c872:	9b04      	ldr	r3, [sp, #16]
 800c874:	eba0 000a 	sub.w	r0, r0, sl
 800c878:	2240      	movs	r2, #64	@ 0x40
 800c87a:	4082      	lsls	r2, r0
 800c87c:	4313      	orrs	r3, r2
 800c87e:	3401      	adds	r4, #1
 800c880:	9304      	str	r3, [sp, #16]
 800c882:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c886:	4829      	ldr	r0, [pc, #164]	@ (800c92c <_vfiprintf_r+0x220>)
 800c888:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c88c:	2206      	movs	r2, #6
 800c88e:	f7f3 fcaf 	bl	80001f0 <memchr>
 800c892:	2800      	cmp	r0, #0
 800c894:	d03f      	beq.n	800c916 <_vfiprintf_r+0x20a>
 800c896:	4b26      	ldr	r3, [pc, #152]	@ (800c930 <_vfiprintf_r+0x224>)
 800c898:	bb1b      	cbnz	r3, 800c8e2 <_vfiprintf_r+0x1d6>
 800c89a:	9b03      	ldr	r3, [sp, #12]
 800c89c:	3307      	adds	r3, #7
 800c89e:	f023 0307 	bic.w	r3, r3, #7
 800c8a2:	3308      	adds	r3, #8
 800c8a4:	9303      	str	r3, [sp, #12]
 800c8a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8a8:	443b      	add	r3, r7
 800c8aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8ac:	e76a      	b.n	800c784 <_vfiprintf_r+0x78>
 800c8ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800c8b2:	460c      	mov	r4, r1
 800c8b4:	2001      	movs	r0, #1
 800c8b6:	e7a8      	b.n	800c80a <_vfiprintf_r+0xfe>
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	3401      	adds	r4, #1
 800c8bc:	9305      	str	r3, [sp, #20]
 800c8be:	4619      	mov	r1, r3
 800c8c0:	f04f 0c0a 	mov.w	ip, #10
 800c8c4:	4620      	mov	r0, r4
 800c8c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c8ca:	3a30      	subs	r2, #48	@ 0x30
 800c8cc:	2a09      	cmp	r2, #9
 800c8ce:	d903      	bls.n	800c8d8 <_vfiprintf_r+0x1cc>
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d0c6      	beq.n	800c862 <_vfiprintf_r+0x156>
 800c8d4:	9105      	str	r1, [sp, #20]
 800c8d6:	e7c4      	b.n	800c862 <_vfiprintf_r+0x156>
 800c8d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c8dc:	4604      	mov	r4, r0
 800c8de:	2301      	movs	r3, #1
 800c8e0:	e7f0      	b.n	800c8c4 <_vfiprintf_r+0x1b8>
 800c8e2:	ab03      	add	r3, sp, #12
 800c8e4:	9300      	str	r3, [sp, #0]
 800c8e6:	462a      	mov	r2, r5
 800c8e8:	4b12      	ldr	r3, [pc, #72]	@ (800c934 <_vfiprintf_r+0x228>)
 800c8ea:	a904      	add	r1, sp, #16
 800c8ec:	4630      	mov	r0, r6
 800c8ee:	f7fb fe9f 	bl	8008630 <_printf_float>
 800c8f2:	4607      	mov	r7, r0
 800c8f4:	1c78      	adds	r0, r7, #1
 800c8f6:	d1d6      	bne.n	800c8a6 <_vfiprintf_r+0x19a>
 800c8f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c8fa:	07d9      	lsls	r1, r3, #31
 800c8fc:	d405      	bmi.n	800c90a <_vfiprintf_r+0x1fe>
 800c8fe:	89ab      	ldrh	r3, [r5, #12]
 800c900:	059a      	lsls	r2, r3, #22
 800c902:	d402      	bmi.n	800c90a <_vfiprintf_r+0x1fe>
 800c904:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c906:	f7fc feeb 	bl	80096e0 <__retarget_lock_release_recursive>
 800c90a:	89ab      	ldrh	r3, [r5, #12]
 800c90c:	065b      	lsls	r3, r3, #25
 800c90e:	f53f af1f 	bmi.w	800c750 <_vfiprintf_r+0x44>
 800c912:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c914:	e71e      	b.n	800c754 <_vfiprintf_r+0x48>
 800c916:	ab03      	add	r3, sp, #12
 800c918:	9300      	str	r3, [sp, #0]
 800c91a:	462a      	mov	r2, r5
 800c91c:	4b05      	ldr	r3, [pc, #20]	@ (800c934 <_vfiprintf_r+0x228>)
 800c91e:	a904      	add	r1, sp, #16
 800c920:	4630      	mov	r0, r6
 800c922:	f7fc f91d 	bl	8008b60 <_printf_i>
 800c926:	e7e4      	b.n	800c8f2 <_vfiprintf_r+0x1e6>
 800c928:	0800d53b 	.word	0x0800d53b
 800c92c:	0800d545 	.word	0x0800d545
 800c930:	08008631 	.word	0x08008631
 800c934:	0800c6e7 	.word	0x0800c6e7
 800c938:	0800d541 	.word	0x0800d541

0800c93c <__swbuf_r>:
 800c93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c93e:	460e      	mov	r6, r1
 800c940:	4614      	mov	r4, r2
 800c942:	4605      	mov	r5, r0
 800c944:	b118      	cbz	r0, 800c94e <__swbuf_r+0x12>
 800c946:	6a03      	ldr	r3, [r0, #32]
 800c948:	b90b      	cbnz	r3, 800c94e <__swbuf_r+0x12>
 800c94a:	f7fc fcc1 	bl	80092d0 <__sinit>
 800c94e:	69a3      	ldr	r3, [r4, #24]
 800c950:	60a3      	str	r3, [r4, #8]
 800c952:	89a3      	ldrh	r3, [r4, #12]
 800c954:	071a      	lsls	r2, r3, #28
 800c956:	d501      	bpl.n	800c95c <__swbuf_r+0x20>
 800c958:	6923      	ldr	r3, [r4, #16]
 800c95a:	b943      	cbnz	r3, 800c96e <__swbuf_r+0x32>
 800c95c:	4621      	mov	r1, r4
 800c95e:	4628      	mov	r0, r5
 800c960:	f000 f82a 	bl	800c9b8 <__swsetup_r>
 800c964:	b118      	cbz	r0, 800c96e <__swbuf_r+0x32>
 800c966:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c96a:	4638      	mov	r0, r7
 800c96c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c96e:	6823      	ldr	r3, [r4, #0]
 800c970:	6922      	ldr	r2, [r4, #16]
 800c972:	1a98      	subs	r0, r3, r2
 800c974:	6963      	ldr	r3, [r4, #20]
 800c976:	b2f6      	uxtb	r6, r6
 800c978:	4283      	cmp	r3, r0
 800c97a:	4637      	mov	r7, r6
 800c97c:	dc05      	bgt.n	800c98a <__swbuf_r+0x4e>
 800c97e:	4621      	mov	r1, r4
 800c980:	4628      	mov	r0, r5
 800c982:	f7ff fa8f 	bl	800bea4 <_fflush_r>
 800c986:	2800      	cmp	r0, #0
 800c988:	d1ed      	bne.n	800c966 <__swbuf_r+0x2a>
 800c98a:	68a3      	ldr	r3, [r4, #8]
 800c98c:	3b01      	subs	r3, #1
 800c98e:	60a3      	str	r3, [r4, #8]
 800c990:	6823      	ldr	r3, [r4, #0]
 800c992:	1c5a      	adds	r2, r3, #1
 800c994:	6022      	str	r2, [r4, #0]
 800c996:	701e      	strb	r6, [r3, #0]
 800c998:	6962      	ldr	r2, [r4, #20]
 800c99a:	1c43      	adds	r3, r0, #1
 800c99c:	429a      	cmp	r2, r3
 800c99e:	d004      	beq.n	800c9aa <__swbuf_r+0x6e>
 800c9a0:	89a3      	ldrh	r3, [r4, #12]
 800c9a2:	07db      	lsls	r3, r3, #31
 800c9a4:	d5e1      	bpl.n	800c96a <__swbuf_r+0x2e>
 800c9a6:	2e0a      	cmp	r6, #10
 800c9a8:	d1df      	bne.n	800c96a <__swbuf_r+0x2e>
 800c9aa:	4621      	mov	r1, r4
 800c9ac:	4628      	mov	r0, r5
 800c9ae:	f7ff fa79 	bl	800bea4 <_fflush_r>
 800c9b2:	2800      	cmp	r0, #0
 800c9b4:	d0d9      	beq.n	800c96a <__swbuf_r+0x2e>
 800c9b6:	e7d6      	b.n	800c966 <__swbuf_r+0x2a>

0800c9b8 <__swsetup_r>:
 800c9b8:	b538      	push	{r3, r4, r5, lr}
 800c9ba:	4b29      	ldr	r3, [pc, #164]	@ (800ca60 <__swsetup_r+0xa8>)
 800c9bc:	4605      	mov	r5, r0
 800c9be:	6818      	ldr	r0, [r3, #0]
 800c9c0:	460c      	mov	r4, r1
 800c9c2:	b118      	cbz	r0, 800c9cc <__swsetup_r+0x14>
 800c9c4:	6a03      	ldr	r3, [r0, #32]
 800c9c6:	b90b      	cbnz	r3, 800c9cc <__swsetup_r+0x14>
 800c9c8:	f7fc fc82 	bl	80092d0 <__sinit>
 800c9cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9d0:	0719      	lsls	r1, r3, #28
 800c9d2:	d422      	bmi.n	800ca1a <__swsetup_r+0x62>
 800c9d4:	06da      	lsls	r2, r3, #27
 800c9d6:	d407      	bmi.n	800c9e8 <__swsetup_r+0x30>
 800c9d8:	2209      	movs	r2, #9
 800c9da:	602a      	str	r2, [r5, #0]
 800c9dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9e0:	81a3      	strh	r3, [r4, #12]
 800c9e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c9e6:	e033      	b.n	800ca50 <__swsetup_r+0x98>
 800c9e8:	0758      	lsls	r0, r3, #29
 800c9ea:	d512      	bpl.n	800ca12 <__swsetup_r+0x5a>
 800c9ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c9ee:	b141      	cbz	r1, 800ca02 <__swsetup_r+0x4a>
 800c9f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c9f4:	4299      	cmp	r1, r3
 800c9f6:	d002      	beq.n	800c9fe <__swsetup_r+0x46>
 800c9f8:	4628      	mov	r0, r5
 800c9fa:	f7fd fcfd 	bl	800a3f8 <_free_r>
 800c9fe:	2300      	movs	r3, #0
 800ca00:	6363      	str	r3, [r4, #52]	@ 0x34
 800ca02:	89a3      	ldrh	r3, [r4, #12]
 800ca04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ca08:	81a3      	strh	r3, [r4, #12]
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	6063      	str	r3, [r4, #4]
 800ca0e:	6923      	ldr	r3, [r4, #16]
 800ca10:	6023      	str	r3, [r4, #0]
 800ca12:	89a3      	ldrh	r3, [r4, #12]
 800ca14:	f043 0308 	orr.w	r3, r3, #8
 800ca18:	81a3      	strh	r3, [r4, #12]
 800ca1a:	6923      	ldr	r3, [r4, #16]
 800ca1c:	b94b      	cbnz	r3, 800ca32 <__swsetup_r+0x7a>
 800ca1e:	89a3      	ldrh	r3, [r4, #12]
 800ca20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ca24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca28:	d003      	beq.n	800ca32 <__swsetup_r+0x7a>
 800ca2a:	4621      	mov	r1, r4
 800ca2c:	4628      	mov	r0, r5
 800ca2e:	f000 f88b 	bl	800cb48 <__smakebuf_r>
 800ca32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca36:	f013 0201 	ands.w	r2, r3, #1
 800ca3a:	d00a      	beq.n	800ca52 <__swsetup_r+0x9a>
 800ca3c:	2200      	movs	r2, #0
 800ca3e:	60a2      	str	r2, [r4, #8]
 800ca40:	6962      	ldr	r2, [r4, #20]
 800ca42:	4252      	negs	r2, r2
 800ca44:	61a2      	str	r2, [r4, #24]
 800ca46:	6922      	ldr	r2, [r4, #16]
 800ca48:	b942      	cbnz	r2, 800ca5c <__swsetup_r+0xa4>
 800ca4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ca4e:	d1c5      	bne.n	800c9dc <__swsetup_r+0x24>
 800ca50:	bd38      	pop	{r3, r4, r5, pc}
 800ca52:	0799      	lsls	r1, r3, #30
 800ca54:	bf58      	it	pl
 800ca56:	6962      	ldrpl	r2, [r4, #20]
 800ca58:	60a2      	str	r2, [r4, #8]
 800ca5a:	e7f4      	b.n	800ca46 <__swsetup_r+0x8e>
 800ca5c:	2000      	movs	r0, #0
 800ca5e:	e7f7      	b.n	800ca50 <__swsetup_r+0x98>
 800ca60:	20000064 	.word	0x20000064

0800ca64 <_raise_r>:
 800ca64:	291f      	cmp	r1, #31
 800ca66:	b538      	push	{r3, r4, r5, lr}
 800ca68:	4605      	mov	r5, r0
 800ca6a:	460c      	mov	r4, r1
 800ca6c:	d904      	bls.n	800ca78 <_raise_r+0x14>
 800ca6e:	2316      	movs	r3, #22
 800ca70:	6003      	str	r3, [r0, #0]
 800ca72:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ca76:	bd38      	pop	{r3, r4, r5, pc}
 800ca78:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ca7a:	b112      	cbz	r2, 800ca82 <_raise_r+0x1e>
 800ca7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ca80:	b94b      	cbnz	r3, 800ca96 <_raise_r+0x32>
 800ca82:	4628      	mov	r0, r5
 800ca84:	f000 f830 	bl	800cae8 <_getpid_r>
 800ca88:	4622      	mov	r2, r4
 800ca8a:	4601      	mov	r1, r0
 800ca8c:	4628      	mov	r0, r5
 800ca8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca92:	f000 b817 	b.w	800cac4 <_kill_r>
 800ca96:	2b01      	cmp	r3, #1
 800ca98:	d00a      	beq.n	800cab0 <_raise_r+0x4c>
 800ca9a:	1c59      	adds	r1, r3, #1
 800ca9c:	d103      	bne.n	800caa6 <_raise_r+0x42>
 800ca9e:	2316      	movs	r3, #22
 800caa0:	6003      	str	r3, [r0, #0]
 800caa2:	2001      	movs	r0, #1
 800caa4:	e7e7      	b.n	800ca76 <_raise_r+0x12>
 800caa6:	2100      	movs	r1, #0
 800caa8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800caac:	4620      	mov	r0, r4
 800caae:	4798      	blx	r3
 800cab0:	2000      	movs	r0, #0
 800cab2:	e7e0      	b.n	800ca76 <_raise_r+0x12>

0800cab4 <raise>:
 800cab4:	4b02      	ldr	r3, [pc, #8]	@ (800cac0 <raise+0xc>)
 800cab6:	4601      	mov	r1, r0
 800cab8:	6818      	ldr	r0, [r3, #0]
 800caba:	f7ff bfd3 	b.w	800ca64 <_raise_r>
 800cabe:	bf00      	nop
 800cac0:	20000064 	.word	0x20000064

0800cac4 <_kill_r>:
 800cac4:	b538      	push	{r3, r4, r5, lr}
 800cac6:	4d07      	ldr	r5, [pc, #28]	@ (800cae4 <_kill_r+0x20>)
 800cac8:	2300      	movs	r3, #0
 800caca:	4604      	mov	r4, r0
 800cacc:	4608      	mov	r0, r1
 800cace:	4611      	mov	r1, r2
 800cad0:	602b      	str	r3, [r5, #0]
 800cad2:	f7f6 fe2d 	bl	8003730 <_kill>
 800cad6:	1c43      	adds	r3, r0, #1
 800cad8:	d102      	bne.n	800cae0 <_kill_r+0x1c>
 800cada:	682b      	ldr	r3, [r5, #0]
 800cadc:	b103      	cbz	r3, 800cae0 <_kill_r+0x1c>
 800cade:	6023      	str	r3, [r4, #0]
 800cae0:	bd38      	pop	{r3, r4, r5, pc}
 800cae2:	bf00      	nop
 800cae4:	20005e04 	.word	0x20005e04

0800cae8 <_getpid_r>:
 800cae8:	f7f6 be1a 	b.w	8003720 <_getpid>

0800caec <_malloc_usable_size_r>:
 800caec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800caf0:	1f18      	subs	r0, r3, #4
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	bfbc      	itt	lt
 800caf6:	580b      	ldrlt	r3, [r1, r0]
 800caf8:	18c0      	addlt	r0, r0, r3
 800cafa:	4770      	bx	lr

0800cafc <__swhatbuf_r>:
 800cafc:	b570      	push	{r4, r5, r6, lr}
 800cafe:	460c      	mov	r4, r1
 800cb00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb04:	2900      	cmp	r1, #0
 800cb06:	b096      	sub	sp, #88	@ 0x58
 800cb08:	4615      	mov	r5, r2
 800cb0a:	461e      	mov	r6, r3
 800cb0c:	da0d      	bge.n	800cb2a <__swhatbuf_r+0x2e>
 800cb0e:	89a3      	ldrh	r3, [r4, #12]
 800cb10:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cb14:	f04f 0100 	mov.w	r1, #0
 800cb18:	bf14      	ite	ne
 800cb1a:	2340      	movne	r3, #64	@ 0x40
 800cb1c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cb20:	2000      	movs	r0, #0
 800cb22:	6031      	str	r1, [r6, #0]
 800cb24:	602b      	str	r3, [r5, #0]
 800cb26:	b016      	add	sp, #88	@ 0x58
 800cb28:	bd70      	pop	{r4, r5, r6, pc}
 800cb2a:	466a      	mov	r2, sp
 800cb2c:	f000 f848 	bl	800cbc0 <_fstat_r>
 800cb30:	2800      	cmp	r0, #0
 800cb32:	dbec      	blt.n	800cb0e <__swhatbuf_r+0x12>
 800cb34:	9901      	ldr	r1, [sp, #4]
 800cb36:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cb3a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cb3e:	4259      	negs	r1, r3
 800cb40:	4159      	adcs	r1, r3
 800cb42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cb46:	e7eb      	b.n	800cb20 <__swhatbuf_r+0x24>

0800cb48 <__smakebuf_r>:
 800cb48:	898b      	ldrh	r3, [r1, #12]
 800cb4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb4c:	079d      	lsls	r5, r3, #30
 800cb4e:	4606      	mov	r6, r0
 800cb50:	460c      	mov	r4, r1
 800cb52:	d507      	bpl.n	800cb64 <__smakebuf_r+0x1c>
 800cb54:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cb58:	6023      	str	r3, [r4, #0]
 800cb5a:	6123      	str	r3, [r4, #16]
 800cb5c:	2301      	movs	r3, #1
 800cb5e:	6163      	str	r3, [r4, #20]
 800cb60:	b003      	add	sp, #12
 800cb62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb64:	ab01      	add	r3, sp, #4
 800cb66:	466a      	mov	r2, sp
 800cb68:	f7ff ffc8 	bl	800cafc <__swhatbuf_r>
 800cb6c:	9f00      	ldr	r7, [sp, #0]
 800cb6e:	4605      	mov	r5, r0
 800cb70:	4639      	mov	r1, r7
 800cb72:	4630      	mov	r0, r6
 800cb74:	f7fb fc30 	bl	80083d8 <_malloc_r>
 800cb78:	b948      	cbnz	r0, 800cb8e <__smakebuf_r+0x46>
 800cb7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb7e:	059a      	lsls	r2, r3, #22
 800cb80:	d4ee      	bmi.n	800cb60 <__smakebuf_r+0x18>
 800cb82:	f023 0303 	bic.w	r3, r3, #3
 800cb86:	f043 0302 	orr.w	r3, r3, #2
 800cb8a:	81a3      	strh	r3, [r4, #12]
 800cb8c:	e7e2      	b.n	800cb54 <__smakebuf_r+0xc>
 800cb8e:	89a3      	ldrh	r3, [r4, #12]
 800cb90:	6020      	str	r0, [r4, #0]
 800cb92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb96:	81a3      	strh	r3, [r4, #12]
 800cb98:	9b01      	ldr	r3, [sp, #4]
 800cb9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cb9e:	b15b      	cbz	r3, 800cbb8 <__smakebuf_r+0x70>
 800cba0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cba4:	4630      	mov	r0, r6
 800cba6:	f000 f81d 	bl	800cbe4 <_isatty_r>
 800cbaa:	b128      	cbz	r0, 800cbb8 <__smakebuf_r+0x70>
 800cbac:	89a3      	ldrh	r3, [r4, #12]
 800cbae:	f023 0303 	bic.w	r3, r3, #3
 800cbb2:	f043 0301 	orr.w	r3, r3, #1
 800cbb6:	81a3      	strh	r3, [r4, #12]
 800cbb8:	89a3      	ldrh	r3, [r4, #12]
 800cbba:	431d      	orrs	r5, r3
 800cbbc:	81a5      	strh	r5, [r4, #12]
 800cbbe:	e7cf      	b.n	800cb60 <__smakebuf_r+0x18>

0800cbc0 <_fstat_r>:
 800cbc0:	b538      	push	{r3, r4, r5, lr}
 800cbc2:	4d07      	ldr	r5, [pc, #28]	@ (800cbe0 <_fstat_r+0x20>)
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	4604      	mov	r4, r0
 800cbc8:	4608      	mov	r0, r1
 800cbca:	4611      	mov	r1, r2
 800cbcc:	602b      	str	r3, [r5, #0]
 800cbce:	f7f6 fe0f 	bl	80037f0 <_fstat>
 800cbd2:	1c43      	adds	r3, r0, #1
 800cbd4:	d102      	bne.n	800cbdc <_fstat_r+0x1c>
 800cbd6:	682b      	ldr	r3, [r5, #0]
 800cbd8:	b103      	cbz	r3, 800cbdc <_fstat_r+0x1c>
 800cbda:	6023      	str	r3, [r4, #0]
 800cbdc:	bd38      	pop	{r3, r4, r5, pc}
 800cbde:	bf00      	nop
 800cbe0:	20005e04 	.word	0x20005e04

0800cbe4 <_isatty_r>:
 800cbe4:	b538      	push	{r3, r4, r5, lr}
 800cbe6:	4d06      	ldr	r5, [pc, #24]	@ (800cc00 <_isatty_r+0x1c>)
 800cbe8:	2300      	movs	r3, #0
 800cbea:	4604      	mov	r4, r0
 800cbec:	4608      	mov	r0, r1
 800cbee:	602b      	str	r3, [r5, #0]
 800cbf0:	f7f6 fe0e 	bl	8003810 <_isatty>
 800cbf4:	1c43      	adds	r3, r0, #1
 800cbf6:	d102      	bne.n	800cbfe <_isatty_r+0x1a>
 800cbf8:	682b      	ldr	r3, [r5, #0]
 800cbfa:	b103      	cbz	r3, 800cbfe <_isatty_r+0x1a>
 800cbfc:	6023      	str	r3, [r4, #0]
 800cbfe:	bd38      	pop	{r3, r4, r5, pc}
 800cc00:	20005e04 	.word	0x20005e04

0800cc04 <_init>:
 800cc04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc06:	bf00      	nop
 800cc08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc0a:	bc08      	pop	{r3}
 800cc0c:	469e      	mov	lr, r3
 800cc0e:	4770      	bx	lr

0800cc10 <_fini>:
 800cc10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc12:	bf00      	nop
 800cc14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc16:	bc08      	pop	{r3}
 800cc18:	469e      	mov	lr, r3
 800cc1a:	4770      	bx	lr
