---
# VHDL Codes for Primary Logic Elements
---

## [Simple logic 01](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_01)
```Just to try simple code```
## [Simple logic 02](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab02)
```Logic gates```
## [Simple logic 03](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_03)
```Full adders and Half Adders```
## [Simple logic 04](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_04)
```Decorders```
