

================================================================
== Vitis HLS Report for 'conv2_Pipeline_VITIS_LOOP_118_4'
================================================================
* Date:           Tue Oct 31 13:43:36 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      267|      267|  2.670 us|  2.670 us|  267|  267|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_4  |      265|      265|        18|          8|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 8, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%nout = alloca i32 1"   --->   Operation 21 'alloca' 'nout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln118_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln118"   --->   Operation 22 'read' 'zext_ln118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights"   --->   Operation 23 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln118_cast = zext i8 %zext_ln118_read"   --->   Operation 24 'zext' 'zext_ln118_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 512, void @empty_20, void @empty_21, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %nout"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_119_5.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%nout_1 = load i6 %nout" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 28 'load' 'nout_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%icmp_ln118 = icmp_eq  i6 %nout_1, i6 32" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 30 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln118 = add i6 %nout_1, i6 1" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 31 'add' 'add_ln118' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %VITIS_LOOP_119_5.i.split, void %KY.preheader.exitStub" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 32 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i6 %nout_1" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 33 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln119_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln119, i8 0" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 34 'bitconcatenate' 'shl_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i13 %shl_ln119_1" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 35 'zext' 'zext_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119 = add i64 %zext_ln119, i64 %conv2_weights_read" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 36 'add' 'add_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln119_1 = add i64 %add_ln119, i64 %zext_ln118_cast" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 37 'add' 'add_ln119_1' <Predicate = (!icmp_ln118)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln119_1, i32 2, i32 63" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 38 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i62 %trunc_ln9" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 39 'sext' 'sext_ln119' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln119" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 40 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln118 = store i6 %add_ln118, i6 %nout" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 41 'store' 'store_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 42 'readreq' 'empty' <Predicate = (!icmp_ln118)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 43 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 43 'readreq' 'empty' <Predicate = (!icmp_ln118)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 44 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 44 'readreq' 'empty' <Predicate = (!icmp_ln118)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 45 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 45 'readreq' 'empty' <Predicate = (!icmp_ln118)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 46 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 46 'readreq' 'empty' <Predicate = (!icmp_ln118)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 47 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 47 'readreq' 'empty' <Predicate = (!icmp_ln118)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 48 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 48 'readreq' 'empty' <Predicate = (!icmp_ln118)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 49 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_14, i32 8" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 50 [1/1] (7.30ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 50 'read' 'gmem_addr_14_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln118)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%nout_1_cast32 = zext i6 %nout_1" [src/conv2.cpp:119->src/conv2.cpp:51]   --->   Operation 51 'zext' 'nout_1_cast32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln122 = bitcast i32 %gmem_addr_14_read" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 52 'bitcast' 'bitcast_ln122' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_0_addr = getelementptr i32 %weights_buffer_0_0_0, i64 0, i64 %nout_1_cast32" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 53 'getelementptr' 'weights_buffer_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln122 = store i32 %bitcast_ln122, i5 %weights_buffer_0_0_0_addr" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 54 'store' 'store_ln122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 55 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 55 'read' 'gmem_addr_14_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln122_1 = bitcast i32 %gmem_addr_14_read_1" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 56 'bitcast' 'bitcast_ln122_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_1_addr = getelementptr i32 %weights_buffer_0_0_1, i64 0, i64 %nout_1_cast32" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 57 'getelementptr' 'weights_buffer_0_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln122 = store i32 %bitcast_ln122_1, i5 %weights_buffer_0_0_1_addr" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 58 'store' 'store_ln122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 59 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 59 'read' 'gmem_addr_14_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln122_2 = bitcast i32 %gmem_addr_14_read_2" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 60 'bitcast' 'bitcast_ln122_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_2_addr = getelementptr i32 %weights_buffer_0_0_2, i64 0, i64 %nout_1_cast32" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 61 'getelementptr' 'weights_buffer_0_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln122 = store i32 %bitcast_ln122_2, i5 %weights_buffer_0_0_2_addr" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 62 'store' 'store_ln122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 63 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 63 'read' 'gmem_addr_14_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln122_3 = bitcast i32 %gmem_addr_14_read_3" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 64 'bitcast' 'bitcast_ln122_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_3_addr = getelementptr i32 %weights_buffer_0_0_3, i64 0, i64 %nout_1_cast32" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 65 'getelementptr' 'weights_buffer_0_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln122 = store i32 %bitcast_ln122_3, i5 %weights_buffer_0_0_3_addr" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 66 'store' 'store_ln122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 67 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 67 'read' 'gmem_addr_14_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln122_4 = bitcast i32 %gmem_addr_14_read_4" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 68 'bitcast' 'bitcast_ln122_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_4_addr = getelementptr i32 %weights_buffer_0_0_4, i64 0, i64 %nout_1_cast32" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 69 'getelementptr' 'weights_buffer_0_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln122 = store i32 %bitcast_ln122_4, i5 %weights_buffer_0_0_4_addr" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 70 'store' 'store_ln122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 71 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 71 'read' 'gmem_addr_14_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln122_5 = bitcast i32 %gmem_addr_14_read_5" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 72 'bitcast' 'bitcast_ln122_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_5_addr = getelementptr i32 %weights_buffer_0_0_5, i64 0, i64 %nout_1_cast32" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 73 'getelementptr' 'weights_buffer_0_0_5_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln122 = store i32 %bitcast_ln122_5, i5 %weights_buffer_0_0_5_addr" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 74 'store' 'store_ln122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 75 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 75 'read' 'gmem_addr_14_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln122_6 = bitcast i32 %gmem_addr_14_read_6" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 76 'bitcast' 'bitcast_ln122_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 77 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_6_addr = getelementptr i32 %weights_buffer_0_0_6, i64 0, i64 %nout_1_cast32" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 77 'getelementptr' 'weights_buffer_0_0_6_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln122 = store i32 %bitcast_ln122_6, i5 %weights_buffer_0_0_6_addr" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 78 'store' 'store_ln122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 79 [1/1] (7.30ns)   --->   "%gmem_addr_14_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_14" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 79 'read' 'gmem_addr_14_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 81 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln122_7 = bitcast i32 %gmem_addr_14_read_7" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 82 'bitcast' 'bitcast_ln122_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%weights_buffer_0_0_7_addr = getelementptr i32 %weights_buffer_0_0_7, i64 0, i64 %nout_1_cast32" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 83 'getelementptr' 'weights_buffer_0_0_7_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln122 = store i32 %bitcast_ln122_7, i5 %weights_buffer_0_0_7_addr" [src/conv2.cpp:122->src/conv2.cpp:51]   --->   Operation 84 'store' 'store_ln122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln118 = br void %VITIS_LOOP_119_5.i" [src/conv2.cpp:118->src/conv2.cpp:51]   --->   Operation 85 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln118]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_buffer_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nout                      (alloca           ) [ 0100000000000000000]
zext_ln118_read           (read             ) [ 0000000000000000000]
conv2_weights_read        (read             ) [ 0000000000000000000]
zext_ln118_cast           (zext             ) [ 0000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000]
store_ln0                 (store            ) [ 0000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000]
nout_1                    (load             ) [ 0111111111110000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000]
icmp_ln118                (icmp             ) [ 0111111111100000000]
add_ln118                 (add              ) [ 0000000000000000000]
br_ln118                  (br               ) [ 0000000000000000000]
trunc_ln119               (trunc            ) [ 0000000000000000000]
shl_ln119_1               (bitconcatenate   ) [ 0000000000000000000]
zext_ln119                (zext             ) [ 0000000000000000000]
add_ln119                 (add              ) [ 0000000000000000000]
add_ln119_1               (add              ) [ 0000000000000000000]
trunc_ln9                 (partselect       ) [ 0000000000000000000]
sext_ln119                (sext             ) [ 0000000000000000000]
gmem_addr_14              (getelementptr    ) [ 0111111111111111110]
store_ln118               (store            ) [ 0000000000000000000]
empty                     (readreq          ) [ 0000000000000000000]
gmem_addr_14_read         (read             ) [ 0001000000010000000]
nout_1_cast32             (zext             ) [ 0110111110001111111]
bitcast_ln122             (bitcast          ) [ 0000000000000000000]
weights_buffer_0_0_0_addr (getelementptr    ) [ 0000000000000000000]
store_ln122               (store            ) [ 0000000000000000000]
gmem_addr_14_read_1       (read             ) [ 0000100000001000000]
bitcast_ln122_1           (bitcast          ) [ 0000000000000000000]
weights_buffer_0_0_1_addr (getelementptr    ) [ 0000000000000000000]
store_ln122               (store            ) [ 0000000000000000000]
gmem_addr_14_read_2       (read             ) [ 0000010000000100000]
bitcast_ln122_2           (bitcast          ) [ 0000000000000000000]
weights_buffer_0_0_2_addr (getelementptr    ) [ 0000000000000000000]
store_ln122               (store            ) [ 0000000000000000000]
gmem_addr_14_read_3       (read             ) [ 0000001000000010000]
bitcast_ln122_3           (bitcast          ) [ 0000000000000000000]
weights_buffer_0_0_3_addr (getelementptr    ) [ 0000000000000000000]
store_ln122               (store            ) [ 0000000000000000000]
gmem_addr_14_read_4       (read             ) [ 0000000100000001000]
bitcast_ln122_4           (bitcast          ) [ 0000000000000000000]
weights_buffer_0_0_4_addr (getelementptr    ) [ 0000000000000000000]
store_ln122               (store            ) [ 0000000000000000000]
gmem_addr_14_read_5       (read             ) [ 0000000010000000100]
bitcast_ln122_5           (bitcast          ) [ 0000000000000000000]
weights_buffer_0_0_5_addr (getelementptr    ) [ 0000000000000000000]
store_ln122               (store            ) [ 0000000000000000000]
gmem_addr_14_read_6       (read             ) [ 0100000000000000010]
bitcast_ln122_6           (bitcast          ) [ 0000000000000000000]
weights_buffer_0_0_6_addr (getelementptr    ) [ 0000000000000000000]
store_ln122               (store            ) [ 0000000000000000000]
gmem_addr_14_read_7       (read             ) [ 0010000000000000001]
speclooptripcount_ln118   (speclooptripcount) [ 0000000000000000000]
specloopname_ln118        (specloopname     ) [ 0000000000000000000]
bitcast_ln122_7           (bitcast          ) [ 0000000000000000000]
weights_buffer_0_0_7_addr (getelementptr    ) [ 0000000000000000000]
store_ln122               (store            ) [ 0000000000000000000]
br_ln118                  (br               ) [ 0000000000000000000]
ret_ln0                   (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv2_weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln118">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_buffer_0_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_buffer_0_0_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_buffer_0_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_buffer_0_0_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_buffer_0_0_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_buffer_0_0_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_buffer_0_0_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_buffer_0_0_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="nout_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nout/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln118_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln118_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="conv2_weights_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_readreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="9"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_14_read/10 gmem_addr_14_read_1/11 gmem_addr_14_read_2/12 gmem_addr_14_read_3/13 gmem_addr_14_read_4/14 gmem_addr_14_read_5/15 gmem_addr_14_read_6/16 gmem_addr_14_read_7/17 "/>
</bind>
</comp>

<comp id="110" class="1004" name="weights_buffer_0_0_0_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_buffer_0_0_0_addr/11 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln122_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/11 "/>
</bind>
</comp>

<comp id="123" class="1004" name="weights_buffer_0_0_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="1"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_buffer_0_0_1_addr/12 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln122_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/12 "/>
</bind>
</comp>

<comp id="136" class="1004" name="weights_buffer_0_0_2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="2"/>
<pin id="140" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_buffer_0_0_2_addr/13 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln122_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/13 "/>
</bind>
</comp>

<comp id="149" class="1004" name="weights_buffer_0_0_3_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="3"/>
<pin id="153" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_buffer_0_0_3_addr/14 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln122_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/14 "/>
</bind>
</comp>

<comp id="162" class="1004" name="weights_buffer_0_0_4_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="4"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_buffer_0_0_4_addr/15 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln122_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/15 "/>
</bind>
</comp>

<comp id="175" class="1004" name="weights_buffer_0_0_5_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="6" slack="5"/>
<pin id="179" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_buffer_0_0_5_addr/16 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln122_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/16 "/>
</bind>
</comp>

<comp id="188" class="1004" name="weights_buffer_0_0_6_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="6"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_buffer_0_0_6_addr/17 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln122_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/17 "/>
</bind>
</comp>

<comp id="201" class="1004" name="weights_buffer_0_0_7_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="7"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_buffer_0_0_7_addr/18 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln122_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/18 "/>
</bind>
</comp>

<comp id="214" class="1005" name="reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_14_read gmem_addr_14_read_1 gmem_addr_14_read_2 gmem_addr_14_read_3 gmem_addr_14_read_4 gmem_addr_14_read_5 gmem_addr_14_read_6 gmem_addr_14_read_7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln118_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_cast/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln0_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="nout_1_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nout_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln118_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="6" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln118_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln119_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="shl_ln119_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="13" slack="0"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln119_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln119_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="13" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln119_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="13" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln119_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln9_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="62" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="0" index="3" bw="7" slack="0"/>
<pin id="275" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln119_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="62" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="gmem_addr_14_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="62" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_14/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln118_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="nout_1_cast32_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="10"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="nout_1_cast32/11 "/>
</bind>
</comp>

<comp id="299" class="1004" name="bitcast_ln122_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln122/11 "/>
</bind>
</comp>

<comp id="304" class="1004" name="bitcast_ln122_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln122_1/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="bitcast_ln122_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln122_2/13 "/>
</bind>
</comp>

<comp id="314" class="1004" name="bitcast_ln122_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln122_3/14 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bitcast_ln122_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln122_4/15 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bitcast_ln122_5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln122_5/16 "/>
</bind>
</comp>

<comp id="329" class="1004" name="bitcast_ln122_6_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln122_6/17 "/>
</bind>
</comp>

<comp id="334" class="1004" name="bitcast_ln122_7_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln122_7/18 "/>
</bind>
</comp>

<comp id="339" class="1005" name="nout_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="nout "/>
</bind>
</comp>

<comp id="346" class="1005" name="nout_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="10"/>
<pin id="348" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="nout_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="icmp_ln118_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

<comp id="355" class="1005" name="gmem_addr_14_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_14 "/>
</bind>
</comp>

<comp id="361" class="1005" name="nout_1_cast32_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="nout_1_cast32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="66" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="68" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="72" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="72" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="72" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="72" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="72" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="72" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="72" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="105" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="86" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="227" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="92" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="218" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="60" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="64" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="283"><net_src comp="270" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="236" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="302"><net_src comp="214" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="307"><net_src comp="214" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="312"><net_src comp="214" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="317"><net_src comp="214" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="322"><net_src comp="214" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="327"><net_src comp="214" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="332"><net_src comp="214" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="337"><net_src comp="214" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="342"><net_src comp="82" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="349"><net_src comp="227" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="354"><net_src comp="230" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="284" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="364"><net_src comp="295" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="369"><net_src comp="361" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="201" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights_buffer_0_0_0 | {11 }
	Port: weights_buffer_0_0_1 | {12 }
	Port: weights_buffer_0_0_2 | {13 }
	Port: weights_buffer_0_0_3 | {14 }
	Port: weights_buffer_0_0_4 | {15 }
	Port: weights_buffer_0_0_5 | {16 }
	Port: weights_buffer_0_0_6 | {17 }
	Port: weights_buffer_0_0_7 | {18 }
 - Input state : 
	Port: conv2_Pipeline_VITIS_LOOP_118_4 : conv2_weights | {1 }
	Port: conv2_Pipeline_VITIS_LOOP_118_4 : zext_ln118 | {1 }
	Port: conv2_Pipeline_VITIS_LOOP_118_4 : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
  - Chain level:
	State 1
		store_ln0 : 1
		nout_1 : 1
		icmp_ln118 : 2
		add_ln118 : 2
		br_ln118 : 3
		trunc_ln119 : 2
		shl_ln119_1 : 3
		zext_ln119 : 4
		add_ln119 : 5
		add_ln119_1 : 6
		trunc_ln9 : 7
		sext_ln119 : 8
		gmem_addr_14 : 9
		store_ln118 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		weights_buffer_0_0_0_addr : 1
		store_ln122 : 2
	State 12
		store_ln122 : 1
	State 13
		store_ln122 : 1
	State 14
		store_ln122 : 1
	State 15
		store_ln122 : 1
	State 16
		store_ln122 : 1
	State 17
		store_ln122 : 1
	State 18
		store_ln122 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln118_fu_236       |    0    |    13   |
|    add   |        add_ln119_fu_258       |    0    |    64   |
|          |       add_ln119_1_fu_264      |    0    |    64   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln118_fu_230       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |   zext_ln118_read_read_fu_86  |    0    |    0    |
|   read   | conv2_weights_read_read_fu_92 |    0    |    0    |
|          |        grp_read_fu_105        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_98       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     zext_ln118_cast_fu_218    |    0    |    0    |
|   zext   |       zext_ln119_fu_254       |    0    |    0    |
|          |      nout_1_cast32_fu_295     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln119_fu_242      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|       shl_ln119_1_fu_246      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        trunc_ln9_fu_270       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       sext_ln119_fu_280       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   154   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| gmem_addr_14_reg_355|   32   |
|  icmp_ln118_reg_351 |    1   |
|nout_1_cast32_reg_361|   64   |
|    nout_1_reg_346   |    6   |
|     nout_reg_339    |    6   |
|       reg_214       |   32   |
+---------------------+--------+
|        Total        |   141  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   154  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   141  |    -   |
+-----------+--------+--------+
|   Total   |   141  |   154  |
+-----------+--------+--------+
