
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//isosize_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401118 <.init>:
  401118:	stp	x29, x30, [sp, #-16]!
  40111c:	mov	x29, sp
  401120:	bl	4014b0 <ferror@plt+0x60>
  401124:	ldp	x29, x30, [sp], #16
  401128:	ret

Disassembly of section .plt:

0000000000401130 <memcpy@plt-0x20>:
  401130:	stp	x16, x30, [sp, #-16]!
  401134:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401138:	ldr	x17, [x16, #4088]
  40113c:	add	x16, x16, #0xff8
  401140:	br	x17
  401144:	nop
  401148:	nop
  40114c:	nop

0000000000401150 <memcpy@plt>:
  401150:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401154:	ldr	x17, [x16]
  401158:	add	x16, x16, #0x0
  40115c:	br	x17

0000000000401160 <_exit@plt>:
  401160:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401164:	ldr	x17, [x16, #8]
  401168:	add	x16, x16, #0x8
  40116c:	br	x17

0000000000401170 <strtoul@plt>:
  401170:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401174:	ldr	x17, [x16, #16]
  401178:	add	x16, x16, #0x10
  40117c:	br	x17

0000000000401180 <strlen@plt>:
  401180:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401184:	ldr	x17, [x16, #24]
  401188:	add	x16, x16, #0x18
  40118c:	br	x17

0000000000401190 <fputs@plt>:
  401190:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401194:	ldr	x17, [x16, #32]
  401198:	add	x16, x16, #0x20
  40119c:	br	x17

00000000004011a0 <exit@plt>:
  4011a0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4011a4:	ldr	x17, [x16, #40]
  4011a8:	add	x16, x16, #0x28
  4011ac:	br	x17

00000000004011b0 <dup@plt>:
  4011b0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4011b4:	ldr	x17, [x16, #48]
  4011b8:	add	x16, x16, #0x30
  4011bc:	br	x17

00000000004011c0 <strtod@plt>:
  4011c0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4011c4:	ldr	x17, [x16, #56]
  4011c8:	add	x16, x16, #0x38
  4011cc:	br	x17

00000000004011d0 <__cxa_atexit@plt>:
  4011d0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4011d4:	ldr	x17, [x16, #64]
  4011d8:	add	x16, x16, #0x40
  4011dc:	br	x17

00000000004011e0 <fputc@plt>:
  4011e0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4011e4:	ldr	x17, [x16, #72]
  4011e8:	add	x16, x16, #0x48
  4011ec:	br	x17

00000000004011f0 <snprintf@plt>:
  4011f0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4011f4:	ldr	x17, [x16, #80]
  4011f8:	add	x16, x16, #0x50
  4011fc:	br	x17

0000000000401200 <localeconv@plt>:
  401200:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401204:	ldr	x17, [x16, #88]
  401208:	add	x16, x16, #0x58
  40120c:	br	x17

0000000000401210 <fileno@plt>:
  401210:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401214:	ldr	x17, [x16, #96]
  401218:	add	x16, x16, #0x60
  40121c:	br	x17

0000000000401220 <malloc@plt>:
  401220:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401224:	ldr	x17, [x16, #104]
  401228:	add	x16, x16, #0x68
  40122c:	br	x17

0000000000401230 <open@plt>:
  401230:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401234:	ldr	x17, [x16, #112]
  401238:	add	x16, x16, #0x70
  40123c:	br	x17

0000000000401240 <__strtol_internal@plt>:
  401240:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401244:	ldr	x17, [x16, #120]
  401248:	add	x16, x16, #0x78
  40124c:	br	x17

0000000000401250 <strncmp@plt>:
  401250:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401254:	ldr	x17, [x16, #128]
  401258:	add	x16, x16, #0x80
  40125c:	br	x17

0000000000401260 <bindtextdomain@plt>:
  401260:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401264:	ldr	x17, [x16, #136]
  401268:	add	x16, x16, #0x88
  40126c:	br	x17

0000000000401270 <__libc_start_main@plt>:
  401270:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401274:	ldr	x17, [x16, #144]
  401278:	add	x16, x16, #0x90
  40127c:	br	x17

0000000000401280 <fgetc@plt>:
  401280:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401284:	ldr	x17, [x16, #152]
  401288:	add	x16, x16, #0x98
  40128c:	br	x17

0000000000401290 <__strtoul_internal@plt>:
  401290:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401294:	ldr	x17, [x16, #160]
  401298:	add	x16, x16, #0xa0
  40129c:	br	x17

00000000004012a0 <strdup@plt>:
  4012a0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4012a4:	ldr	x17, [x16, #168]
  4012a8:	add	x16, x16, #0xa8
  4012ac:	br	x17

00000000004012b0 <close@plt>:
  4012b0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4012b4:	ldr	x17, [x16, #176]
  4012b8:	add	x16, x16, #0xb0
  4012bc:	br	x17

00000000004012c0 <__gmon_start__@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4012c4:	ldr	x17, [x16, #184]
  4012c8:	add	x16, x16, #0xb8
  4012cc:	br	x17

00000000004012d0 <abort@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4012d4:	ldr	x17, [x16, #192]
  4012d8:	add	x16, x16, #0xc0
  4012dc:	br	x17

00000000004012e0 <memcmp@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4012e4:	ldr	x17, [x16, #200]
  4012e8:	add	x16, x16, #0xc8
  4012ec:	br	x17

00000000004012f0 <textdomain@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4012f4:	ldr	x17, [x16, #208]
  4012f8:	add	x16, x16, #0xd0
  4012fc:	br	x17

0000000000401300 <getopt_long@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401304:	ldr	x17, [x16, #216]
  401308:	add	x16, x16, #0xd8
  40130c:	br	x17

0000000000401310 <strcmp@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401314:	ldr	x17, [x16, #224]
  401318:	add	x16, x16, #0xe0
  40131c:	br	x17

0000000000401320 <warn@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401324:	ldr	x17, [x16, #232]
  401328:	add	x16, x16, #0xe8
  40132c:	br	x17

0000000000401330 <__ctype_b_loc@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401334:	ldr	x17, [x16, #240]
  401338:	add	x16, x16, #0xf0
  40133c:	br	x17

0000000000401340 <strtol@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401344:	ldr	x17, [x16, #248]
  401348:	add	x16, x16, #0xf8
  40134c:	br	x17

0000000000401350 <free@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401354:	ldr	x17, [x16, #256]
  401358:	add	x16, x16, #0x100
  40135c:	br	x17

0000000000401360 <vasprintf@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401364:	ldr	x17, [x16, #264]
  401368:	add	x16, x16, #0x108
  40136c:	br	x17

0000000000401370 <strndup@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401374:	ldr	x17, [x16, #272]
  401378:	add	x16, x16, #0x110
  40137c:	br	x17

0000000000401380 <strspn@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401384:	ldr	x17, [x16, #280]
  401388:	add	x16, x16, #0x118
  40138c:	br	x17

0000000000401390 <strchr@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401394:	ldr	x17, [x16, #288]
  401398:	add	x16, x16, #0x120
  40139c:	br	x17

00000000004013a0 <pread@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4013a4:	ldr	x17, [x16, #296]
  4013a8:	add	x16, x16, #0x128
  4013ac:	br	x17

00000000004013b0 <fflush@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4013b4:	ldr	x17, [x16, #304]
  4013b8:	add	x16, x16, #0x130
  4013bc:	br	x17

00000000004013c0 <warnx@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4013c4:	ldr	x17, [x16, #312]
  4013c8:	add	x16, x16, #0x138
  4013cc:	br	x17

00000000004013d0 <dcgettext@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4013d4:	ldr	x17, [x16, #320]
  4013d8:	add	x16, x16, #0x140
  4013dc:	br	x17

00000000004013e0 <errx@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4013e4:	ldr	x17, [x16, #328]
  4013e8:	add	x16, x16, #0x148
  4013ec:	br	x17

00000000004013f0 <strcspn@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  4013f4:	ldr	x17, [x16, #336]
  4013f8:	add	x16, x16, #0x150
  4013fc:	br	x17

0000000000401400 <printf@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401404:	ldr	x17, [x16, #344]
  401408:	add	x16, x16, #0x158
  40140c:	br	x17

0000000000401410 <__errno_location@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401414:	ldr	x17, [x16, #352]
  401418:	add	x16, x16, #0x160
  40141c:	br	x17

0000000000401420 <fprintf@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401424:	ldr	x17, [x16, #360]
  401428:	add	x16, x16, #0x168
  40142c:	br	x17

0000000000401430 <err@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401434:	ldr	x17, [x16, #368]
  401438:	add	x16, x16, #0x170
  40143c:	br	x17

0000000000401440 <setlocale@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401444:	ldr	x17, [x16, #376]
  401448:	add	x16, x16, #0x178
  40144c:	br	x17

0000000000401450 <ferror@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13bb0>
  401454:	ldr	x17, [x16, #384]
  401458:	add	x16, x16, #0x180
  40145c:	br	x17

Disassembly of section .text:

0000000000401460 <.text>:
  401460:	mov	x29, #0x0                   	// #0
  401464:	mov	x30, #0x0                   	// #0
  401468:	mov	x5, x0
  40146c:	ldr	x1, [sp]
  401470:	add	x2, sp, #0x8
  401474:	mov	x6, sp
  401478:	movz	x0, #0x0, lsl #48
  40147c:	movk	x0, #0x0, lsl #32
  401480:	movk	x0, #0x40, lsl #16
  401484:	movk	x0, #0x16c0
  401488:	movz	x3, #0x0, lsl #48
  40148c:	movk	x3, #0x0, lsl #32
  401490:	movk	x3, #0x40, lsl #16
  401494:	movk	x3, #0x3978
  401498:	movz	x4, #0x0, lsl #48
  40149c:	movk	x4, #0x0, lsl #32
  4014a0:	movk	x4, #0x40, lsl #16
  4014a4:	movk	x4, #0x39f8
  4014a8:	bl	401270 <__libc_start_main@plt>
  4014ac:	bl	4012d0 <abort@plt>
  4014b0:	adrp	x0, 414000 <ferror@plt+0x12bb0>
  4014b4:	ldr	x0, [x0, #4064]
  4014b8:	cbz	x0, 4014c0 <ferror@plt+0x70>
  4014bc:	b	4012c0 <__gmon_start__@plt>
  4014c0:	ret
  4014c4:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  4014c8:	add	x0, x0, #0x1a0
  4014cc:	adrp	x1, 415000 <ferror@plt+0x13bb0>
  4014d0:	add	x1, x1, #0x1a0
  4014d4:	cmp	x0, x1
  4014d8:	b.eq	40150c <ferror@plt+0xbc>  // b.none
  4014dc:	stp	x29, x30, [sp, #-32]!
  4014e0:	mov	x29, sp
  4014e4:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  4014e8:	ldr	x0, [x0, #2600]
  4014ec:	str	x0, [sp, #24]
  4014f0:	mov	x1, x0
  4014f4:	cbz	x1, 401504 <ferror@plt+0xb4>
  4014f8:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  4014fc:	add	x0, x0, #0x1a0
  401500:	blr	x1
  401504:	ldp	x29, x30, [sp], #32
  401508:	ret
  40150c:	ret
  401510:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  401514:	add	x0, x0, #0x1a0
  401518:	adrp	x1, 415000 <ferror@plt+0x13bb0>
  40151c:	add	x1, x1, #0x1a0
  401520:	sub	x0, x0, x1
  401524:	lsr	x1, x0, #63
  401528:	add	x0, x1, x0, asr #3
  40152c:	cmp	xzr, x0, asr #1
  401530:	b.eq	401568 <ferror@plt+0x118>  // b.none
  401534:	stp	x29, x30, [sp, #-32]!
  401538:	mov	x29, sp
  40153c:	asr	x1, x0, #1
  401540:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  401544:	ldr	x0, [x0, #2608]
  401548:	str	x0, [sp, #24]
  40154c:	mov	x2, x0
  401550:	cbz	x2, 401560 <ferror@plt+0x110>
  401554:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  401558:	add	x0, x0, #0x1a0
  40155c:	blr	x2
  401560:	ldp	x29, x30, [sp], #32
  401564:	ret
  401568:	ret
  40156c:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  401570:	ldrb	w0, [x0, #456]
  401574:	cbnz	w0, 401598 <ferror@plt+0x148>
  401578:	stp	x29, x30, [sp, #-16]!
  40157c:	mov	x29, sp
  401580:	bl	4014c4 <ferror@plt+0x74>
  401584:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  401588:	mov	w1, #0x1                   	// #1
  40158c:	strb	w1, [x0, #456]
  401590:	ldp	x29, x30, [sp], #16
  401594:	ret
  401598:	ret
  40159c:	stp	x29, x30, [sp, #-16]!
  4015a0:	mov	x29, sp
  4015a4:	bl	401510 <ferror@plt+0xc0>
  4015a8:	ldp	x29, x30, [sp], #16
  4015ac:	ret
  4015b0:	stp	x29, x30, [sp, #-32]!
  4015b4:	mov	x29, sp
  4015b8:	stp	x19, x20, [sp, #16]
  4015bc:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  4015c0:	ldr	x20, [x0, #440]
  4015c4:	bl	401410 <__errno_location@plt>
  4015c8:	mov	x19, x0
  4015cc:	str	wzr, [x0]
  4015d0:	mov	x0, x20
  4015d4:	bl	401450 <ferror@plt>
  4015d8:	cbz	w0, 401620 <ferror@plt+0x1d0>
  4015dc:	ldr	w0, [x19]
  4015e0:	cmp	w0, #0x9
  4015e4:	b.eq	4015f0 <ferror@plt+0x1a0>  // b.none
  4015e8:	cmp	w0, #0x20
  4015ec:	b.ne	40164c <ferror@plt+0x1fc>  // b.any
  4015f0:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  4015f4:	ldr	x20, [x0, #416]
  4015f8:	str	wzr, [x19]
  4015fc:	mov	x0, x20
  401600:	bl	401450 <ferror@plt>
  401604:	cbz	w0, 40168c <ferror@plt+0x23c>
  401608:	ldr	w0, [x19]
  40160c:	cmp	w0, #0x9
  401610:	b.ne	4016b8 <ferror@plt+0x268>  // b.any
  401614:	ldp	x19, x20, [sp, #16]
  401618:	ldp	x29, x30, [sp], #32
  40161c:	ret
  401620:	mov	x0, x20
  401624:	bl	4013b0 <fflush@plt>
  401628:	cbnz	w0, 4015dc <ferror@plt+0x18c>
  40162c:	mov	x0, x20
  401630:	bl	401210 <fileno@plt>
  401634:	tbnz	w0, #31, 4015dc <ferror@plt+0x18c>
  401638:	bl	4011b0 <dup@plt>
  40163c:	tbnz	w0, #31, 4015dc <ferror@plt+0x18c>
  401640:	bl	4012b0 <close@plt>
  401644:	cbz	w0, 4015f0 <ferror@plt+0x1a0>
  401648:	b	4015dc <ferror@plt+0x18c>
  40164c:	cbz	w0, 401670 <ferror@plt+0x220>
  401650:	mov	w2, #0x5                   	// #5
  401654:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401658:	add	x1, x1, #0xa38
  40165c:	mov	x0, #0x0                   	// #0
  401660:	bl	4013d0 <dcgettext@plt>
  401664:	bl	401320 <warn@plt>
  401668:	mov	w0, #0x1                   	// #1
  40166c:	bl	401160 <_exit@plt>
  401670:	mov	w2, #0x5                   	// #5
  401674:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401678:	add	x1, x1, #0xa38
  40167c:	mov	x0, #0x0                   	// #0
  401680:	bl	4013d0 <dcgettext@plt>
  401684:	bl	4013c0 <warnx@plt>
  401688:	b	401668 <ferror@plt+0x218>
  40168c:	mov	x0, x20
  401690:	bl	4013b0 <fflush@plt>
  401694:	cbnz	w0, 401608 <ferror@plt+0x1b8>
  401698:	mov	x0, x20
  40169c:	bl	401210 <fileno@plt>
  4016a0:	tbnz	w0, #31, 401608 <ferror@plt+0x1b8>
  4016a4:	bl	4011b0 <dup@plt>
  4016a8:	tbnz	w0, #31, 401608 <ferror@plt+0x1b8>
  4016ac:	bl	4012b0 <close@plt>
  4016b0:	cbz	w0, 401614 <ferror@plt+0x1c4>
  4016b4:	b	401608 <ferror@plt+0x1b8>
  4016b8:	mov	w0, #0x1                   	// #1
  4016bc:	bl	401160 <_exit@plt>
  4016c0:	stp	x29, x30, [sp, #-144]!
  4016c4:	mov	x29, sp
  4016c8:	stp	x19, x20, [sp, #16]
  4016cc:	stp	x21, x22, [sp, #32]
  4016d0:	stp	x23, x24, [sp, #48]
  4016d4:	stp	x25, x26, [sp, #64]
  4016d8:	stp	x27, x28, [sp, #80]
  4016dc:	mov	w20, w0
  4016e0:	mov	x21, x1
  4016e4:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4016e8:	add	x1, x1, #0xac0
  4016ec:	mov	w0, #0x6                   	// #6
  4016f0:	bl	401440 <setlocale@plt>
  4016f4:	adrp	x19, 403000 <ferror@plt+0x1bb0>
  4016f8:	add	x19, x19, #0xa60
  4016fc:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401700:	add	x1, x1, #0xa48
  401704:	mov	x0, x19
  401708:	bl	401260 <bindtextdomain@plt>
  40170c:	mov	x0, x19
  401710:	bl	4012f0 <textdomain@plt>
  401714:	adrp	x0, 401000 <memcpy@plt-0x150>
  401718:	add	x0, x0, #0x5b0
  40171c:	bl	403a00 <ferror@plt+0x25b0>
  401720:	mov	x23, #0x0                   	// #0
  401724:	mov	w22, #0x0                   	// #0
  401728:	adrp	x25, 403000 <ferror@plt+0x1bb0>
  40172c:	add	x25, x25, #0xd68
  401730:	adrp	x24, 403000 <ferror@plt+0x1bb0>
  401734:	add	x24, x24, #0xc68
  401738:	mov	w26, #0x1                   	// #1
  40173c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401740:	add	x27, x1, #0xa70
  401744:	b	40175c <ferror@plt+0x30c>
  401748:	cmp	w19, #0x68
  40174c:	b.eq	4017f0 <ferror@plt+0x3a0>  // b.none
  401750:	mov	w22, w26
  401754:	cmp	w19, #0x78
  401758:	b.ne	401930 <ferror@plt+0x4e0>  // b.any
  40175c:	mov	x4, #0x0                   	// #0
  401760:	mov	x3, x25
  401764:	mov	x2, x24
  401768:	mov	x1, x21
  40176c:	mov	w0, w20
  401770:	bl	401300 <getopt_long@plt>
  401774:	mov	w19, w0
  401778:	cmn	w0, #0x1
  40177c:	b.eq	401968 <ferror@plt+0x518>  // b.none
  401780:	cmp	w19, #0x64
  401784:	b.eq	4017c4 <ferror@plt+0x374>  // b.none
  401788:	b.gt	401748 <ferror@plt+0x2f8>
  40178c:	cmp	w19, #0x56
  401790:	b.ne	401930 <ferror@plt+0x4e0>  // b.any
  401794:	mov	w2, #0x5                   	// #5
  401798:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  40179c:	add	x1, x1, #0xa90
  4017a0:	mov	x0, #0x0                   	// #0
  4017a4:	bl	4013d0 <dcgettext@plt>
  4017a8:	adrp	x2, 403000 <ferror@plt+0x1bb0>
  4017ac:	add	x2, x2, #0xaa0
  4017b0:	adrp	x1, 415000 <ferror@plt+0x13bb0>
  4017b4:	ldr	x1, [x1, #448]
  4017b8:	bl	401400 <printf@plt>
  4017bc:	mov	w0, #0x0                   	// #0
  4017c0:	bl	4011a0 <exit@plt>
  4017c4:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  4017c8:	ldr	x19, [x0, #424]
  4017cc:	mov	w2, #0x5                   	// #5
  4017d0:	mov	x1, x27
  4017d4:	mov	x0, #0x0                   	// #0
  4017d8:	bl	4013d0 <dcgettext@plt>
  4017dc:	mov	x1, x0
  4017e0:	mov	x0, x19
  4017e4:	bl	402984 <ferror@plt+0x1534>
  4017e8:	mov	x23, x0
  4017ec:	b	40175c <ferror@plt+0x30c>
  4017f0:	mov	w2, #0x5                   	// #5
  4017f4:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4017f8:	add	x1, x1, #0xab8
  4017fc:	mov	x0, #0x0                   	// #0
  401800:	bl	4013d0 <dcgettext@plt>
  401804:	adrp	x19, 415000 <ferror@plt+0x13bb0>
  401808:	ldr	x1, [x19, #440]
  40180c:	bl	401190 <fputs@plt>
  401810:	ldr	x20, [x19, #440]
  401814:	mov	w2, #0x5                   	// #5
  401818:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  40181c:	add	x1, x1, #0xac8
  401820:	mov	x0, #0x0                   	// #0
  401824:	bl	4013d0 <dcgettext@plt>
  401828:	adrp	x1, 415000 <ferror@plt+0x13bb0>
  40182c:	ldr	x2, [x1, #448]
  401830:	mov	x1, x0
  401834:	mov	x0, x20
  401838:	bl	401420 <fprintf@plt>
  40183c:	ldr	x1, [x19, #440]
  401840:	mov	w0, #0xa                   	// #10
  401844:	bl	4011e0 <fputc@plt>
  401848:	mov	w2, #0x5                   	// #5
  40184c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401850:	add	x1, x1, #0xaf0
  401854:	mov	x0, #0x0                   	// #0
  401858:	bl	4013d0 <dcgettext@plt>
  40185c:	ldr	x1, [x19, #440]
  401860:	bl	401190 <fputs@plt>
  401864:	mov	w2, #0x5                   	// #5
  401868:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  40186c:	add	x1, x1, #0xb20
  401870:	mov	x0, #0x0                   	// #0
  401874:	bl	4013d0 <dcgettext@plt>
  401878:	ldr	x1, [x19, #440]
  40187c:	bl	401190 <fputs@plt>
  401880:	mov	w2, #0x5                   	// #5
  401884:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401888:	add	x1, x1, #0xb30
  40188c:	mov	x0, #0x0                   	// #0
  401890:	bl	4013d0 <dcgettext@plt>
  401894:	ldr	x1, [x19, #440]
  401898:	bl	401190 <fputs@plt>
  40189c:	mov	w2, #0x5                   	// #5
  4018a0:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4018a4:	add	x1, x1, #0xb78
  4018a8:	mov	x0, #0x0                   	// #0
  4018ac:	bl	4013d0 <dcgettext@plt>
  4018b0:	ldr	x1, [x19, #440]
  4018b4:	bl	401190 <fputs@plt>
  4018b8:	mov	w2, #0x5                   	// #5
  4018bc:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4018c0:	add	x1, x1, #0xbb0
  4018c4:	mov	x0, #0x0                   	// #0
  4018c8:	bl	4013d0 <dcgettext@plt>
  4018cc:	mov	x19, x0
  4018d0:	mov	w2, #0x5                   	// #5
  4018d4:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4018d8:	add	x1, x1, #0xbc8
  4018dc:	mov	x0, #0x0                   	// #0
  4018e0:	bl	4013d0 <dcgettext@plt>
  4018e4:	mov	x4, x0
  4018e8:	adrp	x3, 403000 <ferror@plt+0x1bb0>
  4018ec:	add	x3, x3, #0xbd8
  4018f0:	mov	x2, x19
  4018f4:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4018f8:	add	x1, x1, #0xbe8
  4018fc:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  401900:	add	x0, x0, #0xbf8
  401904:	bl	401400 <printf@plt>
  401908:	mov	w2, #0x5                   	// #5
  40190c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401910:	add	x1, x1, #0xc10
  401914:	mov	x0, #0x0                   	// #0
  401918:	bl	4013d0 <dcgettext@plt>
  40191c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401920:	add	x1, x1, #0xc30
  401924:	bl	401400 <printf@plt>
  401928:	mov	w0, #0x0                   	// #0
  40192c:	bl	4011a0 <exit@plt>
  401930:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  401934:	ldr	x19, [x0, #416]
  401938:	mov	w2, #0x5                   	// #5
  40193c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401940:	add	x1, x1, #0xc40
  401944:	mov	x0, #0x0                   	// #0
  401948:	bl	4013d0 <dcgettext@plt>
  40194c:	adrp	x1, 415000 <ferror@plt+0x13bb0>
  401950:	ldr	x2, [x1, #448]
  401954:	mov	x1, x0
  401958:	mov	x0, x19
  40195c:	bl	401420 <fprintf@plt>
  401960:	mov	w0, #0x1                   	// #1
  401964:	bl	4011a0 <exit@plt>
  401968:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  40196c:	ldr	w27, [x0, #432]
  401970:	sub	w0, w20, w27
  401974:	str	w0, [sp, #116]
  401978:	cmp	w0, #0x0
  40197c:	b.le	401998 <ferror@plt+0x548>
  401980:	sxtw	x27, w27
  401984:	str	wzr, [sp, #112]
  401988:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  40198c:	add	x0, x0, #0xcc8
  401990:	str	x0, [sp, #120]
  401994:	b	401ae4 <ferror@plt+0x694>
  401998:	mov	w2, #0x5                   	// #5
  40199c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4019a0:	add	x1, x1, #0xc70
  4019a4:	mov	x0, #0x0                   	// #0
  4019a8:	bl	4013d0 <dcgettext@plt>
  4019ac:	bl	4013c0 <warnx@plt>
  4019b0:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  4019b4:	ldr	x19, [x0, #416]
  4019b8:	mov	w2, #0x5                   	// #5
  4019bc:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4019c0:	add	x1, x1, #0xc40
  4019c4:	mov	x0, #0x0                   	// #0
  4019c8:	bl	4013d0 <dcgettext@plt>
  4019cc:	adrp	x1, 415000 <ferror@plt+0x13bb0>
  4019d0:	ldr	x2, [x1, #448]
  4019d4:	mov	x1, x0
  4019d8:	mov	x0, x19
  4019dc:	bl	401420 <fprintf@plt>
  4019e0:	mov	w0, #0x1                   	// #1
  4019e4:	bl	4011a0 <exit@plt>
  4019e8:	mov	w2, #0x5                   	// #5
  4019ec:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4019f0:	add	x1, x1, #0xc88
  4019f4:	mov	x0, #0x0                   	// #0
  4019f8:	bl	4013d0 <dcgettext@plt>
  4019fc:	mov	x1, x28
  401a00:	bl	401320 <warn@plt>
  401a04:	b	401ad4 <ferror@plt+0x684>
  401a08:	mov	w2, #0x5                   	// #5
  401a0c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401a10:	add	x1, x1, #0xca0
  401a14:	mov	x0, #0x0                   	// #0
  401a18:	bl	4013d0 <dcgettext@plt>
  401a1c:	mov	x1, x28
  401a20:	bl	4013c0 <warnx@plt>
  401a24:	b	401b34 <ferror@plt+0x6e4>
  401a28:	bl	401410 <__errno_location@plt>
  401a2c:	ldr	w0, [x0]
  401a30:	cbz	w0, 401a54 <ferror@plt+0x604>
  401a34:	mov	w2, #0x5                   	// #5
  401a38:	ldr	x1, [sp, #120]
  401a3c:	mov	x0, #0x0                   	// #0
  401a40:	bl	4013d0 <dcgettext@plt>
  401a44:	mov	x1, x28
  401a48:	bl	401320 <warn@plt>
  401a4c:	mov	w25, w19
  401a50:	b	401ac8 <ferror@plt+0x678>
  401a54:	mov	w2, #0x5                   	// #5
  401a58:	ldr	x1, [sp, #120]
  401a5c:	mov	x0, #0x0                   	// #0
  401a60:	bl	4013d0 <dcgettext@plt>
  401a64:	mov	x1, x28
  401a68:	bl	4013c0 <warnx@plt>
  401a6c:	mov	w25, w19
  401a70:	b	401ac8 <ferror@plt+0x678>
  401a74:	mov	w1, w25
  401a78:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  401a7c:	add	x0, x0, #0xce0
  401a80:	bl	4013c0 <warnx@plt>
  401a84:	b	401bbc <ferror@plt+0x76c>
  401a88:	mov	w1, w26
  401a8c:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  401a90:	add	x0, x0, #0xcf8
  401a94:	bl	4013c0 <warnx@plt>
  401a98:	ldr	w0, [sp, #116]
  401a9c:	cmp	w0, #0x1
  401aa0:	b.gt	401bf0 <ferror@plt+0x7a0>
  401aa4:	mov	w2, #0x5                   	// #5
  401aa8:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401aac:	add	x1, x1, #0xd18
  401ab0:	mov	x0, #0x0                   	// #0
  401ab4:	bl	4013d0 <dcgettext@plt>
  401ab8:	mov	w2, w26
  401abc:	mov	w1, w25
  401ac0:	bl	401400 <printf@plt>
  401ac4:	mov	w25, #0x0                   	// #0
  401ac8:	mov	w0, w24
  401acc:	bl	4012b0 <close@plt>
  401ad0:	cbz	w25, 401ae0 <ferror@plt+0x690>
  401ad4:	ldr	w0, [sp, #112]
  401ad8:	add	w0, w0, #0x1
  401adc:	str	w0, [sp, #112]
  401ae0:	add	x27, x27, #0x1
  401ae4:	cmp	w20, w27
  401ae8:	b.le	401c68 <ferror@plt+0x818>
  401aec:	ldr	x28, [x21, x27, lsl #3]
  401af0:	mov	w1, #0x0                   	// #0
  401af4:	mov	x0, x28
  401af8:	bl	401230 <open@plt>
  401afc:	mov	w24, w0
  401b00:	tbnz	w0, #31, 4019e8 <ferror@plt+0x598>
  401b04:	mov	x3, #0x8000                	// #32768
  401b08:	mov	x2, #0x8                   	// #8
  401b0c:	add	x1, sp, #0x88
  401b10:	bl	4013a0 <pread@plt>
  401b14:	cmn	x0, #0x1
  401b18:	b.eq	401a08 <ferror@plt+0x5b8>  // b.none
  401b1c:	mov	x2, #0x8                   	// #8
  401b20:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401b24:	add	x1, x1, #0xc98
  401b28:	add	x0, sp, #0x88
  401b2c:	bl	4012e0 <memcmp@plt>
  401b30:	cbnz	w0, 401a08 <ferror@plt+0x5b8>
  401b34:	mov	x3, #0x8050                	// #32848
  401b38:	mov	x2, #0x8                   	// #8
  401b3c:	add	x1, sp, #0x88
  401b40:	mov	w0, w24
  401b44:	bl	4013a0 <pread@plt>
  401b48:	cmp	x0, #0x8
  401b4c:	b.ne	401a28 <ferror@plt+0x5d8>  // b.any
  401b50:	mov	x3, #0x8080                	// #32896
  401b54:	mov	x2, #0x4                   	// #4
  401b58:	add	x1, sp, #0x80
  401b5c:	mov	w0, w24
  401b60:	bl	4013a0 <pread@plt>
  401b64:	cmp	x0, #0x4
  401b68:	b.ne	401a28 <ferror@plt+0x5d8>  // b.any
  401b6c:	str	w22, [sp, #108]
  401b70:	ldrb	w25, [sp, #137]
  401b74:	ldrb	w0, [sp, #138]
  401b78:	lsl	w0, w0, #16
  401b7c:	orr	w25, w0, w25, lsl #8
  401b80:	ldrb	w0, [sp, #139]
  401b84:	ldrb	w1, [sp, #136]
  401b88:	orr	w0, w1, w0, lsl #24
  401b8c:	orr	w25, w25, w0
  401b90:	ldrb	w2, [sp, #142]
  401b94:	ldrb	w0, [sp, #141]
  401b98:	lsl	w0, w0, #16
  401b9c:	orr	w2, w0, w2, lsl #8
  401ba0:	ldrb	w0, [sp, #140]
  401ba4:	ldrb	w1, [sp, #143]
  401ba8:	orr	w0, w1, w0, lsl #24
  401bac:	orr	w2, w2, w0
  401bb0:	cmp	w22, #0x0
  401bb4:	ccmp	w25, w2, #0x4, ne  // ne = any
  401bb8:	b.ne	401a74 <ferror@plt+0x624>  // b.any
  401bbc:	ldrb	w26, [sp, #129]
  401bc0:	ldrb	w1, [sp, #128]
  401bc4:	orr	w26, w1, w26, lsl #8
  401bc8:	ldrb	w2, [sp, #130]
  401bcc:	ldrb	w0, [sp, #131]
  401bd0:	orr	w2, w0, w2, lsl #8
  401bd4:	ldr	w0, [sp, #108]
  401bd8:	cmp	w0, #0x0
  401bdc:	ccmp	w26, w2, #0x4, ne  // ne = any
  401be0:	b.ne	401a88 <ferror@plt+0x638>  // b.any
  401be4:	ldr	w0, [sp, #116]
  401be8:	cmp	w0, #0x1
  401bec:	b.le	401c00 <ferror@plt+0x7b0>
  401bf0:	mov	x1, x28
  401bf4:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  401bf8:	add	x0, x0, #0xd10
  401bfc:	bl	401400 <printf@plt>
  401c00:	cbnz	w22, 401aa4 <ferror@plt+0x654>
  401c04:	sxtw	x0, w25
  401c08:	cbz	x23, 401c34 <ferror@plt+0x7e4>
  401c0c:	sxtw	x1, w26
  401c10:	cmp	x23, w26, sxtw
  401c14:	b.eq	401c50 <ferror@plt+0x800>  // b.none
  401c18:	mul	x1, x0, x1
  401c1c:	sdiv	x1, x1, x23
  401c20:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  401c24:	add	x0, x0, #0xd40
  401c28:	bl	401400 <printf@plt>
  401c2c:	mov	w25, w22
  401c30:	b	401ac8 <ferror@plt+0x678>
  401c34:	sxtw	x1, w26
  401c38:	mul	x1, x1, x0
  401c3c:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  401c40:	add	x0, x0, #0xd40
  401c44:	bl	401400 <printf@plt>
  401c48:	mov	w25, w22
  401c4c:	b	401ac8 <ferror@plt+0x678>
  401c50:	mov	w1, w25
  401c54:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  401c58:	add	x0, x0, #0xd48
  401c5c:	bl	401400 <printf@plt>
  401c60:	mov	w25, w22
  401c64:	b	401ac8 <ferror@plt+0x678>
  401c68:	ldr	w0, [sp, #112]
  401c6c:	ldr	w1, [sp, #116]
  401c70:	cmp	w0, w1
  401c74:	b.eq	401cac <ferror@plt+0x85c>  // b.none
  401c78:	mov	w1, w0
  401c7c:	cmp	w0, #0x0
  401c80:	mov	w0, #0x40                  	// #64
  401c84:	csel	w0, w1, w0, eq  // eq = none
  401c88:	str	w0, [sp, #112]
  401c8c:	ldr	w0, [sp, #112]
  401c90:	ldp	x19, x20, [sp, #16]
  401c94:	ldp	x21, x22, [sp, #32]
  401c98:	ldp	x23, x24, [sp, #48]
  401c9c:	ldp	x25, x26, [sp, #64]
  401ca0:	ldp	x27, x28, [sp, #80]
  401ca4:	ldp	x29, x30, [sp], #144
  401ca8:	ret
  401cac:	mov	w0, #0x20                  	// #32
  401cb0:	str	w0, [sp, #112]
  401cb4:	b	401c8c <ferror@plt+0x83c>
  401cb8:	str	xzr, [x1]
  401cbc:	cbnz	x0, 401cc8 <ferror@plt+0x878>
  401cc0:	b	401d20 <ferror@plt+0x8d0>
  401cc4:	add	x0, x0, #0x1
  401cc8:	ldrsb	w2, [x0]
  401ccc:	cmp	w2, #0x2f
  401cd0:	b.ne	401ce0 <ferror@plt+0x890>  // b.any
  401cd4:	ldrsb	w2, [x0, #1]
  401cd8:	cmp	w2, #0x2f
  401cdc:	b.eq	401cc4 <ferror@plt+0x874>  // b.none
  401ce0:	ldrsb	w2, [x0]
  401ce4:	cbz	w2, 401d24 <ferror@plt+0x8d4>
  401ce8:	mov	x2, #0x1                   	// #1
  401cec:	str	x2, [x1]
  401cf0:	add	x3, x0, x2
  401cf4:	ldrsb	w2, [x0, #1]
  401cf8:	cmp	w2, #0x2f
  401cfc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  401d00:	b.eq	401d20 <ferror@plt+0x8d0>  // b.none
  401d04:	ldr	x2, [x1]
  401d08:	add	x2, x2, #0x1
  401d0c:	str	x2, [x1]
  401d10:	ldrsb	w2, [x3, #1]!
  401d14:	cmp	w2, #0x2f
  401d18:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  401d1c:	b.ne	401d04 <ferror@plt+0x8b4>  // b.any
  401d20:	ret
  401d24:	mov	x0, #0x0                   	// #0
  401d28:	b	401d20 <ferror@plt+0x8d0>
  401d2c:	stp	x29, x30, [sp, #-80]!
  401d30:	mov	x29, sp
  401d34:	stp	x19, x20, [sp, #16]
  401d38:	stp	x21, x22, [sp, #32]
  401d3c:	stp	x23, x24, [sp, #48]
  401d40:	mov	x24, x1
  401d44:	ldrsb	w1, [x0]
  401d48:	cbz	w1, 401dc8 <ferror@plt+0x978>
  401d4c:	str	x25, [sp, #64]
  401d50:	mov	x19, #0x1                   	// #1
  401d54:	mov	w21, #0x0                   	// #0
  401d58:	mov	w23, #0x0                   	// #0
  401d5c:	mov	w25, #0x1                   	// #1
  401d60:	sub	x22, x0, #0x1
  401d64:	b	401d7c <ferror@plt+0x92c>
  401d68:	mov	w21, w23
  401d6c:	mov	w20, w19
  401d70:	add	x19, x19, #0x1
  401d74:	ldrsb	w1, [x22, x19]
  401d78:	cbz	w1, 401da8 <ferror@plt+0x958>
  401d7c:	sub	w20, w19, #0x1
  401d80:	cbnz	w21, 401d68 <ferror@plt+0x918>
  401d84:	cmp	w1, #0x5c
  401d88:	b.eq	401da0 <ferror@plt+0x950>  // b.none
  401d8c:	mov	x0, x24
  401d90:	bl	401390 <strchr@plt>
  401d94:	cbz	x0, 401d6c <ferror@plt+0x91c>
  401d98:	ldr	x25, [sp, #64]
  401d9c:	b	401dac <ferror@plt+0x95c>
  401da0:	mov	w21, w25
  401da4:	b	401d6c <ferror@plt+0x91c>
  401da8:	ldr	x25, [sp, #64]
  401dac:	sub	w0, w20, w21
  401db0:	sxtw	x0, w0
  401db4:	ldp	x19, x20, [sp, #16]
  401db8:	ldp	x21, x22, [sp, #32]
  401dbc:	ldp	x23, x24, [sp, #48]
  401dc0:	ldp	x29, x30, [sp], #80
  401dc4:	ret
  401dc8:	mov	w20, #0x0                   	// #0
  401dcc:	mov	w21, #0x0                   	// #0
  401dd0:	b	401dac <ferror@plt+0x95c>
  401dd4:	stp	x29, x30, [sp, #-64]!
  401dd8:	mov	x29, sp
  401ddc:	stp	x19, x20, [sp, #16]
  401de0:	stp	x21, x22, [sp, #32]
  401de4:	mov	x19, x0
  401de8:	mov	x22, x1
  401dec:	mov	w21, w2
  401df0:	str	xzr, [sp, #56]
  401df4:	bl	401410 <__errno_location@plt>
  401df8:	str	wzr, [x0]
  401dfc:	cbz	x19, 401e0c <ferror@plt+0x9bc>
  401e00:	mov	x20, x0
  401e04:	ldrsb	w0, [x19]
  401e08:	cbnz	w0, 401e28 <ferror@plt+0x9d8>
  401e0c:	mov	x3, x19
  401e10:	mov	x2, x22
  401e14:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401e18:	add	x1, x1, #0xe08
  401e1c:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  401e20:	ldr	w0, [x0, #408]
  401e24:	bl	4013e0 <errx@plt>
  401e28:	mov	w3, #0x0                   	// #0
  401e2c:	mov	w2, w21
  401e30:	add	x1, sp, #0x38
  401e34:	mov	x0, x19
  401e38:	bl	401290 <__strtoul_internal@plt>
  401e3c:	ldr	w1, [x20]
  401e40:	cbnz	w1, 401e6c <ferror@plt+0xa1c>
  401e44:	ldr	x1, [sp, #56]
  401e48:	cmp	x1, x19
  401e4c:	b.eq	401e0c <ferror@plt+0x9bc>  // b.none
  401e50:	cbz	x1, 401e5c <ferror@plt+0xa0c>
  401e54:	ldrsb	w1, [x1]
  401e58:	cbnz	w1, 401e0c <ferror@plt+0x9bc>
  401e5c:	ldp	x19, x20, [sp, #16]
  401e60:	ldp	x21, x22, [sp, #32]
  401e64:	ldp	x29, x30, [sp], #64
  401e68:	ret
  401e6c:	cmp	w1, #0x22
  401e70:	b.ne	401e0c <ferror@plt+0x9bc>  // b.any
  401e74:	mov	x3, x19
  401e78:	mov	x2, x22
  401e7c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401e80:	add	x1, x1, #0xe08
  401e84:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  401e88:	ldr	w0, [x0, #408]
  401e8c:	bl	401430 <err@plt>
  401e90:	stp	x29, x30, [sp, #-32]!
  401e94:	mov	x29, sp
  401e98:	stp	x19, x20, [sp, #16]
  401e9c:	mov	x20, x0
  401ea0:	mov	x19, x1
  401ea4:	bl	401dd4 <ferror@plt+0x984>
  401ea8:	mov	x1, #0xffffffff            	// #4294967295
  401eac:	cmp	x0, x1
  401eb0:	b.hi	401ec0 <ferror@plt+0xa70>  // b.pmore
  401eb4:	ldp	x19, x20, [sp, #16]
  401eb8:	ldp	x29, x30, [sp], #32
  401ebc:	ret
  401ec0:	bl	401410 <__errno_location@plt>
  401ec4:	mov	w1, #0x22                  	// #34
  401ec8:	str	w1, [x0]
  401ecc:	mov	x3, x20
  401ed0:	mov	x2, x19
  401ed4:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401ed8:	add	x1, x1, #0xe08
  401edc:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  401ee0:	ldr	w0, [x0, #408]
  401ee4:	bl	401430 <err@plt>
  401ee8:	stp	x29, x30, [sp, #-32]!
  401eec:	mov	x29, sp
  401ef0:	stp	x19, x20, [sp, #16]
  401ef4:	mov	x20, x0
  401ef8:	mov	x19, x1
  401efc:	bl	401e90 <ferror@plt+0xa40>
  401f00:	mov	w1, #0xffff                	// #65535
  401f04:	cmp	w0, w1
  401f08:	b.hi	401f18 <ferror@plt+0xac8>  // b.pmore
  401f0c:	ldp	x19, x20, [sp, #16]
  401f10:	ldp	x29, x30, [sp], #32
  401f14:	ret
  401f18:	bl	401410 <__errno_location@plt>
  401f1c:	mov	w1, #0x22                  	// #34
  401f20:	str	w1, [x0]
  401f24:	mov	x3, x20
  401f28:	mov	x2, x19
  401f2c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401f30:	add	x1, x1, #0xe08
  401f34:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  401f38:	ldr	w0, [x0, #408]
  401f3c:	bl	401430 <err@plt>
  401f40:	adrp	x1, 415000 <ferror@plt+0x13bb0>
  401f44:	str	w0, [x1, #408]
  401f48:	ret
  401f4c:	stp	x29, x30, [sp, #-128]!
  401f50:	mov	x29, sp
  401f54:	stp	x19, x20, [sp, #16]
  401f58:	str	xzr, [x1]
  401f5c:	cbz	x0, 40236c <ferror@plt+0xf1c>
  401f60:	stp	x21, x22, [sp, #32]
  401f64:	mov	x19, x0
  401f68:	mov	x21, x1
  401f6c:	mov	x22, x2
  401f70:	ldrsb	w0, [x0]
  401f74:	cbz	w0, 402374 <ferror@plt+0xf24>
  401f78:	stp	x23, x24, [sp, #48]
  401f7c:	bl	401330 <__ctype_b_loc@plt>
  401f80:	mov	x24, x0
  401f84:	ldr	x4, [x0]
  401f88:	mov	x1, x19
  401f8c:	ldrsb	w2, [x1]
  401f90:	and	x0, x2, #0xff
  401f94:	ldrh	w3, [x4, x0, lsl #1]
  401f98:	tbz	w3, #13, 401fa4 <ferror@plt+0xb54>
  401f9c:	add	x1, x1, #0x1
  401fa0:	b	401f8c <ferror@plt+0xb3c>
  401fa4:	cmp	w2, #0x2d
  401fa8:	b.eq	402398 <ferror@plt+0xf48>  // b.none
  401fac:	stp	x25, x26, [sp, #64]
  401fb0:	bl	401410 <__errno_location@plt>
  401fb4:	mov	x25, x0
  401fb8:	str	wzr, [x0]
  401fbc:	str	xzr, [sp, #120]
  401fc0:	mov	w3, #0x0                   	// #0
  401fc4:	mov	w2, #0x0                   	// #0
  401fc8:	add	x1, sp, #0x78
  401fcc:	mov	x0, x19
  401fd0:	bl	401290 <__strtoul_internal@plt>
  401fd4:	mov	x26, x0
  401fd8:	ldr	x20, [sp, #120]
  401fdc:	cmp	x20, x19
  401fe0:	b.eq	40201c <ferror@plt+0xbcc>  // b.none
  401fe4:	ldr	w0, [x25]
  401fe8:	cbz	w0, 401ff8 <ferror@plt+0xba8>
  401fec:	sub	x1, x26, #0x1
  401ff0:	cmn	x1, #0x3
  401ff4:	b.hi	402038 <ferror@plt+0xbe8>  // b.pmore
  401ff8:	cbz	x20, 402338 <ferror@plt+0xee8>
  401ffc:	ldrsb	w0, [x20]
  402000:	cbz	w0, 402340 <ferror@plt+0xef0>
  402004:	stp	x27, x28, [sp, #80]
  402008:	mov	w19, #0x0                   	// #0
  40200c:	mov	x27, #0x0                   	// #0
  402010:	add	x0, sp, #0x78
  402014:	str	x0, [sp, #104]
  402018:	b	402124 <ferror@plt+0xcd4>
  40201c:	ldr	w0, [x25]
  402020:	mov	w20, #0xffffffea            	// #-22
  402024:	cbnz	w0, 402038 <ferror@plt+0xbe8>
  402028:	ldp	x21, x22, [sp, #32]
  40202c:	ldp	x23, x24, [sp, #48]
  402030:	ldp	x25, x26, [sp, #64]
  402034:	b	40237c <ferror@plt+0xf2c>
  402038:	neg	w20, w0
  40203c:	b	402348 <ferror@plt+0xef8>
  402040:	ldrsb	w0, [x20, #2]
  402044:	and	w0, w0, #0xffffffdf
  402048:	cmp	w0, #0x42
  40204c:	b.ne	402144 <ferror@plt+0xcf4>  // b.any
  402050:	ldrsb	w0, [x20, #3]
  402054:	cbnz	w0, 402144 <ferror@plt+0xcf4>
  402058:	mov	w23, #0x400                 	// #1024
  40205c:	b	402068 <ferror@plt+0xc18>
  402060:	cbnz	w0, 402144 <ferror@plt+0xcf4>
  402064:	mov	w23, #0x400                 	// #1024
  402068:	ldrsb	w20, [x20]
  40206c:	mov	w1, w20
  402070:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  402074:	add	x0, x0, #0xe18
  402078:	bl	401390 <strchr@plt>
  40207c:	cbz	x0, 402220 <ferror@plt+0xdd0>
  402080:	adrp	x2, 403000 <ferror@plt+0x1bb0>
  402084:	add	x2, x2, #0xe18
  402088:	sub	x0, x0, x2
  40208c:	add	w2, w0, #0x1
  402090:	cbz	w2, 402438 <ferror@plt+0xfe8>
  402094:	sxtw	x3, w23
  402098:	umulh	x0, x26, x3
  40209c:	cbnz	x0, 402268 <ferror@plt+0xe18>
  4020a0:	sub	w1, w2, #0x2
  4020a4:	mul	x26, x26, x3
  4020a8:	cmn	w1, #0x1
  4020ac:	b.eq	402248 <ferror@plt+0xdf8>  // b.none
  4020b0:	umulh	x0, x26, x3
  4020b4:	sub	w1, w1, #0x1
  4020b8:	cbz	x0, 4020a4 <ferror@plt+0xc54>
  4020bc:	mov	w20, #0xffffffde            	// #-34
  4020c0:	b	40224c <ferror@plt+0xdfc>
  4020c4:	ldrsb	w0, [x20]
  4020c8:	cbz	w0, 4023d8 <ferror@plt+0xf88>
  4020cc:	mov	x2, x23
  4020d0:	mov	x1, x20
  4020d4:	mov	x0, x28
  4020d8:	bl	401250 <strncmp@plt>
  4020dc:	cbnz	w0, 4023f0 <ferror@plt+0xfa0>
  4020e0:	add	x1, x20, x23
  4020e4:	ldrsb	w0, [x20, x23]
  4020e8:	cmp	w0, #0x30
  4020ec:	b.ne	40217c <ferror@plt+0xd2c>  // b.any
  4020f0:	mov	x20, x1
  4020f4:	add	w2, w19, #0x1
  4020f8:	sub	w19, w20, w1
  4020fc:	add	w19, w19, w2
  402100:	ldrsb	w0, [x20, #1]!
  402104:	cmp	w0, #0x30
  402108:	b.eq	4020f8 <ferror@plt+0xca8>  // b.none
  40210c:	sxtb	x0, w0
  402110:	ldr	x1, [x24]
  402114:	ldrh	w0, [x1, x0, lsl #1]
  402118:	tbnz	w0, #11, 402184 <ferror@plt+0xd34>
  40211c:	str	x20, [sp, #120]
  402120:	ldr	x20, [sp, #120]
  402124:	ldrsb	w0, [x20, #1]
  402128:	cmp	w0, #0x69
  40212c:	b.eq	402040 <ferror@plt+0xbf0>  // b.none
  402130:	and	w1, w0, #0xffffffdf
  402134:	cmp	w1, #0x42
  402138:	b.ne	402060 <ferror@plt+0xc10>  // b.any
  40213c:	ldrsb	w0, [x20, #2]
  402140:	cbz	w0, 402218 <ferror@plt+0xdc8>
  402144:	bl	401200 <localeconv@plt>
  402148:	cbz	x0, 4023a8 <ferror@plt+0xf58>
  40214c:	ldr	x28, [x0]
  402150:	cbz	x28, 4023c0 <ferror@plt+0xf70>
  402154:	mov	x0, x28
  402158:	bl	401180 <strlen@plt>
  40215c:	mov	x23, x0
  402160:	cbz	x27, 4020c4 <ferror@plt+0xc74>
  402164:	mov	w20, #0xffffffea            	// #-22
  402168:	ldp	x21, x22, [sp, #32]
  40216c:	ldp	x23, x24, [sp, #48]
  402170:	ldp	x25, x26, [sp, #64]
  402174:	ldp	x27, x28, [sp, #80]
  402178:	b	40237c <ferror@plt+0xf2c>
  40217c:	mov	x20, x1
  402180:	b	40210c <ferror@plt+0xcbc>
  402184:	str	wzr, [x25]
  402188:	str	xzr, [sp, #120]
  40218c:	mov	w3, #0x0                   	// #0
  402190:	mov	w2, #0x0                   	// #0
  402194:	ldr	x1, [sp, #104]
  402198:	mov	x0, x20
  40219c:	bl	401290 <__strtoul_internal@plt>
  4021a0:	mov	x27, x0
  4021a4:	ldr	x0, [sp, #120]
  4021a8:	cmp	x0, x20
  4021ac:	b.eq	4021ec <ferror@plt+0xd9c>  // b.none
  4021b0:	ldr	w1, [x25]
  4021b4:	cbz	w1, 4021c4 <ferror@plt+0xd74>
  4021b8:	sub	x2, x27, #0x1
  4021bc:	cmn	x2, #0x3
  4021c0:	b.hi	40220c <ferror@plt+0xdbc>  // b.pmore
  4021c4:	cbz	x27, 402120 <ferror@plt+0xcd0>
  4021c8:	cbz	x0, 402408 <ferror@plt+0xfb8>
  4021cc:	ldrsb	w0, [x0]
  4021d0:	cbnz	w0, 402120 <ferror@plt+0xcd0>
  4021d4:	mov	w20, #0xffffffea            	// #-22
  4021d8:	ldp	x21, x22, [sp, #32]
  4021dc:	ldp	x23, x24, [sp, #48]
  4021e0:	ldp	x25, x26, [sp, #64]
  4021e4:	ldp	x27, x28, [sp, #80]
  4021e8:	b	40237c <ferror@plt+0xf2c>
  4021ec:	ldr	w1, [x25]
  4021f0:	mov	w20, #0xffffffea            	// #-22
  4021f4:	cbnz	w1, 40220c <ferror@plt+0xdbc>
  4021f8:	ldp	x21, x22, [sp, #32]
  4021fc:	ldp	x23, x24, [sp, #48]
  402200:	ldp	x25, x26, [sp, #64]
  402204:	ldp	x27, x28, [sp, #80]
  402208:	b	40237c <ferror@plt+0xf2c>
  40220c:	neg	w20, w1
  402210:	ldp	x27, x28, [sp, #80]
  402214:	b	402348 <ferror@plt+0xef8>
  402218:	mov	w23, #0x3e8                 	// #1000
  40221c:	b	402068 <ferror@plt+0xc18>
  402220:	mov	w1, w20
  402224:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  402228:	add	x0, x0, #0xe28
  40222c:	bl	401390 <strchr@plt>
  402230:	cbz	x0, 402420 <ferror@plt+0xfd0>
  402234:	adrp	x2, 403000 <ferror@plt+0x1bb0>
  402238:	add	x2, x2, #0xe28
  40223c:	sub	x0, x0, x2
  402240:	add	w2, w0, #0x1
  402244:	b	402090 <ferror@plt+0xc40>
  402248:	mov	w20, #0x0                   	// #0
  40224c:	cbz	x22, 402254 <ferror@plt+0xe04>
  402250:	str	w2, [x22]
  402254:	cmp	x27, #0x0
  402258:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40225c:	b.ne	402270 <ferror@plt+0xe20>  // b.any
  402260:	ldp	x27, x28, [sp, #80]
  402264:	b	402344 <ferror@plt+0xef4>
  402268:	mov	w20, #0xffffffde            	// #-34
  40226c:	b	40224c <ferror@plt+0xdfc>
  402270:	sxtw	x23, w23
  402274:	sub	w0, w2, #0x2
  402278:	mov	x4, #0x1                   	// #1
  40227c:	mul	x4, x4, x23
  402280:	cmn	w0, #0x1
  402284:	b.eq	402294 <ferror@plt+0xe44>  // b.none
  402288:	umulh	x1, x4, x23
  40228c:	sub	w0, w0, #0x1
  402290:	cbz	x1, 40227c <ferror@plt+0xe2c>
  402294:	cmp	x27, #0xa
  402298:	b.ls	4022e4 <ferror@plt+0xe94>  // b.plast
  40229c:	mov	x0, #0xa                   	// #10
  4022a0:	add	x0, x0, x0, lsl #2
  4022a4:	lsl	x1, x0, #1
  4022a8:	mov	x0, x1
  4022ac:	cmp	x27, x1
  4022b0:	b.hi	4022a0 <ferror@plt+0xe50>  // b.pmore
  4022b4:	cmp	w19, #0x0
  4022b8:	b.le	4022d4 <ferror@plt+0xe84>
  4022bc:	mov	w1, #0x0                   	// #0
  4022c0:	add	x0, x0, x0, lsl #2
  4022c4:	lsl	x0, x0, #1
  4022c8:	add	w1, w1, #0x1
  4022cc:	cmp	w19, w1
  4022d0:	b.ne	4022c0 <ferror@plt+0xe70>  // b.any
  4022d4:	mov	x2, #0x1                   	// #1
  4022d8:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  4022dc:	movk	x6, #0xcccd
  4022e0:	b	4022f4 <ferror@plt+0xea4>
  4022e4:	mov	x0, #0xa                   	// #10
  4022e8:	b	4022b4 <ferror@plt+0xe64>
  4022ec:	cmp	x5, #0x9
  4022f0:	b.ls	402330 <ferror@plt+0xee0>  // b.plast
  4022f4:	umulh	x3, x27, x6
  4022f8:	lsr	x1, x3, #3
  4022fc:	add	x1, x1, x1, lsl #2
  402300:	sub	x1, x27, x1, lsl #1
  402304:	mov	x5, x27
  402308:	lsr	x27, x3, #3
  40230c:	mov	x3, x2
  402310:	add	x2, x2, x2, lsl #2
  402314:	lsl	x2, x2, #1
  402318:	cbz	w1, 4022ec <ferror@plt+0xe9c>
  40231c:	udiv	x3, x0, x3
  402320:	udiv	x1, x3, x1
  402324:	udiv	x1, x4, x1
  402328:	add	x26, x26, x1
  40232c:	b	4022ec <ferror@plt+0xe9c>
  402330:	ldp	x27, x28, [sp, #80]
  402334:	b	402344 <ferror@plt+0xef4>
  402338:	mov	w20, #0x0                   	// #0
  40233c:	b	402344 <ferror@plt+0xef4>
  402340:	mov	w20, #0x0                   	// #0
  402344:	str	x26, [x21]
  402348:	tbnz	w20, #31, 40235c <ferror@plt+0xf0c>
  40234c:	ldp	x21, x22, [sp, #32]
  402350:	ldp	x23, x24, [sp, #48]
  402354:	ldp	x25, x26, [sp, #64]
  402358:	b	402388 <ferror@plt+0xf38>
  40235c:	ldp	x21, x22, [sp, #32]
  402360:	ldp	x23, x24, [sp, #48]
  402364:	ldp	x25, x26, [sp, #64]
  402368:	b	40237c <ferror@plt+0xf2c>
  40236c:	mov	w20, #0xffffffea            	// #-22
  402370:	b	40237c <ferror@plt+0xf2c>
  402374:	mov	w20, #0xffffffea            	// #-22
  402378:	ldp	x21, x22, [sp, #32]
  40237c:	bl	401410 <__errno_location@plt>
  402380:	neg	w1, w20
  402384:	str	w1, [x0]
  402388:	mov	w0, w20
  40238c:	ldp	x19, x20, [sp, #16]
  402390:	ldp	x29, x30, [sp], #128
  402394:	ret
  402398:	mov	w20, #0xffffffea            	// #-22
  40239c:	ldp	x21, x22, [sp, #32]
  4023a0:	ldp	x23, x24, [sp, #48]
  4023a4:	b	40237c <ferror@plt+0xf2c>
  4023a8:	mov	w20, #0xffffffea            	// #-22
  4023ac:	ldp	x21, x22, [sp, #32]
  4023b0:	ldp	x23, x24, [sp, #48]
  4023b4:	ldp	x25, x26, [sp, #64]
  4023b8:	ldp	x27, x28, [sp, #80]
  4023bc:	b	40237c <ferror@plt+0xf2c>
  4023c0:	mov	w20, #0xffffffea            	// #-22
  4023c4:	ldp	x21, x22, [sp, #32]
  4023c8:	ldp	x23, x24, [sp, #48]
  4023cc:	ldp	x25, x26, [sp, #64]
  4023d0:	ldp	x27, x28, [sp, #80]
  4023d4:	b	40237c <ferror@plt+0xf2c>
  4023d8:	mov	w20, #0xffffffea            	// #-22
  4023dc:	ldp	x21, x22, [sp, #32]
  4023e0:	ldp	x23, x24, [sp, #48]
  4023e4:	ldp	x25, x26, [sp, #64]
  4023e8:	ldp	x27, x28, [sp, #80]
  4023ec:	b	40237c <ferror@plt+0xf2c>
  4023f0:	mov	w20, #0xffffffea            	// #-22
  4023f4:	ldp	x21, x22, [sp, #32]
  4023f8:	ldp	x23, x24, [sp, #48]
  4023fc:	ldp	x25, x26, [sp, #64]
  402400:	ldp	x27, x28, [sp, #80]
  402404:	b	40237c <ferror@plt+0xf2c>
  402408:	mov	w20, #0xffffffea            	// #-22
  40240c:	ldp	x21, x22, [sp, #32]
  402410:	ldp	x23, x24, [sp, #48]
  402414:	ldp	x25, x26, [sp, #64]
  402418:	ldp	x27, x28, [sp, #80]
  40241c:	b	40237c <ferror@plt+0xf2c>
  402420:	mov	w20, #0xffffffea            	// #-22
  402424:	ldp	x21, x22, [sp, #32]
  402428:	ldp	x23, x24, [sp, #48]
  40242c:	ldp	x25, x26, [sp, #64]
  402430:	ldp	x27, x28, [sp, #80]
  402434:	b	40237c <ferror@plt+0xf2c>
  402438:	mov	w20, w2
  40243c:	cbnz	x22, 402250 <ferror@plt+0xe00>
  402440:	ldp	x27, x28, [sp, #80]
  402444:	b	402344 <ferror@plt+0xef4>
  402448:	stp	x29, x30, [sp, #-16]!
  40244c:	mov	x29, sp
  402450:	mov	x2, #0x0                   	// #0
  402454:	bl	401f4c <ferror@plt+0xafc>
  402458:	ldp	x29, x30, [sp], #16
  40245c:	ret
  402460:	stp	x29, x30, [sp, #-48]!
  402464:	mov	x29, sp
  402468:	stp	x19, x20, [sp, #16]
  40246c:	stp	x21, x22, [sp, #32]
  402470:	mov	x21, x0
  402474:	mov	x22, x1
  402478:	mov	x20, x0
  40247c:	cbnz	x0, 402490 <ferror@plt+0x1040>
  402480:	cbnz	x1, 4024b0 <ferror@plt+0x1060>
  402484:	mov	w0, #0x0                   	// #0
  402488:	b	4024d0 <ferror@plt+0x1080>
  40248c:	add	x20, x20, #0x1
  402490:	ldrsb	w19, [x20]
  402494:	cbz	w19, 4024ac <ferror@plt+0x105c>
  402498:	bl	401330 <__ctype_b_loc@plt>
  40249c:	and	x19, x19, #0xff
  4024a0:	ldr	x2, [x0]
  4024a4:	ldrh	w2, [x2, x19, lsl #1]
  4024a8:	tbnz	w2, #11, 40248c <ferror@plt+0x103c>
  4024ac:	cbz	x22, 4024b4 <ferror@plt+0x1064>
  4024b0:	str	x20, [x22]
  4024b4:	cmp	x20, #0x0
  4024b8:	mov	w0, #0x0                   	// #0
  4024bc:	ccmp	x21, x20, #0x2, ne  // ne = any
  4024c0:	b.cs	4024d0 <ferror@plt+0x1080>  // b.hs, b.nlast
  4024c4:	ldrsb	w0, [x20]
  4024c8:	cmp	w0, #0x0
  4024cc:	cset	w0, eq  // eq = none
  4024d0:	ldp	x19, x20, [sp, #16]
  4024d4:	ldp	x21, x22, [sp, #32]
  4024d8:	ldp	x29, x30, [sp], #48
  4024dc:	ret
  4024e0:	stp	x29, x30, [sp, #-48]!
  4024e4:	mov	x29, sp
  4024e8:	stp	x19, x20, [sp, #16]
  4024ec:	stp	x21, x22, [sp, #32]
  4024f0:	mov	x21, x0
  4024f4:	mov	x22, x1
  4024f8:	mov	x20, x0
  4024fc:	cbnz	x0, 402510 <ferror@plt+0x10c0>
  402500:	cbnz	x1, 402530 <ferror@plt+0x10e0>
  402504:	mov	w0, #0x0                   	// #0
  402508:	b	402550 <ferror@plt+0x1100>
  40250c:	add	x20, x20, #0x1
  402510:	ldrsb	w19, [x20]
  402514:	cbz	w19, 40252c <ferror@plt+0x10dc>
  402518:	bl	401330 <__ctype_b_loc@plt>
  40251c:	and	x19, x19, #0xff
  402520:	ldr	x2, [x0]
  402524:	ldrh	w2, [x2, x19, lsl #1]
  402528:	tbnz	w2, #12, 40250c <ferror@plt+0x10bc>
  40252c:	cbz	x22, 402534 <ferror@plt+0x10e4>
  402530:	str	x20, [x22]
  402534:	cmp	x20, #0x0
  402538:	mov	w0, #0x0                   	// #0
  40253c:	ccmp	x21, x20, #0x2, ne  // ne = any
  402540:	b.cs	402550 <ferror@plt+0x1100>  // b.hs, b.nlast
  402544:	ldrsb	w0, [x20]
  402548:	cmp	w0, #0x0
  40254c:	cset	w0, eq  // eq = none
  402550:	ldp	x19, x20, [sp, #16]
  402554:	ldp	x21, x22, [sp, #32]
  402558:	ldp	x29, x30, [sp], #48
  40255c:	ret
  402560:	stp	x29, x30, [sp, #-128]!
  402564:	mov	x29, sp
  402568:	stp	x19, x20, [sp, #16]
  40256c:	stp	x21, x22, [sp, #32]
  402570:	mov	x20, x0
  402574:	mov	x22, x1
  402578:	str	x2, [sp, #80]
  40257c:	str	x3, [sp, #88]
  402580:	str	x4, [sp, #96]
  402584:	str	x5, [sp, #104]
  402588:	str	x6, [sp, #112]
  40258c:	str	x7, [sp, #120]
  402590:	add	x0, sp, #0x80
  402594:	str	x0, [sp, #48]
  402598:	str	x0, [sp, #56]
  40259c:	add	x0, sp, #0x50
  4025a0:	str	x0, [sp, #64]
  4025a4:	mov	w0, #0xffffffd0            	// #-48
  4025a8:	str	w0, [sp, #72]
  4025ac:	str	wzr, [sp, #76]
  4025b0:	add	x21, sp, #0x80
  4025b4:	b	402654 <ferror@plt+0x1204>
  4025b8:	add	w0, w3, #0x8
  4025bc:	str	w0, [sp, #72]
  4025c0:	cmp	w0, #0x0
  4025c4:	b.le	4025d8 <ferror@plt+0x1188>
  4025c8:	add	x0, x2, #0xf
  4025cc:	and	x0, x0, #0xfffffffffffffff8
  4025d0:	str	x0, [sp, #48]
  4025d4:	b	40266c <ferror@plt+0x121c>
  4025d8:	ldr	x1, [x21, w3, sxtw]
  4025dc:	cbz	x1, 402674 <ferror@plt+0x1224>
  4025e0:	cbz	w0, 402624 <ferror@plt+0x11d4>
  4025e4:	add	w3, w3, #0x10
  4025e8:	str	w3, [sp, #72]
  4025ec:	cmp	w3, #0x0
  4025f0:	b.le	402604 <ferror@plt+0x11b4>
  4025f4:	add	x0, x2, #0xf
  4025f8:	and	x0, x0, #0xfffffffffffffff8
  4025fc:	str	x0, [sp, #48]
  402600:	b	402630 <ferror@plt+0x11e0>
  402604:	add	x2, x21, w0, sxtw
  402608:	b	402630 <ferror@plt+0x11e0>
  40260c:	mov	w0, #0x1                   	// #1
  402610:	ldp	x19, x20, [sp, #16]
  402614:	ldp	x21, x22, [sp, #32]
  402618:	ldp	x29, x30, [sp], #128
  40261c:	ret
  402620:	ldr	x2, [sp, #48]
  402624:	add	x0, x2, #0xf
  402628:	and	x0, x0, #0xfffffffffffffff8
  40262c:	str	x0, [sp, #48]
  402630:	ldr	x19, [x2]
  402634:	cbz	x19, 402674 <ferror@plt+0x1224>
  402638:	mov	x0, x20
  40263c:	bl	401310 <strcmp@plt>
  402640:	cbz	w0, 40260c <ferror@plt+0x11bc>
  402644:	mov	x1, x19
  402648:	mov	x0, x20
  40264c:	bl	401310 <strcmp@plt>
  402650:	cbz	w0, 402610 <ferror@plt+0x11c0>
  402654:	ldr	w3, [sp, #72]
  402658:	ldr	x2, [sp, #48]
  40265c:	tbnz	w3, #31, 4025b8 <ferror@plt+0x1168>
  402660:	add	x0, x2, #0xf
  402664:	and	x0, x0, #0xfffffffffffffff8
  402668:	str	x0, [sp, #48]
  40266c:	ldr	x1, [x2]
  402670:	cbnz	x1, 402620 <ferror@plt+0x11d0>
  402674:	mov	x3, x20
  402678:	mov	x2, x22
  40267c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402680:	add	x1, x1, #0xe08
  402684:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  402688:	ldr	w0, [x0, #408]
  40268c:	bl	4013e0 <errx@plt>
  402690:	cbz	x1, 4026c8 <ferror@plt+0x1278>
  402694:	add	x3, x0, x1
  402698:	sxtb	w2, w2
  40269c:	ldrsb	w1, [x0]
  4026a0:	cbz	w1, 4026c0 <ferror@plt+0x1270>
  4026a4:	cmp	w2, w1
  4026a8:	b.eq	4026c4 <ferror@plt+0x1274>  // b.none
  4026ac:	add	x0, x0, #0x1
  4026b0:	cmp	x3, x0
  4026b4:	b.ne	40269c <ferror@plt+0x124c>  // b.any
  4026b8:	mov	x0, #0x0                   	// #0
  4026bc:	b	4026c4 <ferror@plt+0x1274>
  4026c0:	mov	x0, #0x0                   	// #0
  4026c4:	ret
  4026c8:	mov	x0, #0x0                   	// #0
  4026cc:	b	4026c4 <ferror@plt+0x1274>
  4026d0:	stp	x29, x30, [sp, #-16]!
  4026d4:	mov	x29, sp
  4026d8:	mov	w2, #0xa                   	// #10
  4026dc:	bl	401ee8 <ferror@plt+0xa98>
  4026e0:	ldp	x29, x30, [sp], #16
  4026e4:	ret
  4026e8:	stp	x29, x30, [sp, #-16]!
  4026ec:	mov	x29, sp
  4026f0:	mov	w2, #0x10                  	// #16
  4026f4:	bl	401ee8 <ferror@plt+0xa98>
  4026f8:	ldp	x29, x30, [sp], #16
  4026fc:	ret
  402700:	stp	x29, x30, [sp, #-16]!
  402704:	mov	x29, sp
  402708:	mov	w2, #0xa                   	// #10
  40270c:	bl	401e90 <ferror@plt+0xa40>
  402710:	ldp	x29, x30, [sp], #16
  402714:	ret
  402718:	stp	x29, x30, [sp, #-16]!
  40271c:	mov	x29, sp
  402720:	mov	w2, #0x10                  	// #16
  402724:	bl	401e90 <ferror@plt+0xa40>
  402728:	ldp	x29, x30, [sp], #16
  40272c:	ret
  402730:	stp	x29, x30, [sp, #-64]!
  402734:	mov	x29, sp
  402738:	stp	x19, x20, [sp, #16]
  40273c:	str	x21, [sp, #32]
  402740:	mov	x19, x0
  402744:	mov	x21, x1
  402748:	str	xzr, [sp, #56]
  40274c:	bl	401410 <__errno_location@plt>
  402750:	str	wzr, [x0]
  402754:	cbz	x19, 402764 <ferror@plt+0x1314>
  402758:	mov	x20, x0
  40275c:	ldrsb	w0, [x19]
  402760:	cbnz	w0, 402780 <ferror@plt+0x1330>
  402764:	mov	x3, x19
  402768:	mov	x2, x21
  40276c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402770:	add	x1, x1, #0xe08
  402774:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  402778:	ldr	w0, [x0, #408]
  40277c:	bl	4013e0 <errx@plt>
  402780:	mov	w3, #0x0                   	// #0
  402784:	mov	w2, #0xa                   	// #10
  402788:	add	x1, sp, #0x38
  40278c:	mov	x0, x19
  402790:	bl	401240 <__strtol_internal@plt>
  402794:	ldr	w1, [x20]
  402798:	cbnz	w1, 4027c4 <ferror@plt+0x1374>
  40279c:	ldr	x1, [sp, #56]
  4027a0:	cmp	x1, x19
  4027a4:	b.eq	402764 <ferror@plt+0x1314>  // b.none
  4027a8:	cbz	x1, 4027b4 <ferror@plt+0x1364>
  4027ac:	ldrsb	w1, [x1]
  4027b0:	cbnz	w1, 402764 <ferror@plt+0x1314>
  4027b4:	ldp	x19, x20, [sp, #16]
  4027b8:	ldr	x21, [sp, #32]
  4027bc:	ldp	x29, x30, [sp], #64
  4027c0:	ret
  4027c4:	cmp	w1, #0x22
  4027c8:	b.ne	402764 <ferror@plt+0x1314>  // b.any
  4027cc:	mov	x3, x19
  4027d0:	mov	x2, x21
  4027d4:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4027d8:	add	x1, x1, #0xe08
  4027dc:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  4027e0:	ldr	w0, [x0, #408]
  4027e4:	bl	401430 <err@plt>
  4027e8:	stp	x29, x30, [sp, #-32]!
  4027ec:	mov	x29, sp
  4027f0:	stp	x19, x20, [sp, #16]
  4027f4:	mov	x20, x0
  4027f8:	mov	x19, x1
  4027fc:	bl	402730 <ferror@plt+0x12e0>
  402800:	mov	x2, #0x80000000            	// #2147483648
  402804:	add	x2, x0, x2
  402808:	mov	x1, #0xffffffff            	// #4294967295
  40280c:	cmp	x2, x1
  402810:	b.hi	402820 <ferror@plt+0x13d0>  // b.pmore
  402814:	ldp	x19, x20, [sp, #16]
  402818:	ldp	x29, x30, [sp], #32
  40281c:	ret
  402820:	bl	401410 <__errno_location@plt>
  402824:	mov	w1, #0x22                  	// #34
  402828:	str	w1, [x0]
  40282c:	mov	x3, x20
  402830:	mov	x2, x19
  402834:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402838:	add	x1, x1, #0xe08
  40283c:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  402840:	ldr	w0, [x0, #408]
  402844:	bl	401430 <err@plt>
  402848:	stp	x29, x30, [sp, #-32]!
  40284c:	mov	x29, sp
  402850:	stp	x19, x20, [sp, #16]
  402854:	mov	x20, x0
  402858:	mov	x19, x1
  40285c:	bl	4027e8 <ferror@plt+0x1398>
  402860:	add	w2, w0, #0x8, lsl #12
  402864:	mov	w1, #0xffff                	// #65535
  402868:	cmp	w2, w1
  40286c:	b.hi	40287c <ferror@plt+0x142c>  // b.pmore
  402870:	ldp	x19, x20, [sp, #16]
  402874:	ldp	x29, x30, [sp], #32
  402878:	ret
  40287c:	bl	401410 <__errno_location@plt>
  402880:	mov	w1, #0x22                  	// #34
  402884:	str	w1, [x0]
  402888:	mov	x3, x20
  40288c:	mov	x2, x19
  402890:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402894:	add	x1, x1, #0xe08
  402898:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  40289c:	ldr	w0, [x0, #408]
  4028a0:	bl	401430 <err@plt>
  4028a4:	stp	x29, x30, [sp, #-16]!
  4028a8:	mov	x29, sp
  4028ac:	mov	w2, #0xa                   	// #10
  4028b0:	bl	401dd4 <ferror@plt+0x984>
  4028b4:	ldp	x29, x30, [sp], #16
  4028b8:	ret
  4028bc:	stp	x29, x30, [sp, #-16]!
  4028c0:	mov	x29, sp
  4028c4:	mov	w2, #0x10                  	// #16
  4028c8:	bl	401dd4 <ferror@plt+0x984>
  4028cc:	ldp	x29, x30, [sp], #16
  4028d0:	ret
  4028d4:	stp	x29, x30, [sp, #-64]!
  4028d8:	mov	x29, sp
  4028dc:	stp	x19, x20, [sp, #16]
  4028e0:	str	x21, [sp, #32]
  4028e4:	mov	x19, x0
  4028e8:	mov	x21, x1
  4028ec:	str	xzr, [sp, #56]
  4028f0:	bl	401410 <__errno_location@plt>
  4028f4:	str	wzr, [x0]
  4028f8:	cbz	x19, 402908 <ferror@plt+0x14b8>
  4028fc:	mov	x20, x0
  402900:	ldrsb	w0, [x19]
  402904:	cbnz	w0, 402924 <ferror@plt+0x14d4>
  402908:	mov	x3, x19
  40290c:	mov	x2, x21
  402910:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402914:	add	x1, x1, #0xe08
  402918:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  40291c:	ldr	w0, [x0, #408]
  402920:	bl	4013e0 <errx@plt>
  402924:	add	x1, sp, #0x38
  402928:	mov	x0, x19
  40292c:	bl	4011c0 <strtod@plt>
  402930:	ldr	w0, [x20]
  402934:	cbnz	w0, 402960 <ferror@plt+0x1510>
  402938:	ldr	x0, [sp, #56]
  40293c:	cmp	x0, x19
  402940:	b.eq	402908 <ferror@plt+0x14b8>  // b.none
  402944:	cbz	x0, 402950 <ferror@plt+0x1500>
  402948:	ldrsb	w0, [x0]
  40294c:	cbnz	w0, 402908 <ferror@plt+0x14b8>
  402950:	ldp	x19, x20, [sp, #16]
  402954:	ldr	x21, [sp, #32]
  402958:	ldp	x29, x30, [sp], #64
  40295c:	ret
  402960:	cmp	w0, #0x22
  402964:	b.ne	402908 <ferror@plt+0x14b8>  // b.any
  402968:	mov	x3, x19
  40296c:	mov	x2, x21
  402970:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402974:	add	x1, x1, #0xe08
  402978:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  40297c:	ldr	w0, [x0, #408]
  402980:	bl	401430 <err@plt>
  402984:	stp	x29, x30, [sp, #-64]!
  402988:	mov	x29, sp
  40298c:	stp	x19, x20, [sp, #16]
  402990:	str	x21, [sp, #32]
  402994:	mov	x19, x0
  402998:	mov	x21, x1
  40299c:	str	xzr, [sp, #56]
  4029a0:	bl	401410 <__errno_location@plt>
  4029a4:	str	wzr, [x0]
  4029a8:	cbz	x19, 4029b8 <ferror@plt+0x1568>
  4029ac:	mov	x20, x0
  4029b0:	ldrsb	w0, [x19]
  4029b4:	cbnz	w0, 4029d4 <ferror@plt+0x1584>
  4029b8:	mov	x3, x19
  4029bc:	mov	x2, x21
  4029c0:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4029c4:	add	x1, x1, #0xe08
  4029c8:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  4029cc:	ldr	w0, [x0, #408]
  4029d0:	bl	4013e0 <errx@plt>
  4029d4:	mov	w2, #0xa                   	// #10
  4029d8:	add	x1, sp, #0x38
  4029dc:	mov	x0, x19
  4029e0:	bl	401340 <strtol@plt>
  4029e4:	ldr	w1, [x20]
  4029e8:	cbnz	w1, 402a14 <ferror@plt+0x15c4>
  4029ec:	ldr	x1, [sp, #56]
  4029f0:	cmp	x1, x19
  4029f4:	b.eq	4029b8 <ferror@plt+0x1568>  // b.none
  4029f8:	cbz	x1, 402a04 <ferror@plt+0x15b4>
  4029fc:	ldrsb	w1, [x1]
  402a00:	cbnz	w1, 4029b8 <ferror@plt+0x1568>
  402a04:	ldp	x19, x20, [sp, #16]
  402a08:	ldr	x21, [sp, #32]
  402a0c:	ldp	x29, x30, [sp], #64
  402a10:	ret
  402a14:	cmp	w1, #0x22
  402a18:	b.ne	4029b8 <ferror@plt+0x1568>  // b.any
  402a1c:	mov	x3, x19
  402a20:	mov	x2, x21
  402a24:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402a28:	add	x1, x1, #0xe08
  402a2c:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  402a30:	ldr	w0, [x0, #408]
  402a34:	bl	401430 <err@plt>
  402a38:	stp	x29, x30, [sp, #-64]!
  402a3c:	mov	x29, sp
  402a40:	stp	x19, x20, [sp, #16]
  402a44:	str	x21, [sp, #32]
  402a48:	mov	x19, x0
  402a4c:	mov	x21, x1
  402a50:	str	xzr, [sp, #56]
  402a54:	bl	401410 <__errno_location@plt>
  402a58:	str	wzr, [x0]
  402a5c:	cbz	x19, 402a6c <ferror@plt+0x161c>
  402a60:	mov	x20, x0
  402a64:	ldrsb	w0, [x19]
  402a68:	cbnz	w0, 402a88 <ferror@plt+0x1638>
  402a6c:	mov	x3, x19
  402a70:	mov	x2, x21
  402a74:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402a78:	add	x1, x1, #0xe08
  402a7c:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  402a80:	ldr	w0, [x0, #408]
  402a84:	bl	4013e0 <errx@plt>
  402a88:	mov	w2, #0xa                   	// #10
  402a8c:	add	x1, sp, #0x38
  402a90:	mov	x0, x19
  402a94:	bl	401170 <strtoul@plt>
  402a98:	ldr	w1, [x20]
  402a9c:	cbnz	w1, 402ac8 <ferror@plt+0x1678>
  402aa0:	ldr	x1, [sp, #56]
  402aa4:	cmp	x1, x19
  402aa8:	b.eq	402a6c <ferror@plt+0x161c>  // b.none
  402aac:	cbz	x1, 402ab8 <ferror@plt+0x1668>
  402ab0:	ldrsb	w1, [x1]
  402ab4:	cbnz	w1, 402a6c <ferror@plt+0x161c>
  402ab8:	ldp	x19, x20, [sp, #16]
  402abc:	ldr	x21, [sp, #32]
  402ac0:	ldp	x29, x30, [sp], #64
  402ac4:	ret
  402ac8:	cmp	w1, #0x22
  402acc:	b.ne	402a6c <ferror@plt+0x161c>  // b.any
  402ad0:	mov	x3, x19
  402ad4:	mov	x2, x21
  402ad8:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402adc:	add	x1, x1, #0xe08
  402ae0:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  402ae4:	ldr	w0, [x0, #408]
  402ae8:	bl	401430 <err@plt>
  402aec:	stp	x29, x30, [sp, #-48]!
  402af0:	mov	x29, sp
  402af4:	stp	x19, x20, [sp, #16]
  402af8:	mov	x20, x0
  402afc:	mov	x19, x1
  402b00:	add	x1, sp, #0x28
  402b04:	bl	402448 <ferror@plt+0xff8>
  402b08:	cbz	w0, 402b34 <ferror@plt+0x16e4>
  402b0c:	bl	401410 <__errno_location@plt>
  402b10:	ldr	w0, [x0]
  402b14:	cbz	w0, 402b44 <ferror@plt+0x16f4>
  402b18:	mov	x3, x20
  402b1c:	mov	x2, x19
  402b20:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402b24:	add	x1, x1, #0xe08
  402b28:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  402b2c:	ldr	w0, [x0, #408]
  402b30:	bl	401430 <err@plt>
  402b34:	ldr	x0, [sp, #40]
  402b38:	ldp	x19, x20, [sp, #16]
  402b3c:	ldp	x29, x30, [sp], #48
  402b40:	ret
  402b44:	mov	x3, x20
  402b48:	mov	x2, x19
  402b4c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402b50:	add	x1, x1, #0xe08
  402b54:	adrp	x0, 415000 <ferror@plt+0x13bb0>
  402b58:	ldr	w0, [x0, #408]
  402b5c:	bl	4013e0 <errx@plt>
  402b60:	stp	x29, x30, [sp, #-32]!
  402b64:	mov	x29, sp
  402b68:	str	x19, [sp, #16]
  402b6c:	mov	x19, x1
  402b70:	mov	x1, x2
  402b74:	bl	4028d4 <ferror@plt+0x1484>
  402b78:	fcvtzs	d1, d0
  402b7c:	str	d1, [x19]
  402b80:	scvtf	d1, d1
  402b84:	fsub	d0, d0, d1
  402b88:	mov	x0, #0x848000000000        	// #145685290680320
  402b8c:	movk	x0, #0x412e, lsl #48
  402b90:	fmov	d1, x0
  402b94:	fmul	d0, d0, d1
  402b98:	fcvtzs	d0, d0
  402b9c:	str	d0, [x19, #8]
  402ba0:	ldr	x19, [sp, #16]
  402ba4:	ldp	x29, x30, [sp], #32
  402ba8:	ret
  402bac:	mov	w2, w0
  402bb0:	mov	x0, x1
  402bb4:	and	w1, w2, #0xf000
  402bb8:	cmp	w1, #0x4, lsl #12
  402bbc:	b.eq	402c04 <ferror@plt+0x17b4>  // b.none
  402bc0:	cmp	w1, #0xa, lsl #12
  402bc4:	b.eq	402d30 <ferror@plt+0x18e0>  // b.none
  402bc8:	cmp	w1, #0x2, lsl #12
  402bcc:	b.eq	402d40 <ferror@plt+0x18f0>  // b.none
  402bd0:	cmp	w1, #0x6, lsl #12
  402bd4:	b.eq	402d50 <ferror@plt+0x1900>  // b.none
  402bd8:	cmp	w1, #0xc, lsl #12
  402bdc:	b.eq	402d60 <ferror@plt+0x1910>  // b.none
  402be0:	cmp	w1, #0x1, lsl #12
  402be4:	b.eq	402d70 <ferror@plt+0x1920>  // b.none
  402be8:	mov	w3, #0x0                   	// #0
  402bec:	cmp	w1, #0x8, lsl #12
  402bf0:	b.ne	402c10 <ferror@plt+0x17c0>  // b.any
  402bf4:	mov	w1, #0x2d                  	// #45
  402bf8:	strb	w1, [x0]
  402bfc:	mov	w3, #0x1                   	// #1
  402c00:	b	402c10 <ferror@plt+0x17c0>
  402c04:	mov	w1, #0x64                  	// #100
  402c08:	strb	w1, [x0]
  402c0c:	mov	w3, #0x1                   	// #1
  402c10:	tst	x2, #0x100
  402c14:	mov	w1, #0x72                  	// #114
  402c18:	mov	w4, #0x2d                  	// #45
  402c1c:	csel	w1, w1, w4, ne  // ne = any
  402c20:	add	w4, w3, #0x1
  402c24:	and	x5, x3, #0xffff
  402c28:	strb	w1, [x0, x5]
  402c2c:	tst	x2, #0x80
  402c30:	mov	w5, #0x77                  	// #119
  402c34:	mov	w1, #0x2d                  	// #45
  402c38:	csel	w5, w5, w1, ne  // ne = any
  402c3c:	add	w1, w3, #0x2
  402c40:	and	w1, w1, #0xffff
  402c44:	and	x4, x4, #0x3
  402c48:	strb	w5, [x0, x4]
  402c4c:	tbz	w2, #11, 402d80 <ferror@plt+0x1930>
  402c50:	tst	x2, #0x40
  402c54:	mov	w5, #0x73                  	// #115
  402c58:	mov	w4, #0x53                  	// #83
  402c5c:	csel	w5, w5, w4, ne  // ne = any
  402c60:	add	w4, w3, #0x3
  402c64:	and	x1, x1, #0xffff
  402c68:	strb	w5, [x0, x1]
  402c6c:	tst	x2, #0x20
  402c70:	mov	w5, #0x72                  	// #114
  402c74:	mov	w1, #0x2d                  	// #45
  402c78:	csel	w5, w5, w1, ne  // ne = any
  402c7c:	add	w1, w3, #0x4
  402c80:	and	x4, x4, #0x7
  402c84:	strb	w5, [x0, x4]
  402c88:	tst	x2, #0x10
  402c8c:	mov	w5, #0x77                  	// #119
  402c90:	mov	w4, #0x2d                  	// #45
  402c94:	csel	w5, w5, w4, ne  // ne = any
  402c98:	add	w4, w3, #0x5
  402c9c:	and	w4, w4, #0xffff
  402ca0:	and	x1, x1, #0xf
  402ca4:	strb	w5, [x0, x1]
  402ca8:	tbz	w2, #10, 402d94 <ferror@plt+0x1944>
  402cac:	tst	x2, #0x8
  402cb0:	mov	w5, #0x73                  	// #115
  402cb4:	mov	w1, #0x53                  	// #83
  402cb8:	csel	w5, w5, w1, ne  // ne = any
  402cbc:	add	w1, w3, #0x6
  402cc0:	and	x4, x4, #0xffff
  402cc4:	strb	w5, [x0, x4]
  402cc8:	tst	x2, #0x4
  402ccc:	mov	w5, #0x72                  	// #114
  402cd0:	mov	w4, #0x2d                  	// #45
  402cd4:	csel	w5, w5, w4, ne  // ne = any
  402cd8:	add	w4, w3, #0x7
  402cdc:	and	x1, x1, #0xf
  402ce0:	strb	w5, [x0, x1]
  402ce4:	tst	x2, #0x2
  402ce8:	mov	w5, #0x77                  	// #119
  402cec:	mov	w1, #0x2d                  	// #45
  402cf0:	csel	w5, w5, w1, ne  // ne = any
  402cf4:	add	w1, w3, #0x8
  402cf8:	and	w1, w1, #0xffff
  402cfc:	and	x4, x4, #0xf
  402d00:	strb	w5, [x0, x4]
  402d04:	tbz	w2, #9, 402da8 <ferror@plt+0x1958>
  402d08:	tst	x2, #0x1
  402d0c:	mov	w2, #0x74                  	// #116
  402d10:	mov	w4, #0x54                  	// #84
  402d14:	csel	w2, w2, w4, ne  // ne = any
  402d18:	and	x1, x1, #0xffff
  402d1c:	strb	w2, [x0, x1]
  402d20:	add	w3, w3, #0x9
  402d24:	and	x3, x3, #0xffff
  402d28:	strb	wzr, [x0, x3]
  402d2c:	ret
  402d30:	mov	w1, #0x6c                  	// #108
  402d34:	strb	w1, [x0]
  402d38:	mov	w3, #0x1                   	// #1
  402d3c:	b	402c10 <ferror@plt+0x17c0>
  402d40:	mov	w1, #0x63                  	// #99
  402d44:	strb	w1, [x0]
  402d48:	mov	w3, #0x1                   	// #1
  402d4c:	b	402c10 <ferror@plt+0x17c0>
  402d50:	mov	w1, #0x62                  	// #98
  402d54:	strb	w1, [x0]
  402d58:	mov	w3, #0x1                   	// #1
  402d5c:	b	402c10 <ferror@plt+0x17c0>
  402d60:	mov	w1, #0x73                  	// #115
  402d64:	strb	w1, [x0]
  402d68:	mov	w3, #0x1                   	// #1
  402d6c:	b	402c10 <ferror@plt+0x17c0>
  402d70:	mov	w1, #0x70                  	// #112
  402d74:	strb	w1, [x0]
  402d78:	mov	w3, #0x1                   	// #1
  402d7c:	b	402c10 <ferror@plt+0x17c0>
  402d80:	tst	x2, #0x40
  402d84:	mov	w5, #0x78                  	// #120
  402d88:	mov	w4, #0x2d                  	// #45
  402d8c:	csel	w5, w5, w4, ne  // ne = any
  402d90:	b	402c60 <ferror@plt+0x1810>
  402d94:	tst	x2, #0x8
  402d98:	mov	w5, #0x78                  	// #120
  402d9c:	mov	w1, #0x2d                  	// #45
  402da0:	csel	w5, w5, w1, ne  // ne = any
  402da4:	b	402cbc <ferror@plt+0x186c>
  402da8:	tst	x2, #0x1
  402dac:	mov	w2, #0x78                  	// #120
  402db0:	mov	w4, #0x2d                  	// #45
  402db4:	csel	w2, w2, w4, ne  // ne = any
  402db8:	b	402d18 <ferror@plt+0x18c8>
  402dbc:	stp	x29, x30, [sp, #-80]!
  402dc0:	mov	x29, sp
  402dc4:	stp	x19, x20, [sp, #16]
  402dc8:	add	x5, sp, #0x28
  402dcc:	tbz	w0, #1, 402ddc <ferror@plt+0x198c>
  402dd0:	mov	w2, #0x20                  	// #32
  402dd4:	strb	w2, [sp, #40]
  402dd8:	add	x5, sp, #0x29
  402ddc:	cmp	x1, #0x3ff
  402de0:	b.ls	402f70 <ferror@plt+0x1b20>  // b.plast
  402de4:	mov	x2, #0xfffff               	// #1048575
  402de8:	cmp	x1, x2
  402dec:	b.ls	402e88 <ferror@plt+0x1a38>  // b.plast
  402df0:	mov	x2, #0x3fffffff            	// #1073741823
  402df4:	cmp	x1, x2
  402df8:	b.ls	402e90 <ferror@plt+0x1a40>  // b.plast
  402dfc:	mov	x2, #0xffffffffff          	// #1099511627775
  402e00:	cmp	x1, x2
  402e04:	b.ls	402e98 <ferror@plt+0x1a48>  // b.plast
  402e08:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  402e0c:	cmp	x1, x2
  402e10:	b.ls	402ea0 <ferror@plt+0x1a50>  // b.plast
  402e14:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  402e18:	cmp	x1, x2
  402e1c:	mov	w19, #0x3c                  	// #60
  402e20:	mov	w2, #0x46                  	// #70
  402e24:	csel	w19, w19, w2, ls  // ls = plast
  402e28:	sub	w4, w19, #0xa
  402e2c:	mov	w3, #0x6667                	// #26215
  402e30:	movk	w3, #0x6666, lsl #16
  402e34:	smull	x3, w4, w3
  402e38:	asr	x3, x3, #34
  402e3c:	sub	w3, w3, w4, asr #31
  402e40:	adrp	x2, 403000 <ferror@plt+0x1bb0>
  402e44:	add	x2, x2, #0xe40
  402e48:	ldrsb	w3, [x2, w3, sxtw]
  402e4c:	lsr	x20, x1, x4
  402e50:	mov	x2, #0xffffffffffffffff    	// #-1
  402e54:	lsl	x2, x2, x4
  402e58:	bic	x1, x1, x2
  402e5c:	strb	w3, [x5]
  402e60:	and	w2, w0, #0x1
  402e64:	cmp	w3, #0x42
  402e68:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402e6c:	b.eq	402f84 <ferror@plt+0x1b34>  // b.none
  402e70:	mov	w2, #0x69                  	// #105
  402e74:	strb	w2, [x5, #1]
  402e78:	add	x2, x5, #0x3
  402e7c:	mov	w3, #0x42                  	// #66
  402e80:	strb	w3, [x5, #2]
  402e84:	b	402f88 <ferror@plt+0x1b38>
  402e88:	mov	w19, #0x14                  	// #20
  402e8c:	b	402e28 <ferror@plt+0x19d8>
  402e90:	mov	w19, #0x1e                  	// #30
  402e94:	b	402e28 <ferror@plt+0x19d8>
  402e98:	mov	w19, #0x28                  	// #40
  402e9c:	b	402e28 <ferror@plt+0x19d8>
  402ea0:	mov	w19, #0x32                  	// #50
  402ea4:	b	402e28 <ferror@plt+0x19d8>
  402ea8:	sub	w19, w19, #0x14
  402eac:	lsr	x19, x1, x19
  402eb0:	add	x19, x19, #0x32
  402eb4:	lsr	x19, x19, #2
  402eb8:	mov	x0, #0xf5c3                	// #62915
  402ebc:	movk	x0, #0x5c28, lsl #16
  402ec0:	movk	x0, #0xc28f, lsl #32
  402ec4:	movk	x0, #0x28f5, lsl #48
  402ec8:	umulh	x19, x19, x0
  402ecc:	lsr	x19, x19, #2
  402ed0:	cmp	x19, #0xa
  402ed4:	b.eq	402f24 <ferror@plt+0x1ad4>  // b.none
  402ed8:	cbz	x19, 402f28 <ferror@plt+0x1ad8>
  402edc:	bl	401200 <localeconv@plt>
  402ee0:	cbz	x0, 402f58 <ferror@plt+0x1b08>
  402ee4:	ldr	x4, [x0]
  402ee8:	cbz	x4, 402f64 <ferror@plt+0x1b14>
  402eec:	ldrsb	w1, [x4]
  402ef0:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  402ef4:	add	x0, x0, #0xe38
  402ef8:	cmp	w1, #0x0
  402efc:	csel	x4, x0, x4, eq  // eq = none
  402f00:	add	x6, sp, #0x28
  402f04:	mov	x5, x19
  402f08:	mov	w3, w20
  402f0c:	adrp	x2, 403000 <ferror@plt+0x1bb0>
  402f10:	add	x2, x2, #0xe48
  402f14:	mov	x1, #0x20                  	// #32
  402f18:	add	x0, sp, #0x30
  402f1c:	bl	4011f0 <snprintf@plt>
  402f20:	b	402f44 <ferror@plt+0x1af4>
  402f24:	add	w20, w20, #0x1
  402f28:	add	x4, sp, #0x28
  402f2c:	mov	w3, w20
  402f30:	adrp	x2, 403000 <ferror@plt+0x1bb0>
  402f34:	add	x2, x2, #0xe58
  402f38:	mov	x1, #0x20                  	// #32
  402f3c:	add	x0, sp, #0x30
  402f40:	bl	4011f0 <snprintf@plt>
  402f44:	add	x0, sp, #0x30
  402f48:	bl	4012a0 <strdup@plt>
  402f4c:	ldp	x19, x20, [sp, #16]
  402f50:	ldp	x29, x30, [sp], #80
  402f54:	ret
  402f58:	adrp	x4, 403000 <ferror@plt+0x1bb0>
  402f5c:	add	x4, x4, #0xe38
  402f60:	b	402f00 <ferror@plt+0x1ab0>
  402f64:	adrp	x4, 403000 <ferror@plt+0x1bb0>
  402f68:	add	x4, x4, #0xe38
  402f6c:	b	402f00 <ferror@plt+0x1ab0>
  402f70:	mov	w20, w1
  402f74:	mov	w1, #0x42                  	// #66
  402f78:	strb	w1, [x5]
  402f7c:	mov	w19, #0xa                   	// #10
  402f80:	mov	x1, #0x0                   	// #0
  402f84:	add	x2, x5, #0x1
  402f88:	strb	wzr, [x2]
  402f8c:	cbz	x1, 402f28 <ferror@plt+0x1ad8>
  402f90:	tbz	w0, #2, 402ea8 <ferror@plt+0x1a58>
  402f94:	sub	w19, w19, #0x14
  402f98:	lsr	x19, x1, x19
  402f9c:	add	x19, x19, #0x5
  402fa0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402fa4:	movk	x0, #0xcccd
  402fa8:	umulh	x19, x19, x0
  402fac:	lsr	x19, x19, #3
  402fb0:	umulh	x0, x19, x0
  402fb4:	lsr	x0, x0, #3
  402fb8:	add	x0, x0, x0, lsl #2
  402fbc:	cmp	x19, x0, lsl #1
  402fc0:	b.ne	402ed8 <ferror@plt+0x1a88>  // b.any
  402fc4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402fc8:	movk	x0, #0xcccd
  402fcc:	umulh	x19, x19, x0
  402fd0:	lsr	x19, x19, #3
  402fd4:	b	402ed8 <ferror@plt+0x1a88>
  402fd8:	cbz	x0, 4030b8 <ferror@plt+0x1c68>
  402fdc:	stp	x29, x30, [sp, #-64]!
  402fe0:	mov	x29, sp
  402fe4:	stp	x19, x20, [sp, #16]
  402fe8:	stp	x21, x22, [sp, #32]
  402fec:	stp	x23, x24, [sp, #48]
  402ff0:	mov	x19, x0
  402ff4:	mov	x24, x1
  402ff8:	mov	x22, x2
  402ffc:	mov	x23, x3
  403000:	ldrsb	w4, [x0]
  403004:	cbz	w4, 4030c0 <ferror@plt+0x1c70>
  403008:	cmp	x1, #0x0
  40300c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403010:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403014:	b.eq	4030c8 <ferror@plt+0x1c78>  // b.none
  403018:	mov	x21, #0x0                   	// #0
  40301c:	mov	x0, #0x0                   	// #0
  403020:	b	403078 <ferror@plt+0x1c28>
  403024:	ldrsb	w1, [x19, #1]
  403028:	mov	x20, x19
  40302c:	cbnz	w1, 403034 <ferror@plt+0x1be4>
  403030:	add	x20, x19, #0x1
  403034:	cmp	x0, #0x0
  403038:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40303c:	b.eq	403070 <ferror@plt+0x1c20>  // b.none
  403040:	cmp	x0, x20
  403044:	b.cs	4030d8 <ferror@plt+0x1c88>  // b.hs, b.nlast
  403048:	sub	x1, x20, x0
  40304c:	blr	x23
  403050:	cmn	w0, #0x1
  403054:	b.eq	4030a4 <ferror@plt+0x1c54>  // b.none
  403058:	add	x1, x21, #0x1
  40305c:	str	w0, [x24, x21, lsl #2]
  403060:	ldrsb	w0, [x20]
  403064:	cbz	w0, 40309c <ferror@plt+0x1c4c>
  403068:	mov	x21, x1
  40306c:	mov	x0, #0x0                   	// #0
  403070:	ldrsb	w4, [x19, #1]!
  403074:	cbz	w4, 4030a0 <ferror@plt+0x1c50>
  403078:	cmp	x22, x21
  40307c:	b.ls	4030d0 <ferror@plt+0x1c80>  // b.plast
  403080:	cmp	x0, #0x0
  403084:	csel	x0, x0, x19, ne  // ne = any
  403088:	cmp	w4, #0x2c
  40308c:	b.eq	403024 <ferror@plt+0x1bd4>  // b.none
  403090:	ldrsb	w1, [x19, #1]
  403094:	cbz	w1, 403030 <ferror@plt+0x1be0>
  403098:	b	403070 <ferror@plt+0x1c20>
  40309c:	mov	x21, x1
  4030a0:	mov	w0, w21
  4030a4:	ldp	x19, x20, [sp, #16]
  4030a8:	ldp	x21, x22, [sp, #32]
  4030ac:	ldp	x23, x24, [sp, #48]
  4030b0:	ldp	x29, x30, [sp], #64
  4030b4:	ret
  4030b8:	mov	w0, #0xffffffff            	// #-1
  4030bc:	ret
  4030c0:	mov	w0, #0xffffffff            	// #-1
  4030c4:	b	4030a4 <ferror@plt+0x1c54>
  4030c8:	mov	w0, #0xffffffff            	// #-1
  4030cc:	b	4030a4 <ferror@plt+0x1c54>
  4030d0:	mov	w0, #0xfffffffe            	// #-2
  4030d4:	b	4030a4 <ferror@plt+0x1c54>
  4030d8:	mov	w0, #0xffffffff            	// #-1
  4030dc:	b	4030a4 <ferror@plt+0x1c54>
  4030e0:	cbz	x0, 403158 <ferror@plt+0x1d08>
  4030e4:	stp	x29, x30, [sp, #-32]!
  4030e8:	mov	x29, sp
  4030ec:	str	x19, [sp, #16]
  4030f0:	mov	x19, x3
  4030f4:	mov	x3, x4
  4030f8:	ldrsb	w4, [x0]
  4030fc:	cmp	x19, #0x0
  403100:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403104:	b.eq	403160 <ferror@plt+0x1d10>  // b.none
  403108:	ldr	x5, [x19]
  40310c:	cmp	x5, x2
  403110:	b.hi	403168 <ferror@plt+0x1d18>  // b.pmore
  403114:	cmp	w4, #0x2b
  403118:	b.eq	403150 <ferror@plt+0x1d00>  // b.none
  40311c:	str	xzr, [x19]
  403120:	ldr	x4, [x19]
  403124:	sub	x2, x2, x4
  403128:	add	x1, x1, x4, lsl #2
  40312c:	bl	402fd8 <ferror@plt+0x1b88>
  403130:	cmp	w0, #0x0
  403134:	b.le	403144 <ferror@plt+0x1cf4>
  403138:	ldr	x1, [x19]
  40313c:	add	x1, x1, w0, sxtw
  403140:	str	x1, [x19]
  403144:	ldr	x19, [sp, #16]
  403148:	ldp	x29, x30, [sp], #32
  40314c:	ret
  403150:	add	x0, x0, #0x1
  403154:	b	403120 <ferror@plt+0x1cd0>
  403158:	mov	w0, #0xffffffff            	// #-1
  40315c:	ret
  403160:	mov	w0, #0xffffffff            	// #-1
  403164:	b	403144 <ferror@plt+0x1cf4>
  403168:	mov	w0, #0xffffffff            	// #-1
  40316c:	b	403144 <ferror@plt+0x1cf4>
  403170:	cmp	x2, #0x0
  403174:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403178:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40317c:	b.eq	403258 <ferror@plt+0x1e08>  // b.none
  403180:	stp	x29, x30, [sp, #-64]!
  403184:	mov	x29, sp
  403188:	stp	x19, x20, [sp, #16]
  40318c:	stp	x21, x22, [sp, #32]
  403190:	str	x23, [sp, #48]
  403194:	mov	x19, x0
  403198:	mov	x21, x1
  40319c:	mov	x22, x2
  4031a0:	mov	x0, #0x0                   	// #0
  4031a4:	mov	w23, #0x1                   	// #1
  4031a8:	b	40321c <ferror@plt+0x1dcc>
  4031ac:	ldrsb	w1, [x19, #1]
  4031b0:	mov	x20, x19
  4031b4:	cbnz	w1, 4031bc <ferror@plt+0x1d6c>
  4031b8:	add	x20, x19, #0x1
  4031bc:	cmp	x0, #0x0
  4031c0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4031c4:	b.eq	403218 <ferror@plt+0x1dc8>  // b.none
  4031c8:	cmp	x0, x20
  4031cc:	b.cs	403260 <ferror@plt+0x1e10>  // b.hs, b.nlast
  4031d0:	sub	x1, x20, x0
  4031d4:	blr	x22
  4031d8:	tbnz	w0, #31, 403244 <ferror@plt+0x1df4>
  4031dc:	add	w1, w0, #0x7
  4031e0:	cmp	w0, #0x0
  4031e4:	csel	w1, w1, w0, lt  // lt = tstop
  4031e8:	asr	w1, w1, #3
  4031ec:	negs	w3, w0
  4031f0:	and	w0, w0, #0x7
  4031f4:	and	w3, w3, #0x7
  4031f8:	csneg	w0, w0, w3, mi  // mi = first
  4031fc:	lsl	w3, w23, w0
  403200:	ldrb	w0, [x21, w1, sxtw]
  403204:	orr	w3, w3, w0
  403208:	strb	w3, [x21, w1, sxtw]
  40320c:	ldrsb	w0, [x20]
  403210:	cbz	w0, 403268 <ferror@plt+0x1e18>
  403214:	mov	x0, #0x0                   	// #0
  403218:	add	x19, x19, #0x1
  40321c:	ldrsb	w1, [x19]
  403220:	cbz	w1, 403240 <ferror@plt+0x1df0>
  403224:	cmp	x0, #0x0
  403228:	csel	x0, x0, x19, ne  // ne = any
  40322c:	cmp	w1, #0x2c
  403230:	b.eq	4031ac <ferror@plt+0x1d5c>  // b.none
  403234:	ldrsb	w1, [x19, #1]
  403238:	cbz	w1, 4031b8 <ferror@plt+0x1d68>
  40323c:	b	403218 <ferror@plt+0x1dc8>
  403240:	mov	w0, #0x0                   	// #0
  403244:	ldp	x19, x20, [sp, #16]
  403248:	ldp	x21, x22, [sp, #32]
  40324c:	ldr	x23, [sp, #48]
  403250:	ldp	x29, x30, [sp], #64
  403254:	ret
  403258:	mov	w0, #0xffffffea            	// #-22
  40325c:	ret
  403260:	mov	w0, #0xffffffff            	// #-1
  403264:	b	403244 <ferror@plt+0x1df4>
  403268:	mov	w0, #0x0                   	// #0
  40326c:	b	403244 <ferror@plt+0x1df4>
  403270:	cmp	x2, #0x0
  403274:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403278:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40327c:	b.eq	403328 <ferror@plt+0x1ed8>  // b.none
  403280:	stp	x29, x30, [sp, #-48]!
  403284:	mov	x29, sp
  403288:	stp	x19, x20, [sp, #16]
  40328c:	stp	x21, x22, [sp, #32]
  403290:	mov	x19, x0
  403294:	mov	x21, x1
  403298:	mov	x22, x2
  40329c:	mov	x0, #0x0                   	// #0
  4032a0:	b	4032f0 <ferror@plt+0x1ea0>
  4032a4:	ldrsb	w1, [x19, #1]
  4032a8:	mov	x20, x19
  4032ac:	cbnz	w1, 4032b4 <ferror@plt+0x1e64>
  4032b0:	add	x20, x19, #0x1
  4032b4:	cmp	x0, #0x0
  4032b8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4032bc:	b.eq	4032ec <ferror@plt+0x1e9c>  // b.none
  4032c0:	cmp	x0, x20
  4032c4:	b.cs	403330 <ferror@plt+0x1ee0>  // b.hs, b.nlast
  4032c8:	sub	x1, x20, x0
  4032cc:	blr	x22
  4032d0:	tbnz	x0, #63, 403318 <ferror@plt+0x1ec8>
  4032d4:	ldr	x3, [x21]
  4032d8:	orr	x0, x3, x0
  4032dc:	str	x0, [x21]
  4032e0:	ldrsb	w0, [x20]
  4032e4:	cbz	w0, 403338 <ferror@plt+0x1ee8>
  4032e8:	mov	x0, #0x0                   	// #0
  4032ec:	add	x19, x19, #0x1
  4032f0:	ldrsb	w3, [x19]
  4032f4:	cbz	w3, 403314 <ferror@plt+0x1ec4>
  4032f8:	cmp	x0, #0x0
  4032fc:	csel	x0, x0, x19, ne  // ne = any
  403300:	cmp	w3, #0x2c
  403304:	b.eq	4032a4 <ferror@plt+0x1e54>  // b.none
  403308:	ldrsb	w1, [x19, #1]
  40330c:	cbz	w1, 4032b0 <ferror@plt+0x1e60>
  403310:	b	4032ec <ferror@plt+0x1e9c>
  403314:	mov	w0, #0x0                   	// #0
  403318:	ldp	x19, x20, [sp, #16]
  40331c:	ldp	x21, x22, [sp, #32]
  403320:	ldp	x29, x30, [sp], #48
  403324:	ret
  403328:	mov	w0, #0xffffffea            	// #-22
  40332c:	ret
  403330:	mov	w0, #0xffffffff            	// #-1
  403334:	b	403318 <ferror@plt+0x1ec8>
  403338:	mov	w0, #0x0                   	// #0
  40333c:	b	403318 <ferror@plt+0x1ec8>
  403340:	stp	x29, x30, [sp, #-80]!
  403344:	mov	x29, sp
  403348:	str	xzr, [sp, #72]
  40334c:	cbz	x0, 403498 <ferror@plt+0x2048>
  403350:	stp	x19, x20, [sp, #16]
  403354:	stp	x21, x22, [sp, #32]
  403358:	str	x23, [sp, #48]
  40335c:	mov	x19, x0
  403360:	mov	x23, x1
  403364:	mov	x20, x2
  403368:	mov	w21, w3
  40336c:	str	w3, [x1]
  403370:	str	w3, [x2]
  403374:	bl	401410 <__errno_location@plt>
  403378:	mov	x22, x0
  40337c:	str	wzr, [x0]
  403380:	ldrsb	w0, [x19]
  403384:	cmp	w0, #0x3a
  403388:	b.eq	4033e4 <ferror@plt+0x1f94>  // b.none
  40338c:	mov	w2, #0xa                   	// #10
  403390:	add	x1, sp, #0x48
  403394:	mov	x0, x19
  403398:	bl	401340 <strtol@plt>
  40339c:	str	w0, [x23]
  4033a0:	str	w0, [x20]
  4033a4:	ldr	w0, [x22]
  4033a8:	cbnz	w0, 4034c8 <ferror@plt+0x2078>
  4033ac:	ldr	x1, [sp, #72]
  4033b0:	cmp	x1, #0x0
  4033b4:	ccmp	x1, x19, #0x4, ne  // ne = any
  4033b8:	b.eq	4034dc <ferror@plt+0x208c>  // b.none
  4033bc:	ldrsb	w2, [x1]
  4033c0:	cmp	w2, #0x3a
  4033c4:	b.eq	40342c <ferror@plt+0x1fdc>  // b.none
  4033c8:	cmp	w2, #0x2d
  4033cc:	b.eq	403448 <ferror@plt+0x1ff8>  // b.none
  4033d0:	ldp	x19, x20, [sp, #16]
  4033d4:	ldp	x21, x22, [sp, #32]
  4033d8:	ldr	x23, [sp, #48]
  4033dc:	ldp	x29, x30, [sp], #80
  4033e0:	ret
  4033e4:	add	x19, x19, #0x1
  4033e8:	mov	w2, #0xa                   	// #10
  4033ec:	add	x1, sp, #0x48
  4033f0:	mov	x0, x19
  4033f4:	bl	401340 <strtol@plt>
  4033f8:	str	w0, [x20]
  4033fc:	ldr	w0, [x22]
  403400:	cbnz	w0, 4034a0 <ferror@plt+0x2050>
  403404:	ldr	x0, [sp, #72]
  403408:	cbz	x0, 4034b4 <ferror@plt+0x2064>
  40340c:	ldrsb	w1, [x0]
  403410:	cmp	w1, #0x0
  403414:	ccmp	x0, x19, #0x4, eq  // eq = none
  403418:	csetm	w0, eq  // eq = none
  40341c:	ldp	x19, x20, [sp, #16]
  403420:	ldp	x21, x22, [sp, #32]
  403424:	ldr	x23, [sp, #48]
  403428:	b	4033dc <ferror@plt+0x1f8c>
  40342c:	ldrsb	w2, [x1, #1]
  403430:	cbnz	w2, 403448 <ferror@plt+0x1ff8>
  403434:	str	w21, [x20]
  403438:	ldp	x19, x20, [sp, #16]
  40343c:	ldp	x21, x22, [sp, #32]
  403440:	ldr	x23, [sp, #48]
  403444:	b	4033dc <ferror@plt+0x1f8c>
  403448:	add	x19, x1, #0x1
  40344c:	str	xzr, [sp, #72]
  403450:	str	wzr, [x22]
  403454:	mov	w2, #0xa                   	// #10
  403458:	add	x1, sp, #0x48
  40345c:	mov	x0, x19
  403460:	bl	401340 <strtol@plt>
  403464:	str	w0, [x20]
  403468:	ldr	w0, [x22]
  40346c:	cbnz	w0, 4034f0 <ferror@plt+0x20a0>
  403470:	ldr	x0, [sp, #72]
  403474:	cbz	x0, 403504 <ferror@plt+0x20b4>
  403478:	ldrsb	w1, [x0]
  40347c:	cmp	w1, #0x0
  403480:	ccmp	x0, x19, #0x4, eq  // eq = none
  403484:	csetm	w0, eq  // eq = none
  403488:	ldp	x19, x20, [sp, #16]
  40348c:	ldp	x21, x22, [sp, #32]
  403490:	ldr	x23, [sp, #48]
  403494:	b	4033dc <ferror@plt+0x1f8c>
  403498:	mov	w0, #0x0                   	// #0
  40349c:	b	4033dc <ferror@plt+0x1f8c>
  4034a0:	mov	w0, #0xffffffff            	// #-1
  4034a4:	ldp	x19, x20, [sp, #16]
  4034a8:	ldp	x21, x22, [sp, #32]
  4034ac:	ldr	x23, [sp, #48]
  4034b0:	b	4033dc <ferror@plt+0x1f8c>
  4034b4:	mov	w0, #0xffffffff            	// #-1
  4034b8:	ldp	x19, x20, [sp, #16]
  4034bc:	ldp	x21, x22, [sp, #32]
  4034c0:	ldr	x23, [sp, #48]
  4034c4:	b	4033dc <ferror@plt+0x1f8c>
  4034c8:	mov	w0, #0xffffffff            	// #-1
  4034cc:	ldp	x19, x20, [sp, #16]
  4034d0:	ldp	x21, x22, [sp, #32]
  4034d4:	ldr	x23, [sp, #48]
  4034d8:	b	4033dc <ferror@plt+0x1f8c>
  4034dc:	mov	w0, #0xffffffff            	// #-1
  4034e0:	ldp	x19, x20, [sp, #16]
  4034e4:	ldp	x21, x22, [sp, #32]
  4034e8:	ldr	x23, [sp, #48]
  4034ec:	b	4033dc <ferror@plt+0x1f8c>
  4034f0:	mov	w0, #0xffffffff            	// #-1
  4034f4:	ldp	x19, x20, [sp, #16]
  4034f8:	ldp	x21, x22, [sp, #32]
  4034fc:	ldr	x23, [sp, #48]
  403500:	b	4033dc <ferror@plt+0x1f8c>
  403504:	mov	w0, #0xffffffff            	// #-1
  403508:	ldp	x19, x20, [sp, #16]
  40350c:	ldp	x21, x22, [sp, #32]
  403510:	ldr	x23, [sp, #48]
  403514:	b	4033dc <ferror@plt+0x1f8c>
  403518:	cmp	x0, #0x0
  40351c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403520:	b.eq	4035e8 <ferror@plt+0x2198>  // b.none
  403524:	stp	x29, x30, [sp, #-80]!
  403528:	mov	x29, sp
  40352c:	stp	x19, x20, [sp, #16]
  403530:	stp	x21, x22, [sp, #32]
  403534:	stp	x23, x24, [sp, #48]
  403538:	mov	x20, x1
  40353c:	add	x24, sp, #0x40
  403540:	add	x23, sp, #0x48
  403544:	b	403574 <ferror@plt+0x2124>
  403548:	cmp	x19, #0x0
  40354c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403550:	ccmp	x21, x22, #0x0, ne  // ne = any
  403554:	b.ne	4035d0 <ferror@plt+0x2180>  // b.any
  403558:	mov	x2, x21
  40355c:	mov	x1, x20
  403560:	mov	x0, x19
  403564:	bl	401250 <strncmp@plt>
  403568:	cbnz	w0, 4035d0 <ferror@plt+0x2180>
  40356c:	add	x0, x19, x21
  403570:	add	x20, x20, x22
  403574:	mov	x1, x24
  403578:	bl	401cb8 <ferror@plt+0x868>
  40357c:	mov	x19, x0
  403580:	mov	x1, x23
  403584:	mov	x0, x20
  403588:	bl	401cb8 <ferror@plt+0x868>
  40358c:	mov	x20, x0
  403590:	ldr	x21, [sp, #64]
  403594:	ldr	x22, [sp, #72]
  403598:	adds	x0, x21, x22
  40359c:	b.eq	4035c8 <ferror@plt+0x2178>  // b.none
  4035a0:	cmp	x0, #0x1
  4035a4:	b.ne	403548 <ferror@plt+0x20f8>  // b.any
  4035a8:	cbz	x19, 4035b8 <ferror@plt+0x2168>
  4035ac:	ldrsb	w0, [x19]
  4035b0:	cmp	w0, #0x2f
  4035b4:	b.eq	4035c8 <ferror@plt+0x2178>  // b.none
  4035b8:	cbz	x20, 4035d0 <ferror@plt+0x2180>
  4035bc:	ldrsb	w0, [x20]
  4035c0:	cmp	w0, #0x2f
  4035c4:	b.ne	403548 <ferror@plt+0x20f8>  // b.any
  4035c8:	mov	w0, #0x1                   	// #1
  4035cc:	b	4035d4 <ferror@plt+0x2184>
  4035d0:	mov	w0, #0x0                   	// #0
  4035d4:	ldp	x19, x20, [sp, #16]
  4035d8:	ldp	x21, x22, [sp, #32]
  4035dc:	ldp	x23, x24, [sp, #48]
  4035e0:	ldp	x29, x30, [sp], #80
  4035e4:	ret
  4035e8:	mov	w0, #0x0                   	// #0
  4035ec:	ret
  4035f0:	stp	x29, x30, [sp, #-64]!
  4035f4:	mov	x29, sp
  4035f8:	stp	x19, x20, [sp, #16]
  4035fc:	mov	x19, x0
  403600:	orr	x0, x0, x1
  403604:	cbz	x0, 403688 <ferror@plt+0x2238>
  403608:	stp	x21, x22, [sp, #32]
  40360c:	mov	x21, x1
  403610:	mov	x22, x2
  403614:	cbz	x19, 40369c <ferror@plt+0x224c>
  403618:	cbz	x1, 4036b4 <ferror@plt+0x2264>
  40361c:	stp	x23, x24, [sp, #48]
  403620:	mov	x0, x19
  403624:	bl	401180 <strlen@plt>
  403628:	mov	x23, x0
  40362c:	mvn	x0, x0
  403630:	mov	x20, #0x0                   	// #0
  403634:	cmp	x0, x22
  403638:	b.cc	4036c8 <ferror@plt+0x2278>  // b.lo, b.ul, b.last
  40363c:	add	x24, x23, x22
  403640:	add	x0, x24, #0x1
  403644:	bl	401220 <malloc@plt>
  403648:	mov	x20, x0
  40364c:	cbz	x0, 4036d4 <ferror@plt+0x2284>
  403650:	mov	x2, x23
  403654:	mov	x1, x19
  403658:	bl	401150 <memcpy@plt>
  40365c:	mov	x2, x22
  403660:	mov	x1, x21
  403664:	add	x0, x20, x23
  403668:	bl	401150 <memcpy@plt>
  40366c:	strb	wzr, [x20, x24]
  403670:	ldp	x21, x22, [sp, #32]
  403674:	ldp	x23, x24, [sp, #48]
  403678:	mov	x0, x20
  40367c:	ldp	x19, x20, [sp, #16]
  403680:	ldp	x29, x30, [sp], #64
  403684:	ret
  403688:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  40368c:	add	x0, x0, #0xac0
  403690:	bl	4012a0 <strdup@plt>
  403694:	mov	x20, x0
  403698:	b	403678 <ferror@plt+0x2228>
  40369c:	mov	x1, x2
  4036a0:	mov	x0, x21
  4036a4:	bl	401370 <strndup@plt>
  4036a8:	mov	x20, x0
  4036ac:	ldp	x21, x22, [sp, #32]
  4036b0:	b	403678 <ferror@plt+0x2228>
  4036b4:	mov	x0, x19
  4036b8:	bl	4012a0 <strdup@plt>
  4036bc:	mov	x20, x0
  4036c0:	ldp	x21, x22, [sp, #32]
  4036c4:	b	403678 <ferror@plt+0x2228>
  4036c8:	ldp	x21, x22, [sp, #32]
  4036cc:	ldp	x23, x24, [sp, #48]
  4036d0:	b	403678 <ferror@plt+0x2228>
  4036d4:	ldp	x21, x22, [sp, #32]
  4036d8:	ldp	x23, x24, [sp, #48]
  4036dc:	b	403678 <ferror@plt+0x2228>
  4036e0:	stp	x29, x30, [sp, #-32]!
  4036e4:	mov	x29, sp
  4036e8:	stp	x19, x20, [sp, #16]
  4036ec:	mov	x20, x0
  4036f0:	mov	x19, x1
  4036f4:	mov	x2, #0x0                   	// #0
  4036f8:	cbz	x1, 403708 <ferror@plt+0x22b8>
  4036fc:	mov	x0, x1
  403700:	bl	401180 <strlen@plt>
  403704:	mov	x2, x0
  403708:	mov	x1, x19
  40370c:	mov	x0, x20
  403710:	bl	4035f0 <ferror@plt+0x21a0>
  403714:	ldp	x19, x20, [sp, #16]
  403718:	ldp	x29, x30, [sp], #32
  40371c:	ret
  403720:	stp	x29, x30, [sp, #-288]!
  403724:	mov	x29, sp
  403728:	str	x19, [sp, #16]
  40372c:	mov	x19, x0
  403730:	str	x2, [sp, #240]
  403734:	str	x3, [sp, #248]
  403738:	str	x4, [sp, #256]
  40373c:	str	x5, [sp, #264]
  403740:	str	x6, [sp, #272]
  403744:	str	x7, [sp, #280]
  403748:	str	q0, [sp, #112]
  40374c:	str	q1, [sp, #128]
  403750:	str	q2, [sp, #144]
  403754:	str	q3, [sp, #160]
  403758:	str	q4, [sp, #176]
  40375c:	str	q5, [sp, #192]
  403760:	str	q6, [sp, #208]
  403764:	str	q7, [sp, #224]
  403768:	add	x0, sp, #0x120
  40376c:	str	x0, [sp, #80]
  403770:	str	x0, [sp, #88]
  403774:	add	x0, sp, #0xf0
  403778:	str	x0, [sp, #96]
  40377c:	mov	w0, #0xffffffd0            	// #-48
  403780:	str	w0, [sp, #104]
  403784:	mov	w0, #0xffffff80            	// #-128
  403788:	str	w0, [sp, #108]
  40378c:	ldp	x2, x3, [sp, #80]
  403790:	stp	x2, x3, [sp, #32]
  403794:	ldp	x2, x3, [sp, #96]
  403798:	stp	x2, x3, [sp, #48]
  40379c:	add	x2, sp, #0x20
  4037a0:	add	x0, sp, #0x48
  4037a4:	bl	401360 <vasprintf@plt>
  4037a8:	tbnz	w0, #31, 4037d8 <ferror@plt+0x2388>
  4037ac:	sxtw	x2, w0
  4037b0:	ldr	x1, [sp, #72]
  4037b4:	mov	x0, x19
  4037b8:	bl	4035f0 <ferror@plt+0x21a0>
  4037bc:	mov	x19, x0
  4037c0:	ldr	x0, [sp, #72]
  4037c4:	bl	401350 <free@plt>
  4037c8:	mov	x0, x19
  4037cc:	ldr	x19, [sp, #16]
  4037d0:	ldp	x29, x30, [sp], #288
  4037d4:	ret
  4037d8:	mov	x19, #0x0                   	// #0
  4037dc:	b	4037c8 <ferror@plt+0x2378>
  4037e0:	stp	x29, x30, [sp, #-80]!
  4037e4:	mov	x29, sp
  4037e8:	stp	x19, x20, [sp, #16]
  4037ec:	stp	x21, x22, [sp, #32]
  4037f0:	mov	x19, x0
  4037f4:	ldr	x21, [x0]
  4037f8:	ldrsb	w0, [x21]
  4037fc:	cbz	w0, 403930 <ferror@plt+0x24e0>
  403800:	stp	x23, x24, [sp, #48]
  403804:	mov	x24, x1
  403808:	mov	x22, x2
  40380c:	mov	w23, w3
  403810:	mov	x1, x2
  403814:	mov	x0, x21
  403818:	bl	401380 <strspn@plt>
  40381c:	add	x20, x21, x0
  403820:	ldrsb	w21, [x21, x0]
  403824:	cbz	w21, 40389c <ferror@plt+0x244c>
  403828:	cbz	w23, 403900 <ferror@plt+0x24b0>
  40382c:	mov	w1, w21
  403830:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  403834:	add	x0, x0, #0xe60
  403838:	bl	401390 <strchr@plt>
  40383c:	cbz	x0, 4038bc <ferror@plt+0x246c>
  403840:	strb	w21, [sp, #72]
  403844:	strb	wzr, [sp, #73]
  403848:	add	x23, x20, #0x1
  40384c:	add	x1, sp, #0x48
  403850:	mov	x0, x23
  403854:	bl	401d2c <ferror@plt+0x8dc>
  403858:	str	x0, [x24]
  40385c:	add	x1, x20, x0
  403860:	ldrsb	w1, [x1, #1]
  403864:	cmp	w1, #0x0
  403868:	ccmp	w21, w1, #0x0, ne  // ne = any
  40386c:	b.ne	4038ac <ferror@plt+0x245c>  // b.any
  403870:	add	x0, x0, #0x2
  403874:	add	x21, x20, x0
  403878:	ldrsb	w1, [x20, x0]
  40387c:	cbz	w1, 40388c <ferror@plt+0x243c>
  403880:	mov	x0, x22
  403884:	bl	401390 <strchr@plt>
  403888:	cbz	x0, 4038ac <ferror@plt+0x245c>
  40388c:	str	x21, [x19]
  403890:	mov	x20, x23
  403894:	ldp	x23, x24, [sp, #48]
  403898:	b	40391c <ferror@plt+0x24cc>
  40389c:	str	x20, [x19]
  4038a0:	mov	x20, #0x0                   	// #0
  4038a4:	ldp	x23, x24, [sp, #48]
  4038a8:	b	40391c <ferror@plt+0x24cc>
  4038ac:	str	x20, [x19]
  4038b0:	mov	x20, #0x0                   	// #0
  4038b4:	ldp	x23, x24, [sp, #48]
  4038b8:	b	40391c <ferror@plt+0x24cc>
  4038bc:	mov	x1, x22
  4038c0:	mov	x0, x20
  4038c4:	bl	401d2c <ferror@plt+0x8dc>
  4038c8:	str	x0, [x24]
  4038cc:	add	x21, x20, x0
  4038d0:	ldrsb	w1, [x20, x0]
  4038d4:	cbz	w1, 4038e4 <ferror@plt+0x2494>
  4038d8:	mov	x0, x22
  4038dc:	bl	401390 <strchr@plt>
  4038e0:	cbz	x0, 4038f0 <ferror@plt+0x24a0>
  4038e4:	str	x21, [x19]
  4038e8:	ldp	x23, x24, [sp, #48]
  4038ec:	b	40391c <ferror@plt+0x24cc>
  4038f0:	str	x20, [x19]
  4038f4:	mov	x20, x0
  4038f8:	ldp	x23, x24, [sp, #48]
  4038fc:	b	40391c <ferror@plt+0x24cc>
  403900:	mov	x1, x22
  403904:	mov	x0, x20
  403908:	bl	4013f0 <strcspn@plt>
  40390c:	str	x0, [x24]
  403910:	add	x0, x20, x0
  403914:	str	x0, [x19]
  403918:	ldp	x23, x24, [sp, #48]
  40391c:	mov	x0, x20
  403920:	ldp	x19, x20, [sp, #16]
  403924:	ldp	x21, x22, [sp, #32]
  403928:	ldp	x29, x30, [sp], #80
  40392c:	ret
  403930:	mov	x20, #0x0                   	// #0
  403934:	b	40391c <ferror@plt+0x24cc>
  403938:	stp	x29, x30, [sp, #-32]!
  40393c:	mov	x29, sp
  403940:	str	x19, [sp, #16]
  403944:	mov	x19, x0
  403948:	mov	x0, x19
  40394c:	bl	401280 <fgetc@plt>
  403950:	cmn	w0, #0x1
  403954:	b.eq	403968 <ferror@plt+0x2518>  // b.none
  403958:	cmp	w0, #0xa
  40395c:	b.ne	403948 <ferror@plt+0x24f8>  // b.any
  403960:	mov	w0, #0x0                   	// #0
  403964:	b	40396c <ferror@plt+0x251c>
  403968:	mov	w0, #0x1                   	// #1
  40396c:	ldr	x19, [sp, #16]
  403970:	ldp	x29, x30, [sp], #32
  403974:	ret
  403978:	stp	x29, x30, [sp, #-64]!
  40397c:	mov	x29, sp
  403980:	stp	x19, x20, [sp, #16]
  403984:	adrp	x20, 414000 <ferror@plt+0x12bb0>
  403988:	add	x20, x20, #0xdf0
  40398c:	stp	x21, x22, [sp, #32]
  403990:	adrp	x21, 414000 <ferror@plt+0x12bb0>
  403994:	add	x21, x21, #0xde8
  403998:	sub	x20, x20, x21
  40399c:	mov	w22, w0
  4039a0:	stp	x23, x24, [sp, #48]
  4039a4:	mov	x23, x1
  4039a8:	mov	x24, x2
  4039ac:	bl	401118 <memcpy@plt-0x38>
  4039b0:	cmp	xzr, x20, asr #3
  4039b4:	b.eq	4039e0 <ferror@plt+0x2590>  // b.none
  4039b8:	asr	x20, x20, #3
  4039bc:	mov	x19, #0x0                   	// #0
  4039c0:	ldr	x3, [x21, x19, lsl #3]
  4039c4:	mov	x2, x24
  4039c8:	add	x19, x19, #0x1
  4039cc:	mov	x1, x23
  4039d0:	mov	w0, w22
  4039d4:	blr	x3
  4039d8:	cmp	x20, x19
  4039dc:	b.ne	4039c0 <ferror@plt+0x2570>  // b.any
  4039e0:	ldp	x19, x20, [sp, #16]
  4039e4:	ldp	x21, x22, [sp, #32]
  4039e8:	ldp	x23, x24, [sp, #48]
  4039ec:	ldp	x29, x30, [sp], #64
  4039f0:	ret
  4039f4:	nop
  4039f8:	ret
  4039fc:	nop
  403a00:	adrp	x2, 415000 <ferror@plt+0x13bb0>
  403a04:	mov	x1, #0x0                   	// #0
  403a08:	ldr	x2, [x2, #400]
  403a0c:	b	4011d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403a10 <.fini>:
  403a10:	stp	x29, x30, [sp, #-16]!
  403a14:	mov	x29, sp
  403a18:	ldp	x29, x30, [sp], #16
  403a1c:	ret
