1 -399 -200  23601 1800  0 0
2 -399 1800  23281 3800  0 0
3 -399 3800  23601 5800  0 0
4 -399 5800  23601 7800  0 0
5 -399 7800  23441 9800  0 0
6 -399 9800  23281 11800  0 0
7 -399 11800  23281 13800  0 0
8 -399 13800  23441 15800  0 0
9 -399 15800  23601 17800  0 0
twpin_N[8] 23801 420  24201 580  6 -2
twpin_N[7] 23801 6180  24201 6340  6 -2
twpin_N[6] 23801 15520  24201 15680  6 -2
twpin_N[5] 23801 14180  24201 14340  6 -2
twpin_N[4] 23801 14720  24201 14880  6 -2
twpin_N[3] 23801 8790  24201 8950  6 -2
twpin_N[2] 23801 15120  24201 15280  6 -2
twpin_N[1] 23801 17120  24201 17280  6 -2
twpin_N[0] 11601 -800  11761 -400  0 -3
twpin_clock -999 6480  -599 6640  7 -1
twpin_counter[7] 23801 4720  24201 4880  6 -2
twpin_counter[6] 17201 -800  17361 -400  0 -3
twpin_counter[5] 14011 18000  14171 18400  3 -4
twpin_counter[4] 16561 18000  16721 18400  3 -4
twpin_counter[3] 23801 2720  24201 2880  6 -2
twpin_counter[2] 23801 16720  24201 16880  6 -2
twpin_counter[1] 18011 18000  18171 18400  3 -4
twpin_counter[0] 22011 18000  22171 18400  3 -4
twpin_done 12401 18000  12561 18400  3 -4
twpin_dp[8] -999 16720  -599 16880  7 -1
twpin_dp[7] 9451 18000  9611 18400  3 -4
twpin_dp[6] 8571 -800  8731 -400  0 -3
twpin_dp[5] 9051 18000  9211 18400  3 -4
twpin_dp[4] -999 10720  -599 10880  7 -1
twpin_dp[3] -999 2720  -599 2880  7 -1
twpin_dp[2] -999 720  -599 880  7 -1
twpin_dp[1] 10481 18000  10641 18400  3 -4
twpin_dp[0] 9511 -800  9671 -400  0 -3
twpin_reset 9911 -800  10071 -400  0 -3
twpin_sr[7] 4711 18000  4871 18400  3 -4
twpin_sr[6] 13531 18000  13691 18400  3 -4
twpin_sr[5] -999 11120  -599 11280  7 -1
twpin_sr[4] -999 8720  -599 8880  7 -1
twpin_sr[3] -999 6880  -599 7040  7 -1
twpin_sr[2] -999 4720  -599 4880  7 -1
twpin_sr[1] -999 12720  -599 12880  7 -1
twpin_sr[0] -999 14720  -599 14880  7 -1
twpin_start 6001 -800  6161 -400  0 -3
