#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18ad1a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18ad330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x18a4540 .functor NOT 1, L_0x18db730, C4<0>, C4<0>, C4<0>;
L_0x18db490 .functor XOR 1, L_0x18db330, L_0x18db3f0, C4<0>, C4<0>;
L_0x18db620 .functor XOR 1, L_0x18db490, L_0x18db550, C4<0>, C4<0>;
v0x18d8c70_0 .net *"_ivl_10", 0 0, L_0x18db550;  1 drivers
v0x18d8d70_0 .net *"_ivl_12", 0 0, L_0x18db620;  1 drivers
v0x18d8e50_0 .net *"_ivl_2", 0 0, L_0x18db290;  1 drivers
v0x18d8f10_0 .net *"_ivl_4", 0 0, L_0x18db330;  1 drivers
v0x18d8ff0_0 .net *"_ivl_6", 0 0, L_0x18db3f0;  1 drivers
v0x18d9120_0 .net *"_ivl_8", 0 0, L_0x18db490;  1 drivers
v0x18d9200_0 .var "clk", 0 0;
v0x18d92a0_0 .net "f_dut", 0 0, L_0x18db130;  1 drivers
v0x18d9340_0 .net "f_ref", 0 0, L_0x18da4b0;  1 drivers
v0x18d9470_0 .var/2u "stats1", 159 0;
v0x18d9510_0 .var/2u "strobe", 0 0;
v0x18d95b0_0 .net "tb_match", 0 0, L_0x18db730;  1 drivers
v0x18d9670_0 .net "tb_mismatch", 0 0, L_0x18a4540;  1 drivers
v0x18d9730_0 .net "wavedrom_enable", 0 0, v0x18d7880_0;  1 drivers
v0x18d97d0_0 .net "wavedrom_title", 511 0, v0x18d7940_0;  1 drivers
v0x18d98a0_0 .net "x1", 0 0, v0x18d7a00_0;  1 drivers
v0x18d9940_0 .net "x2", 0 0, v0x18d7aa0_0;  1 drivers
v0x18d9af0_0 .net "x3", 0 0, v0x18d7b90_0;  1 drivers
L_0x18db290 .concat [ 1 0 0 0], L_0x18da4b0;
L_0x18db330 .concat [ 1 0 0 0], L_0x18da4b0;
L_0x18db3f0 .concat [ 1 0 0 0], L_0x18db130;
L_0x18db550 .concat [ 1 0 0 0], L_0x18da4b0;
L_0x18db730 .cmp/eeq 1, L_0x18db290, L_0x18db620;
S_0x18ad4c0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x18ad330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1899e70 .functor NOT 1, v0x18d7b90_0, C4<0>, C4<0>, C4<0>;
L_0x18adbe0 .functor AND 1, L_0x1899e70, v0x18d7aa0_0, C4<1>, C4<1>;
L_0x18a45b0 .functor NOT 1, v0x18d7a00_0, C4<0>, C4<0>, C4<0>;
L_0x18d9d90 .functor AND 1, L_0x18adbe0, L_0x18a45b0, C4<1>, C4<1>;
L_0x18d9e60 .functor NOT 1, v0x18d7b90_0, C4<0>, C4<0>, C4<0>;
L_0x18d9ed0 .functor AND 1, L_0x18d9e60, v0x18d7aa0_0, C4<1>, C4<1>;
L_0x18d9f80 .functor AND 1, L_0x18d9ed0, v0x18d7a00_0, C4<1>, C4<1>;
L_0x18da040 .functor OR 1, L_0x18d9d90, L_0x18d9f80, C4<0>, C4<0>;
L_0x18da1a0 .functor NOT 1, v0x18d7aa0_0, C4<0>, C4<0>, C4<0>;
L_0x18da210 .functor AND 1, v0x18d7b90_0, L_0x18da1a0, C4<1>, C4<1>;
L_0x18da330 .functor AND 1, L_0x18da210, v0x18d7a00_0, C4<1>, C4<1>;
L_0x18da3a0 .functor OR 1, L_0x18da040, L_0x18da330, C4<0>, C4<0>;
L_0x18da520 .functor AND 1, v0x18d7b90_0, v0x18d7aa0_0, C4<1>, C4<1>;
L_0x18da590 .functor AND 1, L_0x18da520, v0x18d7a00_0, C4<1>, C4<1>;
L_0x18da4b0 .functor OR 1, L_0x18da3a0, L_0x18da590, C4<0>, C4<0>;
v0x18a47b0_0 .net *"_ivl_0", 0 0, L_0x1899e70;  1 drivers
v0x18a4850_0 .net *"_ivl_10", 0 0, L_0x18d9ed0;  1 drivers
v0x1899ee0_0 .net *"_ivl_12", 0 0, L_0x18d9f80;  1 drivers
v0x18d61e0_0 .net *"_ivl_14", 0 0, L_0x18da040;  1 drivers
v0x18d62c0_0 .net *"_ivl_16", 0 0, L_0x18da1a0;  1 drivers
v0x18d63f0_0 .net *"_ivl_18", 0 0, L_0x18da210;  1 drivers
v0x18d64d0_0 .net *"_ivl_2", 0 0, L_0x18adbe0;  1 drivers
v0x18d65b0_0 .net *"_ivl_20", 0 0, L_0x18da330;  1 drivers
v0x18d6690_0 .net *"_ivl_22", 0 0, L_0x18da3a0;  1 drivers
v0x18d6800_0 .net *"_ivl_24", 0 0, L_0x18da520;  1 drivers
v0x18d68e0_0 .net *"_ivl_26", 0 0, L_0x18da590;  1 drivers
v0x18d69c0_0 .net *"_ivl_4", 0 0, L_0x18a45b0;  1 drivers
v0x18d6aa0_0 .net *"_ivl_6", 0 0, L_0x18d9d90;  1 drivers
v0x18d6b80_0 .net *"_ivl_8", 0 0, L_0x18d9e60;  1 drivers
v0x18d6c60_0 .net "f", 0 0, L_0x18da4b0;  alias, 1 drivers
v0x18d6d20_0 .net "x1", 0 0, v0x18d7a00_0;  alias, 1 drivers
v0x18d6de0_0 .net "x2", 0 0, v0x18d7aa0_0;  alias, 1 drivers
v0x18d6ea0_0 .net "x3", 0 0, v0x18d7b90_0;  alias, 1 drivers
S_0x18d6fe0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x18ad330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x18d77c0_0 .net "clk", 0 0, v0x18d9200_0;  1 drivers
v0x18d7880_0 .var "wavedrom_enable", 0 0;
v0x18d7940_0 .var "wavedrom_title", 511 0;
v0x18d7a00_0 .var "x1", 0 0;
v0x18d7aa0_0 .var "x2", 0 0;
v0x18d7b90_0 .var "x3", 0 0;
E_0x18a8080/0 .event negedge, v0x18d77c0_0;
E_0x18a8080/1 .event posedge, v0x18d77c0_0;
E_0x18a8080 .event/or E_0x18a8080/0, E_0x18a8080/1;
E_0x18a7e10 .event negedge, v0x18d77c0_0;
E_0x18939f0 .event posedge, v0x18d77c0_0;
S_0x18d72c0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x18d6fe0;
 .timescale -12 -12;
v0x18d74c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18d75c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x18d6fe0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18d7c90 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x18ad330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x18da7c0 .functor NOT 1, v0x18d7aa0_0, C4<0>, C4<0>, C4<0>;
L_0x18da940 .functor AND 1, v0x18d7b90_0, L_0x18da7c0, C4<1>, C4<1>;
L_0x18dab30 .functor NOT 1, v0x18d7a00_0, C4<0>, C4<0>, C4<0>;
L_0x18dacb0 .functor AND 1, L_0x18da940, L_0x18dab30, C4<1>, C4<1>;
L_0x18dadf0 .functor AND 1, v0x18d7b90_0, v0x18d7a00_0, C4<1>, C4<1>;
L_0x18dae60 .functor OR 1, L_0x18dacb0, L_0x18dadf0, C4<0>, C4<0>;
L_0x18dafb0 .functor NOT 1, v0x18d7a00_0, C4<0>, C4<0>, C4<0>;
L_0x18db020 .functor AND 1, v0x18d7aa0_0, L_0x18dafb0, C4<1>, C4<1>;
L_0x18db130 .functor OR 1, L_0x18dae60, L_0x18db020, C4<0>, C4<0>;
v0x18d7ea0_0 .net *"_ivl_0", 0 0, L_0x18da7c0;  1 drivers
v0x18d7f80_0 .net *"_ivl_10", 0 0, L_0x18dae60;  1 drivers
v0x18d8060_0 .net *"_ivl_12", 0 0, L_0x18dafb0;  1 drivers
v0x18d8150_0 .net *"_ivl_14", 0 0, L_0x18db020;  1 drivers
v0x18d8230_0 .net *"_ivl_2", 0 0, L_0x18da940;  1 drivers
v0x18d8360_0 .net *"_ivl_4", 0 0, L_0x18dab30;  1 drivers
v0x18d8440_0 .net *"_ivl_6", 0 0, L_0x18dacb0;  1 drivers
v0x18d8520_0 .net *"_ivl_8", 0 0, L_0x18dadf0;  1 drivers
v0x18d8600_0 .net "f", 0 0, L_0x18db130;  alias, 1 drivers
v0x18d8750_0 .net "x1", 0 0, v0x18d7a00_0;  alias, 1 drivers
v0x18d87f0_0 .net "x2", 0 0, v0x18d7aa0_0;  alias, 1 drivers
v0x18d88e0_0 .net "x3", 0 0, v0x18d7b90_0;  alias, 1 drivers
S_0x18d8a50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x18ad330;
 .timescale -12 -12;
E_0x18a82d0 .event anyedge, v0x18d9510_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18d9510_0;
    %nor/r;
    %assign/vec4 v0x18d9510_0, 0;
    %wait E_0x18a82d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18d6fe0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18d7a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d7aa0_0, 0;
    %assign/vec4 v0x18d7b90_0, 0;
    %wait E_0x18a7e10;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18939f0;
    %load/vec4 v0x18d7b90_0;
    %load/vec4 v0x18d7aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18d7a00_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18d7a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d7aa0_0, 0;
    %assign/vec4 v0x18d7b90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x18a7e10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18d75c0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18a8080;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x18d7a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d7aa0_0, 0;
    %assign/vec4 v0x18d7b90_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18ad330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d9200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d9510_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18ad330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18d9200_0;
    %inv;
    %store/vec4 v0x18d9200_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18ad330;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18d77c0_0, v0x18d9670_0, v0x18d9af0_0, v0x18d9940_0, v0x18d98a0_0, v0x18d9340_0, v0x18d92a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18ad330;
T_7 ;
    %load/vec4 v0x18d9470_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18d9470_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18d9470_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18d9470_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18d9470_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18d9470_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18d9470_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18ad330;
T_8 ;
    %wait E_0x18a8080;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d9470_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d9470_0, 4, 32;
    %load/vec4 v0x18d95b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18d9470_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d9470_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d9470_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d9470_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18d9340_0;
    %load/vec4 v0x18d9340_0;
    %load/vec4 v0x18d92a0_0;
    %xor;
    %load/vec4 v0x18d9340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18d9470_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d9470_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18d9470_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d9470_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/truthtable1/iter3/response4/top_module.sv";
