Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 19aaecb5b10f4347abe4058de2127234 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floating_point_comparator_tb_behav xil_defaultlib.floating_point_comparator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 9 for port 'innA' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/floating_point_single_precesion_ALU/floating_point_single_precesion_ALU.srcs/sources_1/new/floating_point_multiplier.v:264]
WARNING: [VRFC 10-3091] actual bit length 40 differs from formal bit length 9 for port 'innA' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/floating_point_single_precesion_ALU/floating_point_single_precesion_ALU.srcs/sources_1/new/floating_point_multiplier.v:265]
WARNING: [VRFC 10-3091] actual bit length 55 differs from formal bit length 24 for port 'input1' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/floating_point_single_precesion_ALU/floating_point_single_precesion_ALU.srcs/sources_1/new/floating_point_multiplier.v:270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 23 for port 'carry_in' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/floating_point_single_precesion_ALU/floating_point_single_precesion_ALU.srcs/sources_1/new/floating_point_multiplier.v:200]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/floating_point_single_precesion_ALU/floating_point_single_precesion_ALU.srcs/sources_1/new/floating_point_multiplier.v:264]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/floating_point_single_precesion_ALU/floating_point_single_precesion_ALU.srcs/sources_1/new/floating_point_multiplier.v:265]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/floating_point_single_precesion_ALU/floating_point_single_precesion_ALU.srcs/sources_1/new/floating_point_multiplier.v:270]
WARNING: [VRFC 10-3283] element index 47 into 'unbiased_result_expo' is out of bounds [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/floating_point_single_precesion_ALU/floating_point_single_precesion_ALU.srcs/sources_1/new/floating_point_multiplier.v:261]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.two_one_mux
Compiling module xil_defaultlib.one_bit_carry_select_adder
Compiling module xil_defaultlib.n_bit_carry_select_adder_default
Compiling module xil_defaultlib.and_block_default
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.adder_block_default
Compiling module xil_defaultlib.nand_block_default
Compiling module xil_defaultlib.last_fa_default
Compiling module xil_defaultlib.woogh_boogly_default
Compiling module xil_defaultlib.normaliser
Compiling module xil_defaultlib.floating_point_multiplier
Compiling module xil_defaultlib.floating_point_comparator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floating_point_comparator_tb_behav
