// Seed: 3915987832
module module_0 #(
    parameter id_12 = 32'd39
) (
    output tri0 id_0,
    output tri0 id_1
);
  parameter id_3 = id_3;
  wire id_4;
  function id_5;
    output id_6 = 1 ? -1'b0 : -1;
    id_4 = 1;
  endfunction
  localparam id_7 = id_3;
  uwire   id_8 = (id_5);
  supply0 id_9;
  assign module_1.type_0 = 0;
  reg  id_10;
  wire id_11;
  assign id_9 = -1;
  assign id_1 = -1 - id_8;
  always_latch id_10 <= 1;
  defparam id_12 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output tri id_2,
    output uwire id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wire id_6,
    output uwire id_7,
    output uwire id_8,
    input wire id_9,
    inout wand id_10,
    input tri id_11,
    output uwire id_12,
    input uwire id_13,
    output tri1 id_14,
    output wor id_15,
    input tri0 id_16,
    output tri1 id_17,
    input uwire id_18,
    input tri1 id_19,
    input supply0 id_20,
    output wire id_21,
    output wor id_22,
    input tri0 id_23
);
  always @(-1 or posedge id_18 or -1) begin : LABEL_0
    id_15 = 1;
  end
  wire id_25;
  module_0 modCall_1 (
      id_0,
      id_14
  );
  wire id_26;
  assign id_14 = id_20;
  wire id_27;
  assign id_0 = -1;
endmodule
