

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Thu Apr 20 16:52:12 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_3b
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   24|   25|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   22|   22|        17|          2|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    413|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    345|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    212|
|Register         |        -|      -|     486|     37|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     834|   1007|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32bkb_U1  |matmul_hw_fadd_32bkb  |        0|      2|  205|  205|
    |matmul_hw_fmul_32cud_U2  |matmul_hw_fmul_32cud  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  345|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_202_p2                  |     +    |      0|  0|   2|           1|           2|
    |indvar_flatten_next_fu_196_p2  |     +    |      0|  0|   3|           3|           1|
    |j_1_fu_300_p2                  |     +    |      0|  0|   2|           1|           2|
    |tmp_10_fu_350_p2               |     +    |      0|  0|   4|           4|           4|
    |tmp_9_fu_289_p2                |     +    |      0|  0|   3|           2|           3|
    |exitcond_flatten_fu_190_p2     |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_208_p2             |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_228_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |tmp_3_fu_326_p2                |   icmp   |      0|  0|   1|           2|           1|
    |tmp_mid1_fu_222_p2             |   icmp   |      0|  0|   1|           2|           1|
    |tmp_7_fu_272_p2                |    or    |      0|  0|   3|           3|           1|
    |a_row_load_1_fu_331_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_339_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_1_1_fu_356_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_1_2_fu_362_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_1_3_fu_396_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_1_4_fu_403_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_1_1_fu_368_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_1_2_fu_375_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_1_3_fu_382_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_1_4_fu_389_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_load_0_phi_fu_410_p3    |  select  |      0|  0|  32|           1|          32|
    |b_copy_load_1_phi_fu_418_p3    |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_214_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp_1_mid2_v_fu_242_p3         |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_fu_234_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 413|          40|         411|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  32|          3|   32|         96|
    |ap_NS_fsm                     |   1|          5|    1|          5|
    |ap_enable_reg_pp0_iter8       |   1|          2|    1|          2|
    |b_Addr_A_orig                 |  32|          3|   32|         96|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_181_p0                 |  32|          3|   32|         96|
    |grp_fu_181_p1                 |  32|          3|   32|         96|
    |grp_fu_186_p0                 |  32|          3|   32|         96|
    |grp_fu_186_p1                 |  32|          3|   32|         96|
    |i_phi_fu_163_p4               |   2|          2|    2|          4|
    |i_reg_159                     |   2|          2|    2|          4|
    |indvar_flatten_phi_fu_152_p4  |   3|          2|    3|          6|
    |indvar_flatten_reg_148        |   3|          2|    3|          6|
    |j_phi_fu_174_p4               |   2|          2|    2|          4|
    |j_reg_170                     |   2|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 212|         39|  212|        619|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_load_reg_556               |  32|   0|   32|          0|
    |a_row_load_1_reg_577         |  32|   0|   32|          0|
    |a_row_load_3_fu_76           |  32|   0|   32|          0|
    |a_row_load_4_fu_72           |  32|   0|   32|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |b_copy_0_0_reg_566           |  32|   0|   32|          0|
    |b_copy_0_1_5_fu_84           |  32|   0|   32|          0|
    |b_copy_0_1_fu_80             |  32|   0|   32|          0|
    |b_copy_1_1_5_fu_92           |  32|   0|   32|          0|
    |b_copy_1_1_fu_88             |  32|   0|   32|          0|
    |b_copy_load_1_phi_reg_597    |  32|   0|   32|          0|
    |exitcond_flatten_reg_495     |   1|   0|    1|          0|
    |i_reg_159                    |   2|   0|    2|          0|
    |indvar_flatten_next_reg_499  |   3|   0|    3|          0|
    |indvar_flatten_reg_148       |   3|   0|    3|          0|
    |j_1_reg_572                  |   2|   0|    2|          0|
    |j_mid2_reg_504               |   2|   0|    2|          0|
    |j_reg_170                    |   2|   0|    2|          0|
    |tmp_10_reg_587               |   4|   0|    4|          0|
    |tmp_1_mid2_v_reg_520         |   2|   0|    2|          0|
    |tmp_1_reg_525                |   2|   0|    3|          1|
    |tmp_2_1_reg_607              |  32|   0|   32|          0|
    |tmp_5_1_reg_617              |  32|   0|   32|          0|
    |tmp_5_reg_612                |  32|   0|   32|          0|
    |tmp_mid2_reg_512             |   1|   0|    1|          0|
    |tmp_reg_541                  |   1|   0|    1|          0|
    |tmp_s_reg_602                |  32|   0|   32|          0|
    |exitcond_flatten_reg_495     |   0|   1|    1|          0|
    |tmp_10_reg_587               |   0|   4|    4|          0|
    |tmp_2_1_reg_607              |   0|  32|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 486|  37|  524|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
|b_Addr_A  | out |   32|    bram    |       b      |     array    |
|b_EN_A    | out |    1|    bram    |       b      |     array    |
|b_WEN_A   | out |    4|    bram    |       b      |     array    |
|b_Din_A   | out |   32|    bram    |       b      |     array    |
|b_Dout_A  |  in |   32|    bram    |       b      |     array    |
|b_Clk_A   | out |    1|    bram    |       b      |     array    |
|b_Rst_A   | out |    1|    bram    |       b      |     array    |
|c_Addr_A  | out |   32|    bram    |       c      |     array    |
|c_EN_A    | out |    1|    bram    |       c      |     array    |
|c_WEN_A   | out |    4|    bram    |       c      |     array    |
|c_Din_A   | out |   32|    bram    |       c      |     array    |
|c_Dout_A  |  in |   32|    bram    |       c      |     array    |
|c_Clk_A   | out |    1|    bram    |       c      |     array    |
|c_Rst_A   | out |    1|    bram    |       c      |     array    |
+----------+-----+-----+------------+--------------+--------------+

