\hypertarget{group__RCC__APB1__Force__Release__Reset}{}\doxysection{APB1 Peripheral Force Release Reset}
\label{group__RCC__APB1__Force__Release__Reset}\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}


Force or release APB1 peripheral reset.  


Collaboration diagram for APB1 Peripheral Force Release Reset\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__APB1__Force__Release__Reset}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}()
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga1010b7c4a9122449860babb341f01d7b}\label{group__RCC__APB1__Force__Release__Reset_ga1010b7c4a9122449860babb341f01d7b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga3446c3ea4d5e101b591fcb0222d0fb10}\label{group__RCC__APB1__Force__Release__Reset_ga3446c3ea4d5e101b591fcb0222d0fb10}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_gab4de80173ffa0e599baab0e76d562cc3}\label{group__RCC__APB1__Force__Release__Reset_gab4de80173ffa0e599baab0e76d562cc3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga551c171f88af86ca985db634ac9e3275}\label{group__RCC__APB1__Force__Release__Reset_ga551c171f88af86ca985db634ac9e3275}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_gaf0d824c0c76161daaefa6fd7ba2c0302}\label{group__RCC__APB1__Force__Release__Reset_gaf0d824c0c76161daaefa6fd7ba2c0302}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_gaf454341fae45fdfacfea2f45c07ce3e0}\label{group__RCC__APB1__Force__Release__Reset_gaf454341fae45fdfacfea2f45c07ce3e0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga7b583a5b7aa68cbc039d02a3cdb25e1f}\label{group__RCC__APB1__Force__Release__Reset_ga7b583a5b7aa68cbc039d02a3cdb25e1f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+FORCE\+\_\+\+RESET}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+OPAMPRST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga76cc40a6695938f9b0fb602a68a4ac31}\label{group__RCC__APB1__Force__Release__Reset_ga76cc40a6695938f9b0fb602a68a4ac31}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+FORCE\+\_\+\+RESET}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_gae490f9c0107ca58b2881ee5237653076}\label{group__RCC__APB1__Force__Release__Reset_gae490f9c0107ca58b2881ee5237653076}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+FORCE\+\_\+\+RESET}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR2, RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_gafaeb34a2efd7f91b417eee60045579fe}\label{group__RCC__APB1__Force__Release__Reset_gafaeb34a2efd7f91b417eee60045579fe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+FORCE\+\_\+\+RESET}()~SET\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR2, RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM2\+RST)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}()
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga4b1b3b45c95788edb29ccd2bf6994826}\label{group__RCC__APB1__Force__Release__Reset_ga4b1b3b45c95788edb29ccd2bf6994826}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga7eba1763b83169bc7cec3e10bfbccf20}\label{group__RCC__APB1__Force__Release__Reset_ga7eba1763b83169bc7cec3e10bfbccf20}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga8baebf28a2739de5f3c5ef72519b9499}\label{group__RCC__APB1__Force__Release__Reset_ga8baebf28a2739de5f3c5ef72519b9499}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}\label{group__RCC__APB1__Force__Release__Reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga383f01978613c3b08659efab5153b4b9}\label{group__RCC__APB1__Force__Release__Reset_ga383f01978613c3b08659efab5153b4b9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_gaaa5a340d38d50e508243f48bbb47dd32}\label{group__RCC__APB1__Force__Release__Reset_gaaa5a340d38d50e508243f48bbb47dd32}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga037bf7392d6912aca9ad82fa90bb6197}\label{group__RCC__APB1__Force__Release__Reset_ga037bf7392d6912aca9ad82fa90bb6197}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+RELEASE\+\_\+\+RESET}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+OPAMPRST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga70b1086ae23902e74a5a2a596a848430}\label{group__RCC__APB1__Force__Release__Reset_ga70b1086ae23902e74a5a2a596a848430}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+RELEASE\+\_\+\+RESET}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR1, RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga2353b603aec972b0bc0afa52ce78ad42}\label{group__RCC__APB1__Force__Release__Reset_ga2353b603aec972b0bc0afa52ce78ad42}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+RELEASE\+\_\+\+RESET}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR2, RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST)
\item 
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga55d7026280dfc8ef6c58f573412c3c4a}\label{group__RCC__APB1__Force__Release__Reset_ga55d7026280dfc8ef6c58f573412c3c4a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+RELEASE\+\_\+\+RESET}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB1\+RSTR2, RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM2\+RST)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Force or release APB1 peripheral reset. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga6f6e7048eca1abd1be132027f5b79465}\label{group__RCC__APB1__Force__Release__Reset_ga6f6e7048eca1abd1be132027f5b79465}} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_APB1\_FORCE\_RESET@{\_\_HAL\_RCC\_APB1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_APB1\_FORCE\_RESET@{\_\_HAL\_RCC\_APB1\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_APB1\_FORCE\_RESET}{\_\_HAL\_RCC\_APB1\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 WRITE\_REG(RCC-\/>APB1RSTR1, 0xFFFFFFFFUL); \(\backslash\)}
\DoxyCodeLine{                                                 WRITE\_REG(RCC-\/>APB1RSTR2, 0xFFFFFFFFUL); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group__RCC__APB1__Force__Release__Reset_ga9d0742ab271ace3dbe1a4e83de3d017b}\label{group__RCC__APB1__Force__Release__Reset_ga9d0742ab271ace3dbe1a4e83de3d017b}} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_APB1\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                                 WRITE\_REG(RCC-\/>APB1RSTR1, 0x00000000UL); \(\backslash\)}
\DoxyCodeLine{                                                 WRITE\_REG(RCC-\/>APB1RSTR2, 0x00000000UL); \(\backslash\)}
\DoxyCodeLine{                                               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
