// Seed: 2452216852
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    input wand id_2,
    input tri id_3,
    output wand id_4,
    output tri1 id_5,
    input wire id_6,
    output uwire id_7,
    output uwire id_8,
    output uwire id_9,
    input wire id_10,
    input uwire id_11
);
  wire id_13;
  wire [1 : 1] id_14;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output tri0 id_2,
    input wire id_3,
    output wand id_4,
    input supply1 id_5,
    output supply1 id_6,
    output supply1 id_7,
    output wor id_8,
    output tri1 id_9,
    input uwire id_10,
    input uwire id_11
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_3,
      id_5,
      id_6,
      id_7,
      id_5,
      id_7,
      id_1,
      id_0,
      id_10,
      id_10
  );
  assign modCall_1.id_2 = 0;
endmodule
