Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug 14 22:01:06 2022
| Host         : CANAVAR running 64-bit major release  (build 9200)
| Command      : report_methodology -file kontrolcu_methodology_drc_routed.rpt -pb kontrolcu_methodology_drc_routed.pb -rpx kontrolcu_methodology_drc_routed.rpx
| Design       : kontrolcu
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 58
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 9          |
| SYNTH-11  | Warning  | DSP output not registered     | 1          |
| TIMING-16 | Warning  | Large setup violation         | 16         |
| TIMING-18 | Warning  | Missing input or output delay | 7          |
| TIMING-20 | Warning  | Non-clocked latch             | 25         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell uart/sonuc1_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) cos/sonuc1_reg[1]/CLR, cos/sonuc1_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell uart/sonuc1_reg[3]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) cos/sonuc1_reg[0]/CLR, cos/sonuc1_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell uart/sonuc2_reg[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sin/sonuc2_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell uart/sonuc2_reg[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sin/sonuc2_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell uart/sonuc2_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) sin/sonuc2_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell uart/sonuc2_reg[2]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) cos/sonuc2_reg[1]/CLR, cos/sonuc2_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell uart/sonuc2_reg[3]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) cos/sonuc2_reg[0]/CLR, cos/sonuc2_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell uart/sonuc2_reg[3]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sin/sonuc2_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell uart/sonuc_reg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sin/sonuc_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance karekok/sonuc18 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -423.633 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi0_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -434.892 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi2_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -435.374 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi1_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -435.802 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi0_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -436.191 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi0_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -436.515 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi1_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -436.703 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi1_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -436.808 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi0_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -437.035 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi1_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -445.841 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi2_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -445.924 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi2_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -446.194 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi2_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -446.389 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi3_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -446.400 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi3_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -446.405 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi3_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -446.608 ns between karekok/sonuc18/CLK (clocked by sys_clk_pin) and sayi3_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RsRx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on RsTx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on dp relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cos/sonuc1_reg[0] cannot be properly analyzed as its control pin cos/sonuc1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch cos/sonuc1_reg[1] cannot be properly analyzed as its control pin cos/sonuc1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch cos/sonuc1_reg[2] cannot be properly analyzed as its control pin cos/sonuc1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch cos/sonuc1_reg[3] cannot be properly analyzed as its control pin cos/sonuc1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch cos/sonuc2_reg[0] cannot be properly analyzed as its control pin cos/sonuc2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch cos/sonuc2_reg[1] cannot be properly analyzed as its control pin cos/sonuc2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch cos/sonuc2_reg[2] cannot be properly analyzed as its control pin cos/sonuc2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch cos/sonuc2_reg[3] cannot be properly analyzed as its control pin cos/sonuc2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch cos/sonuc_reg[0]/L7 (in cos/sonuc_reg[0] macro) cannot be properly analyzed as its control pin cos/sonuc_reg[0]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch ekran/seg_reg[0] cannot be properly analyzed as its control pin ekran/seg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch ekran/seg_reg[1] cannot be properly analyzed as its control pin ekran/seg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch ekran/seg_reg[2] cannot be properly analyzed as its control pin ekran/seg_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch ekran/seg_reg[3] cannot be properly analyzed as its control pin ekran/seg_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch ekran/seg_reg[4] cannot be properly analyzed as its control pin ekran/seg_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch ekran/seg_reg[5] cannot be properly analyzed as its control pin ekran/seg_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch ekran/seg_reg[6] cannot be properly analyzed as its control pin ekran/seg_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch sin/sonuc1_reg[0] cannot be properly analyzed as its control pin sin/sonuc1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch sin/sonuc1_reg[1] cannot be properly analyzed as its control pin sin/sonuc1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch sin/sonuc1_reg[2] cannot be properly analyzed as its control pin sin/sonuc1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch sin/sonuc1_reg[3] cannot be properly analyzed as its control pin sin/sonuc1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch sin/sonuc2_reg[0] cannot be properly analyzed as its control pin sin/sonuc2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch sin/sonuc2_reg[1] cannot be properly analyzed as its control pin sin/sonuc2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch sin/sonuc2_reg[2] cannot be properly analyzed as its control pin sin/sonuc2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch sin/sonuc2_reg[3] cannot be properly analyzed as its control pin sin/sonuc2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch sin/sonuc_reg[0] cannot be properly analyzed as its control pin sin/sonuc_reg[0]/G is not reached by a timing clock
Related violations: <none>


