// Seed: 789081868
module module_0 ();
endmodule
module module_1 #(
    parameter id_10 = 32'd95,
    parameter id_2  = 32'd39
) (
    output tri id_0,
    output tri0 id_1,
    input tri _id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    output wire id_6,
    output wire id_7,
    input tri id_8,
    input tri1 id_9,
    input tri0 _id_10,
    output supply1 id_11,
    input wire id_12
);
  xor primCall (id_0, id_12, id_14, id_15, id_3, id_4, id_5, id_8, id_9);
  logic [id_2 : 1] id_14 = 1;
  logic [-1 : -1  ==  id_10] id_15;
  module_0 modCall_1 ();
endmodule
