============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jan 20 2024  01:29:12 pm
  Module:                 fifo_clean
  Technology library:     slow 
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                    Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                     launch                                    0 R 
(constraints_top.g_line_9)      ext delay                     +1000    1000 R 
read_en                         in port           2 12.1    0    +0    1000 R 
g10890/B                                                         +0    1000   
g10890/Y                        NAND2X8           2  4.1   49   +30    1030 F 
g11472/AN                                                        +0    1030   
g11472/Y                        NAND2BX4          2 10.7  120  +139    1169 F 
g10846/B                                                         +0    1169   
g10846/Y                        NOR2X6            4 11.7   93   +83    1252 R 
g11466/AN                                                        +0    1252   
g11466/Y                        NOR2BX4           8 21.9  194  +229    1481 R 
g10552/B1                                                        +0    1481   
g10552/Y                        AOI221X4          1  2.9  113  +115    1596 F 
g10449/C0                                                        +0    1596   
g10449/Y                        OAI221X4          1  1.5  104   +56    1652 R 
g10429/C0                                                        +0    1652   
g10429/Y                        AOI221X2          1  0.9  104   +55    1707 F 
g10426/B0                                                        +0    1707   
g10426/Y                        OAI211X1          1  0.6   78   +57    1764 R 
data_out_reg[0]/D          <<<  DFFX2                            +0    1764   
data_out_reg[0]/CK              setup                      10  +116    1880 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                               10000 R 
                                uncertainty                      -1    9999 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    8119ps 
Start-point  : read_en
End-point    : data_out_reg[0]/D

