{"vcs1":{"timestamp_begin":1769597115.933613888, "rt":6.79, "ut":6.49, "st":0.21}}
{"vcselab":{"timestamp_begin":1769597122.772599177, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769597123.110149265, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769597115.676146853}
{"VCS_COMP_START_TIME": 1769597115.676146853}
{"VCS_COMP_END_TIME": 1769597123.392898133}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 352916}}
{"vcselab": {"peak_mem": 173708}}
