<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpio › gpio-mpc8xxx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>gpio-mpc8xxx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * GPIOs on MPC512x/8349/8572/8610 and compatible</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008 Peter Korsgaard &lt;jacmet@sunsite.dk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public License</span>
<span class="cm"> * version 2.  This program is licensed &quot;as is&quot; without any warranty of any</span>
<span class="cm"> * kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_gpio.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cp">#define MPC8XXX_GPIO_PINS	32</span>

<span class="cp">#define GPIO_DIR		0x00</span>
<span class="cp">#define GPIO_ODR		0x04</span>
<span class="cp">#define GPIO_DAT		0x08</span>
<span class="cp">#define GPIO_IER		0x0c</span>
<span class="cp">#define GPIO_IMR		0x10</span>
<span class="cp">#define GPIO_ICR		0x14</span>
<span class="cp">#define GPIO_ICR2		0x18</span>

<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="n">mm_gc</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * shadowed data register to be able to clear/set output pins in</span>
<span class="cm">	 * open drain mode safely</span>
<span class="cm">	 */</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">irq</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">of_dev_id_data</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">mpc8xxx_gpio2mask</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">1u</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">MPC8XXX_GPIO_PINS</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">-</span> <span class="n">gpio</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span>
<span class="nf">to_mpc8xxx_gpio_chip</span><span class="p">(</span><span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">mm</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span><span class="p">,</span> <span class="n">mm_gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mpc8xxx_gpio_save_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">to_mpc8xxx_gpio_chip</span><span class="p">(</span><span class="n">mm</span><span class="p">);</span>

	<span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_DAT</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Workaround GPIO 1 errata on MPC8572/MPC8536. The status of GPIOs</span>
<span class="cm"> * defined as output cannot be determined by reading GPDAT register,</span>
<span class="cm"> * so we use shadow data register instead. The status of input pins</span>
<span class="cm"> * is determined by reading GPDAT register.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">mpc8572_gpio_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">to_mpc8xxx_gpio_chip</span><span class="p">(</span><span class="n">mm</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_DAT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">in_be32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_DIR</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">val</span> <span class="o">|</span> <span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">mpc8xxx_gpio2mask</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mpc8xxx_gpio_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_DAT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">mpc8xxx_gpio2mask</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mpc8xxx_gpio_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">to_mpc8xxx_gpio_chip</span><span class="p">(</span><span class="n">mm</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
		<span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">|=</span> <span class="n">mpc8xxx_gpio2mask</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mpc8xxx_gpio2mask</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_DAT</span><span class="p">,</span> <span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mpc8xxx_gpio_dir_in</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">to_mpc8xxx_gpio_chip</span><span class="p">(</span><span class="n">mm</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">clrbits32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_DIR</span><span class="p">,</span> <span class="n">mpc8xxx_gpio2mask</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mpc8xxx_gpio_dir_out</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">to_mpc8xxx_gpio_chip</span><span class="p">(</span><span class="n">mm</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">mpc8xxx_gpio_set</span><span class="p">(</span><span class="n">gc</span><span class="p">,</span> <span class="n">gpio</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">setbits32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_DIR</span><span class="p">,</span> <span class="n">mpc8xxx_gpio2mask</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mpc5121_gpio_dir_out</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* GPIO 28..31 are input only on MPC5121 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&gt;=</span> <span class="mi">28</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">mpc8xxx_gpio_dir_out</span><span class="p">(</span><span class="n">gc</span><span class="p">,</span> <span class="n">gpio</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mpc8xxx_gpio_to_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">to_mpc8xxx_gpio_chip</span><span class="p">(</span><span class="n">mm</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;&amp;</span> <span class="n">offset</span> <span class="o">&lt;</span> <span class="n">MPC8XXX_GPIO_PINS</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">irq_create_mapping</span><span class="p">(</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mpc8xxx_gpio_irq_cascade</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">irq_desc_get_handler_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_desc_get_chip</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">mm_gc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_IER</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_IMR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mask</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">irq_linear_revmap</span><span class="p">(</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span>
						     <span class="mi">32</span> <span class="o">-</span> <span class="n">ffs</span><span class="p">(</span><span class="n">mask</span><span class="p">)));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_eoi</span><span class="p">)</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_eoi</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mpc8xxx_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">mm_gc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">setbits32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_IMR</span><span class="p">,</span> <span class="n">mpc8xxx_gpio2mask</span><span class="p">(</span><span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">)));</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mpc8xxx_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">mm_gc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">clrbits32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_IMR</span><span class="p">,</span> <span class="n">mpc8xxx_gpio2mask</span><span class="p">(</span><span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">)));</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mpc8xxx_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">mm_gc</span><span class="p">;</span>

	<span class="n">out_be32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_IER</span><span class="p">,</span> <span class="n">mpc8xxx_gpio2mask</span><span class="p">(</span><span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">)));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mpc8xxx_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">mm_gc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">flow_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span>:
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">setbits32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_ICR</span><span class="p">,</span>
			  <span class="n">mpc8xxx_gpio2mask</span><span class="p">(</span><span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">)));</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_BOTH</span>:
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_ICR</span><span class="p">,</span>
			  <span class="n">mpc8xxx_gpio2mask</span><span class="p">(</span><span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">)));</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mpc512x_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">mm_gc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_ICR</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="mi">15</span> <span class="o">-</span> <span class="n">gpio</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">mm</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_ICR2</span><span class="p">;</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="mi">15</span> <span class="o">-</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">%</span> <span class="mi">16</span><span class="p">))</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">flow_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span>:
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span>:
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">clrsetbits_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">,</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_RISING</span>:
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span>:
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">clrsetbits_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_BOTH</span>:
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">mpc8xxx_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mpc8xxx-gpio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">mpc8xxx_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">mpc8xxx_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">mpc8xxx_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">mpc8xxx_irq_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">mpc8xxx_gpio_irq_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span>
				<span class="n">irq_hw_number_t</span> <span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">h</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">of_dev_id_data</span><span class="p">)</span>
		<span class="n">mpc8xxx_irq_chip</span><span class="p">.</span><span class="n">irq_set_type</span> <span class="o">=</span> <span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">of_dev_id_data</span><span class="p">;</span>

	<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">h</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">);</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mpc8xxx_irq_chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">mpc8xxx_gpio_irq_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span>	<span class="o">=</span> <span class="n">mpc8xxx_gpio_irq_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate</span>	<span class="o">=</span> <span class="n">irq_domain_xlate_twocell</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">mpc8xxx_gpio_ids</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,mpc8349-gpio&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,mpc8572-gpio&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,mpc8610-gpio&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,mpc5121-gpio&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">mpc512x_irq_set_type</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,pq3-gpio&quot;</span><span class="p">,</span>     <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,qoriq-gpio&quot;</span><span class="p">,</span>   <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">mpc8xxx_add_controller</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mpc8xxx_gpio_chip</span> <span class="o">*</span><span class="n">mpc8xxx_gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">hwirq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">mpc8xxx_gc</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">mpc8xxx_gc</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mpc8xxx_gc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">mm_gc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">mm_gc</span><span class="p">;</span>
	<span class="n">gc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">gc</span><span class="p">;</span>

	<span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">save_regs</span> <span class="o">=</span> <span class="n">mpc8xxx_gpio_save_regs</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">ngpio</span> <span class="o">=</span> <span class="n">MPC8XXX_GPIO_PINS</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">direction_input</span> <span class="o">=</span> <span class="n">mpc8xxx_gpio_dir_in</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">direction_output</span> <span class="o">=</span> <span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;fsl,mpc5121-gpio&quot;</span><span class="p">)</span> <span class="o">?</span>
		<span class="n">mpc5121_gpio_dir_out</span> <span class="o">:</span> <span class="n">mpc8xxx_gpio_dir_out</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">get</span> <span class="o">=</span> <span class="n">of_device_is_compatible</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;fsl,mpc8572-gpio&quot;</span><span class="p">)</span> <span class="o">?</span>
		<span class="n">mpc8572_gpio_get</span> <span class="o">:</span> <span class="n">mpc8xxx_gpio_get</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">set</span> <span class="o">=</span> <span class="n">mpc8xxx_gpio_set</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">to_irq</span> <span class="o">=</span> <span class="n">mpc8xxx_gpio_to_irq</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">of_mm_gpiochip_add</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="n">mm_gc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">hwirq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hwirq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">skip_irq</span><span class="p">;</span>

	<span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq_domain_add_linear</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="n">MPC8XXX_GPIO_PINS</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">mpc8xxx_gpio_irq_ops</span><span class="p">,</span> <span class="n">mpc8xxx_gc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">skip_irq</span><span class="p">;</span>

	<span class="n">id</span> <span class="o">=</span> <span class="n">of_match_node</span><span class="p">(</span><span class="n">mpc8xxx_gpio_ids</span><span class="p">,</span> <span class="n">np</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="p">)</span>
		<span class="n">mpc8xxx_gc</span><span class="o">-&gt;</span><span class="n">of_dev_id_data</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>

	<span class="cm">/* ack and mask all irqs */</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_IER</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">GPIO_IMR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">hwirq</span><span class="p">,</span> <span class="n">mpc8xxx_gc</span><span class="p">);</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">hwirq</span><span class="p">,</span> <span class="n">mpc8xxx_gpio_irq_cascade</span><span class="p">);</span>

<span class="nl">skip_irq:</span>
	<span class="k">return</span><span class="p">;</span>

<span class="nl">err:</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: registration failed with status %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">np</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">mpc8xxx_gc</span><span class="p">);</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">mpc8xxx_add_gpiochips</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>

	<span class="n">for_each_matching_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="n">mpc8xxx_gpio_ids</span><span class="p">)</span>
		<span class="n">mpc8xxx_add_controller</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">mpc8xxx_add_gpiochips</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
