

================================================================
== Vitis HLS Report for 'chan_est_top_Pipeline_pilot_scan'
================================================================
* Date:           Sat Feb 28 15:53:58 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        chan_est
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      178|      178|  0.593 us|  0.593 us|  173|  173|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pilot_scan  |      176|      176|         6|          1|          1|   172|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [chan_est.cpp:246]   --->   Operation 9 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln246 = store i8 0, i8 %m" [chan_est.cpp:246]   --->   Operation 10 'store' 'store_ln246' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_251_2"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m_1 = load i8 %m" [chan_est.cpp:248]   --->   Operation 12 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.76ns)   --->   "%icmp_ln246 = icmp_eq  i8 %m_1, i8 172" [chan_est.cpp:246]   --->   Operation 13 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%add_ln246 = add i8 %m_1, i8 1" [chan_est.cpp:246]   --->   Operation 14 'add' 'add_ln246' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln246 = br i1 %icmp_ln246, void %VITIS_LOOP_251_2.split, void %VITIS_LOOP_269_3.preheader.exitStub" [chan_est.cpp:246]   --->   Operation 15 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln246 = store i8 %add_ln246, i8 %m" [chan_est.cpp:246]   --->   Operation 16 'store' 'store_ln246' <Predicate = (!icmp_ln246)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i8 %m_1" [chan_est.cpp:246]   --->   Operation 17 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %m_1" [chan_est.cpp:248]   --->   Operation 18 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln248, i3 0" [chan_est.cpp:248]   --->   Operation 19 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m_1, i1 0" [chan_est.cpp:248]   --->   Operation 20 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i9 %tmp" [chan_est.cpp:248]   --->   Operation 21 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.78ns)   --->   "%sub_ln248 = sub i10 %p_shl, i10 %zext_ln248" [chan_est.cpp:248]   --->   Operation 22 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln248, i32 1, i32 9" [chan_est.cpp:248]   --->   Operation 23 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_4, i1 1" [chan_est.cpp:248]   --->   Operation 24 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i10 %or_ln" [chan_est.cpp:249]   --->   Operation 25 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%DMRS_RE_addr = getelementptr i15 %DMRS_RE, i64 0, i64 %zext_ln246" [chan_est.cpp:249]   --->   Operation 26 'getelementptr' 'DMRS_RE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%x_re = load i8 %DMRS_RE_addr" [chan_est.cpp:249]   --->   Operation 27 'load' 'x_re' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 172> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%DMRS_IM_addr = getelementptr i15 %DMRS_IM, i64 0, i64 %zext_ln246" [chan_est.cpp:250]   --->   Operation 28 'getelementptr' 'DMRS_IM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.23ns)   --->   "%x_im = load i8 %DMRS_IM_addr" [chan_est.cpp:250]   --->   Operation 29 'load' 'x_im' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 172> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%fft_re_addr = getelementptr i16 %fft_re, i64 0, i64 %zext_ln249" [chan_est.cpp:254]   --->   Operation 30 'getelementptr' 'fft_re_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.23ns)   --->   "%y_re = load i10 %fft_re_addr" [chan_est.cpp:254]   --->   Operation 31 'load' 'y_re' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%fft_im_addr = getelementptr i16 %fft_im, i64 0, i64 %zext_ln249" [chan_est.cpp:254]   --->   Operation 32 'getelementptr' 'fft_im_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.23ns)   --->   "%y_im = load i10 %fft_im_addr" [chan_est.cpp:254]   --->   Operation 33 'load' 'y_im' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%fft_re_1_addr = getelementptr i16 %fft_re_1, i64 0, i64 %zext_ln249" [chan_est.cpp:254]   --->   Operation 34 'getelementptr' 'fft_re_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (1.23ns)   --->   "%y_re_1 = load i10 %fft_re_1_addr" [chan_est.cpp:254]   --->   Operation 35 'load' 'y_re_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%fft_im_1_addr = getelementptr i16 %fft_im_1, i64 0, i64 %zext_ln249" [chan_est.cpp:254]   --->   Operation 36 'getelementptr' 'fft_im_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.23ns)   --->   "%y_im_1 = load i10 %fft_im_1_addr" [chan_est.cpp:254]   --->   Operation 37 'load' 'y_im_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 38 [1/2] (1.23ns)   --->   "%x_re = load i8 %DMRS_RE_addr" [chan_est.cpp:249]   --->   Operation 38 'load' 'x_re' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 172> <ROM>
ST_3 : Operation 39 [1/2] (1.23ns)   --->   "%x_im = load i8 %DMRS_IM_addr" [chan_est.cpp:250]   --->   Operation 39 'load' 'x_im' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 172> <ROM>
ST_3 : Operation 40 [1/2] (1.23ns)   --->   "%y_re = load i10 %fft_re_addr" [chan_est.cpp:254]   --->   Operation 40 'load' 'y_re' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 41 [1/2] (1.23ns)   --->   "%y_im = load i10 %fft_im_addr" [chan_est.cpp:254]   --->   Operation 41 'load' 'y_im' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i16 %y_re" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 42 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i15 %x_re" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 43 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln46_3 = sext i15 %x_im" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 44 'sext' 'sext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [3/3] (0.99ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul i30 %sext_ln46, i30 %sext_ln46_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 45 'mul' 'mul_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [3/3] (0.99ns) (grouped into DSP with root node sub_ln47)   --->   "%mul_ln47_1 = mul i30 %sext_ln46, i30 %sext_ln46_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 46 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/2] (1.23ns)   --->   "%y_re_1 = load i10 %fft_re_1_addr" [chan_est.cpp:254]   --->   Operation 47 'load' 'y_re_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 48 [1/2] (1.23ns)   --->   "%y_im_1 = load i10 %fft_im_1_addr" [chan_est.cpp:254]   --->   Operation 48 'load' 'y_im_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln46_4 = sext i16 %y_re_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 49 'sext' 'sext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [3/3] (0.99ns) (grouped into DSP with root node add_ln46_1)   --->   "%mul_ln46_2 = mul i30 %sext_ln46_4, i30 %sext_ln46_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 50 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node sub_ln47_1)   --->   "%mul_ln47_3 = mul i30 %sext_ln46_4, i30 %sext_ln46_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 51 'mul' 'mul_ln47_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.38>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln46_2 = sext i16 %y_im" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 52 'sext' 'sext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/3] (0.99ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul i30 %sext_ln46, i30 %sext_ln46_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 53 'mul' 'mul_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (2.38ns)   --->   "%mul_ln46_1 = mul i30 %sext_ln46_2, i30 %sext_ln46_3" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 54 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (2.38ns)   --->   "%mul_ln47 = mul i30 %sext_ln46_2, i30 %sext_ln46_1" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 55 'mul' 'mul_ln47' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [2/3] (0.99ns) (grouped into DSP with root node sub_ln47)   --->   "%mul_ln47_1 = mul i30 %sext_ln46, i30 %sext_ln46_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 56 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln46_5 = sext i16 %y_im_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 57 'sext' 'sext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/3] (0.99ns) (grouped into DSP with root node add_ln46_1)   --->   "%mul_ln46_2 = mul i30 %sext_ln46_4, i30 %sext_ln46_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 58 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (2.38ns)   --->   "%mul_ln46_3 = mul i30 %sext_ln46_5, i30 %sext_ln46_3" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 59 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (2.38ns)   --->   "%mul_ln47_2 = mul i30 %sext_ln46_5, i30 %sext_ln46_1" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 60 'mul' 'mul_ln47_2' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/3] (0.99ns) (grouped into DSP with root node sub_ln47_1)   --->   "%mul_ln47_3 = mul i30 %sext_ln46_4, i30 %sext_ln46_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 61 'mul' 'mul_ln47_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul i30 %sext_ln46, i30 %sext_ln46_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 62 'mul' 'mul_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln46 = add i30 %mul_ln46_1, i30 %mul_ln46" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 63 'add' 'add_ln46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node sub_ln47)   --->   "%mul_ln47_1 = mul i30 %sext_ln46, i30 %sext_ln46_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 64 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln47 = sub i30 %mul_ln47, i30 %mul_ln47_1" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 65 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node add_ln46_1)   --->   "%mul_ln46_2 = mul i30 %sext_ln46_4, i30 %sext_ln46_1" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 66 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln46_1 = add i30 %mul_ln46_3, i30 %mul_ln46_2" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 67 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node sub_ln47_1)   --->   "%mul_ln47_3 = mul i30 %sext_ln46_4, i30 %sext_ln46_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 68 'mul' 'mul_ln47_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln47_1 = sub i30 %mul_ln47_2, i30 %mul_ln47_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 69 'sub' 'sub_ln47_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln246)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.88>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln247 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [chan_est.cpp:247]   --->   Operation 70 'specpipeline' 'specpipeline_ln247' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln246 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 172, i64 172, i64 172" [chan_est.cpp:246]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [chan_est.cpp:246]   --->   Operation 72 'specloopname' 'specloopname_ln246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln46 = add i30 %mul_ln46_1, i30 %mul_ln46" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 73 'add' 'add_ln46' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln46, i32 14, i32 29" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln47 = sub i30 %mul_ln47, i30 %mul_ln47_1" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 75 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %sub_ln47, i32 14, i32 29" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 76 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%pilot_h_re_addr = getelementptr i16 %pilot_h_re, i64 0, i64 %zext_ln246" [chan_est.cpp:255]   --->   Operation 77 'getelementptr' 'pilot_h_re_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%pilot_h_im_addr = getelementptr i16 %pilot_h_im, i64 0, i64 %zext_ln246" [chan_est.cpp:256]   --->   Operation 78 'getelementptr' 'pilot_h_im_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln46_1 = add i30 %mul_ln46_3, i30 %mul_ln46_2" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 79 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln46_1, i32 14, i32 29" [chan_est.cpp:46->chan_est.cpp:254]   --->   Operation 80 'partselect' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln47_1 = sub i30 %mul_ln47_2, i30 %mul_ln47_3" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 81 'sub' 'sub_ln47_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %sub_ln47_1, i32 14, i32 29" [chan_est.cpp:47->chan_est.cpp:254]   --->   Operation 82 'partselect' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%pilot_h_re_1_addr = getelementptr i16 %pilot_h_re_1, i64 0, i64 %zext_ln246" [chan_est.cpp:255]   --->   Operation 83 'getelementptr' 'pilot_h_re_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln255 = store i16 %trunc_ln, i8 %pilot_h_re_addr" [chan_est.cpp:255]   --->   Operation 84 'store' 'store_ln255' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_6 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln255 = store i16 %trunc_ln46_1, i8 %pilot_h_re_1_addr" [chan_est.cpp:255]   --->   Operation 85 'store' 'store_ln255' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%pilot_h_im_1_addr = getelementptr i16 %pilot_h_im_1, i64 0, i64 %zext_ln246" [chan_est.cpp:256]   --->   Operation 86 'getelementptr' 'pilot_h_im_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln256 = store i16 %trunc_ln1, i8 %pilot_h_im_addr" [chan_est.cpp:256]   --->   Operation 87 'store' 'store_ln256' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_6 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln256 = store i16 %trunc_ln47_1, i8 %pilot_h_im_1_addr" [chan_est.cpp:256]   --->   Operation 88 'store' 'store_ln256' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln246 = br void %VITIS_LOOP_251_2" [chan_est.cpp:246]   --->   Operation 89 'br' 'br_ln246' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pilot_h_im_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pilot_h_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pilot_h_re_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pilot_h_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fft_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fft_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fft_re_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fft_im_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ DMRS_RE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DMRS_IM]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m                       (alloca           ) [ 0100000]
store_ln246             (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
m_1                     (load             ) [ 0110000]
icmp_ln246              (icmp             ) [ 0111110]
add_ln246               (add              ) [ 0000000]
br_ln246                (br               ) [ 0000000]
store_ln246             (store            ) [ 0000000]
zext_ln246              (zext             ) [ 0101111]
trunc_ln248             (trunc            ) [ 0000000]
p_shl                   (bitconcatenate   ) [ 0000000]
tmp                     (bitconcatenate   ) [ 0000000]
zext_ln248              (zext             ) [ 0000000]
sub_ln248               (sub              ) [ 0000000]
tmp_4                   (partselect       ) [ 0000000]
or_ln                   (bitconcatenate   ) [ 0000000]
zext_ln249              (zext             ) [ 0000000]
DMRS_RE_addr            (getelementptr    ) [ 0101000]
DMRS_IM_addr            (getelementptr    ) [ 0101000]
fft_re_addr             (getelementptr    ) [ 0101000]
fft_im_addr             (getelementptr    ) [ 0101000]
fft_re_1_addr           (getelementptr    ) [ 0101000]
fft_im_1_addr           (getelementptr    ) [ 0101000]
x_re                    (load             ) [ 0000000]
x_im                    (load             ) [ 0000000]
y_re                    (load             ) [ 0000000]
y_im                    (load             ) [ 0100100]
sext_ln46               (sext             ) [ 0100110]
sext_ln46_1             (sext             ) [ 0100110]
sext_ln46_3             (sext             ) [ 0100110]
y_re_1                  (load             ) [ 0000000]
y_im_1                  (load             ) [ 0100100]
sext_ln46_4             (sext             ) [ 0100110]
sext_ln46_2             (sext             ) [ 0000000]
mul_ln46_1              (mul              ) [ 0100011]
mul_ln47                (mul              ) [ 0100011]
sext_ln46_5             (sext             ) [ 0000000]
mul_ln46_3              (mul              ) [ 0100011]
mul_ln47_2              (mul              ) [ 0100011]
mul_ln46                (mul              ) [ 0100001]
mul_ln47_1              (mul              ) [ 0100001]
mul_ln46_2              (mul              ) [ 0100001]
mul_ln47_3              (mul              ) [ 0100001]
specpipeline_ln247      (specpipeline     ) [ 0000000]
speclooptripcount_ln246 (speclooptripcount) [ 0000000]
specloopname_ln246      (specloopname     ) [ 0000000]
add_ln46                (add              ) [ 0000000]
trunc_ln                (partselect       ) [ 0000000]
sub_ln47                (sub              ) [ 0000000]
trunc_ln1               (partselect       ) [ 0000000]
pilot_h_re_addr         (getelementptr    ) [ 0000000]
pilot_h_im_addr         (getelementptr    ) [ 0000000]
add_ln46_1              (add              ) [ 0000000]
trunc_ln46_1            (partselect       ) [ 0000000]
sub_ln47_1              (sub              ) [ 0000000]
trunc_ln47_1            (partselect       ) [ 0000000]
pilot_h_re_1_addr       (getelementptr    ) [ 0000000]
store_ln255             (store            ) [ 0000000]
store_ln255             (store            ) [ 0000000]
pilot_h_im_1_addr       (getelementptr    ) [ 0000000]
store_ln256             (store            ) [ 0000000]
store_ln256             (store            ) [ 0000000]
br_ln246                (br               ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pilot_h_im_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pilot_h_im_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pilot_h_im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pilot_h_im"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pilot_h_re_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pilot_h_re_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pilot_h_re">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pilot_h_re"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fft_re">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_re"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fft_im">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_im"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fft_re_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_re_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fft_im_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_im_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DMRS_RE">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DMRS_RE"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="DMRS_IM">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DMRS_IM"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="m_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="DMRS_RE_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="15" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DMRS_RE_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_re/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="DMRS_IM_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="15" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DMRS_IM_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_im/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="fft_re_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_re_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_re/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="fft_im_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_im_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_im/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="fft_re_1_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_re_1_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_re_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="fft_im_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="10" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_im_1_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_im_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="pilot_h_re_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="4"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pilot_h_re_addr/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="pilot_h_im_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="4"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pilot_h_im_addr/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="pilot_h_re_1_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="4"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pilot_h_re_1_addr/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln255_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln255/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln255_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln255/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="pilot_h_im_1_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="4"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pilot_h_im_1_addr/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln256_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln256_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln246_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="m_1_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln246_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln246/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln246_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln246/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln246_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln246_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln248_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln248/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_shl_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="7" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="1"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln248_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="0"/>
<pin id="250" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sub_ln248_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="0" index="1" bw="9" slack="0"/>
<pin id="255" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln248/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_4_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="5" slack="0"/>
<pin id="263" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="or_ln_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="9" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln249_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln46_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln46_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="15" slack="0"/>
<pin id="290" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln46_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="15" slack="0"/>
<pin id="294" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_3/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln46_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_4/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln46_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="mul_ln46_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="15" slack="1"/>
<pin id="306" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_1/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="mul_ln47_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="15" slack="1"/>
<pin id="311" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln47/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln46_5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="1"/>
<pin id="315" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_5/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="mul_ln46_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="15" slack="1"/>
<pin id="319" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_3/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="mul_ln47_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="15" slack="1"/>
<pin id="324" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln47_2/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="30" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="0" index="3" bw="6" slack="0"/>
<pin id="331" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="30" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln46_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="30" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="0" index="3" bw="6" slack="0"/>
<pin id="351" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_1/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln47_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="30" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="0" index="3" bw="6" slack="0"/>
<pin id="361" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln47_1/6 "/>
</bind>
</comp>

<comp id="366" class="1007" name="grp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="15" slack="0"/>
<pin id="369" dir="0" index="2" bw="30" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln46/3 add_ln46/5 "/>
</bind>
</comp>

<comp id="374" class="1007" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="15" slack="0"/>
<pin id="377" dir="0" index="2" bw="30" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln47_1/3 sub_ln47/5 "/>
</bind>
</comp>

<comp id="382" class="1007" name="grp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="15" slack="0"/>
<pin id="385" dir="0" index="2" bw="30" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln46_2/3 add_ln46_1/5 "/>
</bind>
</comp>

<comp id="390" class="1007" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="15" slack="0"/>
<pin id="393" dir="0" index="2" bw="30" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln47_3/3 sub_ln47_1/5 "/>
</bind>
</comp>

<comp id="398" class="1005" name="m_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="405" class="1005" name="m_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="icmp_ln246_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="4"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln246 "/>
</bind>
</comp>

<comp id="416" class="1005" name="zext_ln246_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="4"/>
<pin id="418" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln246 "/>
</bind>
</comp>

<comp id="424" class="1005" name="DMRS_RE_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="1"/>
<pin id="426" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="DMRS_RE_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="DMRS_IM_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="1"/>
<pin id="431" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="DMRS_IM_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="fft_re_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="1"/>
<pin id="436" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fft_re_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="fft_im_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="1"/>
<pin id="441" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fft_im_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="fft_re_1_addr_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="1"/>
<pin id="446" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fft_re_1_addr "/>
</bind>
</comp>

<comp id="449" class="1005" name="fft_im_1_addr_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="1"/>
<pin id="451" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fft_im_1_addr "/>
</bind>
</comp>

<comp id="454" class="1005" name="y_im_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="1"/>
<pin id="456" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_im "/>
</bind>
</comp>

<comp id="459" class="1005" name="sext_ln46_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="30" slack="1"/>
<pin id="461" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46 "/>
</bind>
</comp>

<comp id="465" class="1005" name="sext_ln46_1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="30" slack="1"/>
<pin id="467" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="sext_ln46_3_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="30" slack="1"/>
<pin id="475" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="y_im_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_im_1 "/>
</bind>
</comp>

<comp id="486" class="1005" name="sext_ln46_4_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="30" slack="1"/>
<pin id="488" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_4 "/>
</bind>
</comp>

<comp id="492" class="1005" name="mul_ln46_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="30" slack="1"/>
<pin id="494" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="mul_ln47_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="30" slack="1"/>
<pin id="499" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln47 "/>
</bind>
</comp>

<comp id="502" class="1005" name="mul_ln46_3_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="30" slack="1"/>
<pin id="504" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46_3 "/>
</bind>
</comp>

<comp id="507" class="1005" name="mul_ln47_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="30" slack="1"/>
<pin id="509" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln47_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="148" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="162" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="155" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="181" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="205" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="233" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="20" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="258" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="287"><net_src comp="103" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="77" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="90" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="129" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="300" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="313" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="334"><net_src comp="64" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="335"><net_src comp="326" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="342"><net_src comp="60" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="62" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="345"><net_src comp="336" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="355"><net_src comp="346" pin="4"/><net_sink comp="175" pin=1"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="364"><net_src comp="64" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="365"><net_src comp="356" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="371"><net_src comp="284" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="288" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="379"><net_src comp="284" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="292" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="374" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="387"><net_src comp="296" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="288" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="382" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="395"><net_src comp="296" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="292" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="390" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="401"><net_src comp="66" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="408"><net_src comp="205" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="415"><net_src comp="208" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="225" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="427"><net_src comp="70" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="432"><net_src comp="83" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="437"><net_src comp="96" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="442"><net_src comp="109" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="447"><net_src comp="122" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="452"><net_src comp="135" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="457"><net_src comp="116" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="462"><net_src comp="284" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="468"><net_src comp="288" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="472"><net_src comp="465" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="476"><net_src comp="292" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="484"><net_src comp="142" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="489"><net_src comp="296" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="495"><net_src comp="303" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="500"><net_src comp="308" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="505"><net_src comp="316" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="510"><net_src comp="321" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="390" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pilot_h_im_1 | {6 }
	Port: pilot_h_im | {6 }
	Port: pilot_h_re_1 | {6 }
	Port: pilot_h_re | {6 }
 - Input state : 
	Port: chan_est_top_Pipeline_pilot_scan : fft_re | {2 3 }
	Port: chan_est_top_Pipeline_pilot_scan : fft_im | {2 3 }
	Port: chan_est_top_Pipeline_pilot_scan : fft_re_1 | {2 3 }
	Port: chan_est_top_Pipeline_pilot_scan : fft_im_1 | {2 3 }
	Port: chan_est_top_Pipeline_pilot_scan : DMRS_RE | {2 3 }
	Port: chan_est_top_Pipeline_pilot_scan : DMRS_IM | {2 3 }
  - Chain level:
	State 1
		store_ln246 : 1
		m_1 : 1
		icmp_ln246 : 2
		add_ln246 : 2
		br_ln246 : 3
		store_ln246 : 3
	State 2
		p_shl : 1
		zext_ln248 : 1
		sub_ln248 : 2
		tmp_4 : 3
		or_ln : 4
		zext_ln249 : 5
		DMRS_RE_addr : 1
		x_re : 2
		DMRS_IM_addr : 1
		x_im : 2
		fft_re_addr : 6
		y_re : 7
		fft_im_addr : 6
		y_im : 7
		fft_re_1_addr : 6
		y_re_1 : 7
		fft_im_1_addr : 6
		y_im_1 : 7
	State 3
		sext_ln46 : 1
		sext_ln46_1 : 1
		sext_ln46_3 : 1
		mul_ln46 : 2
		mul_ln47_1 : 2
		sext_ln46_4 : 1
		mul_ln46_2 : 2
		mul_ln47_3 : 2
	State 4
		mul_ln46_1 : 1
		mul_ln47 : 1
		mul_ln46_3 : 1
		mul_ln47_2 : 1
	State 5
		add_ln46 : 1
		sub_ln47 : 1
		add_ln46_1 : 1
		sub_ln47_1 : 1
	State 6
		trunc_ln : 1
		trunc_ln1 : 1
		trunc_ln46_1 : 1
		trunc_ln47_1 : 1
		store_ln255 : 2
		store_ln255 : 2
		store_ln256 : 2
		store_ln256 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |  mul_ln46_1_fu_303  |    1    |    0    |    5    |
|    mul   |   mul_ln47_fu_308   |    1    |    0    |    5    |
|          |  mul_ln46_3_fu_316  |    1    |    0    |    5    |
|          |  mul_ln47_2_fu_321  |    1    |    0    |    5    |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln248_fu_252  |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln246_fu_208  |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln246_fu_214  |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_366     |    1    |    0    |    0    |
|          |      grp_fu_382     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  mulsub  |      grp_fu_374     |    1    |    0    |    0    |
|          |      grp_fu_390     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln246_fu_225  |    0    |    0    |    0    |
|   zext   |  zext_ln248_fu_248  |    0    |    0    |    0    |
|          |  zext_ln249_fu_276  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln248_fu_230 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     p_shl_fu_233    |    0    |    0    |    0    |
|bitconcatenate|      tmp_fu_241     |    0    |    0    |    0    |
|          |     or_ln_fu_268    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_4_fu_258    |    0    |    0    |    0    |
|          |   trunc_ln_fu_326   |    0    |    0    |    0    |
|partselect|   trunc_ln1_fu_336  |    0    |    0    |    0    |
|          | trunc_ln46_1_fu_346 |    0    |    0    |    0    |
|          | trunc_ln47_1_fu_356 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln46_fu_284  |    0    |    0    |    0    |
|          |  sext_ln46_1_fu_288 |    0    |    0    |    0    |
|   sext   |  sext_ln46_3_fu_292 |    0    |    0    |    0    |
|          |  sext_ln46_4_fu_296 |    0    |    0    |    0    |
|          |  sext_ln46_2_fu_300 |    0    |    0    |    0    |
|          |  sext_ln46_5_fu_313 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    8    |    0    |    67   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| DMRS_IM_addr_reg_429|    8   |
| DMRS_RE_addr_reg_424|    8   |
|fft_im_1_addr_reg_449|   10   |
| fft_im_addr_reg_439 |   10   |
|fft_re_1_addr_reg_444|   10   |
| fft_re_addr_reg_434 |   10   |
|  icmp_ln246_reg_412 |    1   |
|     m_1_reg_405     |    8   |
|      m_reg_398      |    8   |
|  mul_ln46_1_reg_492 |   30   |
|  mul_ln46_3_reg_502 |   30   |
|  mul_ln47_2_reg_507 |   30   |
|   mul_ln47_reg_497  |   30   |
| sext_ln46_1_reg_465 |   30   |
| sext_ln46_3_reg_473 |   30   |
| sext_ln46_4_reg_486 |   30   |
|  sext_ln46_reg_459  |   30   |
|    y_im_1_reg_481   |   16   |
|     y_im_reg_454    |   16   |
|  zext_ln246_reg_416 |   64   |
+---------------------+--------+
|        Total        |   409  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|  grp_access_fu_90 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_103 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_116 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_129 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_142 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_366    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_366    |  p1  |   2  |  15  |   30   ||    0    ||    9    |
|     grp_fu_374    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_374    |  p1  |   2  |  15  |   30   ||    0    ||    9    |
|     grp_fu_382    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_382    |  p1  |   2  |  15  |   30   ||    0    ||    9    |
|     grp_fu_390    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_390    |  p1  |   2  |  15  |   30   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   424  ||  6.174  ||    0    ||   146   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   67   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   146  |
|  Register |    -   |    -   |   409  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    6   |   409  |   213  |
+-----------+--------+--------+--------+--------+
