Analysis & Synthesis report for 8X8
Wed Jun 27 10:00:10 2018
Quartus II Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Logic Cells Representing Combinational Loops
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Source assignments for scanf_gen:inst1|lpm_add_sub:Add0|addcore:adder
 11. Parameter Settings for User Entity Instance: scanf_gen:inst1
 12. Parameter Settings for Inferred Entity Instance: scanf_gen:inst1|lpm_add_sub:Add0
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Jun 27 10:00:10 2018        ;
; Quartus II Version          ; 7.2 Build 203 02/05/2008 SP 2 SJ Web Edition ;
; Revision Name               ; 8X8                                          ;
; Top-level Entity Name       ; 8X8                                          ;
; Family                      ; FLEX10KA                                     ;
; Total logic elements        ; 530                                          ;
; Total pins                  ; 53                                           ;
; Total memory bits           ; 0                                            ;
+-----------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                               ;
+----------------------------------------------------------+------------------+---------------+
; Option                                                   ; Setting          ; Default Value ;
+----------------------------------------------------------+------------------+---------------+
; Device                                                   ; EPF10K30ATC144-3 ;               ;
; Top-level entity name                                    ; 8X8              ; 8X8           ;
; Family name                                              ; FLEX10KA         ; Stratix II    ;
; Use Generated Physical Constraints File                  ; Off              ;               ;
; Use smart compilation                                    ; Off              ; Off           ;
; Create Debugging Nodes for IP Cores                      ; Off              ; Off           ;
; Preserve fewer node names                                ; On               ; On            ;
; Disable OpenCore Plus hardware evaluation                ; Off              ; Off           ;
; Verilog Version                                          ; Verilog_2001     ; Verilog_2001  ;
; VHDL Version                                             ; VHDL93           ; VHDL93        ;
; State Machine Processing                                 ; Auto             ; Auto          ;
; Safe State Machine                                       ; Off              ; Off           ;
; Extract Verilog State Machines                           ; On               ; On            ;
; Extract VHDL State Machines                              ; On               ; On            ;
; Ignore Verilog initial constructs                        ; Off              ; Off           ;
; Add Pass-Through Logic to Inferred RAMs                  ; On               ; On            ;
; Parallel Synthesis                                       ; Off              ; Off           ;
; NOT Gate Push-Back                                       ; On               ; On            ;
; Power-Up Don't Care                                      ; On               ; On            ;
; Remove Redundant Logic Cells                             ; Off              ; Off           ;
; Remove Duplicate Registers                               ; On               ; On            ;
; Ignore CARRY Buffers                                     ; Off              ; Off           ;
; Ignore CASCADE Buffers                                   ; Off              ; Off           ;
; Ignore GLOBAL Buffers                                    ; Off              ; Off           ;
; Ignore ROW GLOBAL Buffers                                ; Off              ; Off           ;
; Ignore LCELL Buffers                                     ; Off              ; Off           ;
; Ignore SOFT Buffers                                      ; On               ; On            ;
; Limit AHDL Integers to 32 Bits                           ; Off              ; Off           ;
; Auto Implement in ROM                                    ; Off              ; Off           ;
; Optimization Technique -- FLEX 10K/10KE/10KA/ACEX 1K     ; Area             ; Area          ;
; Carry Chain Length -- FLEX 10K                           ; 32               ; 32            ;
; Cascade Chain Length                                     ; 2                ; 2             ;
; Auto Carry Chains                                        ; On               ; On            ;
; Auto Open-Drain Pins                                     ; On               ; On            ;
; Auto ROM Replacement                                     ; On               ; On            ;
; Auto RAM Replacement                                     ; On               ; On            ;
; Auto Clock Enable Replacement                            ; On               ; On            ;
; Auto Resource Sharing                                    ; Off              ; Off           ;
; Allow Any RAM Size For Recognition                       ; Off              ; Off           ;
; Allow Any ROM Size For Recognition                       ; Off              ; Off           ;
; Ignore translate_off and synthesis_off directives        ; Off              ; Off           ;
; Show Parameter Settings Tables in Synthesis Report       ; On               ; On            ;
; HDL message level                                        ; Level2           ; Level2        ;
; Suppress Register Optimization Related Messages          ; Off              ; Off           ;
; Number of Removed Registers Reported in Synthesis Report ; 100              ; 100           ;
; Block Design Naming                                      ; Auto             ; Auto          ;
+----------------------------------------------------------+------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; 8X8.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/cs/Downloads/怪物1/8X8.bdf                                     ;
; DFFDFFDFFDFF.bdf                 ; yes             ; Other                              ; C:/Users/cs/Downloads/怪物1/DFFDFFDFFDFF.bdf                            ;
; clk_gen.bdf                      ; yes             ; Other                              ; C:/Users/cs/Downloads/怪物1/clk_gen.bdf                                 ;
; div10_t.bdf                      ; yes             ; Other                              ; C:/Users/cs/Downloads/怪物1/div10_t.bdf                                 ;
; debounce_g.bdf                   ; yes             ; Other                              ; C:/Users/cs/Downloads/怪物1/debounce_g.bdf                              ;
; monster1.vhd                     ; yes             ; Other                              ; C:/Users/cs/Downloads/怪物1/monster1.vhd                                ;
; scanf_gen.vhd                    ; yes             ; Other                              ; C:/Users/cs/Downloads/怪物1/scanf_gen.vhd                               ;
; loopcountingg.vhd                ; yes             ; Other                              ; C:/Users/cs/Downloads/怪物1/loopcountingg.vhd                           ;
; VHDL09.vhd                       ; yes             ; Other                              ; C:/Users/cs/Downloads/怪物1/VHDL09.vhd                                  ;
; scorecount.vhd                   ; yes             ; Other                              ; C:/Users/cs/Downloads/怪物1/scorecount.vhd                              ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/72sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/72sp2/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/72sp2/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/72sp2/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/72sp2/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/72sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/72sp2/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; aglobal72.inc                    ; yes             ; Megafunction                       ; c:/altera/72sp2/quartus/libraries/megafunctions/aglobal72.inc           ;
; addcore.tdf                      ; yes             ; Megafunction                       ; c:/altera/72sp2/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                       ; c:/altera/72sp2/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; c:/altera/72sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/72sp2/quartus/libraries/megafunctions/altshift.tdf            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+-----------------------------------+--------------------------------------+
; Resource                          ; Usage                                ;
+-----------------------------------+--------------------------------------+
; Total logic elements              ; 530                                  ;
; Total combinational functions     ; 519                                  ;
;     -- Total 4-input functions    ; 291                                  ;
;     -- Total 3-input functions    ; 104                                  ;
;     -- Total 2-input functions    ; 69                                   ;
;     -- Total 1-input functions    ; 55                                   ;
;     -- Total 0-input functions    ; 0                                    ;
; Total registers                   ; 111                                  ;
; Total logic cells in carry chains ; 7                                    ;
; I/O pins                          ; 53                                   ;
; Maximum fan-out node              ; loopcountingg:inst2|present_state[0] ;
; Maximum fan-out                   ; 111                                  ;
; Total fan-out                     ; 1904                                 ;
; Average fan-out                   ; 3.27                                 ;
+-----------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                         ; Library Name ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------+--------------+
; |8X8                                  ; 530 (0)     ; 111          ; 0           ; 53   ; 419 (0)      ; 11 (0)            ; 100 (0)          ; 7 (0)           ; 0 (0)      ; |8X8                                                                        ; work         ;
;    |DFFDFFDFFDFF:inst9|               ; 42 (4)      ; 30           ; 0           ; 0    ; 12 (0)       ; 3 (2)             ; 27 (2)           ; 0 (0)           ; 0 (0)      ; |8X8|DFFDFFDFFDFF:inst9                                                     ; work         ;
;       |clk_gen:inst10|                ; 36 (0)      ; 24           ; 0           ; 0    ; 12 (0)       ; 0 (0)             ; 24 (0)           ; 0 (0)           ; 0 (0)      ; |8X8|DFFDFFDFFDFF:inst9|clk_gen:inst10                                      ; work         ;
;          |div10_t:inst1|              ; 6 (6)       ; 4            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|DFFDFFDFFDFF:inst9|clk_gen:inst10|div10_t:inst1                        ; work         ;
;          |div10_t:inst2|              ; 6 (6)       ; 4            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|DFFDFFDFFDFF:inst9|clk_gen:inst10|div10_t:inst2                        ; work         ;
;          |div10_t:inst3|              ; 6 (6)       ; 4            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|DFFDFFDFFDFF:inst9|clk_gen:inst10|div10_t:inst3                        ; work         ;
;          |div10_t:inst4|              ; 6 (6)       ; 4            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|DFFDFFDFFDFF:inst9|clk_gen:inst10|div10_t:inst4                        ; work         ;
;          |div10_t:inst5|              ; 6 (6)       ; 4            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|DFFDFFDFFDFF:inst9|clk_gen:inst10|div10_t:inst5                        ; work         ;
;          |div10_t:inst|               ; 6 (6)       ; 4            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|DFFDFFDFFDFF:inst9|clk_gen:inst10|div10_t:inst                         ; work         ;
;       |debounce_g:inst12|             ; 2 (2)       ; 2            ; 0           ; 0    ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |8X8|DFFDFFDFFDFF:inst9|debounce_g:inst12                                   ; work         ;
;    |VHDL09:inst8|                     ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |8X8|VHDL09:inst8                                                           ; work         ;
;    |clk_gen:inst3|                    ; 41 (0)      ; 27           ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 27 (0)           ; 0 (0)           ; 0 (0)      ; |8X8|clk_gen:inst3                                                          ; work         ;
;       |div10_t:inst1|                 ; 6 (6)       ; 4            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|clk_gen:inst3|div10_t:inst1                                            ; work         ;
;       |div10_t:inst2|                 ; 6 (6)       ; 4            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|clk_gen:inst3|div10_t:inst2                                            ; work         ;
;       |div10_t:inst3|                 ; 6 (6)       ; 4            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|clk_gen:inst3|div10_t:inst3                                            ; work         ;
;       |div10_t:inst4|                 ; 6 (6)       ; 4            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|clk_gen:inst3|div10_t:inst4                                            ; work         ;
;       |div10_t:inst5|                 ; 6 (6)       ; 4            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|clk_gen:inst3|div10_t:inst5                                            ; work         ;
;       |div10_t:inst6|                 ; 6 (6)       ; 4            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|clk_gen:inst3|div10_t:inst6                                            ; work         ;
;       |div10_t:inst|                  ; 5 (5)       ; 3            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |8X8|clk_gen:inst3|div10_t:inst                                             ; work         ;
;    |debounce_g:inst6|                 ; 3 (3)       ; 2            ; 0           ; 0    ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |8X8|debounce_g:inst6                                                       ; work         ;
;    |debounce_g:inst7|                 ; 3 (3)       ; 2            ; 0           ; 0    ; 1 (1)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |8X8|debounce_g:inst7                                                       ; work         ;
;    |loopcountingg:inst2|              ; 2 (2)       ; 2            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |8X8|loopcountingg:inst2                                                    ; work         ;
;    |monster1:inst|                    ; 410 (410)   ; 36           ; 0           ; 0    ; 374 (374)    ; 2 (2)             ; 34 (34)          ; 0 (0)           ; 0 (0)      ; |8X8|monster1:inst                                                          ; work         ;
;    |scanf_gen:inst1|                  ; 18 (12)     ; 8            ; 0           ; 0    ; 10 (4)       ; 3 (3)             ; 5 (5)            ; 7 (1)           ; 0 (0)      ; |8X8|scanf_gen:inst1                                                        ; work         ;
;       |lpm_add_sub:Add0|              ; 6 (0)       ; 0            ; 0           ; 0    ; 6 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |8X8|scanf_gen:inst1|lpm_add_sub:Add0                                       ; work         ;
;          |addcore:adder|              ; 6 (1)       ; 0            ; 0           ; 0    ; 6 (1)        ; 0 (0)             ; 0 (0)            ; 6 (1)           ; 0 (0)      ; |8X8|scanf_gen:inst1|lpm_add_sub:Add0|addcore:adder                         ; work         ;
;             |a_csnbuffer:result_node| ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |8X8|scanf_gen:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |scorecount:inst5|                 ; 4 (4)       ; 4            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |8X8|scorecount:inst5                                                       ; work         ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; debounce_g:inst6|16~0                                  ;   ;
; debounce_g:inst7|16~0                                  ;   ;
; DFFDFFDFFDFF:inst9|debounce_g:inst12|16~0              ;   ;
; Number of logic cells representing combinational loops ; 3 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+---------------------------------------+--------------------------------------------------------------+
; Register name                         ; Reason for Removal                                           ;
+---------------------------------------+--------------------------------------------------------------+
; clk_gen:inst3|div10_t:inst|5          ; Merged with DFFDFFDFFDFF:inst9|clk_gen:inst10|div10_t:inst|5 ;
; Total Number of Removed Registers = 1 ;                                                              ;
+---------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 111   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 50    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Source assignments for scanf_gen:inst1|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+----------------------------+
; Assignment                ; Value ; From ; To                         ;
+---------------------------+-------+------+----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                          ;
+---------------------------+-------+------+----------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scanf_gen:inst1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; divisor        ; 100   ; Untyped                             ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scanf_gen:inst1|lpm_add_sub:Add0 ;
+------------------------+-------------+--------------------------------------------+
; Parameter Name         ; Value       ; Type                                       ;
+------------------------+-------------+--------------------------------------------+
; LPM_WIDTH              ; 7           ; Untyped                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                    ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                         ;
; DEVICE_FAMILY          ; FLEX10KA    ; Untyped                                    ;
; USE_WYS                ; OFF         ; Untyped                                    ;
; STYLE                  ; FAST        ; Untyped                                    ;
; CBXI_PARAMETER         ; add_sub_mqh ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                             ;
+------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 203 02/05/2008 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jun 27 10:00:08 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8X8 -c 8X8
Info: Found 1 design units, including 1 entities, in source file 8X8.bdf
    Info: Found entity 1: 8X8
Info: Elaborating entity "8X8" for the top level hierarchy
Warning: Using design file DFFDFFDFFDFF.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DFFDFFDFFDFF
Info: Elaborating entity "DFFDFFDFFDFF" for hierarchy "DFFDFFDFFDFF:inst9"
Warning: Using design file clk_gen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: clk_gen
Info: Elaborating entity "clk_gen" for hierarchy "DFFDFFDFFDFF:inst9|clk_gen:inst10"
Warning: Using design file div10_t.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: div10_t
Info: Elaborating entity "div10_t" for hierarchy "DFFDFFDFFDFF:inst9|clk_gen:inst10|div10_t:inst3"
Warning: Processing legacy GDF or BDF entity "div10_t" with Max+Plus II bus and instance naming rules
Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s).
Warning: Using design file debounce_g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: debounce_g
Info: Elaborating entity "debounce_g" for hierarchy "DFFDFFDFFDFF:inst9|debounce_g:inst12"
Warning: Processing legacy GDF or BDF entity "debounce_g" with Max+Plus II bus and instance naming rules
Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s).
Warning: Using design file monster1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: monster1-a
    Info: Found entity 1: monster1
Info: Elaborating entity "monster1" for hierarchy "monster1:inst"
Warning (10034): Output port "row_Red[0]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[1]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[2]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[3]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[4]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[5]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[6]" at monster1.vhd(9) has no driver
Warning (10034): Output port "row_Red[7]" at monster1.vhd(9) has no driver
Warning: Using design file scanf_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: scanf_gen-arch
    Info: Found entity 1: scanf_gen
Info: Elaborating entity "scanf_gen" for hierarchy "scanf_gen:inst1"
Warning (10492): VHDL Process Statement warning at scanf_gen.vhd(37): signal "PULSE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file loopcountingg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: loopcountingg-a
    Info: Found entity 1: loopcountingg
Info: Elaborating entity "loopcountingg" for hierarchy "loopcountingg:inst2"
Warning: Using design file VHDL09.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: VHDL09-t
    Info: Found entity 1: VHDL09
Info: Elaborating entity "VHDL09" for hierarchy "VHDL09:inst8"
Warning: Using design file scorecount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: scorecount-a
    Info: Found entity 1: scorecount
Info: Elaborating entity "scorecount" for hierarchy "scorecount:inst5"
Warning (10492): VHDL Process Statement warning at scorecount.vhd(34): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Inferred 1 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "scanf_gen:inst1|Add0"
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf
    Info: Found entity 1: lpm_add_sub
Info: Elaborated megafunction instantiation "scanf_gen:inst1|lpm_add_sub:Add0"
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72sp2/quartus/libraries/megafunctions/addcore.tdf
    Info: Found entity 1: addcore
Info: Elaborated megafunction instantiation "scanf_gen:inst1|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "scanf_gen:inst1|lpm_add_sub:Add0"
Info: Instantiated megafunction "scanf_gen:inst1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf
    Info: Found entity 1: a_csnbuffer
Info: Elaborated megafunction instantiation "scanf_gen:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "scanf_gen:inst1|lpm_add_sub:Add0"
Info: Instantiated megafunction "scanf_gen:inst1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "scanf_gen:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "scanf_gen:inst1|lpm_add_sub:Add0"
Info: Instantiated megafunction "scanf_gen:inst1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/72sp2/quartus/libraries/megafunctions/altshift.tdf
    Info: Found entity 1: altshift
Info: Elaborated megafunction instantiation "scanf_gen:inst1|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "scanf_gen:inst1|lpm_add_sub:Add0"
Info: Instantiated megafunction "scanf_gen:inst1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "scanf_gen:inst1|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "scanf_gen:inst1|lpm_add_sub:Add0"
Info: Instantiated megafunction "scanf_gen:inst1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Duplicate registers merged to single register
    Info: Duplicate register "clk_gen:inst3|div10_t:inst|5" merged to single register "DFFDFFDFFDFF:inst9|clk_gen:inst10|div10_t:inst|5"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "vcc" stuck at VCC
    Warning (13410): Pin "ROW[0]" stuck at GND
    Warning (13410): Pin "ROW[1]" stuck at GND
    Warning (13410): Pin "ROW[2]" stuck at GND
    Warning (13410): Pin "ROW[3]" stuck at GND
    Warning (13410): Pin "ROW[4]" stuck at GND
    Warning (13410): Pin "ROW[5]" stuck at GND
    Warning (13410): Pin "ROW[6]" stuck at GND
    Warning (13410): Pin "ROW[7]" stuck at GND
Info: Implemented 583 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 44 output pins
    Info: Implemented 530 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Allocated 209 megabytes of memory during processing
    Info: Processing ended: Wed Jun 27 10:00:10 2018
    Info: Elapsed time: 00:00:02


