//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Fri Nov  1 04:21:05 2019
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_basic\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd "
// file 10 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 11 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_basic\hdl\nokia5110_memory.vhd "
// file 12 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_basic\hdl\timer.vhd "
// file 13 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_basic\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 14 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_basic\component\work\fccc_c0\fccc_c0.vhd "
// file 15 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_basic\hdl\nokia5110_driver.vhd "
// file 16 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_basic\hdl\nokia_driver_container.vhd "
// file 17 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_basic\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.vhd "
// file 18 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_basic\component\work\osc_c0\osc_c0.vhd "
// file 19 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_basic\component\work\lcd_controller_system\lcd_controller_system.vhd "
// file 20 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 21 "\c:\users\phoenix136\dropbox\fpga\microsemi\nokia5110_basic\designer\lcd_controller_system\synthesis.fdc "

`timescale 100 ps/100 ps
module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  FCCC_C0_0_GL1,
  FCCC_C0_0_GL0
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_GL0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @9:107
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @9:98
  CLKINT GL1_INST (
	.Y(FCCC_C0_0_GL1),
	.A(GL1_net)
);
//@14:83
//@14:83
// @9:110
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000F18C6308C271839DEC040404C800301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @14:83
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module Nokia5110_Memory (
  disp_byte_X,
  disp_byte_Y,
  m158_d,
  m47_d,
  N_98,
  m72_d_d,
  N_78,
  N_40,
  N_155,
  N_106,
  N_190_mux,
  i4_mux,
  N_33,
  N_31,
  N_37,
  N_107,
  N_177_mux,
  N_190,
  m158_s,
  N_170,
  N_149,
  m93_d,
  N_146,
  N_104,
  N_182_mux,
  N_35,
  N_126,
  N_54,
  N_23,
  N_64
)
;
input [6:0] disp_byte_X ;
input [2:0] disp_byte_Y ;
output m158_d ;
output m47_d ;
output N_98 ;
output m72_d_d ;
output N_78 ;
output N_40 ;
output N_155 ;
output N_106 ;
output N_190_mux ;
output i4_mux ;
output N_33 ;
output N_31 ;
output N_37 ;
output N_107 ;
output N_177_mux ;
output N_190 ;
output m158_s ;
output N_170 ;
output N_149 ;
output m93_d ;
output N_146 ;
output N_104 ;
output N_182_mux ;
output N_35 ;
output N_126 ;
output N_54 ;
output N_23 ;
output N_64 ;
wire m158_d ;
wire m47_d ;
wire N_98 ;
wire m72_d_d ;
wire N_78 ;
wire N_40 ;
wire N_155 ;
wire N_106 ;
wire N_190_mux ;
wire i4_mux ;
wire N_33 ;
wire N_31 ;
wire N_37 ;
wire N_107 ;
wire N_177_mux ;
wire N_190 ;
wire m158_s ;
wire N_170 ;
wire N_149 ;
wire m93_d ;
wire N_146 ;
wire N_104 ;
wire N_182_mux ;
wire N_35 ;
wire N_126 ;
wire N_54 ;
wire N_23 ;
wire N_64 ;
wire m63_1_2_0_co1 ;
wire m63_1_2_0_wmux_0_S ;
wire N_26 ;
wire m63_1_2_0_y0 ;
wire m63_1_2_0_co0 ;
wire m63_1_2_0_wmux_S ;
wire N_62 ;
wire VCC ;
wire m169_1_0_0_co1 ;
wire m169_1_0_0_wmux_0_S ;
wire m169_1_0_0_wmux_0_Y ;
wire N_167_i ;
wire N_33_i ;
wire m169_1_0_0_y0 ;
wire m169_1_0_0_co0 ;
wire m169_1_0_0_wmux_S ;
wire N_11_i ;
wire N_163 ;
wire m119_1_0_co1 ;
wire m119_1_0_wmux_0_S ;
wire N_120 ;
wire N_118_i ;
wire N_53 ;
wire m119_1_0_y0 ;
wire m119_1_0_co0 ;
wire m119_1_0_wmux_S ;
wire N_115_i ;
wire N_22 ;
wire m125_1_0_co1 ;
wire m125_1_0_wmux_0_S ;
wire N_124 ;
wire m125_1_0_y0 ;
wire m125_1_0_co0 ;
wire m125_1_0_wmux_S ;
wire N_111 ;
wire m73_1_0 ;
wire N_186 ;
wire m47_d_d_1 ;
wire m47_d_d ;
wire N_11 ;
wire m16_d ;
wire m61_1_1 ;
wire N_179_mux ;
wire N_60 ;
wire m109_1_0 ;
wire m109_2 ;
wire m109_1 ;
wire N_110 ;
wire N_105 ;
wire N_80 ;
wire m103_1_0_1 ;
wire m103_1_0 ;
wire m103 ;
wire m145_1_1_1 ;
wire m145_1_1 ;
wire N_49 ;
wire m96_1_1 ;
wire N_8 ;
wire N_97 ;
wire N_95 ;
wire m25_1_2 ;
wire N_187_mux_2 ;
wire N_18_i ;
wire m140_d_2 ;
wire m140_d ;
wire N_6 ;
wire N_74 ;
wire m50_1_0 ;
wire N_51 ;
wire m123_1 ;
wire m122_0 ;
wire N_87 ;
wire m93_d_1_0 ;
wire N_189_mux ;
wire N_90 ;
wire m169_2_1 ;
wire m169_2 ;
wire N_22_i ;
wire m148_2_0 ;
wire m148_2 ;
wire N_136 ;
wire N_141 ;
wire m148_1 ;
wire N_131 ;
wire m88_0 ;
wire m69_0 ;
wire N_12_i ;
wire m69_2 ;
wire m44_1 ;
wire N_9 ;
wire m151 ;
wire N_20 ;
wire N_89 ;
wire N_14 ;
wire N_134 ;
wire N_138 ;
wire N_166 ;
wire N_76 ;
wire m135_0 ;
wire m135_1 ;
wire N_152 ;
wire N_27 ;
wire N_153 ;
wire m158_d_d ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire GND ;
// @11:226
  ARI1 \display_byte_7_0_.m63_1_2_0_wmux_0  (
	.FCO(m63_1_2_0_co1),
	.S(m63_1_2_0_wmux_0_S),
	.Y(N_64),
	.B(disp_byte_Y[0]),
	.C(N_23),
	.D(N_26),
	.A(m63_1_2_0_y0),
	.FCI(m63_1_2_0_co0)
);
defparam \display_byte_7_0_.m63_1_2_0_wmux_0 .INIT=20'h0F588;
// @11:226
  ARI1 \display_byte_7_0_.m63_1_2_0_wmux  (
	.FCO(m63_1_2_0_co0),
	.S(m63_1_2_0_wmux_S),
	.Y(m63_1_2_0_y0),
	.B(disp_byte_Y[0]),
	.C(N_54),
	.D(N_62),
	.A(disp_byte_Y[1]),
	.FCI(VCC)
);
defparam \display_byte_7_0_.m63_1_2_0_wmux .INIT=20'h0FA44;
// @11:226
  ARI1 \display_byte_7_0_.m169_1_0_0_wmux_0  (
	.FCO(m169_1_0_0_co1),
	.S(m169_1_0_0_wmux_0_S),
	.Y(m169_1_0_0_wmux_0_Y),
	.B(disp_byte_Y[1]),
	.C(N_167_i),
	.D(N_33_i),
	.A(m169_1_0_0_y0),
	.FCI(m169_1_0_0_co0)
);
defparam \display_byte_7_0_.m169_1_0_0_wmux_0 .INIT=20'h0F588;
// @11:226
  ARI1 \display_byte_7_0_.m169_1_0_0_wmux  (
	.FCO(m169_1_0_0_co0),
	.S(m169_1_0_0_wmux_S),
	.Y(m169_1_0_0_y0),
	.B(disp_byte_Y[1]),
	.C(N_11_i),
	.D(N_163),
	.A(disp_byte_X[5]),
	.FCI(VCC)
);
defparam \display_byte_7_0_.m169_1_0_0_wmux .INIT=20'h0FA44;
// @11:226
  ARI1 \display_byte_7_0_.m119_1_0_wmux_0  (
	.FCO(m119_1_0_co1),
	.S(m119_1_0_wmux_0_S),
	.Y(N_120),
	.B(disp_byte_Y[1]),
	.C(N_118_i),
	.D(N_53),
	.A(m119_1_0_y0),
	.FCI(m119_1_0_co0)
);
defparam \display_byte_7_0_.m119_1_0_wmux_0 .INIT=20'h0F588;
// @11:226
  ARI1 \display_byte_7_0_.m119_1_0_wmux  (
	.FCO(m119_1_0_co0),
	.S(m119_1_0_wmux_S),
	.Y(m119_1_0_y0),
	.B(disp_byte_Y[1]),
	.C(N_115_i),
	.D(N_22),
	.A(disp_byte_X[5]),
	.FCI(VCC)
);
defparam \display_byte_7_0_.m119_1_0_wmux .INIT=20'h0FA44;
// @11:226
  ARI1 \display_byte_7_0_.m125_1_0_wmux_0  (
	.FCO(m125_1_0_co1),
	.S(m125_1_0_wmux_0_S),
	.Y(N_126),
	.B(disp_byte_Y[2]),
	.C(N_35),
	.D(N_124),
	.A(m125_1_0_y0),
	.FCI(m125_1_0_co0)
);
defparam \display_byte_7_0_.m125_1_0_wmux_0 .INIT=20'h0F588;
// @11:226
  ARI1 \display_byte_7_0_.m125_1_0_wmux  (
	.FCO(m125_1_0_co0),
	.S(m125_1_0_wmux_S),
	.Y(m125_1_0_y0),
	.B(disp_byte_Y[2]),
	.C(N_120),
	.D(N_111),
	.A(disp_byte_Y[0]),
	.FCI(VCC)
);
defparam \display_byte_7_0_.m125_1_0_wmux .INIT=20'h0FA44;
// @11:226
  CFG4 \display_byte_7_0_.m73_1_1  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[4]),
	.Y(m73_1_0)
);
defparam \display_byte_7_0_.m73_1_1 .INIT=16'h0F9F;
// @11:226
  CFG4 \display_byte_7_0_.m47_d_d  (
	.A(N_186),
	.B(disp_byte_X[6]),
	.C(m47_d_d_1),
	.D(N_182_mux),
	.Y(m47_d_d)
);
defparam \display_byte_7_0_.m47_d_d .INIT=16'h8B03;
// @11:226
  CFG4 \display_byte_7_0_.m47_d_d_1  (
	.A(disp_byte_Y[1]),
	.B(disp_byte_X[5]),
	.C(N_11),
	.D(m16_d),
	.Y(m47_d_d_1)
);
defparam \display_byte_7_0_.m47_d_d_1 .INIT=16'h20FD;
// @11:226
  CFG4 \display_byte_7_0_.m61  (
	.A(disp_byte_X[4]),
	.B(m61_1_1),
	.C(N_179_mux),
	.D(N_60),
	.Y(N_62)
);
defparam \display_byte_7_0_.m61 .INIT=16'hD9C8;
// @11:226
  CFG4 \display_byte_7_0_.m61_1_1  (
	.A(disp_byte_X[3]),
	.B(disp_byte_X[4]),
	.C(disp_byte_X[5]),
	.D(disp_byte_X[2]),
	.Y(m61_1_1)
);
defparam \display_byte_7_0_.m61_1_1 .INIT=16'h0F0B;
// @11:226
  CFG4 \display_byte_7_0_.m109  (
	.A(m109_1_0),
	.B(m109_2),
	.C(disp_byte_X[5]),
	.D(m109_1),
	.Y(N_110)
);
defparam \display_byte_7_0_.m109 .INIT=16'hFFCD;
// @11:226
  CFG3 \display_byte_7_0_.m109_1_0  (
	.A(N_105),
	.B(disp_byte_X[4]),
	.C(N_80),
	.Y(m109_1_0)
);
defparam \display_byte_7_0_.m109_1_0 .INIT=8'h74;
// @11:226
  CFG4 \display_byte_7_0_.m103_1_0  (
	.A(disp_byte_X[4]),
	.B(m103_1_0_1),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(m103_1_0)
);
defparam \display_byte_7_0_.m103_1_0 .INIT=16'hB28B;
// @11:226
  CFG3 \display_byte_7_0_.m103_1_0_1  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[3]),
	.Y(m103_1_0_1)
);
defparam \display_byte_7_0_.m103_1_0_1 .INIT=8'h13;
// @11:226
  CFG4 \display_byte_7_0_.m103  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[4]),
	.C(m103_1_0),
	.D(m103),
	.Y(N_104)
);
defparam \display_byte_7_0_.m103 .INIT=16'hFF42;
// @11:226
  CFG4 \display_byte_7_0_.m145_1_1  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[2]),
	.C(disp_byte_X[3]),
	.D(m145_1_1_1),
	.Y(m145_1_1)
);
defparam \display_byte_7_0_.m145_1_1 .INIT=16'h97A5;
// @11:226
  CFG4 \display_byte_7_0_.m145_1_1_1  (
	.A(disp_byte_X[1]),
	.B(disp_byte_X[0]),
	.C(disp_byte_X[3]),
	.D(disp_byte_X[5]),
	.Y(m145_1_1_1)
);
defparam \display_byte_7_0_.m145_1_1_1 .INIT=16'h7110;
// @11:226
  CFG4 \display_byte_7_0_.m145  (
	.A(disp_byte_X[4]),
	.B(disp_byte_X[5]),
	.C(m145_1_1),
	.D(N_49),
	.Y(N_146)
);
defparam \display_byte_7_0_.m145 .INIT=16'h3524;
// @11:226
  CFG4 \display_byte_7_0_.m96  (
	.A(N_49),
	.B(disp_byte_X[4]),
	.C(m96_1_1),
	.D(N_8),
	.Y(N_97)
);
defparam \display_byte_7_0_.m96 .INIT=16'hE0E3;
// @11:226
  CFG3 \display_byte_7_0_.m96_1_1  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[4]),
	.C(N_95),
	.Y(m96_1_1)
);
defparam \display_byte_7_0_.m96_1_1 .INIT=8'h15;
// @11:226
  CFG4 \display_byte_7_0_.m25  (
	.A(disp_byte_X[4]),
	.B(disp_byte_X[5]),
	.C(m25_1_2),
	.D(N_187_mux_2),
	.Y(N_26)
);
defparam \display_byte_7_0_.m25 .INIT=16'hF767;
// @11:226
  CFG4 \display_byte_7_0_.m25_1_2  (
	.A(disp_byte_X[4]),
	.B(disp_byte_X[2]),
	.C(N_8),
	.D(N_18_i),
	.Y(m25_1_2)
);
defparam \display_byte_7_0_.m25_1_2 .INIT=16'h0527;
// @11:226
  CFG4 \display_byte_7_0_.m140_d  (
	.A(m109_1),
	.B(disp_byte_X[5]),
	.C(m140_d_2),
	.D(N_105),
	.Y(m140_d)
);
defparam \display_byte_7_0_.m140_d .INIT=16'hFBFA;
// @11:226
  CFG4 \display_byte_7_0_.m73  (
	.A(disp_byte_X[4]),
	.B(disp_byte_X[3]),
	.C(N_6),
	.D(m73_1_0),
	.Y(N_74)
);
defparam \display_byte_7_0_.m73 .INIT=16'hF533;
// @11:226
  CFG4 \display_byte_7_0_.m50  (
	.A(disp_byte_X[2]),
	.B(disp_byte_X[3]),
	.C(N_6),
	.D(m50_1_0),
	.Y(N_51)
);
defparam \display_byte_7_0_.m50 .INIT=16'h5423;
// @11:226
  CFG3 \display_byte_7_0_.m50_1_1  (
	.A(disp_byte_X[4]),
	.B(N_18_i),
	.C(disp_byte_X[3]),
	.Y(m50_1_0)
);
defparam \display_byte_7_0_.m50_1_1 .INIT=8'h25;
// @11:226
  CFG4 \display_byte_7_0_.m123  (
	.A(disp_byte_X[5]),
	.B(disp_byte_Y[1]),
	.C(m123_1),
	.D(m122_0),
	.Y(N_124)
);
defparam \display_byte_7_0_.m123 .INIT=16'h3301;
// @11:226
  CFG3 \display_byte_7_0_.m123_1  (
	.A(disp_byte_X[4]),
	.B(N_87),
	.C(N_49),
	.Y(m123_1)
);
defparam \display_byte_7_0_.m123_1 .INIT=8'h27;
// @11:226
  CFG4 \display_byte_7_0_.m93_d  (
	.A(disp_byte_Y[0]),
	.B(m93_d_1_0),
	.C(N_189_mux),
	.D(N_35),
	.Y(m93_d)
);
defparam \display_byte_7_0_.m93_d .INIT=16'hFCF8;
// @11:226
  CFG4 \display_byte_7_0_.m93_d_1_0  (
	.A(disp_byte_Y[1]),
	.B(N_90),
	.C(disp_byte_X[6]),
	.D(disp_byte_Y[0]),
	.Y(m93_d_1_0)
);
defparam \display_byte_7_0_.m93_d_1_0 .INIT=16'h040F;
// @11:226
  CFG3 \display_byte_7_0_.m169_2  (
	.A(disp_byte_Y[1]),
	.B(m169_2_1),
	.C(N_23),
	.Y(m169_2)
);
defparam \display_byte_7_0_.m169_2 .INIT=8'hD8;
// @11:226
  CFG3 \display_byte_7_0_.m169_2_1_0  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[4]),
	.C(N_22_i),
	.Y(m169_2_1)
);
defparam \display_byte_7_0_.m169_2_1_0 .INIT=8'h72;
// @11:226
  CFG4 \display_byte_7_0_.m148_2_0  (
	.A(disp_byte_Y[1]),
	.B(disp_byte_Y[0]),
	.C(N_35),
	.D(N_146),
	.Y(m148_2_0)
);
defparam \display_byte_7_0_.m148_2_0 .INIT=16'h7430;
  CFG3 \display_byte_7_0_.m148_2_1  (
	.A(disp_byte_Y[2]),
	.B(m148_2_0),
	.C(m148_2),
	.Y(N_149)
);
defparam \display_byte_7_0_.m148_2_1 .INIT=8'hD8;
// @11:226
  CFG4 \display_byte_7_0_.m148_2  (
	.A(disp_byte_Y[0]),
	.B(N_136),
	.C(N_141),
	.D(m148_1),
	.Y(m148_2)
);
defparam \display_byte_7_0_.m148_2 .INIT=16'hF588;
// @11:226
  CFG3 \display_byte_7_0_.m148_1  (
	.A(disp_byte_Y[1]),
	.B(N_131),
	.C(disp_byte_Y[0]),
	.Y(m148_1)
);
defparam \display_byte_7_0_.m148_1 .INIT=8'hAC;
  CFG3 \display_byte_7_0_.m169_2_1  (
	.A(disp_byte_Y[0]),
	.B(m169_1_0_0_wmux_0_Y),
	.C(m169_2),
	.Y(N_170)
);
defparam \display_byte_7_0_.m169_2_1 .INIT=8'hD8;
// @11:226
  CFG2 \display_byte_7_0_.m88_0  (
	.A(disp_byte_X[4]),
	.B(disp_byte_X[3]),
	.Y(m88_0)
);
defparam \display_byte_7_0_.m88_0 .INIT=4'h1;
// @11:226
  CFG2 \display_byte_7_0_.m69_0  (
	.A(disp_byte_X[2]),
	.B(disp_byte_Y[1]),
	.Y(m69_0)
);
defparam \display_byte_7_0_.m69_0 .INIT=4'h1;
// @11:226
  CFG2 \display_byte_7_0_.m158_s  (
	.A(disp_byte_X[6]),
	.B(disp_byte_Y[2]),
	.Y(m158_s)
);
defparam \display_byte_7_0_.m158_s .INIT=4'h4;
// @11:226
  CFG2 \display_byte_7_0_.m46_e  (
	.A(disp_byte_Y[0]),
	.B(disp_byte_Y[2]),
	.Y(N_186)
);
defparam \display_byte_7_0_.m46_e .INIT=4'h1;
// @11:226
  CFG2 \display_byte_7_0_.m5  (
	.A(disp_byte_X[1]),
	.B(disp_byte_X[0]),
	.Y(N_6)
);
defparam \display_byte_7_0_.m5 .INIT=4'h1;
// @11:226
  CFG2 \display_byte_7_0_.m11  (
	.A(disp_byte_X[2]),
	.B(disp_byte_X[1]),
	.Y(N_12_i)
);
defparam \display_byte_7_0_.m11 .INIT=4'h8;
// @11:226
  CFG2 \display_byte_7_0_.m17  (
	.A(disp_byte_X[1]),
	.B(disp_byte_X[0]),
	.Y(N_18_i)
);
defparam \display_byte_7_0_.m17 .INIT=4'h8;
// @11:226
  CFG2 \display_byte_7_0_.m24_e  (
	.A(disp_byte_X[4]),
	.B(disp_byte_X[3]),
	.Y(N_187_mux_2)
);
defparam \display_byte_7_0_.m24_e .INIT=4'h2;
// @11:226
  CFG2 \display_byte_7_0_.m127_e  (
	.A(disp_byte_Y[0]),
	.B(disp_byte_Y[2]),
	.Y(N_190)
);
defparam \display_byte_7_0_.m127_e .INIT=4'h8;
// @11:226
  CFG4 \display_byte_7_0_.m109_2  (
	.A(disp_byte_X[3]),
	.B(disp_byte_X[4]),
	.C(disp_byte_X[5]),
	.D(disp_byte_X[2]),
	.Y(m109_1)
);
defparam \display_byte_7_0_.m109_2 .INIT=16'h3020;
// @11:226
  CFG2 \display_byte_7_0_.m69_2  (
	.A(N_18_i),
	.B(N_187_mux_2),
	.Y(m69_2)
);
defparam \display_byte_7_0_.m69_2 .INIT=4'h8;
// @11:226
  CFG3 \display_byte_7_0_.m44_1  (
	.A(disp_byte_Y[1]),
	.B(disp_byte_X[5]),
	.C(disp_byte_X[4]),
	.Y(m44_1)
);
defparam \display_byte_7_0_.m44_1 .INIT=8'h10;
// @11:226
  CFG4 \display_byte_7_0_.m7  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_8)
);
defparam \display_byte_7_0_.m7 .INIT=16'hE000;
// @11:226
  CFG4 \display_byte_7_0_.m56  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_179_mux)
);
defparam \display_byte_7_0_.m56 .INIT=16'h6000;
// @11:226
  CFG4 \display_byte_7_0_.m48  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_49)
);
defparam \display_byte_7_0_.m48 .INIT=16'h0001;
// @11:226
  CFG3 \display_byte_7_0_.m30_a0  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.Y(N_9)
);
defparam \display_byte_7_0_.m30_a0 .INIT=8'h0E;
// @11:226
  CFG4 \display_byte_7_0_.m3  (
	.A(disp_byte_X[3]),
	.B(disp_byte_X[4]),
	.C(disp_byte_X[5]),
	.D(disp_byte_X[2]),
	.Y(N_177_mux)
);
defparam \display_byte_7_0_.m3 .INIT=16'h0001;
// @11:226
  CFG3 \display_byte_7_0_.m79  (
	.A(disp_byte_X[1]),
	.B(disp_byte_X[2]),
	.C(disp_byte_X[3]),
	.Y(N_80)
);
defparam \display_byte_7_0_.m79 .INIT=8'h07;
// @11:226
  CFG3 \display_byte_7_0_.m106  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.Y(N_107)
);
defparam \display_byte_7_0_.m106 .INIT=8'h38;
// @11:226
  CFG4 \display_byte_7_0_.m140_d_3  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[3]),
	.C(disp_byte_X[4]),
	.D(N_12_i),
	.Y(m140_d_2)
);
defparam \display_byte_7_0_.m140_d_3 .INIT=16'h2000;
// @11:226
  CFG3 \display_byte_7_0_.m151_0  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[4]),
	.C(N_8),
	.Y(m151)
);
defparam \display_byte_7_0_.m151_0 .INIT=8'h10;
// @11:226
  CFG4 \display_byte_7_0_.m6_0  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_105)
);
defparam \display_byte_7_0_.m6_0 .INIT=16'h001F;
// @11:226
  CFG4 \display_byte_7_0_.m18_0  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_20)
);
defparam \display_byte_7_0_.m18_0 .INIT=16'hF800;
// @11:226
  CFG4 \display_byte_7_0_.m35_0  (
	.A(disp_byte_X[4]),
	.B(N_6),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_37)
);
defparam \display_byte_7_0_.m35_0 .INIT=16'h0455;
// @11:226
  CFG3 \display_byte_7_0_.m44  (
	.A(disp_byte_X[3]),
	.B(m44_1),
	.C(disp_byte_X[2]),
	.Y(N_182_mux)
);
defparam \display_byte_7_0_.m44 .INIT=8'h04;
// @11:226
  CFG4 \display_byte_7_0_.m88  (
	.A(disp_byte_X[2]),
	.B(m88_0),
	.C(disp_byte_X[0]),
	.D(disp_byte_X[1]),
	.Y(N_89)
);
defparam \display_byte_7_0_.m88 .INIT=16'h4440;
// @11:226
  CFG4 \display_byte_7_0_.m30_0  (
	.A(disp_byte_X[4]),
	.B(N_6),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_31)
);
defparam \display_byte_7_0_.m30_0 .INIT=16'h0454;
// @11:226
  CFG4 \display_byte_7_0_.m21  (
	.A(disp_byte_X[4]),
	.B(N_6),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_22)
);
defparam \display_byte_7_0_.m21 .INIT=16'h4555;
// @11:226
  CFG4 \display_byte_7_0_.m32  (
	.A(disp_byte_X[1]),
	.B(disp_byte_X[2]),
	.C(disp_byte_X[3]),
	.D(disp_byte_X[4]),
	.Y(N_33)
);
defparam \display_byte_7_0_.m32 .INIT=16'hF700;
// @11:226
  CFG4 \display_byte_7_0_.m13  (
	.A(disp_byte_X[3]),
	.B(disp_byte_X[2]),
	.C(N_6),
	.D(N_12_i),
	.Y(N_14)
);
defparam \display_byte_7_0_.m13 .INIT=16'h82D7;
// @11:226
  CFG4 \display_byte_7_0_.m86  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_87)
);
defparam \display_byte_7_0_.m86 .INIT=16'h0180;
// @11:226
  CFG4 \display_byte_7_0_.m133  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_134)
);
defparam \display_byte_7_0_.m133 .INIT=16'h1F8F;
// @11:226
  CFG4 \display_byte_7_0_.m137  (
	.A(disp_byte_X[3]),
	.B(disp_byte_X[2]),
	.C(N_6),
	.D(N_18_i),
	.Y(N_138)
);
defparam \display_byte_7_0_.m137 .INIT=16'h6431;
// @11:226
  CFG4 \display_byte_7_0_.m165  (
	.A(disp_byte_X[3]),
	.B(disp_byte_X[2]),
	.C(N_6),
	.D(N_18_i),
	.Y(N_166)
);
defparam \display_byte_7_0_.m165 .INIT=16'h7430;
// @11:226
  CFG4 \display_byte_7_0_.m75  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_76)
);
defparam \display_byte_7_0_.m75 .INIT=16'h19E0;
// @11:226
  CFG3 \display_byte_7_0_.m103_0  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[4]),
	.C(N_20),
	.Y(m103)
);
defparam \display_byte_7_0_.m103_0 .INIT=8'h10;
// @11:226
  CFG3 \display_byte_7_0_.m122_1  (
	.A(m88_0),
	.B(disp_byte_X[5]),
	.C(N_9),
	.Y(m122_0)
);
defparam \display_byte_7_0_.m122_1 .INIT=8'h80;
// @11:226
  CFG4 \display_byte_7_0_.N_33_i  (
	.A(disp_byte_X[1]),
	.B(disp_byte_X[2]),
	.C(disp_byte_X[3]),
	.D(disp_byte_X[4]),
	.Y(N_33_i)
);
defparam \display_byte_7_0_.N_33_i .INIT=16'h08FF;
// @11:226
  CFG4 \display_byte_7_0_.N_22_i  (
	.A(disp_byte_X[4]),
	.B(N_6),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_22_i)
);
defparam \display_byte_7_0_.N_22_i .INIT=16'hBAAA;
// @11:226
  CFG3 \display_byte_7_0_.m82  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[4]),
	.C(N_80),
	.Y(i4_mux)
);
defparam \display_byte_7_0_.m82 .INIT=8'h18;
// @11:226
  CFG4 \display_byte_7_0_.m94  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_95)
);
defparam \display_byte_7_0_.m94 .INIT=16'h1801;
// @11:226
  CFG4 \display_byte_7_0_.m52  (
	.A(disp_byte_X[4]),
	.B(N_6),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_53)
);
defparam \display_byte_7_0_.m52 .INIT=16'h4510;
// @11:226
  CFG4 \display_byte_7_0_.m59  (
	.A(disp_byte_X[0]),
	.B(disp_byte_X[1]),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_60)
);
defparam \display_byte_7_0_.m59 .INIT=16'h183F;
// @11:226
  CFG4 \display_byte_7_0_.m127  (
	.A(m69_0),
	.B(m69_2),
	.C(disp_byte_X[5]),
	.D(N_190),
	.Y(N_190_mux)
);
defparam \display_byte_7_0_.m127 .INIT=16'h0800;
// @11:226
  CFG4 \display_byte_7_0_.m71  (
	.A(m69_0),
	.B(m69_2),
	.C(disp_byte_X[5]),
	.D(N_186),
	.Y(N_189_mux)
);
defparam \display_byte_7_0_.m71 .INIT=16'h0800;
// @11:226
  CFG4 \display_byte_7_0_.m135_1  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[3]),
	.C(disp_byte_X[4]),
	.D(N_107),
	.Y(m135_0)
);
defparam \display_byte_7_0_.m135_1 .INIT=16'h4050;
// @11:226
  CFG4 \display_byte_7_0_.m109_3  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[3]),
	.C(disp_byte_X[4]),
	.D(N_107),
	.Y(m109_2)
);
defparam \display_byte_7_0_.m109_3 .INIT=16'h2000;
// @11:226
  CFG4 \display_byte_7_0_.m10  (
	.A(disp_byte_X[4]),
	.B(N_6),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_11)
);
defparam \display_byte_7_0_.m10 .INIT=16'h4557;
// @11:226
  CFG3 \display_byte_7_0_.m105  (
	.A(N_105),
	.B(disp_byte_X[4]),
	.C(N_80),
	.Y(N_106)
);
defparam \display_byte_7_0_.m105 .INIT=8'h8B;
// @11:226
  CFG3 \display_byte_7_0_.m154  (
	.A(N_37),
	.B(disp_byte_X[5]),
	.C(N_33),
	.Y(N_155)
);
defparam \display_byte_7_0_.m154 .INIT=8'h1D;
// @11:226
  CFG4 \display_byte_7_0_.m162  (
	.A(disp_byte_X[4]),
	.B(N_6),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_163)
);
defparam \display_byte_7_0_.m162 .INIT=16'h4105;
// @11:226
  CFG4 \display_byte_7_0_.N_118_i  (
	.A(disp_byte_X[4]),
	.B(N_6),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_118_i)
);
defparam \display_byte_7_0_.N_118_i .INIT=16'hB20A;
// @11:226
  CFG2 \display_byte_7_0_.m114  (
	.A(N_95),
	.B(disp_byte_X[4]),
	.Y(N_115_i)
);
defparam \display_byte_7_0_.m114 .INIT=4'h4;
// @11:226
  CFG3 \display_byte_7_0_.m135_2  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[4]),
	.C(N_134),
	.Y(m135_1)
);
defparam \display_byte_7_0_.m135_2 .INIT=8'h20;
// @11:226
  CFG4 \display_byte_7_0_.N_11_i  (
	.A(disp_byte_X[4]),
	.B(N_6),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(N_11_i)
);
defparam \display_byte_7_0_.N_11_i .INIT=16'hBAA8;
// @11:226
  CFG4 \display_byte_7_0_.m22  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[4]),
	.C(N_20),
	.D(N_8),
	.Y(N_23)
);
defparam \display_byte_7_0_.m22 .INIT=16'h5476;
// @11:226
  CFG4 \display_byte_7_0_.m34  (
	.A(disp_byte_Y[1]),
	.B(disp_byte_X[5]),
	.C(N_33),
	.D(N_31),
	.Y(N_35)
);
defparam \display_byte_7_0_.m34 .INIT=16'h0415;
// @11:226
  CFG4 \display_byte_7_0_.m39  (
	.A(disp_byte_Y[1]),
	.B(disp_byte_X[5]),
	.C(disp_byte_X[4]),
	.D(N_37),
	.Y(N_40)
);
defparam \display_byte_7_0_.m39 .INIT=16'h0415;
// @11:226
  CFG3 \display_byte_7_0_.m53  (
	.A(disp_byte_X[5]),
	.B(N_53),
	.C(N_51),
	.Y(N_54)
);
defparam \display_byte_7_0_.m53 .INIT=8'hD8;
// @11:226
  CFG2 \display_byte_7_0_.N_167_i  (
	.A(N_166),
	.B(disp_byte_X[4]),
	.Y(N_167_i)
);
defparam \display_byte_7_0_.N_167_i .INIT=4'hD;
// @11:226
  CFG4 \display_byte_7_0_.m16_d  (
	.A(disp_byte_Y[1]),
	.B(disp_byte_X[4]),
	.C(N_177_mux),
	.D(N_14),
	.Y(m16_d)
);
defparam \display_byte_7_0_.m16_d .INIT=16'h7250;
// @11:226
  CFG4 \display_byte_7_0_.m89  (
	.A(disp_byte_X[4]),
	.B(disp_byte_X[5]),
	.C(N_89),
	.D(N_87),
	.Y(N_90)
);
defparam \display_byte_7_0_.m89 .INIT=16'hE2C0;
// @11:226
  CFG3 \display_byte_7_0_.m135  (
	.A(m135_0),
	.B(m135_1),
	.C(m103),
	.Y(N_136)
);
defparam \display_byte_7_0_.m135 .INIT=8'hFE;
// @11:226
  CFG3 \display_byte_7_0_.m151  (
	.A(m151),
	.B(m135_0),
	.C(m135_1),
	.Y(N_152)
);
defparam \display_byte_7_0_.m151 .INIT=8'hFE;
// @11:226
  CFG4 \display_byte_7_0_.m140  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[4]),
	.C(N_138),
	.D(m140_d),
	.Y(N_141)
);
defparam \display_byte_7_0_.m140 .INIT=16'hEF01;
// @11:226
  CFG4 \display_byte_7_0_.m77  (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[4]),
	.C(N_76),
	.D(N_74),
	.Y(N_78)
);
defparam \display_byte_7_0_.m77 .INIT=16'h2075;
// @11:226
  CFG3 \display_byte_7_0_.m72_d_d  (
	.A(disp_byte_X[6]),
	.B(N_189_mux),
	.C(N_40),
	.Y(m72_d_d)
);
defparam \display_byte_7_0_.m72_d_d .INIT=8'hD8;
// @11:226
  CFG3 \display_byte_7_0_.m26  (
	.A(N_26),
	.B(disp_byte_Y[1]),
	.C(N_23),
	.Y(N_27)
);
defparam \display_byte_7_0_.m26 .INIT=8'hB8;
// @11:226
  CFG4 \display_byte_7_0_.m130  (
	.A(disp_byte_X[5]),
	.B(disp_byte_Y[1]),
	.C(N_23),
	.D(N_22),
	.Y(N_131)
);
defparam \display_byte_7_0_.m130 .INIT=16'hB874;
// @11:226
  CFG3 \display_byte_7_0_.m97  (
	.A(disp_byte_Y[1]),
	.B(N_97),
	.C(N_78),
	.Y(N_98)
);
defparam \display_byte_7_0_.m97 .INIT=8'hE4;
// @11:226
  CFG3 \display_byte_7_0_.m110  (
	.A(disp_byte_Y[1]),
	.B(N_110),
	.C(N_104),
	.Y(N_111)
);
defparam \display_byte_7_0_.m110 .INIT=8'hD8;
// @11:226
  CFG3 \display_byte_7_0_.m152  (
	.A(disp_byte_Y[1]),
	.B(N_152),
	.C(N_141),
	.Y(N_153)
);
defparam \display_byte_7_0_.m152 .INIT=8'hE4;
// @11:226
  CFG3 \display_byte_7_0_.m158_d_d  (
	.A(disp_byte_X[6]),
	.B(N_190_mux),
	.C(N_131),
	.Y(m158_d_d)
);
defparam \display_byte_7_0_.m158_d_d .INIT=8'hD8;
// @11:226
  CFG4 \display_byte_7_0_.m47_d  (
	.A(disp_byte_Y[0]),
	.B(disp_byte_X[6]),
	.C(m47_d_d),
	.D(N_27),
	.Y(m47_d)
);
defparam \display_byte_7_0_.m47_d .INIT=16'hF2D0;
// @11:226
  CFG4 \display_byte_7_0_.m158_d  (
	.A(disp_byte_Y[0]),
	.B(disp_byte_X[6]),
	.C(m158_d_d),
	.D(N_153),
	.Y(m158_d)
);
defparam \display_byte_7_0_.m158_d .INIT=16'hF2D0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Nokia5110_Memory */

module timer (
  timer_indicator_sig,
  FCCC_C0_0_GL1,
  AND2_0_Y
)
;
output timer_indicator_sig ;
input FCCC_C0_0_GL1 ;
input AND2_0_Y ;
wire timer_indicator_sig ;
wire FCCC_C0_0_GL1 ;
wire AND2_0_Y ;
wire [18:0] counter;
wire [0:0] counter_i;
wire [18:7] counter_3;
wire VCC ;
wire un5_counter_cry_14_S ;
wire GND ;
wire un5_counter_cry_15_S ;
wire un5_counter_cry_16_S ;
wire un5_counter_cry_1_S ;
wire un5_counter_cry_2_S ;
wire un5_counter_cry_3_S ;
wire un5_counter_cry_4_S ;
wire un5_counter_cry_5_S ;
wire un5_counter_cry_6_S ;
wire un5_counter_cry_8_S ;
wire un5_counter_cry_10_S ;
wire un5_counter_cry_13_S ;
wire un2_counter_Z ;
wire un5_counter_s_1_68_FCO ;
wire un5_counter_s_1_68_S ;
wire un5_counter_s_1_68_Y ;
wire un5_counter_cry_1_Z ;
wire un5_counter_cry_1_Y ;
wire un5_counter_cry_2_Z ;
wire un5_counter_cry_2_Y ;
wire un5_counter_cry_3_Z ;
wire un5_counter_cry_3_Y ;
wire un5_counter_cry_4_Z ;
wire un5_counter_cry_4_Y ;
wire un5_counter_cry_5_Z ;
wire un5_counter_cry_5_Y ;
wire un5_counter_cry_6_Z ;
wire un5_counter_cry_6_Y ;
wire un5_counter_cry_7_Z ;
wire un5_counter_cry_7_S ;
wire un5_counter_cry_7_Y ;
wire un5_counter_cry_8_Z ;
wire un5_counter_cry_8_Y ;
wire un5_counter_cry_9_Z ;
wire un5_counter_cry_9_S ;
wire un5_counter_cry_9_Y ;
wire un5_counter_cry_10_Z ;
wire un5_counter_cry_10_Y ;
wire un5_counter_cry_11_Z ;
wire un5_counter_cry_11_S ;
wire un5_counter_cry_11_Y ;
wire un5_counter_cry_12_Z ;
wire un5_counter_cry_12_S ;
wire un5_counter_cry_12_Y ;
wire un5_counter_cry_13_Z ;
wire un5_counter_cry_13_Y ;
wire un5_counter_cry_14_Z ;
wire un5_counter_cry_14_Y ;
wire un5_counter_cry_15_Z ;
wire un5_counter_cry_15_Y ;
wire un5_counter_cry_16_Z ;
wire un5_counter_cry_16_Y ;
wire un5_counter_s_18_FCO ;
wire un5_counter_s_18_S ;
wire un5_counter_s_18_Y ;
wire un5_counter_cry_17_Z ;
wire un5_counter_cry_17_S ;
wire un5_counter_cry_17_Y ;
wire un2_counter_13_Z ;
wire un2_counter_12_Z ;
wire un2_counter_11_Z ;
wire un2_counter_10_Z ;
wire un2_counter_14_Z ;
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @12:24
  SLE \counter[14]  (
	.Q(counter[14]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[15]  (
	.Q(counter[15]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[16]  (
	.Q(counter[16]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[17]  (
	.Q(counter[17]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[18]  (
	.Q(counter[18]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[6]  (
	.Q(counter[6]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[7]  (
	.Q(counter[7]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[8]  (
	.Q(counter[8]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[9]  (
	.Q(counter[9]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[10]  (
	.Q(counter[10]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[11]  (
	.Q(counter[11]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[12]  (
	.Q(counter[12]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE \counter[13]  (
	.Q(counter[13]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un5_counter_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:24
  SLE timer_indic_sig (
	.Q(timer_indicator_sig),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL1),
	.D(un2_counter_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:35
  ARI1 un5_counter_s_1_68 (
	.FCO(un5_counter_s_1_68_FCO),
	.S(un5_counter_s_1_68_S),
	.Y(un5_counter_s_1_68_Y),
	.B(counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un5_counter_s_1_68.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_1 (
	.FCO(un5_counter_cry_1_Z),
	.S(un5_counter_cry_1_S),
	.Y(un5_counter_cry_1_Y),
	.B(counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_s_1_68_FCO)
);
defparam un5_counter_cry_1.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_2 (
	.FCO(un5_counter_cry_2_Z),
	.S(un5_counter_cry_2_S),
	.Y(un5_counter_cry_2_Y),
	.B(counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_1_Z)
);
defparam un5_counter_cry_2.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_3 (
	.FCO(un5_counter_cry_3_Z),
	.S(un5_counter_cry_3_S),
	.Y(un5_counter_cry_3_Y),
	.B(counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_2_Z)
);
defparam un5_counter_cry_3.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_4 (
	.FCO(un5_counter_cry_4_Z),
	.S(un5_counter_cry_4_S),
	.Y(un5_counter_cry_4_Y),
	.B(counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_3_Z)
);
defparam un5_counter_cry_4.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_5 (
	.FCO(un5_counter_cry_5_Z),
	.S(un5_counter_cry_5_S),
	.Y(un5_counter_cry_5_Y),
	.B(counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_4_Z)
);
defparam un5_counter_cry_5.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_6 (
	.FCO(un5_counter_cry_6_Z),
	.S(un5_counter_cry_6_S),
	.Y(un5_counter_cry_6_Y),
	.B(counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_5_Z)
);
defparam un5_counter_cry_6.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_7 (
	.FCO(un5_counter_cry_7_Z),
	.S(un5_counter_cry_7_S),
	.Y(un5_counter_cry_7_Y),
	.B(counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_6_Z)
);
defparam un5_counter_cry_7.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_8 (
	.FCO(un5_counter_cry_8_Z),
	.S(un5_counter_cry_8_S),
	.Y(un5_counter_cry_8_Y),
	.B(counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_7_Z)
);
defparam un5_counter_cry_8.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_9 (
	.FCO(un5_counter_cry_9_Z),
	.S(un5_counter_cry_9_S),
	.Y(un5_counter_cry_9_Y),
	.B(counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_8_Z)
);
defparam un5_counter_cry_9.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_10 (
	.FCO(un5_counter_cry_10_Z),
	.S(un5_counter_cry_10_S),
	.Y(un5_counter_cry_10_Y),
	.B(counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_9_Z)
);
defparam un5_counter_cry_10.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_11 (
	.FCO(un5_counter_cry_11_Z),
	.S(un5_counter_cry_11_S),
	.Y(un5_counter_cry_11_Y),
	.B(counter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_10_Z)
);
defparam un5_counter_cry_11.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_12 (
	.FCO(un5_counter_cry_12_Z),
	.S(un5_counter_cry_12_S),
	.Y(un5_counter_cry_12_Y),
	.B(counter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_11_Z)
);
defparam un5_counter_cry_12.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_13 (
	.FCO(un5_counter_cry_13_Z),
	.S(un5_counter_cry_13_S),
	.Y(un5_counter_cry_13_Y),
	.B(counter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_12_Z)
);
defparam un5_counter_cry_13.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_14 (
	.FCO(un5_counter_cry_14_Z),
	.S(un5_counter_cry_14_S),
	.Y(un5_counter_cry_14_Y),
	.B(counter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_13_Z)
);
defparam un5_counter_cry_14.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_15 (
	.FCO(un5_counter_cry_15_Z),
	.S(un5_counter_cry_15_S),
	.Y(un5_counter_cry_15_Y),
	.B(counter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_14_Z)
);
defparam un5_counter_cry_15.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_16 (
	.FCO(un5_counter_cry_16_Z),
	.S(un5_counter_cry_16_S),
	.Y(un5_counter_cry_16_Y),
	.B(counter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_15_Z)
);
defparam un5_counter_cry_16.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_s_18 (
	.FCO(un5_counter_s_18_FCO),
	.S(un5_counter_s_18_S),
	.Y(un5_counter_s_18_Y),
	.B(counter[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_17_Z)
);
defparam un5_counter_s_18.INIT=20'h4AA00;
// @12:35
  ARI1 un5_counter_cry_17 (
	.FCO(un5_counter_cry_17_Z),
	.S(un5_counter_cry_17_S),
	.Y(un5_counter_cry_17_Y),
	.B(counter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un5_counter_cry_16_Z)
);
defparam un5_counter_cry_17.INIT=20'h4AA00;
// @12:31
  CFG4 un2_counter_13 (
	.A(counter[14]),
	.B(counter[10]),
	.C(counter[8]),
	.D(counter[7]),
	.Y(un2_counter_13_Z)
);
defparam un2_counter_13.INIT=16'h0001;
// @12:31
  CFG4 un2_counter_12 (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un2_counter_12_Z)
);
defparam un2_counter_12.INIT=16'h8000;
// @12:31
  CFG4 un2_counter_11 (
	.A(counter[9]),
	.B(counter[6]),
	.C(counter[5]),
	.D(counter[4]),
	.Y(un2_counter_11_Z)
);
defparam un2_counter_11.INIT=16'h8000;
// @12:31
  CFG4 un2_counter_10 (
	.A(counter[18]),
	.B(counter[17]),
	.C(counter[12]),
	.D(counter[11]),
	.Y(un2_counter_10_Z)
);
defparam un2_counter_10.INIT=16'h8000;
// @12:31
  CFG4 un2_counter_14 (
	.A(counter[13]),
	.B(un2_counter_10_Z),
	.C(counter[16]),
	.D(counter[15]),
	.Y(un2_counter_14_Z)
);
defparam un2_counter_14.INIT=16'h0004;
// @12:31
  CFG4 un2_counter (
	.A(un2_counter_11_Z),
	.B(un2_counter_13_Z),
	.C(un2_counter_12_Z),
	.D(un2_counter_14_Z),
	.Y(un2_counter_Z)
);
defparam un2_counter.INIT=16'h8000;
// @12:28
  CFG2 \counter_3[18]  (
	.A(un2_counter_Z),
	.B(un5_counter_s_18_S),
	.Y(counter_3[18])
);
defparam \counter_3[18] .INIT=4'h4;
// @12:28
  CFG2 \counter_3[17]  (
	.A(un2_counter_Z),
	.B(un5_counter_cry_17_S),
	.Y(counter_3[17])
);
defparam \counter_3[17] .INIT=4'h4;
// @12:28
  CFG2 \counter_3[12]  (
	.A(un2_counter_Z),
	.B(un5_counter_cry_12_S),
	.Y(counter_3[12])
);
defparam \counter_3[12] .INIT=4'h4;
// @12:28
  CFG2 \counter_3[11]  (
	.A(un2_counter_Z),
	.B(un5_counter_cry_11_S),
	.Y(counter_3[11])
);
defparam \counter_3[11] .INIT=4'h4;
// @12:28
  CFG2 \counter_3[9]  (
	.A(un2_counter_Z),
	.B(un5_counter_cry_9_S),
	.Y(counter_3[9])
);
defparam \counter_3[9] .INIT=4'h4;
// @12:28
  CFG2 \counter_3[7]  (
	.A(un2_counter_Z),
	.B(un5_counter_cry_7_S),
	.Y(counter_3[7])
);
defparam \counter_3[7] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timer */

module Nokia5110_Driver (
  Board_J7_c_0,
  Board_J9_c,
  Board_J10_c,
  FCCC_C0_0_GL1,
  FCCC_C0_0_GL0,
  AND2_0_Y,
  chip_enable_sig_i
)
;
output Board_J7_c_0 ;
output Board_J9_c ;
output Board_J10_c ;
input FCCC_C0_0_GL1 ;
input FCCC_C0_0_GL0 ;
input AND2_0_Y ;
output chip_enable_sig_i ;
wire Board_J7_c_0 ;
wire Board_J9_c ;
wire Board_J10_c ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL0 ;
wire AND2_0_Y ;
wire chip_enable_sig_i ;
wire [2:0] frame_count;
wire [2:0] frame_count_8;
wire [6:0] disp_byte_X;
wire [0:0] disp_byte_X_RNIICOL_S;
wire [1:1] disp_byte_X_RNIAC2N_S;
wire [6:2] disp_byte_X_8;
wire [3:3] disp_byte_X_RNITEMP_S;
wire [4:4] disp_byte_X_RNIKLAS_S;
wire [2:0] init_step;
wire [0:0] init_step_RNO;
wire [2:1] init_step_6;
wire [7:0] SPIout_byte;
wire [7:0] SPIout_byte_14;
wire [2:0] disp_byte_Y;
wire [2:1] disp_byte_Y_7;
wire [0:0] LCD_State;
wire [0:0] LCD_State_ns;
wire [0:0] un1_screen_send_6_i;
wire [0:0] disp_byte_X_RNIICOL_Y;
wire [1:1] disp_byte_X_RNIAC2N_Y;
wire [2:2] disp_byte_X_RNI3DCO_S;
wire [2:2] disp_byte_X_RNI3DCO_Y;
wire [3:3] disp_byte_X_RNITEMP_Y;
wire [4:4] disp_byte_X_RNIOH0R_S;
wire [4:4] disp_byte_X_RNIOH0R_Y;
wire [6:6] disp_byte_X_8_RNO_FCO;
wire [6:6] disp_byte_X_8_RNO_S;
wire [6:6] disp_byte_X_8_RNO_Y;
wire [4:4] disp_byte_X_RNIKLAS_Y;
wire [7:2] SPIout_byte_14_d;
wire [5:2] SPIout_byte_14_1;
wire [2:2] SPIout_byte_14_d_0_1;
wire [3:3] SPIout_byte_14_d_1;
wire [3:3] SPIout_byte_14_d_d_1;
wire [2:2] SPIout_byte_14_d_0_1_1;
wire [3:3] SPIout_byte_14_d_d_d_1;
wire [7:7] SPIout_byte_14_d_1_1;
wire [7:7] SPIout_byte_14_0_d_s;
wire [7:7] SPIout_byte_14_0_d_d_0;
wire [4:4] SPIout_byte_14_d_0_1_0;
wire [5:5] SPIout_byte_14_d_1_0;
wire [3:3] SPIout_byte_14_d_d_d_d;
wire [6:1] SPIout_byte_14_d_0_d_1_Z_Z;
wire [6:1] SPIout_byte_14_d_0_d;
wire [4:3] SPIout_byte_cnst;
wire [3:3] SPIout_byte_14_d_d_d_d_1;
wire [0:0] SPIout_byte_14_a0_1;
wire [0:0] SPIout_byte_14_a1_1;
wire [0:0] SPIout_byte_0_0;
wire [7:1] SPIout_byte_14_s;
wire [6:1] SPIout_byte_14_d_0_s;
wire [0:0] SPIout_byte_14_a4;
wire [0:0] SPIout_byte_14_a1;
wire [0:0] SPIout_byte_14_a0;
wire [0:0] SPIout_byte_0_3;
wire [6:1] SPIout_byte_14_d_0;
wire chip_enable_sig_Z ;
wire VCC ;
wire GND ;
wire un1_screen_send_7_i ;
wire N_16_i ;
wire SPICLK_last_sig_Z ;
wire LCD_State_2_Z ;
wire screen_finished_Z ;
wire screen_finished_5 ;
wire screen_send_Z ;
wire frame_get_bit_Z ;
wire frame_get_bit_4_iv_i_Z ;
wire SPIDO_sig_Z ;
wire SPIout_byte_9_sqmuxa_Z ;
wire data_command_queue_sig_Z ;
wire frame_start_Z ;
wire frame_start_0_sqmuxa_Z ;
wire data_command_queue_sig_2 ;
wire inverse_display_Z ;
wire inverse_display_0_Z ;
wire SPIDO_sig_0_sqmuxa_i ;
wire un1_disp_byte_X_cry_0_cy ;
wire disp_byte_Y_1_sqmuxa_3_RNIRDEK_S ;
wire disp_byte_Y_1_sqmuxa_3_RNIRDEK_Y ;
wire disp_byte_Y_1_sqmuxa_3_Z ;
wire un1_disp_byte_X_cry_0 ;
wire un1_disp_byte_X_cry_1 ;
wire un1_disp_byte_X_cry_2 ;
wire un1_disp_byte_X_cry_3 ;
wire un1_disp_byte_X_cry_4 ;
wire un1_disp_byte_X_cry_5 ;
wire frame_count_0_sqmuxa_Z ;
wire un1_frame_count_0_sqmuxa_Z ;
wire init_step_0_sqmuxa_1 ;
wire m93_d ;
wire N_98 ;
wire N_78 ;
wire N_54 ;
wire N_23 ;
wire i4_mux ;
wire N_104 ;
wire N_40 ;
wire N_110 ;
wire N_126 ;
wire N_190_mux ;
wire N_149 ;
wire N_106 ;
wire SPIout_byte_14_d_0_d_1_Z ;
wire un35_screen_send_i_0 ;
wire SPIout_byte_14_d_0_d_5_Z ;
wire N_107 ;
wire N_108 ;
wire SPIout_byte_14_0_d_d_0_2_Z ;
wire SPIout_byte_14_0_d_d_0_0_Z ;
wire frame_start_0_sqmuxa_1_Z ;
wire un2_screen_send_i ;
wire m158_s ;
wire disp_byte_X_0_sqmuxa_4_Z ;
wire disp_byte_X_0_sqmuxa_3_Z ;
wire un8_screen_send_Z ;
wire N_68 ;
wire init_step_0_sqmuxa_0_Z ;
wire N_77 ;
wire frame_get_bit_1_sqmuxa_Z ;
wire un38_screen_send_Z ;
wire disp_byte_X_0_sqmuxa_6_Z ;
wire SPIout_byte_6_sqmuxa_1_Z ;
wire un1_screen_send_8_i ;
wire disp_byte_X_0_sqmuxa_Z ;
wire SPIout_byte_7_sqmuxa_Z ;
wire N_177_mux ;
wire timer_indicator_sig ;
wire N_182_mux ;
wire N_190 ;
wire CO0 ;
wire N_37 ;
wire N_33 ;
wire N_31 ;
wire CO0_0 ;
wire N_35 ;
wire N_155 ;
wire m72_d_d ;
wire N_146 ;
wire N_170 ;
wire N_64 ;
wire m47_d ;
wire m158_d ;
wire N_12 ;
wire N_11 ;
  CFG1 chip_enable_sig_RNI174D (
	.A(chip_enable_sig_Z),
	.Y(chip_enable_sig_i)
);
defparam chip_enable_sig_RNI174D.INIT=2'h1;
// @15:146
  SLE \frame_count[1]  (
	.Q(frame_count[1]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \frame_count[2]  (
	.Q(frame_count[2]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \disp_byte_X[0]  (
	.Q(disp_byte_X[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(disp_byte_X_RNIICOL_S[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \disp_byte_X[1]  (
	.Q(disp_byte_X[1]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(disp_byte_X_RNIAC2N_S[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \disp_byte_X[2]  (
	.Q(disp_byte_X[2]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(disp_byte_X_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \disp_byte_X[3]  (
	.Q(disp_byte_X[3]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(disp_byte_X_RNITEMP_S[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \disp_byte_X[4]  (
	.Q(disp_byte_X[4]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(disp_byte_X_8[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \disp_byte_X[5]  (
	.Q(disp_byte_X[5]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(disp_byte_X_RNIKLAS_S[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \disp_byte_X[6]  (
	.Q(disp_byte_X[6]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(disp_byte_X_8[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \init_step[0]  (
	.Q(init_step[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_RNO[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \init_step[1]  (
	.Q(init_step[1]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \init_step[2]  (
	.Q(init_step[2]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(init_step_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \SPIout_byte[0]  (
	.Q(SPIout_byte[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_14[0]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \SPIout_byte[1]  (
	.Q(SPIout_byte[1]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_14[1]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \SPIout_byte[2]  (
	.Q(SPIout_byte[2]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_14[2]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \SPIout_byte[3]  (
	.Q(SPIout_byte[3]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_14[3]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \SPIout_byte[4]  (
	.Q(SPIout_byte[4]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_14[4]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \SPIout_byte[5]  (
	.Q(SPIout_byte[5]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_14[5]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \SPIout_byte[6]  (
	.Q(SPIout_byte[6]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_14[6]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \SPIout_byte[7]  (
	.Q(SPIout_byte[7]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_14[7]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \disp_byte_Y[0]  (
	.Q(disp_byte_Y[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(N_16_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \disp_byte_Y[1]  (
	.Q(disp_byte_Y[1]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(disp_byte_Y_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \disp_byte_Y[2]  (
	.Q(disp_byte_Y[2]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(disp_byte_Y_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \frame_count[0]  (
	.Q(frame_count[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE SPICLK_last_sig (
	.Q(SPICLK_last_sig_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(FCCC_C0_0_GL1),
	.EN(AND2_0_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE \LCD_State[0]  (
	.Q(LCD_State[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_State_ns[0]),
	.EN(LCD_State_2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE screen_finished (
	.Q(screen_finished_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(screen_finished_5),
	.EN(screen_send_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE frame_get_bit (
	.Q(frame_get_bit_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_get_bit_4_iv_i_Z),
	.EN(screen_send_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE SPIDO_sig (
	.Q(SPIDO_sig_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte[7]),
	.EN(SPIout_byte_9_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE data_command_sig (
	.Q(Board_J10_c),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_queue_sig_Z),
	.EN(SPIout_byte_9_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE frame_start (
	.Q(frame_start_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_start_0_sqmuxa_Z),
	.EN(screen_send_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE data_command_queue_sig (
	.Q(data_command_queue_sig_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_queue_sig_2),
	.EN(screen_send_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE inverse_display (
	.Q(inverse_display_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(inverse_display_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE chip_enable_sig (
	.Q(chip_enable_sig_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(screen_send_Z),
	.EN(SPIDO_sig_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:146
  SLE screen_send (
	.Q(screen_send_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_screen_send_6_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:185
  ARI1 disp_byte_Y_1_sqmuxa_3_RNIRDEK (
	.FCO(un1_disp_byte_X_cry_0_cy),
	.S(disp_byte_Y_1_sqmuxa_3_RNIRDEK_S),
	.Y(disp_byte_Y_1_sqmuxa_3_RNIRDEK_Y),
	.B(disp_byte_Y[0]),
	.C(disp_byte_Y[1]),
	.D(disp_byte_Y[2]),
	.A(disp_byte_Y_1_sqmuxa_3_Z),
	.FCI(VCC)
);
defparam disp_byte_Y_1_sqmuxa_3_RNIRDEK.INIT=20'h42000;
// @15:185
  ARI1 \disp_byte_X_RNIICOL[0]  (
	.FCO(un1_disp_byte_X_cry_0),
	.S(disp_byte_X_RNIICOL_S[0]),
	.Y(disp_byte_X_RNIICOL_Y[0]),
	.B(disp_byte_X[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_disp_byte_X_cry_0_cy)
);
defparam \disp_byte_X_RNIICOL[0] .INIT=20'h4AA00;
// @15:185
  ARI1 \disp_byte_X_RNIAC2N[1]  (
	.FCO(un1_disp_byte_X_cry_1),
	.S(disp_byte_X_RNIAC2N_S[1]),
	.Y(disp_byte_X_RNIAC2N_Y[1]),
	.B(disp_byte_X[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_disp_byte_X_cry_0)
);
defparam \disp_byte_X_RNIAC2N[1] .INIT=20'h4AA00;
// @15:185
  ARI1 \disp_byte_X_RNI3DCO[2]  (
	.FCO(un1_disp_byte_X_cry_2),
	.S(disp_byte_X_RNI3DCO_S[2]),
	.Y(disp_byte_X_RNI3DCO_Y[2]),
	.B(disp_byte_X[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_disp_byte_X_cry_1)
);
defparam \disp_byte_X_RNI3DCO[2] .INIT=20'h4AA00;
// @15:185
  ARI1 \disp_byte_X_RNITEMP[3]  (
	.FCO(un1_disp_byte_X_cry_3),
	.S(disp_byte_X_RNITEMP_S[3]),
	.Y(disp_byte_X_RNITEMP_Y[3]),
	.B(disp_byte_X[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_disp_byte_X_cry_2)
);
defparam \disp_byte_X_RNITEMP[3] .INIT=20'h4AA00;
// @15:185
  ARI1 \disp_byte_X_RNIOH0R[4]  (
	.FCO(un1_disp_byte_X_cry_4),
	.S(disp_byte_X_RNIOH0R_S[4]),
	.Y(disp_byte_X_RNIOH0R_Y[4]),
	.B(disp_byte_X[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_disp_byte_X_cry_3)
);
defparam \disp_byte_X_RNIOH0R[4] .INIT=20'h4AA00;
// @15:185
  ARI1 \disp_byte_X_8_RNO[6]  (
	.FCO(disp_byte_X_8_RNO_FCO[6]),
	.S(disp_byte_X_8_RNO_S[6]),
	.Y(disp_byte_X_8_RNO_Y[6]),
	.B(disp_byte_X[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_disp_byte_X_cry_5)
);
defparam \disp_byte_X_8_RNO[6] .INIT=20'h4AA00;
// @15:185
  ARI1 \disp_byte_X_RNIKLAS[4]  (
	.FCO(un1_disp_byte_X_cry_5),
	.S(disp_byte_X_RNIKLAS_S[4]),
	.Y(disp_byte_X_RNIKLAS_Y[4]),
	.B(disp_byte_X[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_disp_byte_X_cry_4)
);
defparam \disp_byte_X_RNIKLAS[4] .INIT=20'h4AA00;
// @15:167
  CFG4 \frame_count_8[1]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(un1_frame_count_0_sqmuxa_Z),
	.C(frame_count[1]),
	.D(frame_count[0]),
	.Y(frame_count_8[1])
);
defparam \frame_count_8[1] .INIT=16'h48C0;
// @15:167
  CFG4 \SPIout_byte_14[2]  (
	.A(frame_start_Z),
	.B(init_step_0_sqmuxa_1),
	.C(SPIout_byte_14_d[2]),
	.D(SPIout_byte_14_1[2]),
	.Y(SPIout_byte_14[2])
);
defparam \SPIout_byte_14[2] .INIT=16'hD0F2;
// @15:167
  CFG4 \SPIout_byte_14_1[2]  (
	.A(disp_byte_Y[2]),
	.B(disp_byte_X[6]),
	.C(SPIout_byte_14_d_0_1[2]),
	.D(m93_d),
	.Y(SPIout_byte_14_1[2])
);
defparam \SPIout_byte_14_1[2] .INIT=16'h10FE;
// @15:167
  CFG4 \SPIout_byte_14_d[3]  (
	.A(frame_start_Z),
	.B(SPIout_byte[2]),
	.C(SPIout_byte_14_d_1[3]),
	.D(init_step_0_sqmuxa_1),
	.Y(SPIout_byte_14_d[3])
);
defparam \SPIout_byte_14_d[3] .INIT=16'h0F4E;
// @15:167
  CFG4 \SPIout_byte_14_d_1[3]  (
	.A(init_step_0_sqmuxa_1),
	.B(disp_byte_Y[0]),
	.C(SPIout_byte_14_d_d_1[3]),
	.D(N_98),
	.Y(SPIout_byte_14_d_1[3])
);
defparam \SPIout_byte_14_d_1[3] .INIT=16'h0E1F;
// @15:167
  CFG4 \SPIout_byte_14_d_0_1[2]  (
	.A(disp_byte_Y[0]),
	.B(N_78),
	.C(N_54),
	.D(SPIout_byte_14_d_0_1_1[2]),
	.Y(SPIout_byte_14_d_0_1[2])
);
defparam \SPIout_byte_14_d_0_1[2] .INIT=16'h05BB;
// @15:167
  CFG4 \SPIout_byte_14_d_0_1_1[2]  (
	.A(disp_byte_Y[1]),
	.B(disp_byte_Y[0]),
	.C(N_23),
	.D(i4_mux),
	.Y(SPIout_byte_14_d_0_1_1[2])
);
defparam \SPIout_byte_14_d_0_1_1[2] .INIT=16'h51D9;
// @15:167
  CFG4 \SPIout_byte_14_d_d_1[3]  (
	.A(init_step_0_sqmuxa_1),
	.B(disp_byte_Y[1]),
	.C(SPIout_byte_14_d_d_d_1[3]),
	.D(N_104),
	.Y(SPIout_byte_14_d_d_1[3])
);
defparam \SPIout_byte_14_d_d_1[3] .INIT=16'h1F0E;
// @15:167
  CFG4 \SPIout_byte_14_d[7]  (
	.A(SPIout_byte_14_d_1_1[7]),
	.B(N_40),
	.C(SPIout_byte_14_0_d_s[7]),
	.D(init_step_0_sqmuxa_1),
	.Y(SPIout_byte_14_d[7])
);
defparam \SPIout_byte_14_d[7] .INIT=16'h55C5;
// @15:167
  CFG3 \SPIout_byte_14_d_1_1[7]  (
	.A(init_step_0_sqmuxa_1),
	.B(N_110),
	.C(SPIout_byte_14_0_d_d_0[7]),
	.Y(SPIout_byte_14_d_1_1[7])
);
defparam \SPIout_byte_14_d_1_1[7] .INIT=8'h27;
// @15:167
  CFG4 \SPIout_byte_14[4]  (
	.A(frame_start_Z),
	.B(SPIout_byte[3]),
	.C(SPIout_byte_14_1[4]),
	.D(init_step_0_sqmuxa_1),
	.Y(SPIout_byte_14[4])
);
defparam \SPIout_byte_14[4] .INIT=16'h4FE4;
// @15:167
  CFG4 \SPIout_byte_14_1[4]  (
	.A(disp_byte_X[6]),
	.B(init_step_0_sqmuxa_1),
	.C(SPIout_byte_14_d_0_1_0[4]),
	.D(N_126),
	.Y(SPIout_byte_14_1[4])
);
defparam \SPIout_byte_14_1[4] .INIT=16'h1F0E;
// @15:167
  CFG4 \SPIout_byte_14[5]  (
	.A(init_step_0_sqmuxa_1),
	.B(frame_start_Z),
	.C(SPIout_byte_14_1[5]),
	.D(SPIout_byte_14_d_1_0[5]),
	.Y(SPIout_byte_14[5])
);
defparam \SPIout_byte_14[5] .INIT=16'h04BF;
// @15:167
  CFG3 \SPIout_byte_14_1_0[5]  (
	.A(disp_byte_X[6]),
	.B(N_190_mux),
	.C(N_149),
	.Y(SPIout_byte_14_1[5])
);
defparam \SPIout_byte_14_1_0[5] .INIT=8'h27;
// @15:167
  CFG4 \SPIout_byte_14_d_d_d_1[3]  (
	.A(init_step_0_sqmuxa_1),
	.B(disp_byte_X[5]),
	.C(SPIout_byte_14_d_d_d_d[3]),
	.D(N_106),
	.Y(SPIout_byte_14_d_d_d_1[3])
);
defparam \SPIout_byte_14_d_d_d_1[3] .INIT=16'h0E1F;
// @15:167
  CFG4 \SPIout_byte_14_d_0_d[6]  (
	.A(SPIout_byte_14_d_0_d_1_Z_Z[6]),
	.B(SPIout_byte_14_d_0_d_1_Z),
	.C(SPIout_byte[5]),
	.D(frame_start_Z),
	.Y(SPIout_byte_14_d_0_d[6])
);
defparam \SPIout_byte_14_d_0_d[6] .INIT=16'hEEFE;
// @15:167
  CFG4 \SPIout_byte_14_d_0_d_1[6]  (
	.A(init_step[2]),
	.B(init_step[0]),
	.C(un35_screen_send_i_0),
	.D(init_step_0_sqmuxa_1),
	.Y(SPIout_byte_14_d_0_d_1_Z_Z[6])
);
defparam \SPIout_byte_14_d_0_d_1[6] .INIT=16'h0800;
// @15:167
  CFG4 \SPIout_byte_14_d_0_d[1]  (
	.A(SPIout_byte_14_d_0_d_1_Z_Z[1]),
	.B(SPIout_byte_14_d_0_d_5_Z),
	.C(SPIout_byte[0]),
	.D(frame_start_Z),
	.Y(SPIout_byte_14_d_0_d[1])
);
defparam \SPIout_byte_14_d_0_d[1] .INIT=16'hEEFE;
// @15:167
  CFG4 \SPIout_byte_14_d_0_d_1[1]  (
	.A(init_step[2]),
	.B(SPIout_byte_cnst[3]),
	.C(un35_screen_send_i_0),
	.D(init_step_0_sqmuxa_1),
	.Y(SPIout_byte_14_d_0_d_1_Z_Z[1])
);
defparam \SPIout_byte_14_d_0_d_1[1] .INIT=16'h0100;
// @15:167
  CFG4 \SPIout_byte_14_d_0_1_0[4]  (
	.A(init_step_0_sqmuxa_1),
	.B(N_190_mux),
	.C(SPIout_byte_cnst[4]),
	.D(un35_screen_send_i_0),
	.Y(SPIout_byte_14_d_0_1_0[4])
);
defparam \SPIout_byte_14_d_0_1_0[4] .INIT=16'h11B1;
// @15:167
  CFG4 \SPIout_byte_14_d_d_d_d[3]  (
	.A(un35_screen_send_i_0),
	.B(SPIout_byte_cnst[3]),
	.C(SPIout_byte_14_d_d_d_d_1[3]),
	.D(init_step_0_sqmuxa_1),
	.Y(SPIout_byte_14_d_d_d_d[3])
);
defparam \SPIout_byte_14_d_d_d_d[3] .INIT=16'hEEF0;
// @15:167
  CFG4 \SPIout_byte_14_d_d_d_d_1[3]  (
	.A(disp_byte_X[4]),
	.B(N_107),
	.C(disp_byte_X[2]),
	.D(disp_byte_X[3]),
	.Y(SPIout_byte_14_d_d_d_d_1[3])
);
defparam \SPIout_byte_14_d_d_d_d_1[3] .INIT=16'h55D8;
// @15:167
  CFG4 \SPIout_byte_14_d_1_0[5]  (
	.A(init_step_0_sqmuxa_1),
	.B(N_108),
	.C(SPIout_byte[4]),
	.D(frame_start_Z),
	.Y(SPIout_byte_14_d_1_0[5])
);
defparam \SPIout_byte_14_d_1_0[5] .INIT=16'h2207;
// @15:167
  CFG4 \SPIout_byte_14_0_d_d_0[7]  (
	.A(SPIout_byte_14_0_d_d_0_2_Z),
	.B(SPIout_byte_14_0_d_d_0_0_Z),
	.C(SPIout_byte[6]),
	.D(frame_start_Z),
	.Y(SPIout_byte_14_0_d_d_0[7])
);
defparam \SPIout_byte_14_0_d_d_0[7] .INIT=16'hEEFE;
// @15:185
  CFG2 frame_start_0_sqmuxa_1 (
	.A(frame_start_Z),
	.B(frame_count[1]),
	.Y(frame_start_0_sqmuxa_1_Z)
);
defparam frame_start_0_sqmuxa_1.INIT=4'h1;
// @15:51
  CFG2 \LCD_State_RNITQT7[0]  (
	.A(frame_start_Z),
	.B(LCD_State[0]),
	.Y(init_step_0_sqmuxa_1)
);
defparam \LCD_State_RNITQT7[0] .INIT=4'h2;
// @15:167
  CFG2 \SPIout_byte_cnst_i_a2[1]  (
	.A(init_step[0]),
	.B(init_step[1]),
	.Y(SPIout_byte_cnst[3])
);
defparam \SPIout_byte_cnst_i_a2[1] .INIT=4'h4;
// @15:146
  CFG2 LCD_State_2 (
	.A(frame_start_Z),
	.B(screen_send_Z),
	.Y(LCD_State_2_Z)
);
defparam LCD_State_2.INIT=4'h8;
// @15:276
  CFG2 SPIDO (
	.A(SPIDO_sig_Z),
	.B(screen_send_Z),
	.Y(Board_J7_c_0)
);
defparam SPIDO.INIT=4'h8;
// @15:277
  CFG2 SPICLK (
	.A(FCCC_C0_0_GL1),
	.B(screen_send_Z),
	.Y(Board_J9_c)
);
defparam SPICLK.INIT=4'h8;
// @15:168
  CFG2 un2_screen_send (
	.A(FCCC_C0_0_GL1),
	.B(SPICLK_last_sig_Z),
	.Y(un2_screen_send_i)
);
defparam un2_screen_send.INIT=4'h4;
// @15:167
  CFG3 \SPIout_byte_14_a0_1[0]  (
	.A(disp_byte_Y[0]),
	.B(m158_s),
	.C(LCD_State[0]),
	.Y(SPIout_byte_14_a0_1[0])
);
defparam \SPIout_byte_14_a0_1[0] .INIT=8'h40;
// @15:167
  CFG3 \SPIout_byte_14_a1_1[0]  (
	.A(disp_byte_Y[0]),
	.B(m158_s),
	.C(LCD_State[0]),
	.Y(SPIout_byte_14_a1_1[0])
);
defparam \SPIout_byte_14_a1_1[0] .INIT=8'h80;
// @15:228
  CFG4 disp_byte_X_0_sqmuxa_4 (
	.A(disp_byte_X[1]),
	.B(disp_byte_X[2]),
	.C(disp_byte_X[3]),
	.D(disp_byte_X[4]),
	.Y(disp_byte_X_0_sqmuxa_4_Z)
);
defparam disp_byte_X_0_sqmuxa_4.INIT=16'h0200;
// @15:228
  CFG3 disp_byte_X_0_sqmuxa_3 (
	.A(disp_byte_X[5]),
	.B(disp_byte_X[6]),
	.C(disp_byte_X[0]),
	.Y(disp_byte_X_0_sqmuxa_3_Z)
);
defparam disp_byte_X_0_sqmuxa_3.INIT=8'h40;
// @15:174
  CFG3 un8_screen_send (
	.A(frame_count[2]),
	.B(frame_count[1]),
	.C(frame_count[0]),
	.Y(un8_screen_send_Z)
);
defparam un8_screen_send.INIT=8'h80;
// @15:185
  CFG4 disp_byte_Y_1_sqmuxa_3 (
	.A(screen_finished_Z),
	.B(LCD_State[0]),
	.C(screen_send_Z),
	.D(frame_start_Z),
	.Y(disp_byte_Y_1_sqmuxa_3_Z)
);
defparam disp_byte_Y_1_sqmuxa_3.INIT=16'h4000;
// @15:146
  CFG4 \LCD_State_ns_0_a3_0[0]  (
	.A(init_step[2]),
	.B(init_step[1]),
	.C(init_step[0]),
	.D(LCD_State[0]),
	.Y(N_68)
);
defparam \LCD_State_ns_0_a3_0[0] .INIT=16'h0008;
// @15:185
  CFG2 init_step_0_sqmuxa_0 (
	.A(init_step_0_sqmuxa_1),
	.B(screen_send_Z),
	.Y(init_step_0_sqmuxa_0_Z)
);
defparam init_step_0_sqmuxa_0.INIT=4'h8;
// @15:213
  CFG3 un35_screen_send (
	.A(init_step[2]),
	.B(init_step[1]),
	.C(init_step[0]),
	.Y(un35_screen_send_i_0)
);
defparam un35_screen_send.INIT=8'h08;
// @15:167
  CFG3 \SPIout_byte_14_0_d_s[7]  (
	.A(disp_byte_X[6]),
	.B(disp_byte_Y[0]),
	.C(frame_start_Z),
	.Y(SPIout_byte_14_0_d_s[7])
);
defparam \SPIout_byte_14_0_d_s[7] .INIT=8'h10;
// @15:167
  CFG3 \SPIout_byte_cnst_i[0]  (
	.A(init_step[2]),
	.B(init_step[1]),
	.C(init_step[0]),
	.Y(N_77)
);
defparam \SPIout_byte_cnst_i[0] .INIT=8'hEA;
// @15:146
  CFG3 frame_get_bit_1_sqmuxa (
	.A(frame_start_Z),
	.B(screen_finished_Z),
	.C(LCD_State[0]),
	.Y(frame_get_bit_1_sqmuxa_Z)
);
defparam frame_get_bit_1_sqmuxa.INIT=8'h80;
// @15:185
  CFG3 SPIout_byte_9_sqmuxa (
	.A(frame_start_Z),
	.B(frame_get_bit_Z),
	.C(screen_send_Z),
	.Y(SPIout_byte_9_sqmuxa_Z)
);
defparam SPIout_byte_9_sqmuxa.INIT=8'h40;
// @15:185
  CFG3 data_command_queue_sig_2_iv (
	.A(LCD_State[0]),
	.B(frame_start_Z),
	.C(data_command_queue_sig_Z),
	.Y(data_command_queue_sig_2)
);
defparam data_command_queue_sig_2_iv.INIT=8'hB8;
// @15:194
  CFG3 un38_screen_send (
	.A(init_step[2]),
	.B(init_step[1]),
	.C(init_step[0]),
	.Y(un38_screen_send_Z)
);
defparam un38_screen_send.INIT=8'h80;
// @15:167
  CFG3 \SPIout_byte_14_d[2]  (
	.A(init_step_0_sqmuxa_1),
	.B(SPIout_byte[1]),
	.C(un35_screen_send_i_0),
	.Y(SPIout_byte_14_d[2])
);
defparam \SPIout_byte_14_d[2] .INIT=8'hE4;
// @15:167
  CFG4 \SPIout_byte_RNO_1[0]  (
	.A(frame_start_Z),
	.B(m158_s),
	.C(LCD_State[0]),
	.D(disp_byte_Y[1]),
	.Y(SPIout_byte_0_0[0])
);
defparam \SPIout_byte_RNO_1[0] .INIT=16'h2AAA;
// @15:228
  CFG4 disp_byte_X_0_sqmuxa_6 (
	.A(disp_byte_Y[2]),
	.B(disp_byte_Y[0]),
	.C(disp_byte_Y[1]),
	.D(disp_byte_X_0_sqmuxa_4_Z),
	.Y(disp_byte_X_0_sqmuxa_6_Z)
);
defparam disp_byte_X_0_sqmuxa_6.INIT=16'h0800;
// @15:167
  CFG4 \SPIout_byte_14_s[7]  (
	.A(disp_byte_X[6]),
	.B(disp_byte_Y[2]),
	.C(init_step_0_sqmuxa_1),
	.D(frame_start_Z),
	.Y(SPIout_byte_14_s[7])
);
defparam \SPIout_byte_14_s[7] .INIT=16'h0100;
// @15:167
  CFG4 \SPIout_byte_14_s[3]  (
	.A(disp_byte_X[6]),
	.B(disp_byte_Y[2]),
	.C(init_step_0_sqmuxa_1),
	.D(frame_start_Z),
	.Y(SPIout_byte_14_s[3])
);
defparam \SPIout_byte_14_s[3] .INIT=16'h0E00;
// @15:185
  CFG4 frame_start_0_sqmuxa (
	.A(frame_count[2]),
	.B(frame_count[0]),
	.C(un2_screen_send_i),
	.D(frame_start_0_sqmuxa_1_Z),
	.Y(frame_start_0_sqmuxa_Z)
);
defparam frame_start_0_sqmuxa.INIT=16'h1000;
// @15:167
  CFG4 \SPIout_byte_14_1[5]  (
	.A(init_step[0]),
	.B(un35_screen_send_i_0),
	.C(init_step[2]),
	.D(init_step[1]),
	.Y(N_108)
);
defparam \SPIout_byte_14_1[5] .INIT=16'h0301;
// @15:167
  CFG4 \SPIout_byte_14_1[7]  (
	.A(init_step[0]),
	.B(un35_screen_send_i_0),
	.C(init_step[2]),
	.D(init_step[1]),
	.Y(N_110)
);
defparam \SPIout_byte_14_1[7] .INIT=16'h1110;
// @15:185
  CFG2 SPIout_byte_6_sqmuxa_1 (
	.A(init_step_0_sqmuxa_0_Z),
	.B(un35_screen_send_i_0),
	.Y(SPIout_byte_6_sqmuxa_1_Z)
);
defparam SPIout_byte_6_sqmuxa_1.INIT=4'h8;
// @15:167
  CFG4 \SPIout_byte_14_d_0_s[1]  (
	.A(disp_byte_X[6]),
	.B(disp_byte_Y[0]),
	.C(frame_start_Z),
	.D(init_step_0_sqmuxa_1),
	.Y(SPIout_byte_14_d_0_s[1])
);
defparam \SPIout_byte_14_d_0_s[1] .INIT=16'h00E0;
// @15:167
  CFG4 \SPIout_byte_14_s[1]  (
	.A(disp_byte_X[6]),
	.B(disp_byte_Y[2]),
	.C(init_step_0_sqmuxa_1),
	.D(frame_start_Z),
	.Y(SPIout_byte_14_s[1])
);
defparam \SPIout_byte_14_s[1] .INIT=16'h0100;
// @15:167
  CFG3 \SPIout_byte_14_d_0_s[6]  (
	.A(disp_byte_Y[0]),
	.B(frame_start_Z),
	.C(init_step_0_sqmuxa_1),
	.Y(SPIout_byte_14_d_0_s[6])
);
defparam \SPIout_byte_14_d_0_s[6] .INIT=8'h08;
// @15:167
  CFG3 \SPIout_byte_14_s[6]  (
	.A(m158_s),
	.B(init_step_0_sqmuxa_1),
	.C(frame_start_Z),
	.Y(SPIout_byte_14_s[6])
);
defparam \SPIout_byte_14_s[6] .INIT=8'h10;
// @15:185
  CFG4 un1_screen_send_8 (
	.A(frame_get_bit_Z),
	.B(screen_finished_Z),
	.C(LCD_State[0]),
	.D(frame_start_Z),
	.Y(un1_screen_send_8_i)
);
defparam un1_screen_send_8.INIT=16'h3F55;
// @15:167
  CFG4 \disp_byte_X_8[2]  (
	.A(frame_start_Z),
	.B(screen_send_Z),
	.C(disp_byte_X_0_sqmuxa_Z),
	.D(disp_byte_X_RNI3DCO_S[2]),
	.Y(disp_byte_X_8[2])
);
defparam \disp_byte_X_8[2] .INIT=16'h7F00;
// @15:167
  CFG4 \disp_byte_X_8[4]  (
	.A(frame_start_Z),
	.B(screen_send_Z),
	.C(disp_byte_X_0_sqmuxa_Z),
	.D(disp_byte_X_RNIOH0R_S[4]),
	.Y(disp_byte_X_8[4])
);
defparam \disp_byte_X_8[4] .INIT=16'h7F00;
// @15:167
  CFG4 \disp_byte_X_8[6]  (
	.A(frame_start_Z),
	.B(screen_send_Z),
	.C(disp_byte_X_0_sqmuxa_Z),
	.D(disp_byte_X_8_RNO_S[6]),
	.Y(disp_byte_X_8[6])
);
defparam \disp_byte_X_8[6] .INIT=16'h7F00;
// @15:185
  CFG4 screen_finished_5_iv (
	.A(frame_start_Z),
	.B(disp_byte_X_0_sqmuxa_Z),
	.C(screen_finished_Z),
	.D(LCD_State[0]),
	.Y(screen_finished_5)
);
defparam screen_finished_5_iv.INIT=16'hD8F8;
// @15:146
  CFG2 SPIout_byte_7_sqmuxa (
	.A(init_step_0_sqmuxa_1),
	.B(un38_screen_send_Z),
	.Y(SPIout_byte_7_sqmuxa_Z)
);
defparam SPIout_byte_7_sqmuxa.INIT=4'h8;
// @15:167
  CFG3 \SPIout_byte_cnst_0[4]  (
	.A(init_step[2]),
	.B(init_step[1]),
	.C(init_step[0]),
	.Y(SPIout_byte_cnst[4])
);
defparam \SPIout_byte_cnst_0[4] .INIT=8'h1C;
// @15:146
  CFG3 \LCD_State_ns_0[0]  (
	.A(N_68),
	.B(screen_finished_Z),
	.C(LCD_State[0]),
	.Y(LCD_State_ns[0])
);
defparam \LCD_State_ns_0[0] .INIT=8'hBA;
// @15:146
  CFG3 chip_enable_sig_RNO (
	.A(frame_start_Z),
	.B(frame_get_bit_Z),
	.C(screen_send_Z),
	.Y(SPIDO_sig_0_sqmuxa_i)
);
defparam chip_enable_sig_RNO.INIT=8'h4F;
// @15:146
  CFG3 frame_get_bit_4_iv_i (
	.A(un1_screen_send_8_i),
	.B(frame_get_bit_Z),
	.C(un2_screen_send_i),
	.Y(frame_get_bit_4_iv_i_Z)
);
defparam frame_get_bit_4_iv_i.INIT=8'hA8;
// @15:167
  CFG4 SPIout_byte_14_0_d_d_0_2 (
	.A(frame_start_Z),
	.B(N_177_mux),
	.C(disp_byte_X[6]),
	.D(disp_byte_Y[1]),
	.Y(SPIout_byte_14_0_d_d_0_2_Z)
);
defparam SPIout_byte_14_0_d_d_0_2.INIT=16'h0008;
// @15:228
  CFG4 disp_byte_X_0_sqmuxa (
	.A(disp_byte_X_0_sqmuxa_3_Z),
	.B(disp_byte_X_0_sqmuxa_6_Z),
	.C(screen_finished_Z),
	.D(LCD_State[0]),
	.Y(disp_byte_X_0_sqmuxa_Z)
);
defparam disp_byte_X_0_sqmuxa.INIT=16'h0800;
// @15:146
  CFG2 inverse_display_0 (
	.A(SPIout_byte_6_sqmuxa_1_Z),
	.B(inverse_display_Z),
	.Y(inverse_display_0_Z)
);
defparam inverse_display_0.INIT=4'h6;
// @15:146
  CFG2 \disp_byte_Y_RNO[0]  (
	.A(disp_byte_Y_1_sqmuxa_3_Z),
	.B(disp_byte_Y[0]),
	.Y(N_16_i)
);
defparam \disp_byte_Y_RNO[0] .INIT=4'h6;
// @15:167
  CFG4 \SPIout_byte_14_a4[0]  (
	.A(LCD_State[0]),
	.B(inverse_display_Z),
	.C(un35_screen_send_i_0),
	.D(N_77),
	.Y(SPIout_byte_14_a4[0])
);
defparam \SPIout_byte_14_a4[0] .INIT=16'h1510;
// @15:146
  CFG3 screen_send_RNO (
	.A(timer_indicator_sig),
	.B(screen_send_Z),
	.C(frame_get_bit_1_sqmuxa_Z),
	.Y(un1_screen_send_6_i[0])
);
defparam screen_send_RNO.INIT=8'h2E;
// @15:167
  CFG4 SPIout_byte_14_0_d_d_0_0 (
	.A(frame_start_Z),
	.B(disp_byte_X[6]),
	.C(N_182_mux),
	.D(N_190),
	.Y(SPIout_byte_14_0_d_d_0_0_Z)
);
defparam SPIout_byte_14_0_d_d_0_0.INIT=16'h8000;
// @15:185
  CFG4 frame_count_0_sqmuxa (
	.A(un8_screen_send_Z),
	.B(frame_get_bit_1_sqmuxa_Z),
	.C(un2_screen_send_i),
	.D(screen_send_Z),
	.Y(frame_count_0_sqmuxa_Z)
);
defparam frame_count_0_sqmuxa.INIT=16'h1000;
// @15:167
  CFG4 \disp_byte_Y_7[1]  (
	.A(disp_byte_Y[1]),
	.B(disp_byte_Y[0]),
	.C(disp_byte_Y_1_sqmuxa_3_RNIRDEK_Y),
	.D(disp_byte_Y_1_sqmuxa_3_Z),
	.Y(disp_byte_Y_7[1])
);
defparam \disp_byte_Y_7[1] .INIT=16'h060A;
// @15:197
  CFG4 \init_step_RNO[0]  (
	.A(un35_screen_send_i_0),
	.B(init_step_0_sqmuxa_0_Z),
	.C(init_step[0]),
	.D(un38_screen_send_Z),
	.Y(init_step_RNO[0])
);
defparam \init_step_RNO[0] .INIT=16'hF0B4;
// @15:197
  CFG4 un38_screen_send_RNIVD9U (
	.A(un35_screen_send_i_0),
	.B(init_step_0_sqmuxa_0_Z),
	.C(init_step[0]),
	.D(un38_screen_send_Z),
	.Y(CO0)
);
defparam un38_screen_send_RNIVD9U.INIT=16'h0040;
// @15:146
  CFG4 SPIout_byte_7_sqmuxa_RNI8P9F (
	.A(screen_send_Z),
	.B(frame_get_bit_Z),
	.C(SPIout_byte_7_sqmuxa_Z),
	.D(frame_start_Z),
	.Y(un1_screen_send_7_i)
);
defparam SPIout_byte_7_sqmuxa_RNI8P9F.INIT=16'h0A08;
// @15:167
  CFG4 \SPIout_byte_14_a1[0]  (
	.A(disp_byte_X[4]),
	.B(disp_byte_X[5]),
	.C(N_37),
	.D(SPIout_byte_14_a1_1[0]),
	.Y(SPIout_byte_14_a1[0])
);
defparam \SPIout_byte_14_a1[0] .INIT=16'hB800;
// @15:167
  CFG4 \SPIout_byte_14_a0[0]  (
	.A(N_33),
	.B(disp_byte_X[5]),
	.C(N_31),
	.D(SPIout_byte_14_a0_1[0]),
	.Y(SPIout_byte_14_a0[0])
);
defparam \SPIout_byte_14_a0[0] .INIT=16'hB800;
// @15:167
  CFG4 un1_frame_count_0_sqmuxa (
	.A(un2_screen_send_i),
	.B(screen_send_Z),
	.C(frame_get_bit_1_sqmuxa_Z),
	.D(frame_count_0_sqmuxa_Z),
	.Y(un1_frame_count_0_sqmuxa_Z)
);
defparam un1_frame_count_0_sqmuxa.INIT=16'hFF37;
// @15:172
  CFG2 \frame_count_8_RNO[2]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(frame_count[0]),
	.Y(CO0_0)
);
defparam \frame_count_8_RNO[2] .INIT=4'h8;
// @15:167
  CFG4 \disp_byte_Y_7[2]  (
	.A(disp_byte_Y[0]),
	.B(disp_byte_Y[2]),
	.C(disp_byte_Y_1_sqmuxa_3_Z),
	.D(disp_byte_Y[1]),
	.Y(disp_byte_Y_7[2])
);
defparam \disp_byte_Y_7[2] .INIT=16'h6C4C;
// @15:167
  CFG3 SPIout_byte_14_d_0_d_5 (
	.A(init_step_0_sqmuxa_1),
	.B(N_35),
	.C(frame_start_Z),
	.Y(SPIout_byte_14_d_0_d_5_Z)
);
defparam SPIout_byte_14_d_0_d_5.INIT=8'h40;
// @15:167
  CFG4 SPIout_byte_14_d_0_d_1 (
	.A(init_step_0_sqmuxa_1),
	.B(N_155),
	.C(disp_byte_Y[1]),
	.D(frame_start_Z),
	.Y(SPIout_byte_14_d_0_d_1_Z)
);
defparam SPIout_byte_14_d_0_d_1.INIT=16'h0400;
// @15:167
  CFG3 \frame_count_8[0]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(un1_frame_count_0_sqmuxa_Z),
	.C(frame_count[0]),
	.Y(frame_count_8[0])
);
defparam \frame_count_8[0] .INIT=8'h48;
// @15:167
  CFG3 \init_step_6[1]  (
	.A(SPIout_byte_6_sqmuxa_1_Z),
	.B(init_step[1]),
	.C(CO0),
	.Y(init_step_6[1])
);
defparam \init_step_6[1] .INIT=8'h14;
// @15:167
  CFG4 \SPIout_byte_RNO_0[0]  (
	.A(SPIout_byte_14_a4[0]),
	.B(SPIout_byte_0_0[0]),
	.C(SPIout_byte_14_a1[0]),
	.D(SPIout_byte_14_a0[0]),
	.Y(SPIout_byte_0_3[0])
);
defparam \SPIout_byte_RNO_0[0] .INIT=16'h0004;
// @15:167
  CFG4 \init_step_6[2]  (
	.A(init_step[1]),
	.B(init_step[2]),
	.C(SPIout_byte_6_sqmuxa_1_Z),
	.D(CO0),
	.Y(init_step_6[2])
);
defparam \init_step_6[2] .INIT=16'h060C;
// @15:167
  CFG3 \SPIout_byte_14_d_0[1]  (
	.A(m72_d_d),
	.B(SPIout_byte_14_d_0_d[1]),
	.C(SPIout_byte_14_d_0_s[1]),
	.Y(SPIout_byte_14_d_0[1])
);
defparam \SPIout_byte_14_d_0[1] .INIT=8'hAC;
// @15:167
  CFG4 \SPIout_byte_14_d_0[6]  (
	.A(N_146),
	.B(SPIout_byte_14_d_0_d[6]),
	.C(disp_byte_Y[1]),
	.D(SPIout_byte_14_d_0_s[6]),
	.Y(SPIout_byte_14_d_0[6])
);
defparam \SPIout_byte_14_d_0[6] .INIT=16'h0ACC;
// @15:167
  CFG4 \frame_count_8[2]  (
	.A(frame_count[1]),
	.B(frame_count[2]),
	.C(un1_frame_count_0_sqmuxa_Z),
	.D(CO0_0),
	.Y(frame_count_8[2])
);
defparam \frame_count_8[2] .INIT=16'h60C0;
// @15:167
  CFG3 \SPIout_byte_14[7]  (
	.A(SPIout_byte_14_d[7]),
	.B(SPIout_byte_14_s[7]),
	.C(N_170),
	.Y(SPIout_byte_14[7])
);
defparam \SPIout_byte_14[7] .INIT=8'hE2;
// @15:167
  CFG3 \SPIout_byte_14[1]  (
	.A(SPIout_byte_14_d_0[1]),
	.B(SPIout_byte_14_s[1]),
	.C(N_64),
	.Y(SPIout_byte_14[1])
);
defparam \SPIout_byte_14[1] .INIT=8'hE2;
// @15:167
  CFG4 \SPIout_byte_RNO[0]  (
	.A(LCD_State[0]),
	.B(m158_s),
	.C(SPIout_byte_0_3[0]),
	.D(m47_d),
	.Y(SPIout_byte_14[0])
);
defparam \SPIout_byte_RNO[0] .INIT=16'hF0D0;
// @15:167
  CFG3 \SPIout_byte_14[6]  (
	.A(SPIout_byte_14_d_0[6]),
	.B(m158_d),
	.C(SPIout_byte_14_s[6]),
	.Y(SPIout_byte_14[6])
);
defparam \SPIout_byte_14[6] .INIT=8'hCA;
// @15:167
  CFG3 \SPIout_byte_14[3]  (
	.A(m93_d),
	.B(SPIout_byte_14_d[3]),
	.C(SPIout_byte_14_s[3]),
	.Y(SPIout_byte_14[3])
);
defparam \SPIout_byte_14[3] .INIT=8'hAC;
// @15:120
  Nokia5110_Memory display_mem_comp (
	.disp_byte_X(disp_byte_X[6:0]),
	.disp_byte_Y(disp_byte_Y[2:0]),
	.m158_d(m158_d),
	.m47_d(m47_d),
	.N_98(N_98),
	.m72_d_d(m72_d_d),
	.N_78(N_78),
	.N_40(N_40),
	.N_155(N_155),
	.N_106(N_106),
	.N_190_mux(N_190_mux),
	.i4_mux(i4_mux),
	.N_33(N_33),
	.N_31(N_31),
	.N_37(N_37),
	.N_107(N_107),
	.N_177_mux(N_177_mux),
	.N_190(N_190),
	.m158_s(m158_s),
	.N_170(N_170),
	.N_149(N_149),
	.m93_d(m93_d),
	.N_146(N_146),
	.N_104(N_104),
	.N_182_mux(N_182_mux),
	.N_35(N_35),
	.N_126(N_126),
	.N_54(N_54),
	.N_23(N_23),
	.N_64(N_64)
);
// @15:130
  timer LCD_timer (
	.timer_indicator_sig(timer_indicator_sig),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.AND2_0_Y(AND2_0_Y)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Nokia5110_Driver */

module Nokia_Driver_Container (
  Board_J7_c,
  Board_Buttons_c,
  chip_enable_sig_i,
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1,
  Board_J10_c,
  Board_J9_c,
  un24_board_leds_i_1z,
  AND2_0_Y
)
;
output [4:3] Board_J7_c ;
input [1:0] Board_Buttons_c ;
output chip_enable_sig_i ;
input FCCC_C0_0_GL0 ;
input FCCC_C0_0_GL1 ;
output Board_J10_c ;
output Board_J9_c ;
output un24_board_leds_i_1z ;
input AND2_0_Y ;
wire chip_enable_sig_i ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire Board_J10_c ;
wire Board_J9_c ;
wire un24_board_leds_i_1z ;
wire AND2_0_Y ;
wire [3:3] Board_J7_c_i;
wire GND ;
wire VCC ;
  CFG1 LCD_Backlight_sig_RNO (
	.A(Board_J7_c[3]),
	.Y(Board_J7_c_i[3])
);
defparam LCD_Backlight_sig_RNO.INIT=2'h1;
// @16:99
  SLE LCD_Backlight_sig (
	.Q(Board_J7_c[3]),
	.ADn(GND),
	.ALn(AND2_0_Y),
	.CLK(Board_Buttons_c[0]),
	.D(Board_J7_c_i[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG2 un24_board_leds_i (
	.A(Board_Buttons_c[0]),
	.B(Board_Buttons_c[1]),
	.Y(un24_board_leds_i_1z)
);
defparam un24_board_leds_i.INIT=4'h7;
// @16:82
  Nokia5110_Driver Nokia_Driver_Comp (
	.Board_J7_c_0(Board_J7_c[4]),
	.Board_J9_c(Board_J9_c),
	.Board_J10_c(Board_J10_c),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.AND2_0_Y(AND2_0_Y),
	.chip_enable_sig_i(chip_enable_sig_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Nokia_Driver_Container */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @17:34
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @18:70
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module LCD_Controller_System (
  Board_Buttons,
  DEVRST_N,
  Board_J10,
  Board_J11,
  Board_J7,
  Board_J8,
  Board_J9,
  Board_LEDs,
  Board_MOD1
)
;
input [1:0] Board_Buttons ;
input DEVRST_N ;
output Board_J10 ;
output Board_J11 ;
output [4:0] Board_J7 ;
output Board_J8 ;
output Board_J9 ;
output [7:0] Board_LEDs ;
output [5:0] Board_MOD1 ;
wire DEVRST_N ;
wire Board_J10 ;
wire Board_J11 ;
wire Board_J8 ;
wire Board_J9 ;
wire [1:0] Board_Buttons_c;
wire [4:3] Board_J7_c;
wire [1:0] Board_Buttons_c_i;
wire FCCC_C0_0_LOCK ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire AND2_0_Y ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire GND ;
wire VCC ;
wire Board_J10_c ;
wire Board_J9_c ;
wire \Nokia_Driver_Container_0.un24_board_leds_i  ;
wire \Nokia_Driver_Container_0.Nokia_Driver_Comp.chip_enable_sig_i  ;
wire AND2_0_Z ;
  CLKINT AND2_0_RNIKOS1 (
	.Y(AND2_0_Y),
	.A(AND2_0_Z)
);
  CFG1 \Board_LEDs_obuf_RNO[0]  (
	.A(Board_Buttons_c[0]),
	.Y(Board_Buttons_c_i[0])
);
defparam \Board_LEDs_obuf_RNO[0] .INIT=2'h1;
  CFG1 \Board_LEDs_obuf_RNO[2]  (
	.A(Board_Buttons_c[1]),
	.Y(Board_Buttons_c_i[1])
);
defparam \Board_LEDs_obuf_RNO[2] .INIT=2'h1;
// @19:21
  INBUF \Board_Buttons_ibuf[0]  (
	.Y(Board_Buttons_c[0]),
	.PAD(Board_Buttons[0])
);
// @19:21
  INBUF \Board_Buttons_ibuf[1]  (
	.Y(Board_Buttons_c[1]),
	.PAD(Board_Buttons[1])
);
// @19:24
  OUTBUF Board_J10_obuf (
	.PAD(Board_J10),
	.D(Board_J10_c)
);
// @19:25
  OUTBUF Board_J11_obuf (
	.PAD(Board_J11),
	.D(\Nokia_Driver_Container_0.Nokia_Driver_Comp.chip_enable_sig_i )
);
// @19:26
  OUTBUF \Board_J7_obuf[0]  (
	.PAD(Board_J7[0]),
	.D(GND)
);
// @19:26
  OUTBUF \Board_J7_obuf[1]  (
	.PAD(Board_J7[1]),
	.D(AND2_0_Y)
);
// @19:26
  OUTBUF \Board_J7_obuf[2]  (
	.PAD(Board_J7[2]),
	.D(GND)
);
// @19:26
  OUTBUF \Board_J7_obuf[3]  (
	.PAD(Board_J7[3]),
	.D(Board_J7_c[3])
);
// @19:26
  OUTBUF \Board_J7_obuf[4]  (
	.PAD(Board_J7[4]),
	.D(Board_J7_c[4])
);
// @19:27
  OUTBUF Board_J8_obuf (
	.PAD(Board_J8),
	.D(GND)
);
// @19:28
  OUTBUF Board_J9_obuf (
	.PAD(Board_J9),
	.D(Board_J9_c)
);
// @19:29
  OUTBUF \Board_LEDs_obuf[0]  (
	.PAD(Board_LEDs[0]),
	.D(Board_Buttons_c_i[0])
);
// @19:29
  OUTBUF \Board_LEDs_obuf[1]  (
	.PAD(Board_LEDs[1]),
	.D(GND)
);
// @19:29
  OUTBUF \Board_LEDs_obuf[2]  (
	.PAD(Board_LEDs[2]),
	.D(Board_Buttons_c_i[1])
);
// @19:29
  OUTBUF \Board_LEDs_obuf[3]  (
	.PAD(Board_LEDs[3]),
	.D(GND)
);
// @19:29
  OUTBUF \Board_LEDs_obuf[4]  (
	.PAD(Board_LEDs[4]),
	.D(\Nokia_Driver_Container_0.un24_board_leds_i )
);
// @19:29
  OUTBUF \Board_LEDs_obuf[5]  (
	.PAD(Board_LEDs[5]),
	.D(\Nokia_Driver_Container_0.un24_board_leds_i )
);
// @19:29
  OUTBUF \Board_LEDs_obuf[6]  (
	.PAD(Board_LEDs[6]),
	.D(\Nokia_Driver_Container_0.un24_board_leds_i )
);
// @19:29
  OUTBUF \Board_LEDs_obuf[7]  (
	.PAD(Board_LEDs[7]),
	.D(GND)
);
// @19:30
  OUTBUF \Board_MOD1_obuf[0]  (
	.PAD(Board_MOD1[0]),
	.D(GND)
);
// @19:30
  OUTBUF \Board_MOD1_obuf[1]  (
	.PAD(Board_MOD1[1]),
	.D(GND)
);
// @19:30
  OUTBUF \Board_MOD1_obuf[2]  (
	.PAD(Board_MOD1[2]),
	.D(GND)
);
// @19:30
  OUTBUF \Board_MOD1_obuf[3]  (
	.PAD(Board_MOD1[3]),
	.D(GND)
);
// @19:30
  OUTBUF \Board_MOD1_obuf[4]  (
	.PAD(Board_MOD1[4]),
	.D(GND)
);
// @19:30
  OUTBUF \Board_MOD1_obuf[5]  (
	.PAD(Board_MOD1[5]),
	.D(GND)
);
// @19:174
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @19:129
  AND2 AND2_0 (
	.Y(AND2_0_Z),
	.A(FCCC_C0_0_LOCK),
	.B(SYSRESET_0_POWER_ON_RESET_N)
);
// @19:138
  FCCC_C0 FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @19:148
  Nokia_Driver_Container Nokia_Driver_Container_0 (
	.Board_J7_c(Board_J7_c[4:3]),
	.Board_Buttons_c(Board_Buttons_c[1:0]),
	.chip_enable_sig_i(\Nokia_Driver_Container_0.Nokia_Driver_Comp.chip_enable_sig_i ),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.Board_J10_c(Board_J10_c),
	.Board_J9_c(Board_J9_c),
	.un24_board_leds_i_1z(\Nokia_Driver_Container_0.un24_board_leds_i ),
	.AND2_0_Y(AND2_0_Y)
);
// @19:168
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LCD_Controller_System */

