<block name="./c4_ors/c4_ors.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		net2_1 vcc 
	</inputs>

	<outputs>
		out:net1_1 
	</outputs>

	<globals>
		
	</globals>

	<block name="net1_1" instance="cab[0]" mode="cab">
		<inputs>
			<port name="I">open open open open open open net2_1 open open open open open net3_1 open open open </port>
			<port name="si">open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open c4_sp[0].out[0]->crossbar  open open open </port>
			<port name="so">open open open open open open open open open open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="open" instance="fgota[0]"/>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="net1_1" instance="c4_sp[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  cab.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net1_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="TIA_blk[0]"/>
		<block name="open" instance="ichar_nfet[0]"/>
		<block name="open" instance="hhneuron[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="mmap_local_swc[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="Hyst_diff[0]"/>
		<block name="open" instance="Max_detect[0]"/>
		<block name="open" instance="Min_detect[0]"/>
		<block name="open" instance="hhn[0]"/>
		<block name="open" instance="fgswitch[0]"/>
		<block name="open" instance="common_drain[0]"/>
		<block name="open" instance="common_drain_nfet[0]"/>
		<block name="open" instance="hhn_debug[0]"/>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="ota_vmm[0]"/>
		<block name="open" instance="tgate_so[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="vmm8x4[0]"/>
		<block name="open" instance="vmm8inx8in[0]"/>
		<block name="open" instance="vmm8x4_in[0]"/>
		<block name="open" instance="vmm12x1[0]"/>
		<block name="open" instance="vmm12x1_wowta[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="DAC_sftreg[0]"/>
		<block name="open" instance="sftreg2[0]"/>
		<block name="open" instance="sftreg3[0]"/>
		<block name="open" instance="sftreg4[0]"/>
		<block name="open" instance="vmmoffset[0]"/>
		<block name="open" instance="wta_new[0]"/>
		<block name="open" instance="common_source[0]"/>
		<block name="open" instance="VolDivide1[0]"/>
		<block name="open" instance="I_SenseAmp[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="SubbandArray[0]"/>
		<block name="open" instance="HH_RG[0]"/>
		<block name="open" instance="HH_RG_2s[0]"/>
		<block name="open" instance="HH_RG_3s[0]"/>
		<block name="open" instance="SOSLPF[0]"/>
		<block name="open" instance="MSOS02[0]"/>
		<block name="open" instance="vmm_offc[0]"/>
	</block>
	<block name="net3_1" instance="cab[1]" mode="cab">
		<inputs>
			<port name="I">open open open open open open vcc open open open open open open open open open </port>
			<port name="si">open open open open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open fgota[0].out[0]->crossbar  open open open </port>
			<port name="so">open open open open open open open open open open open open </port>
		</outputs>
		<globals>
			<port name="gnd">open </port>
			<port name="vdd">open </port>
		</globals>
		<block name="net3_1" instance="fgota[0]">
			<inputs>
				<port name="in">cab.I[6]->crossbar  fgota[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">net3_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
		<block name="open" instance="ota_buf[0]"/>
		<block name="open" instance="ota[0]"/>
		<block name="open" instance="cap[0]"/>
		<block name="open" instance="c4_sp[0]"/>
		<block name="open" instance="TIA_blk[0]"/>
		<block name="open" instance="ichar_nfet[0]"/>
		<block name="open" instance="hhneuron[0]"/>
		<block name="open" instance="nfet[0]"/>
		<block name="open" instance="pfet[0]"/>
		<block name="open" instance="tgate[0]"/>
		<block name="open" instance="nmirror[0]"/>
		<block name="open" instance="volswc[0]"/>
		<block name="open" instance="volswc[1]"/>
		<block name="open" instance="lpf[0]"/>
		<block name="open" instance="nfet_i2v[0]"/>
		<block name="open" instance="pfet_i2v[0]"/>
		<block name="open" instance="i2v_pfet_gatefgota[0]"/>
		<block name="open" instance="mismatch_meas[0]"/>
		<block name="open" instance="mmap_local_swc[0]"/>
		<block name="open" instance="ramp_fe[0]"/>
		<block name="open" instance="gnd_out[0]"/>
		<block name="open" instance="vdd_out[0]"/>
		<block name="open" instance="in2in_x1[0]"/>
		<block name="open" instance="in2in_x6[0]"/>
		<block name="open" instance="Hyst_diff[0]"/>
		<block name="open" instance="Max_detect[0]"/>
		<block name="open" instance="Min_detect[0]"/>
		<block name="open" instance="hhn[0]"/>
		<block name="open" instance="fgswitch[0]"/>
		<block name="open" instance="common_drain[0]"/>
		<block name="open" instance="common_drain_nfet[0]"/>
		<block name="open" instance="hhn_debug[0]"/>
		<block name="open" instance="vmm_16x16[0]"/>
		<block name="open" instance="vmm_2x2[0]"/>
		<block name="open" instance="ota_vmm[0]"/>
		<block name="open" instance="tgate_so[0]"/>
		<block name="open" instance="vmm4x4_SR[0]"/>
		<block name="open" instance="vmm4x4_SR2[0]"/>
		<block name="open" instance="vmm8x4_SR[0]"/>
		<block name="open" instance="SR4[0]"/>
		<block name="open" instance="vmm4x4[0]"/>
		<block name="open" instance="vmm8x4[0]"/>
		<block name="open" instance="vmm8inx8in[0]"/>
		<block name="open" instance="vmm8x4_in[0]"/>
		<block name="open" instance="vmm12x1[0]"/>
		<block name="open" instance="vmm12x1_wowta[0]"/>
		<block name="open" instance="sftreg[0]"/>
		<block name="open" instance="DAC_sftreg[0]"/>
		<block name="open" instance="sftreg2[0]"/>
		<block name="open" instance="sftreg3[0]"/>
		<block name="open" instance="sftreg4[0]"/>
		<block name="open" instance="vmmoffset[0]"/>
		<block name="open" instance="wta_new[0]"/>
		<block name="open" instance="common_source[0]"/>
		<block name="open" instance="VolDivide1[0]"/>
		<block name="open" instance="I_SenseAmp[0]"/>
		<block name="open" instance="nmirror_w_bias[0]"/>
		<block name="open" instance="SubbandArray[0]"/>
		<block name="open" instance="HH_RG[0]"/>
		<block name="open" instance="HH_RG_2s[0]"/>
		<block name="open" instance="HH_RG_3s[0]"/>
		<block name="open" instance="SOSLPF[0]"/>
		<block name="open" instance="MSOS02[0]"/>
		<block name="open" instance="vmm_offc[0]"/>
	</block>
	<block name="out:net1_1" instance="io[2]" mode="outpad">
		<inputs>
			<port name="outpad">net1_1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="out:net1_1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="vcc" instance="io[3]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="vcc" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">vcc </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
	<block name="net2_1" instance="io[4]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<globals>
			<port name="clock">open </port>
		</globals>
		<block name="net2_1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">net2_1 </port>
			</outputs>
			<globals>
			</globals>
		</block>
	</block>
</block>

