Analysis & Synthesis Status : Successful - Wed Oct 31 15:07:10 2018
Quartus Prime Version : 18.0.0 Build 614 04/24/2018 SJ Standard Edition
Revision Name : Coder_Interleaver
Top-level Entity Name : shift_reg_tester
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 100
Total pins : 110
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
