arch	circuit	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	total_power	routing_power_perc	clock_power_perc	tile_power_perc	error
k6_N10_memDepth16384_memData64_40nm_timing_power.xml	ch_intrinsics.v	success	50	2.77873	1.357	5.85	3.542	0.312	793	923	416	36	99	130	1	0	0.002848	0.5766	0.0721	0.3513	
k6_N10_memDepth16384_memData64_40nm_timing_power.xml	diffeq1.v	success	56	13.1847	1.497	8.549	26.504	1.654	998	935	711	35	162	96	0	5	0.003159	0.6599	0.02814	0.312	
