

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Tue Apr 30 04:07:38 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	text0,global,reloc=2,class=CODE,delta=1
    12                           	psect	text1,global,reloc=2,class=CODE,delta=1
    13                           	psect	text2,global,reloc=2,class=CODE,delta=1
    14                           	psect	text3,global,reloc=2,class=CODE,delta=1
    15                           	psect	text4,global,reloc=2,class=CODE,delta=1
    16                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    17                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    18                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20   000000                     
    21                           ; Generated 17/10/2023 GMT
    22                           ; 
    23                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution. Publication is not required when
    37                           ;        this file is used in an embedded application.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC18F4620 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55   000000                     
    56                           	psect	idataCOMRAM
    57   001356                     __pidataCOMRAM:
    58                           	callstack 0
    59                           
    60                           ;initializer for _port_registers
    61   001356  80                 	db	128
    62   001357  0F                 	db	15
    63   001358  81                 	db	129
    64   001359  0F                 	db	15
    65   00135A  82                 	db	130
    66   00135B  0F                 	db	15
    67   00135C  83                 	db	131
    68   00135D  0F                 	db	15
    69   00135E  84                 	db	132
    70   00135F  0F                 	db	15
    71                           
    72                           ;initializer for _lat_registers
    73   001360  89                 	db	137
    74   001361  0F                 	db	15
    75   001362  8A                 	db	138
    76   001363  0F                 	db	15
    77   001364  8B                 	db	139
    78   001365  0F                 	db	15
    79   001366  8C                 	db	140
    80   001367  0F                 	db	15
    81   001368  8D                 	db	141
    82   001369  0F                 	db	15
    83                           
    84                           ;initializer for _tris_registers
    85   00136A  92                 	db	146
    86   00136B  0F                 	db	15
    87   00136C  93                 	db	147
    88   00136D  0F                 	db	15
    89   00136E  94                 	db	148
    90   00136F  0F                 	db	15
    91   001370  95                 	db	149
    92   001371  0F                 	db	15
    93   001372  96                 	db	150
    94   001373  0F                 	db	15
    95                           
    96                           ;initializer for _btn_1
    97   001374  43                 	db	67
    98                           
    99                           ;initializer for _led_3
   100   001375  12                 	db	18
   101                           
   102                           ;initializer for _led_2
   103   001376  0A                 	db	10
   104                           
   105                           ;initializer for _led_1
   106   001377  02                 	db	2
   107                           
   108                           	psect	nvCOMRAM
   109   000030                     __pnvCOMRAM:
   110                           	callstack 0
   111   000030                     _ret:
   112                           	callstack 0
   113   000030                     	ds	1
   114   000000                     _PORTE	set	3972
   115   000000                     _PORTD	set	3971
   116   000000                     _PORTC	set	3970
   117   000000                     _PORTB	set	3969
   118   000000                     _PORTA	set	3968
   119   000000                     _LATA	set	3977
   120   000000                     _TRISA	set	3986
   121   000000                     _TRISE	set	3990
   122   000000                     _TRISD	set	3989
   123   000000                     _TRISC	set	3988
   124   000000                     _TRISB	set	3987
   125   000000                     _LATE	set	3981
   126   000000                     _LATD	set	3980
   127   000000                     _LATC	set	3979
   128   000000                     _LATB	set	3978
   129                           
   130                           ; #config settings
   131                           
   132                           	psect	cinit
   133   00132A                     __pcinit:
   134                           	callstack 0
   135   00132A                     start_initialization:
   136                           	callstack 0
   137   00132A                     __initialization:
   138                           	callstack 0
   139                           
   140                           ; Initialize objects allocated to COMRAM (34 bytes)
   141                           ; load TBLPTR registers with __pidataCOMRAM
   142   00132A  0E56               	movlw	low __pidataCOMRAM
   143   00132C  6EF6               	movwf	tblptrl,c
   144   00132E  0E13               	movlw	high __pidataCOMRAM
   145   001330  6EF7               	movwf	tblptrh,c
   146   001332  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   147   001334  6EF8               	movwf	tblptru,c
   148   001336  EE00  F001         	lfsr	0,__pdataCOMRAM
   149   00133A  EE10 F022          	lfsr	1,34
   150   00133E                     copy_data0:
   151   00133E  0009               	tblrd		*+
   152   001340  CFF5 FFEE          	movff	tablat,postinc0
   153   001344  50E5               	movf	postdec1,w,c
   154   001346  50E1               	movf	fsr1l,w,c
   155   001348  E1FA               	bnz	copy_data0
   156                           
   157                           ; Clear objects allocated to COMRAM (1 bytes)
   158   00134A  6A31               	clrf	__pbssCOMRAM& (0+255),c
   159   00134C                     end_of_initialization:
   160                           	callstack 0
   161   00134C                     __end_of__initialization:
   162                           	callstack 0
   163   00134C  0E00               	movlw	low (__Lmediumconst shr (0+16))
   164   00134E  6EF8               	movwf	tblptru,c
   165   001350  0100               	movlb	0
   166   001352  EF12  F009         	goto	_main	;jump to C main() function
   167                           
   168                           	psect	bssCOMRAM
   169   000031                     __pbssCOMRAM:
   170                           	callstack 0
   171   000031                     _led_1_st:
   172                           	callstack 0
   173   000031                     	ds	1
   174                           
   175                           	psect	dataCOMRAM
   176   000001                     __pdataCOMRAM:
   177                           	callstack 0
   178   000001                     _port_registers:
   179                           	callstack 0
   180   000001                     	ds	10
   181   00000B                     _lat_registers:
   182                           	callstack 0
   183   00000B                     	ds	10
   184   000015                     _tris_registers:
   185                           	callstack 0
   186   000015                     	ds	10
   187   00001F                     _btn_1:
   188                           	callstack 0
   189   00001F                     	ds	1
   190   000020                     _led_3:
   191                           	callstack 0
   192   000020                     	ds	1
   193   000021                     _led_2:
   194                           	callstack 0
   195   000021                     	ds	1
   196   000022                     _led_1:
   197                           	callstack 0
   198   000022                     	ds	1
   199                           
   200                           	psect	cstackCOMRAM
   201   000023                     __pcstackCOMRAM:
   202                           	callstack 0
   203   000023                     gpio_pin_direction_intialize@_pin_config:
   204                           	callstack 0
   205   000023                     gpio_pin_write_logic@_pin_config:
   206                           	callstack 0
   207                           
   208                           ; 1 bytes @ 0x0
   209   000023                     	ds	1
   210   000024                     ??_gpio_pin_direction_intialize:
   211   000024                     gpio_pin_write_logic@logic:
   212                           	callstack 0
   213                           
   214                           ; 1 bytes @ 0x1
   215   000024                     	ds	1
   216   000025                     ??_gpio_pin_write_logic:
   217                           
   218                           ; 1 bytes @ 0x2
   219   000025                     	ds	4
   220   000029                     gpio_pin_direction_intialize@ret:
   221                           	callstack 0
   222                           
   223                           ; 1 bytes @ 0x6
   224   000029                     	ds	1
   225   00002A                     gpio_pin_write_logic@ret:
   226                           	callstack 0
   227                           
   228                           ; 1 bytes @ 0x7
   229   00002A                     	ds	1
   230   00002B                     gpio_pin_intialize@_pin_config:
   231                           	callstack 0
   232                           
   233                           ; 1 bytes @ 0x8
   234   00002B                     	ds	1
   235   00002C                     ??_gpio_pin_intialize:
   236                           
   237                           ; 1 bytes @ 0x9
   238   00002C                     	ds	1
   239   00002D                     gpio_pin_intialize@ret:
   240                           	callstack 0
   241                           
   242                           ; 1 bytes @ 0xA
   243   00002D                     	ds	1
   244   00002E                     ??_main:
   245                           
   246                           ; 1 bytes @ 0xB
   247   00002E                     	ds	2
   248                           
   249 ;;
   250 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   251 ;;
   252 ;; *************** function _main *****************
   253 ;; Defined at:
   254 ;;		line 45 in file "application.c"
   255 ;; Parameters:    Size  Location     Type
   256 ;;		None
   257 ;; Auto vars:     Size  Location     Type
   258 ;;		None
   259 ;; Return value:  Size  Location     Type
   260 ;;                  2  137[None  ] int 
   261 ;; Registers used:
   262 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   263 ;; Tracked objects:
   264 ;;		On entry : 0/0
   265 ;;		On exit  : 0/0
   266 ;;		Unchanged: 0/0
   267 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   268 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   269 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   270 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   271 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   272 ;;Total ram usage:        2 bytes
   273 ;; Hardware stack levels required when called: 3
   274 ;; This function calls:
   275 ;;		_application_intialize
   276 ;;		_gpio_pin_write_logic
   277 ;; This function is called by:
   278 ;;		Startup code after reset
   279 ;; This function uses a non-reentrant model
   280 ;;
   281                           
   282                           	psect	text0
   283   001224                     __ptext0:
   284                           	callstack 0
   285   001224                     _main:
   286                           	callstack 28
   287   001224                     
   288                           ;application.c: 47:     application_intialize();
   289   001224  ECBC  F009         	call	_application_intialize	;wreg free
   290   001228                     l138:
   291                           
   292                           ;application.c: 50:     ret = gpio_pin_write_logic(&led_3,GPIO_LOW);
   293   001228  0E20               	movlw	low _led_3
   294   00122A  6E23               	movwf	gpio_pin_write_logic@_pin_config^0,c
   295   00122C  0E00               	movlw	0
   296   00122E  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   297   001230  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   298   001234  6E30               	movwf	_ret^0,c
   299                           
   300                           ;application.c: 51:     ret = gpio_pin_write_logic(&led_1,GPIO_HIGH);
   301   001236  0E22               	movlw	low _led_1
   302   001238  6E23               	movwf	gpio_pin_write_logic@_pin_config^0,c
   303   00123A  0E01               	movlw	1
   304   00123C  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   305   00123E  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   306   001242  6E30               	movwf	_ret^0,c
   307   001244                     
   308                           ;application.c: 52:     _delay((unsigned long)((60000)*(3000000UL/4000.0)));
   309   001244  0EE5               	movlw	229
   310   001246  6E2F               	movwf	(??_main+1)^0,c
   311   001248  0E49               	movlw	73
   312   00124A  6E2E               	movwf	??_main^0,c
   313   00124C  0EF5               	movlw	245
   314   00124E                     u397:
   315   00124E  2EE8               	decfsz	wreg,f,c
   316   001250  D7FE               	bra	u397
   317   001252  2E2E               	decfsz	??_main^0,f,c
   318   001254  D7FC               	bra	u397
   319   001256  2E2F               	decfsz	(??_main+1)^0,f,c
   320   001258  D7FA               	bra	u397
   321   00125A  0000               	nop	
   322   00125C                     
   323                           ;application.c: 53:     ret = gpio_pin_write_logic(&led_1,GPIO_LOW);
   324   00125C  0E22               	movlw	low _led_1
   325   00125E  6E23               	movwf	gpio_pin_write_logic@_pin_config^0,c
   326   001260  0E00               	movlw	0
   327   001262  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   328   001264  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   329   001268  6E30               	movwf	_ret^0,c
   330   00126A                     
   331                           ;application.c: 54:     ret = gpio_pin_write_logic(&led_2,GPIO_HIGH);
   332   00126A  0E21               	movlw	low _led_2
   333   00126C  6E23               	movwf	gpio_pin_write_logic@_pin_config^0,c
   334   00126E  0E01               	movlw	1
   335   001270  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   336   001272  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   337   001276  6E30               	movwf	_ret^0,c
   338   001278                     
   339                           ;application.c: 55:     _delay((unsigned long)((10000)*(3000000UL/4000.0)));
   340   001278  0E27               	movlw	39
   341   00127A  6E2F               	movwf	(??_main+1)^0,c
   342   00127C  0E0D               	movlw	13
   343   00127E  6E2E               	movwf	??_main^0,c
   344   001280  0E26               	movlw	38
   345   001282                     u407:
   346   001282  2EE8               	decfsz	wreg,f,c
   347   001284  D7FE               	bra	u407
   348   001286  2E2E               	decfsz	??_main^0,f,c
   349   001288  D7FC               	bra	u407
   350   00128A  2E2F               	decfsz	(??_main+1)^0,f,c
   351   00128C  D7FA               	bra	u407
   352   00128E  D000               	nop2	
   353                           
   354                           ;application.c: 56:     ret = gpio_pin_write_logic(&led_2,GPIO_LOW);
   355   001290  0E21               	movlw	low _led_2
   356   001292  6E23               	movwf	gpio_pin_write_logic@_pin_config^0,c
   357   001294  0E00               	movlw	0
   358   001296  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   359   001298  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   360   00129C  6E30               	movwf	_ret^0,c
   361                           
   362                           ;application.c: 57:     ret = gpio_pin_write_logic(&led_3,GPIO_HIGH);
   363   00129E  0E20               	movlw	low _led_3
   364   0012A0  6E23               	movwf	gpio_pin_write_logic@_pin_config^0,c
   365   0012A2  0E01               	movlw	1
   366   0012A4  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   367   0012A6  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   368   0012AA  6E30               	movwf	_ret^0,c
   369   0012AC                     
   370                           ;application.c: 58:     _delay((unsigned long)((60000)*(3000000UL/4000.0)));
   371   0012AC  0EE5               	movlw	229
   372   0012AE  6E2F               	movwf	(??_main+1)^0,c
   373   0012B0  0E49               	movlw	73
   374   0012B2  6E2E               	movwf	??_main^0,c
   375   0012B4  0EF5               	movlw	245
   376   0012B6                     u417:
   377   0012B6  2EE8               	decfsz	wreg,f,c
   378   0012B8  D7FE               	bra	u417
   379   0012BA  2E2E               	decfsz	??_main^0,f,c
   380   0012BC  D7FC               	bra	u417
   381   0012BE  2E2F               	decfsz	(??_main+1)^0,f,c
   382   0012C0  D7FA               	bra	u417
   383   0012C2  0000               	nop	
   384   0012C4  EF14  F009         	goto	l138
   385   0012C8  EF00  F000         	goto	start
   386   0012CC                     __end_of_main:
   387                           	callstack 0
   388                           
   389 ;; *************** function _application_intialize *****************
   390 ;; Defined at:
   391 ;;		line 63 in file "application.c"
   392 ;; Parameters:    Size  Location     Type
   393 ;;		None
   394 ;; Auto vars:     Size  Location     Type
   395 ;;		None
   396 ;; Return value:  Size  Location     Type
   397 ;;                  1    wreg      void 
   398 ;; Registers used:
   399 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   400 ;; Tracked objects:
   401 ;;		On entry : 0/0
   402 ;;		On exit  : 0/0
   403 ;;		Unchanged: 0/0
   404 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   405 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   406 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   407 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   408 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   409 ;;Total ram usage:        0 bytes
   410 ;; Hardware stack levels used: 1
   411 ;; Hardware stack levels required when called: 2
   412 ;; This function calls:
   413 ;;		_gpio_pin_intialize
   414 ;; This function is called by:
   415 ;;		_main
   416 ;; This function uses a non-reentrant model
   417 ;;
   418                           
   419                           	psect	text1
   420   001378                     __ptext1:
   421                           	callstack 0
   422   001378                     _application_intialize:
   423                           	callstack 28
   424   001378                     
   425                           ;application.c: 64:     ret = gpio_pin_intialize(&led_1);
   426   001378  0E22               	movlw	low _led_1
   427   00137A  6E2B               	movwf	gpio_pin_intialize@_pin_config^0,c
   428   00137C  EC66  F009         	call	_gpio_pin_intialize	;wreg free
   429   001380  6E30               	movwf	_ret^0,c
   430                           
   431                           ;application.c: 65:     ret = gpio_pin_intialize(&led_2);
   432   001382  0E21               	movlw	low _led_2
   433   001384  6E2B               	movwf	gpio_pin_intialize@_pin_config^0,c
   434   001386  EC66  F009         	call	_gpio_pin_intialize	;wreg free
   435   00138A  6E30               	movwf	_ret^0,c
   436                           
   437                           ;application.c: 66:     ret = gpio_pin_intialize(&led_3);
   438   00138C  0E20               	movlw	low _led_3
   439   00138E  6E2B               	movwf	gpio_pin_intialize@_pin_config^0,c
   440   001390  EC66  F009         	call	_gpio_pin_intialize	;wreg free
   441   001394  6E30               	movwf	_ret^0,c
   442   001396  0012               	return		;funcret
   443   001398                     __end_of_application_intialize:
   444                           	callstack 0
   445                           
   446 ;; *************** function _gpio_pin_intialize *****************
   447 ;; Defined at:
   448 ;;		line 133 in file "MCAL_Layer/GPIO/hal_gpio.c"
   449 ;; Parameters:    Size  Location     Type
   450 ;;  _pin_config     1    8[COMRAM] PTR const struct .
   451 ;;		 -> led_2(1), led_1(1), led_3(1), 
   452 ;; Auto vars:     Size  Location     Type
   453 ;;  ret             1   10[COMRAM] unsigned char 
   454 ;; Return value:  Size  Location     Type
   455 ;;                  1    wreg      unsigned char 
   456 ;; Registers used:
   457 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   458 ;; Tracked objects:
   459 ;;		On entry : 0/0
   460 ;;		On exit  : 0/0
   461 ;;		Unchanged: 0/0
   462 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   463 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   464 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   465 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   466 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   467 ;;Total ram usage:        3 bytes
   468 ;; Hardware stack levels used: 1
   469 ;; Hardware stack levels required when called: 1
   470 ;; This function calls:
   471 ;;		_gpio_pin_direction_intialize
   472 ;;		_gpio_pin_write_logic
   473 ;; This function is called by:
   474 ;;		_application_intialize
   475 ;; This function uses a non-reentrant model
   476 ;;
   477                           
   478                           	psect	text2
   479   0012CC                     __ptext2:
   480                           	callstack 0
   481   0012CC                     _gpio_pin_intialize:
   482                           	callstack 28
   483   0012CC                     
   484                           ;MCAL_Layer/GPIO/hal_gpio.c: 135:      if(((void*)0)==_pin_config || _pin_config->pin >8
      +                           -1){
   485   0012CC  502B               	movf	gpio_pin_intialize@_pin_config^0,w,c
   486   0012CE  B4D8               	btfsc	status,2,c
   487   0012D0  EF6C  F009         	goto	u371
   488   0012D4  EF6E  F009         	goto	u370
   489   0012D8                     u371:
   490   0012D8  EF7E  F009         	goto	l1024
   491   0012DC                     u370:
   492   0012DC  502B               	movf	gpio_pin_intialize@_pin_config^0,w,c
   493   0012DE  6ED9               	movwf	fsr2l,c
   494   0012E0  6ADA               	clrf	fsr2h,c
   495   0012E2  30DF               	rrcf	223,w,c
   496   0012E4  32E8               	rrcf	wreg,f,c
   497   0012E6  32E8               	rrcf	wreg,f,c
   498   0012E8  0B07               	andlw	7
   499   0012EA  6E2C               	movwf	??_gpio_pin_intialize^0,c
   500   0012EC  0E07               	movlw	7
   501   0012EE  642C               	cpfsgt	??_gpio_pin_intialize^0,c
   502   0012F0  EF7C  F009         	goto	u381
   503   0012F4  EF7E  F009         	goto	u380
   504   0012F8                     u381:
   505   0012F8  EF82  F009         	goto	l1026
   506   0012FC                     u380:
   507   0012FC                     l1024:
   508                           
   509                           ;MCAL_Layer/GPIO/hal_gpio.c: 136:                  ret = (Std_ReturnType)0x00;
   510   0012FC  0E00               	movlw	0
   511   0012FE  6E2D               	movwf	gpio_pin_intialize@ret^0,c
   512                           
   513                           ;MCAL_Layer/GPIO/hal_gpio.c: 138:      }else{
   514   001300  EF93  F009         	goto	l1028
   515   001304                     l1026:
   516                           
   517                           ;MCAL_Layer/GPIO/hal_gpio.c: 139:          ret = gpio_pin_direction_intialize( _pin_conf
      +                          ig );
   518   001304  C02B  F023         	movff	gpio_pin_intialize@_pin_config,gpio_pin_direction_intialize@_pin_config
   519   001308  EC01  F008         	call	_gpio_pin_direction_intialize	;wreg free
   520   00130C  6E2D               	movwf	gpio_pin_intialize@ret^0,c
   521                           
   522                           ;MCAL_Layer/GPIO/hal_gpio.c: 140:          ret = gpio_pin_write_logic(_pin_config ,_pin_
      +                          config-> logic);
   523   00130E  C02B  F023         	movff	gpio_pin_intialize@_pin_config,gpio_pin_write_logic@_pin_config
   524   001312  502B               	movf	gpio_pin_intialize@_pin_config^0,w,c
   525   001314  6ED9               	movwf	fsr2l,c
   526   001316  6ADA               	clrf	fsr2h,c
   527   001318  0E00               	movlw	0
   528   00131A  BEDF               	btfsc	indf2,7,c
   529   00131C  0E01               	movlw	1
   530   00131E  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   531   001320  EC8A  F008         	call	_gpio_pin_write_logic	;wreg free
   532   001324  6E2D               	movwf	gpio_pin_intialize@ret^0,c
   533   001326                     l1028:
   534                           
   535                           ;MCAL_Layer/GPIO/hal_gpio.c: 143:      return ret;
   536   001326  502D               	movf	gpio_pin_intialize@ret^0,w,c
   537   001328  0012               	return		;funcret
   538   00132A                     __end_of_gpio_pin_intialize:
   539                           	callstack 0
   540                           
   541 ;; *************** function _gpio_pin_write_logic *****************
   542 ;; Defined at:
   543 ;;		line 70 in file "MCAL_Layer/GPIO/hal_gpio.c"
   544 ;; Parameters:    Size  Location     Type
   545 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   546 ;;		 -> led_2(1), led_1(1), led_3(1), 
   547 ;;  logic           1    1[COMRAM] enum E2494
   548 ;; Auto vars:     Size  Location     Type
   549 ;;  ret             1    7[COMRAM] unsigned char 
   550 ;; Return value:  Size  Location     Type
   551 ;;                  1    wreg      unsigned char 
   552 ;; Registers used:
   553 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   554 ;; Tracked objects:
   555 ;;		On entry : 0/0
   556 ;;		On exit  : 0/0
   557 ;;		Unchanged: 0/0
   558 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   559 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   560 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   561 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   562 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   563 ;;Total ram usage:        8 bytes
   564 ;; Hardware stack levels used: 1
   565 ;; This function calls:
   566 ;;		Nothing
   567 ;; This function is called by:
   568 ;;		_gpio_pin_intialize
   569 ;;		_main
   570 ;; This function uses a non-reentrant model
   571 ;;
   572                           
   573                           	psect	text3
   574   001114                     __ptext3:
   575                           	callstack 0
   576   001114                     _gpio_pin_write_logic:
   577                           	callstack 30
   578   001114                     
   579                           ;MCAL_Layer/GPIO/hal_gpio.c: 71:     Std_ReturnType ret = (Std_ReturnType)0x01 ;
   580   001114  0E01               	movlw	1
   581   001116  6E2A               	movwf	gpio_pin_write_logic@ret^0,c
   582                           
   583                           ;MCAL_Layer/GPIO/hal_gpio.c: 72:     if(((void*)0)==_pin_config|| _pin_config->pin >8 -1
      +                           ){
   584   001118  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   585   00111A  B4D8               	btfsc	status,2,c
   586   00111C  EF92  F008         	goto	u331
   587   001120  EF94  F008         	goto	u330
   588   001124                     u331:
   589   001124  EFA4  F008         	goto	l1002
   590   001128                     u330:
   591   001128  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   592   00112A  6ED9               	movwf	fsr2l,c
   593   00112C  6ADA               	clrf	fsr2h,c
   594   00112E  30DF               	rrcf	223,w,c
   595   001130  32E8               	rrcf	wreg,f,c
   596   001132  32E8               	rrcf	wreg,f,c
   597   001134  0B07               	andlw	7
   598   001136  6E25               	movwf	??_gpio_pin_write_logic^0,c
   599   001138  0E07               	movlw	7
   600   00113A  6425               	cpfsgt	??_gpio_pin_write_logic^0,c
   601   00113C  EFA2  F008         	goto	u341
   602   001140  EFA4  F008         	goto	u340
   603   001144                     u341:
   604   001144  EFFB  F008         	goto	l1010
   605   001148                     u340:
   606   001148                     l1002:
   607                           
   608                           ;MCAL_Layer/GPIO/hal_gpio.c: 73:         ret = (Std_ReturnType)0x00;
   609   001148  0E00               	movlw	0
   610   00114A  6E2A               	movwf	gpio_pin_write_logic@ret^0,c
   611                           
   612                           ;MCAL_Layer/GPIO/hal_gpio.c: 74:     }else{
   613   00114C  EF10  F009         	goto	l1012
   614   001150                     l1004:
   615                           
   616                           ;MCAL_Layer/GPIO/hal_gpio.c: 77:                 (*lat_registers[_pin_config->port] |= (
      +                          (uint8)1 << _pin_config->pin));
   617   001150  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   618   001152  6ED9               	movwf	fsr2l,c
   619   001154  6ADA               	clrf	fsr2h,c
   620   001156  30DF               	rrcf	223,w,c
   621   001158  32E8               	rrcf	wreg,f,c
   622   00115A  32E8               	rrcf	wreg,f,c
   623   00115C  0B07               	andlw	7
   624   00115E  6E25               	movwf	??_gpio_pin_write_logic^0,c
   625   001160  0E01               	movlw	1
   626   001162  6E26               	movwf	(??_gpio_pin_write_logic+1)^0,c
   627   001164  2A25               	incf	??_gpio_pin_write_logic^0,f,c
   628   001166  EFB7  F008         	goto	u354
   629   00116A                     u355:
   630   00116A  90D8               	bcf	status,0,c
   631   00116C  3626               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   632   00116E                     u354:
   633   00116E  2E25               	decfsz	??_gpio_pin_write_logic^0,f,c
   634   001170  EFB5  F008         	goto	u355
   635   001174  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   636   001176  6ED9               	movwf	fsr2l,c
   637   001178  6ADA               	clrf	fsr2h,c
   638   00117A  50DF               	movf	223,w,c
   639   00117C  0B07               	andlw	7
   640   00117E  0D02               	mullw	2
   641   001180  50F3               	movf	243,w,c
   642   001182  0F0B               	addlw	low _lat_registers
   643   001184  6ED9               	movwf	fsr2l,c
   644   001186  6ADA               	clrf	fsr2h,c
   645   001188  CFDE F027          	movff	postinc2,??_gpio_pin_write_logic+2
   646   00118C  CFDD F028          	movff	postdec2,??_gpio_pin_write_logic+3
   647   001190  C027  FFD9         	movff	??_gpio_pin_write_logic+2,fsr2l
   648   001194  C028  FFDA         	movff	??_gpio_pin_write_logic+3,fsr2h
   649   001198  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   650   00119A  12DF               	iorwf	indf2,f,c
   651                           
   652                           ;MCAL_Layer/GPIO/hal_gpio.c: 78:                 break;
   653   00119C  EF10  F009         	goto	l1012
   654   0011A0                     l1006:
   655                           
   656                           ;MCAL_Layer/GPIO/hal_gpio.c: 80:                 (*lat_registers[_pin_config->port] &= ~
      +                          ((uint8)1 << _pin_config->pin));
   657   0011A0  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   658   0011A2  6ED9               	movwf	fsr2l,c
   659   0011A4  6ADA               	clrf	fsr2h,c
   660   0011A6  30DF               	rrcf	223,w,c
   661   0011A8  32E8               	rrcf	wreg,f,c
   662   0011AA  32E8               	rrcf	wreg,f,c
   663   0011AC  0B07               	andlw	7
   664   0011AE  6E25               	movwf	??_gpio_pin_write_logic^0,c
   665   0011B0  0E01               	movlw	1
   666   0011B2  6E26               	movwf	(??_gpio_pin_write_logic+1)^0,c
   667   0011B4  2A25               	incf	??_gpio_pin_write_logic^0,f,c
   668   0011B6  EFDF  F008         	goto	u364
   669   0011BA                     u365:
   670   0011BA  90D8               	bcf	status,0,c
   671   0011BC  3626               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   672   0011BE                     u364:
   673   0011BE  2E25               	decfsz	??_gpio_pin_write_logic^0,f,c
   674   0011C0  EFDD  F008         	goto	u365
   675   0011C4  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   676   0011C6  0AFF               	xorlw	255
   677   0011C8  6E27               	movwf	(??_gpio_pin_write_logic+2)^0,c
   678   0011CA  5023               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   679   0011CC  6ED9               	movwf	fsr2l,c
   680   0011CE  6ADA               	clrf	fsr2h,c
   681   0011D0  50DF               	movf	223,w,c
   682   0011D2  0B07               	andlw	7
   683   0011D4  0D02               	mullw	2
   684   0011D6  50F3               	movf	243,w,c
   685   0011D8  0F0B               	addlw	low _lat_registers
   686   0011DA  6ED9               	movwf	fsr2l,c
   687   0011DC  6ADA               	clrf	fsr2h,c
   688   0011DE  CFDE F028          	movff	postinc2,??_gpio_pin_write_logic+3
   689   0011E2  CFDD F029          	movff	postdec2,??_gpio_pin_write_logic+4
   690   0011E6  C028  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   691   0011EA  C029  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   692   0011EE  5027               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   693   0011F0  16DF               	andwf	indf2,f,c
   694                           
   695                           ;MCAL_Layer/GPIO/hal_gpio.c: 81:                 break;
   696   0011F2  EF10  F009         	goto	l1012
   697   0011F6                     l1010:
   698   0011F6  5024               	movf	gpio_pin_write_logic@logic^0,w,c
   699   0011F8  6E25               	movwf	??_gpio_pin_write_logic^0,c
   700   0011FA  6A26               	clrf	(??_gpio_pin_write_logic+1)^0,c
   701                           
   702                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   703                           ; Switch size 1, requested type "simple"
   704                           ; Number of cases is 1, Range of values is 0 to 0
   705                           ; switch strategies available:
   706                           ; Name         Instructions Cycles
   707                           ; simple_byte            4     3 (average)
   708                           ;	Chosen strategy is simple_byte
   709   0011FC  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   710   0011FE  0A00               	xorlw	0	; case 0
   711   001200  B4D8               	btfsc	status,2,c
   712   001202  EF05  F009         	goto	l1050
   713   001206  EFA4  F008         	goto	l1002
   714   00120A                     l1050:
   715                           
   716                           ; Switch size 1, requested type "simple"
   717                           ; Number of cases is 2, Range of values is 0 to 1
   718                           ; switch strategies available:
   719                           ; Name         Instructions Cycles
   720                           ; simple_byte            7     4 (average)
   721                           ;	Chosen strategy is simple_byte
   722   00120A  5025               	movf	??_gpio_pin_write_logic^0,w,c
   723   00120C  0A00               	xorlw	0	; case 0
   724   00120E  B4D8               	btfsc	status,2,c
   725   001210  EFD0  F008         	goto	l1006
   726   001214  0A01               	xorlw	1	; case 1
   727   001216  B4D8               	btfsc	status,2,c
   728   001218  EFA8  F008         	goto	l1004
   729   00121C  EFA4  F008         	goto	l1002
   730   001220                     l1012:
   731                           
   732                           ;MCAL_Layer/GPIO/hal_gpio.c: 85:         return ret ;
   733   001220  502A               	movf	gpio_pin_write_logic@ret^0,w,c
   734   001222  0012               	return		;funcret
   735   001224                     __end_of_gpio_pin_write_logic:
   736                           	callstack 0
   737                           
   738 ;; *************** function _gpio_pin_direction_intialize *****************
   739 ;; Defined at:
   740 ;;		line 24 in file "MCAL_Layer/GPIO/hal_gpio.c"
   741 ;; Parameters:    Size  Location     Type
   742 ;;  _pin_config     1    0[COMRAM] PTR const struct .
   743 ;;		 -> led_2(1), led_1(1), led_3(1), 
   744 ;; Auto vars:     Size  Location     Type
   745 ;;  ret             1    6[COMRAM] unsigned char 
   746 ;; Return value:  Size  Location     Type
   747 ;;                  1    wreg      unsigned char 
   748 ;; Registers used:
   749 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   750 ;; Tracked objects:
   751 ;;		On entry : 0/0
   752 ;;		On exit  : 0/0
   753 ;;		Unchanged: 0/0
   754 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   755 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   756 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   757 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   758 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   759 ;;Total ram usage:        7 bytes
   760 ;; Hardware stack levels used: 1
   761 ;; This function calls:
   762 ;;		Nothing
   763 ;; This function is called by:
   764 ;;		_gpio_pin_intialize
   765 ;; This function uses a non-reentrant model
   766 ;;
   767                           
   768                           	psect	text4
   769   001002                     __ptext4:
   770                           	callstack 0
   771   001002                     _gpio_pin_direction_intialize:
   772                           	callstack 28
   773   001002                     
   774                           ;MCAL_Layer/GPIO/hal_gpio.c: 25:     Std_ReturnType ret = (Std_ReturnType)0x01 ;
   775   001002  0E01               	movlw	1
   776   001004  6E29               	movwf	gpio_pin_direction_intialize@ret^0,c
   777                           
   778                           ;MCAL_Layer/GPIO/hal_gpio.c: 26:     if(((void*)0)==_pin_config || _pin_config->pin >8 -
      +                          1){
   779   001006  5023               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   780   001008  B4D8               	btfsc	status,2,c
   781   00100A  EF09  F008         	goto	u281
   782   00100E  EF0B  F008         	goto	u280
   783   001012                     u281:
   784   001012  EF1B  F008         	goto	l984
   785   001016                     u280:
   786   001016  5023               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   787   001018  6ED9               	movwf	fsr2l,c
   788   00101A  6ADA               	clrf	fsr2h,c
   789   00101C  30DF               	rrcf	223,w,c
   790   00101E  32E8               	rrcf	wreg,f,c
   791   001020  32E8               	rrcf	wreg,f,c
   792   001022  0B07               	andlw	7
   793   001024  6E24               	movwf	??_gpio_pin_direction_intialize^0,c
   794   001026  0E07               	movlw	7
   795   001028  6424               	cpfsgt	??_gpio_pin_direction_intialize^0,c
   796   00102A  EF19  F008         	goto	u291
   797   00102E  EF1B  F008         	goto	u290
   798   001032                     u291:
   799   001032  EF72  F008         	goto	l992
   800   001036                     u290:
   801   001036                     l984:
   802                           
   803                           ;MCAL_Layer/GPIO/hal_gpio.c: 27:         ret = (Std_ReturnType)0x00;
   804   001036  0E00               	movlw	0
   805   001038  6E29               	movwf	gpio_pin_direction_intialize@ret^0,c
   806                           
   807                           ;MCAL_Layer/GPIO/hal_gpio.c: 28:     }else{
   808   00103A  EF88  F008         	goto	l994
   809   00103E                     l986:
   810                           
   811                           ;MCAL_Layer/GPIO/hal_gpio.c: 31:                 (*tris_registers[_pin_config->port] &= 
      +                          ~((uint8)1 << _pin_config->pin));
   812   00103E  5023               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   813   001040  6ED9               	movwf	fsr2l,c
   814   001042  6ADA               	clrf	fsr2h,c
   815   001044  30DF               	rrcf	223,w,c
   816   001046  32E8               	rrcf	wreg,f,c
   817   001048  32E8               	rrcf	wreg,f,c
   818   00104A  0B07               	andlw	7
   819   00104C  6E24               	movwf	??_gpio_pin_direction_intialize^0,c
   820   00104E  0E01               	movlw	1
   821   001050  6E25               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   822   001052  2A24               	incf	??_gpio_pin_direction_intialize^0,f,c
   823   001054  EF2E  F008         	goto	u304
   824   001058                     u305:
   825   001058  90D8               	bcf	status,0,c
   826   00105A  3625               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   827   00105C                     u304:
   828   00105C  2E24               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   829   00105E  EF2C  F008         	goto	u305
   830   001062  5025               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   831   001064  0AFF               	xorlw	255
   832   001066  6E26               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
   833   001068  5023               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   834   00106A  6ED9               	movwf	fsr2l,c
   835   00106C  6ADA               	clrf	fsr2h,c
   836   00106E  50DF               	movf	223,w,c
   837   001070  0B07               	andlw	7
   838   001072  0D02               	mullw	2
   839   001074  50F3               	movf	243,w,c
   840   001076  0F15               	addlw	low _tris_registers
   841   001078  6ED9               	movwf	fsr2l,c
   842   00107A  6ADA               	clrf	fsr2h,c
   843   00107C  CFDE F027          	movff	postinc2,??_gpio_pin_direction_intialize+3
   844   001080  CFDD F028          	movff	postdec2,??_gpio_pin_direction_intialize+4
   845   001084  C027  FFD9         	movff	??_gpio_pin_direction_intialize+3,fsr2l
   846   001088  C028  FFDA         	movff	??_gpio_pin_direction_intialize+4,fsr2h
   847   00108C  5026               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
   848   00108E  16DF               	andwf	indf2,f,c
   849                           
   850                           ;MCAL_Layer/GPIO/hal_gpio.c: 32:               break;
   851   001090  EF88  F008         	goto	l994
   852   001094                     l988:
   853                           
   854                           ;MCAL_Layer/GPIO/hal_gpio.c: 34:                 (*tris_registers[_pin_config->port] |= 
      +                          ((uint8)1 << _pin_config->pin));
   855   001094  5023               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   856   001096  6ED9               	movwf	fsr2l,c
   857   001098  6ADA               	clrf	fsr2h,c
   858   00109A  30DF               	rrcf	223,w,c
   859   00109C  32E8               	rrcf	wreg,f,c
   860   00109E  32E8               	rrcf	wreg,f,c
   861   0010A0  0B07               	andlw	7
   862   0010A2  6E24               	movwf	??_gpio_pin_direction_intialize^0,c
   863   0010A4  0E01               	movlw	1
   864   0010A6  6E25               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   865   0010A8  2A24               	incf	??_gpio_pin_direction_intialize^0,f,c
   866   0010AA  EF59  F008         	goto	u314
   867   0010AE                     u315:
   868   0010AE  90D8               	bcf	status,0,c
   869   0010B0  3625               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   870   0010B2                     u314:
   871   0010B2  2E24               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   872   0010B4  EF57  F008         	goto	u315
   873   0010B8  5023               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   874   0010BA  6ED9               	movwf	fsr2l,c
   875   0010BC  6ADA               	clrf	fsr2h,c
   876   0010BE  50DF               	movf	223,w,c
   877   0010C0  0B07               	andlw	7
   878   0010C2  0D02               	mullw	2
   879   0010C4  50F3               	movf	243,w,c
   880   0010C6  0F15               	addlw	low _tris_registers
   881   0010C8  6ED9               	movwf	fsr2l,c
   882   0010CA  6ADA               	clrf	fsr2h,c
   883   0010CC  CFDE F026          	movff	postinc2,??_gpio_pin_direction_intialize+2
   884   0010D0  CFDD F027          	movff	postdec2,??_gpio_pin_direction_intialize+3
   885   0010D4  C026  FFD9         	movff	??_gpio_pin_direction_intialize+2,fsr2l
   886   0010D8  C027  FFDA         	movff	??_gpio_pin_direction_intialize+3,fsr2h
   887   0010DC  5025               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   888   0010DE  12DF               	iorwf	indf2,f,c
   889                           
   890                           ;MCAL_Layer/GPIO/hal_gpio.c: 35:               break;
   891   0010E0  EF88  F008         	goto	l994
   892   0010E4                     l992:
   893   0010E4  5023               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   894   0010E6  6ED9               	movwf	fsr2l,c
   895   0010E8  6ADA               	clrf	fsr2h,c
   896   0010EA  BCDF               	btfsc	indf2,6,c
   897   0010EC  EF7A  F008         	goto	u321
   898   0010F0  EF7D  F008         	goto	u320
   899   0010F4                     u321:
   900   0010F4  0E01               	movlw	1
   901   0010F6  EF7E  F008         	goto	u326
   902   0010FA                     u320:
   903   0010FA  0E00               	movlw	0
   904   0010FC                     u326:
   905                           
   906                           ; Switch size 1, requested type "simple"
   907                           ; Number of cases is 2, Range of values is 0 to 1
   908                           ; switch strategies available:
   909                           ; Name         Instructions Cycles
   910                           ; simple_byte            7     4 (average)
   911                           ;	Chosen strategy is simple_byte
   912   0010FC  0A00               	xorlw	0	; case 0
   913   0010FE  B4D8               	btfsc	status,2,c
   914   001100  EF1F  F008         	goto	l986
   915   001104  0A01               	xorlw	1	; case 1
   916   001106  B4D8               	btfsc	status,2,c
   917   001108  EF4A  F008         	goto	l988
   918   00110C  EF1B  F008         	goto	l984
   919   001110                     l994:
   920                           
   921                           ;MCAL_Layer/GPIO/hal_gpio.c: 39:     return ret ;
   922   001110  5029               	movf	gpio_pin_direction_intialize@ret^0,w,c
   923   001112  0012               	return		;funcret
   924   001114                     __end_of_gpio_pin_direction_intialize:
   925                           	callstack 0
   926                           
   927                           	psect	smallconst
   928   001000                     __psmallconst:
   929                           	callstack 0
   930   001000  00                 	db	0
   931   001001  00                 	db	0	; dummy byte at the end
   932   000000                     
   933                           	psect	rparam
   934   000000                     
   935                           	psect	config
   936                           
   937                           ; Padding undefined space
   938   300000                     	org	3145728
   939   300000  FF                 	db	255
   940                           
   941                           ;Config register CONFIG1H @ 0x300001
   942                           ;	Oscillator Selection bits
   943                           ;	OSC = HS, HS oscillator
   944                           ;	Fail-Safe Clock Monitor Enable bit
   945                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   946                           ;	Internal/External Oscillator Switchover bit
   947                           ;	IESO = OFF, Oscillator Switchover mode disabled
   948   300001                     	org	3145729
   949   300001  02                 	db	2
   950                           
   951                           ;Config register CONFIG2L @ 0x300002
   952                           ;	Power-up Timer Enable bit
   953                           ;	PWRT = OFF, PWRT disabled
   954                           ;	Brown-out Reset Enable bits
   955                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   956                           ;	Brown Out Reset Voltage bits
   957                           ;	BORV = 1, 
   958   300002                     	org	3145730
   959   300002  09                 	db	9
   960                           
   961                           ;Config register CONFIG2H @ 0x300003
   962                           ;	Watchdog Timer Enable bit
   963                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   964                           ;	Watchdog Timer Postscale Select bits
   965                           ;	WDTPS = 32768, 1:32768
   966   300003                     	org	3145731
   967   300003  1E                 	db	30
   968                           
   969                           ; Padding undefined space
   970   300004                     	org	3145732
   971   300004  FF                 	db	255
   972                           
   973                           ;Config register CONFIG3H @ 0x300005
   974                           ;	CCP2 MUX bit
   975                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   976                           ;	PORTB A/D Enable bit
   977                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   978                           ;	Low-Power Timer1 Oscillator Enable bit
   979                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   980                           ;	MCLR Pin Enable bit
   981                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   982   300005                     	org	3145733
   983   300005  81                 	db	129
   984                           
   985                           ;Config register CONFIG4L @ 0x300006
   986                           ;	Stack Full/Underflow Reset Enable bit
   987                           ;	STVREN = ON, Stack full/underflow will cause Reset
   988                           ;	Single-Supply ICSP Enable bit
   989                           ;	LVP = OFF, Single-Supply ICSP disabled
   990                           ;	Extended Instruction Set Enable bit
   991                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   992                           ;	Background Debugger Enable bit
   993                           ;	DEBUG = 0x1, unprogrammed default
   994   300006                     	org	3145734
   995   300006  81                 	db	129
   996                           
   997                           ; Padding undefined space
   998   300007                     	org	3145735
   999   300007  FF                 	db	255
  1000                           
  1001                           ;Config register CONFIG5L @ 0x300008
  1002                           ;	Code Protection bit
  1003                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
  1004                           ;	Code Protection bit
  1005                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
  1006                           ;	Code Protection bit
  1007                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
  1008                           ;	Code Protection bit
  1009                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
  1010   300008                     	org	3145736
  1011   300008  0F                 	db	15
  1012                           
  1013                           ;Config register CONFIG5H @ 0x300009
  1014                           ;	Boot Block Code Protection bit
  1015                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  1016                           ;	Data EEPROM Code Protection bit
  1017                           ;	CPD = OFF, Data EEPROM not code-protected
  1018   300009                     	org	3145737
  1019   300009  C0                 	db	192
  1020                           
  1021                           ;Config register CONFIG6L @ 0x30000A
  1022                           ;	Write Protection bit
  1023                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  1024                           ;	Write Protection bit
  1025                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  1026                           ;	Write Protection bit
  1027                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  1028                           ;	Write Protection bit
  1029                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  1030   30000A                     	org	3145738
  1031   30000A  0F                 	db	15
  1032                           
  1033                           ;Config register CONFIG6H @ 0x30000B
  1034                           ;	Configuration Register Write Protection bit
  1035                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  1036                           ;	Boot Block Write Protection bit
  1037                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  1038                           ;	Data EEPROM Write Protection bit
  1039                           ;	WRTD = OFF, Data EEPROM not write-protected
  1040   30000B                     	org	3145739
  1041   30000B  E0                 	db	224
  1042                           
  1043                           ;Config register CONFIG7L @ 0x30000C
  1044                           ;	Table Read Protection bit
  1045                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  1046                           ;	Table Read Protection bit
  1047                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  1048                           ;	Table Read Protection bit
  1049                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  1050                           ;	Table Read Protection bit
  1051                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  1052   30000C                     	org	3145740
  1053   30000C  0F                 	db	15
  1054                           
  1055                           ;Config register CONFIG7H @ 0x30000D
  1056                           ;	Boot Block Table Read Protection bit
  1057                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  1058   30000D                     	org	3145741
  1059   30000D  40                 	db	64
  1060                           tosu	equ	0xFFF
  1061                           tosh	equ	0xFFE
  1062                           tosl	equ	0xFFD
  1063                           stkptr	equ	0xFFC
  1064                           pclatu	equ	0xFFB
  1065                           pclath	equ	0xFFA
  1066                           pcl	equ	0xFF9
  1067                           tblptru	equ	0xFF8
  1068                           tblptrh	equ	0xFF7
  1069                           tblptrl	equ	0xFF6
  1070                           tablat	equ	0xFF5
  1071                           prodh	equ	0xFF4
  1072                           prodl	equ	0xFF3
  1073                           indf0	equ	0xFEF
  1074                           postinc0	equ	0xFEE
  1075                           postdec0	equ	0xFED
  1076                           preinc0	equ	0xFEC
  1077                           plusw0	equ	0xFEB
  1078                           fsr0h	equ	0xFEA
  1079                           fsr0l	equ	0xFE9
  1080                           wreg	equ	0xFE8
  1081                           indf1	equ	0xFE7
  1082                           postinc1	equ	0xFE6
  1083                           postdec1	equ	0xFE5
  1084                           preinc1	equ	0xFE4
  1085                           plusw1	equ	0xFE3
  1086                           fsr1h	equ	0xFE2
  1087                           fsr1l	equ	0xFE1
  1088                           bsr	equ	0xFE0
  1089                           indf2	equ	0xFDF
  1090                           postinc2	equ	0xFDE
  1091                           postdec2	equ	0xFDD
  1092                           preinc2	equ	0xFDC
  1093                           plusw2	equ	0xFDB
  1094                           fsr2h	equ	0xFDA
  1095                           fsr2l	equ	0xFD9
  1096                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        34
    BSS         1
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     13      49
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_direction_intialize@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    gpio_pin_intialize@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    gpio_pin_write_logic@_pin_config	PTR const struct . size(1) Largest target is 1
		 -> led_1(COMRAM[1]), led_2(COMRAM[1]), led_3(COMRAM[1]), 

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _application_intialize->_gpio_pin_intialize
    _gpio_pin_intialize->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0    3105
                                             11 COMRAM     2     2      0
              _application_intialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _application_intialize                                0     0      0    1862
                 _gpio_pin_intialize
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_intialize                                   3     2      1    1862
                                              8 COMRAM     3     2      1
       _gpio_pin_direction_intialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                 8     6      2    1243
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (3) _gpio_pin_direction_intialize                         7     6      1     255
                                              0 COMRAM     7     6      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _application_intialize
     _gpio_pin_intialize
       _gpio_pin_direction_intialize
       _gpio_pin_write_logic
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      D      31       1       38.6%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      31      39        0.0%
DATA                 0      0      31       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Tue Apr 30 04:07:38 2024

                                     l48 1112                                       l67 1222  
                                     l88 1328                                      l144 1396  
                                    l138 1228                                      l980 1002  
                                    l982 1016                                      l992 10E4  
                                    l984 1036                                      l986 103E  
                                    l994 1110                                      l988 1094  
                                    l998 1114                                      u320 10FA  
                                    u304 105C                                      u321 10F4  
                                    u305 1058                                      u314 10B2  
                                    u330 1128                                      u315 10AE  
                                    u331 1124                                      u340 1148  
                                    u341 1144                                      u326 10FC  
                                    u407 1282                                      u280 1016  
                                    u281 1012                                      u417 12B6  
                                    u290 1036                                      u354 116E  
                                    u370 12DC                                      u291 1032  
                                    u355 116A                                      u371 12D8  
                                    u364 11BE                                      u380 12FC  
                                    u365 11BA                                      u381 12F8  
                                    u397 124E                                      _ret 0030  
                                    wreg 0FE8                                     l1000 1128  
                                   l1010 11F6                                     l1002 1148  
                                   l1004 1150                                     l1012 1220  
                                   l1020 12CC                                     l1006 11A0  
                                   l1022 12DC                                     l1024 12FC  
                                   l1032 1378                                     l1040 126A  
                                   l1050 120A                                     l1026 1304  
                                   l1042 1278                                     l1034 1224  
                                   l1028 1326                                     l1044 12AC  
                                   l1036 1244                                     l1038 125C  
                                   _LATA 0F89                                     _LATB 0F8A  
                                   _LATC 0F8B                                     _LATD 0F8C  
                                   _LATE 0F8D                  ??_application_intialize 002E  
                                   _main 1224                                     fsr2h 0FDA  
                                   indf2 0FDF                                     fsr1l 0FE1  
                                   fsr2l 0FD9                                     prodl 0FF3  
                                   start 0000                             ___param_bank 0000  
                   _gpio_pin_write_logic 1114                                    ?_main 0023  
                                  _PORTA 0F80                                    _PORTB 0F81  
                                  _PORTC 0F82                                    _PORTD 0F83  
                                  _PORTE 0F84                                    _TRISA 0F92  
                                  _TRISB 0F93                                    _TRISC 0F94  
                                  _TRISD 0F95                                    _TRISE 0F96  
                                  _btn_1 001F                                    _led_1 0022  
                                  _led_2 0021                                    _led_3 0020  
                                  tablat 0FF5                                    status 0FD8  
                        __initialization 132A                             __end_of_main 12CC  
                  ?_gpio_pin_write_logic 0023                            _lat_registers 000B  
                                 ??_main 002E                            __activetblptr 0002  
                                 isa$std 0001  gpio_pin_direction_intialize@_pin_config 0023  
                           __pdataCOMRAM 0001                             __mediumconst 0000  
                                 tblptrh 0FF7                                   tblptrl 0FF6  
                                 tblptru 0FF8                               __accesstop 0080  
                __end_of__initialization 134C                            ___rparam_used 0001  
                 ??_gpio_pin_write_logic 0025                           __pcstackCOMRAM 0023  
                             __pnvCOMRAM 0030            __end_of_application_intialize 1398  
                         _tris_registers 0015                                  __Hparam 0000  
                                __Lparam 0000                             __psmallconst 1000  
             __end_of_gpio_pin_intialize 132A                                  __pcinit 132A  
                                __ramtop 1000                                  __ptext0 1224  
                                __ptext1 1378                                  __ptext2 12CC  
                                __ptext3 1114                                  __ptext4 1002  
                   end_of_initialization 134C                            __Lmediumconst 0000  
                  gpio_pin_intialize@ret 002D                                  postdec1 0FE5  
                                postdec2 0FDD                                  postinc0 0FEE  
                                postinc2 0FDE            gpio_pin_intialize@_pin_config 002B  
   __end_of_gpio_pin_direction_intialize 1114             _gpio_pin_direction_intialize 1002  
                          __pidataCOMRAM 1356                      start_initialization 132A  
          ?_gpio_pin_direction_intialize 0023                              __pbssCOMRAM 0031  
        gpio_pin_direction_intialize@ret 0029                    _application_intialize 1378  
        gpio_pin_write_logic@_pin_config 0023                gpio_pin_write_logic@logic 0024  
                            __smallconst 1000                       _gpio_pin_intialize 12CC  
         ??_gpio_pin_direction_intialize 0024                      ?_gpio_pin_intialize 002B  
                   ??_gpio_pin_intialize 002C                  gpio_pin_write_logic@ret 002A  
                              copy_data0 133E                   ?_application_intialize 0023  
                               __Hrparam 0000                                 __Lrparam 0000  
                               _led_1_st 0031                                 isa$xinst 0000  
           __end_of_gpio_pin_write_logic 1224                           _port_registers 0001  
