# Day 1

AXI4-Lite

![alt text](../img/AXI_protocol.png)
AXI Interconnect component - IP ì‚¬ìš©


### AXI_Protocol
ğŸ“ AXI í”„ë¡œí† ì½œì€ **ë²„ìŠ¤(bus)ê°€ ì•„ë‹ˆë¼ ì ëŒ€ì (point-to-point)** ë”°ë¼ì„œ ì¸í„°í˜ì´ìŠ¤ ê°„ì˜ ì‹ í˜¸ì™€ íƒ€ì´ë°ë§Œì„ ê¸°ìˆ .

ëª¨ë“  ì—°ê²°ì€ masterì™€ slave ì‚¬ì´ì˜ ì‹ í˜¸ì™€ íƒ€ì´ë°ì„ í†µí•´ 1:1ë¡œ ì—°ê²°

### AXI_Channel
![alt text](../img/AXI_Channel.png)

AXI InterfaceëŠ” 5ê°œì˜ ë©”ì¸ ì±„ë„ì˜ ì¸í„°í˜ì´ìŠ¤ë¡œ êµ¬ì„±ë˜ì–´ìˆë‹¤.

Write ë™ì‘ ë°©ì‹
masterëŠ” slaveì— AW(Write Address), W(Write Data)ë¥¼ ë³´ë‚¸ë‹¤.
slaveì—ì„œ masterì— ëŒ€í•œ ì‘ë‹µì´ ëë‚˜ë©´ masterì— B(Write Response)ë¥¼ ë³´ë‚¸ë‹¤.

Read ë™ì‘ ë°©ì‹
masterëŠ” slaveì— Read Addressë¥¼ ë³´ë‚¸ë‹¤.
slaveëŠ” ìš”ì²­ë°›ì€ ì£¼ì†Œì˜ ë°ì´í„° R(Read Data)ë¥¼ masterë¡œ ë³´ë‚¸ë‹¤. 

READ ë™ì‘ì—ì„œ Responseê°€ ì—†ëŠ” ì´ìœ 
Writeì˜ ê²½ìš° ë°ì´í„°ë¥¼ ì˜ ì¼ëŠ” ì§€ í™•ì¸í•´ì•¼í•˜ì§€ë§Œ Readì˜ ê²½ìš°ëŠ” ì£¼ì†Œë¥¼ ë°›ê³  ë°ì´í„°ë¥¼ ì°¾ì•„ ë³´ë‚´ì£¼ê¸° ë•Œë¬¸ì— ë°ì´í„°ì™€ Responseë¥¼ í•œ ì±„ë„ì—ì„œ í•¨ê»˜ ë³´ë‚´ëŠ” êµ¬ì¡°ì´ë‹¤.
```
AW for signals on the Write Address channel
AR for signals on the Read Address channel
W for signals on the Write Data channel
R for signals on the Read Data channel
B for signals on the Write Response channel
```

ë³„ë„ì˜ ì£¼ì†Œ ë° ë°ì´í„° ì±„ë„ì„ ì‚¬ìš©í•˜ê³  ì½ê¸° ë° ì“°ê¸° ì±„ë„ ê·¸ë£¹ ê°„ì— íƒ€ì´ë° ê´€ê³„ê°€ ì—†ìœ¼ë¯€ë¡œ ì¸í„°í˜ì´ìŠ¤ì˜ ëŒ€ì—­í­ì„ ê·¹ëŒ€í™”í•  ìˆ˜ ìˆë‹¤. ì´ëŠ” ì½ê¸° ì‹œí€€ìŠ¤ê°€ ì“°ê¸° ì‹œí€€ìŠ¤ì™€ ë™ì‹œì— ì¼ì–´ë‚  ìˆ˜ ìˆìŒì„ ì˜ë¯¸

CPU, DMA ê°€ ê°ê° ì½ê¸°, ì“°ê¸°ë¥¼ ì‹œë„í•˜ëŠ” ê²½ìš°ì—ëŠ” ë™ì‹œì— ë°œìƒ ê°€ëŠ¥

### AXI_HandShake

![alt text](../img/AXI_HandShake.png)

ëª¨ë“  ì±„ë„ì€ ê°™ì€ handshake ë§¤ì»¤ë‹ˆì¦˜(valid, ready)signalì„ ê³µìœ í•œë‹¤.
valid signalì€ sourceì—ì„œ destination
ready signalì€ destinationì—ì„œ sourceë¡œ ì´ë™

| channel | Master | Slave |
| :---: | :---: | :---: |
| AW | Source | Destination |
| W | Source | Destination |
| B | Destination | Source |
| AR | Source | Destination |
| R | Destination | Source |

### Difference between transfer and transaction

transferëŠ” í•œ ì±„ë„ì—ì„œ VALID, READYì‹ í˜¸ì˜ ë‹¨ì¼ êµí™˜ 
transactionì€ ì „ì²´ ì±„ë„ì—ì„œ VALID, READYì‹ í˜¸ êµí™˜
