----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 05/07/2019 11:52:28 AM
-- Design Name: 
-- Module Name: MPG - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;


entity MPG is
Port(en:out STD_LOGIC;
     input:in STD_LOGIC;
     clk:in STD_LOGIC);    
end MPG;

architecture Behavioral of MPG is

signal Q1,Q2,Q3:STD_LOGIC:='0';
signal count_int:STD_LOGIC_VECTOR(15 downto 0):=x"0000";

begin

   en<=Q2 AND (not Q3);
   
      process(clk)
   begin
     if clk='1' and clk'event then
       count_int<=count_int+1;
     end if;
   end process;
   process(clk)
   begin
     if clk='1' and clk'event then
       if count_int(15 downto 0)="1111111111111111" then
         Q1<=input;
       end if;
     end if;
   end process;
   
   process(clk)
   begin
     if clk='1' and clk'event then
       Q2<=Q1;
       Q3<=Q2;
     end if;
   end process;
  
end Behavioral;
       


