Classic Timing Analyzer report for lab3
Thu Oct 01 19:06:03 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'read'
  8. Clock Setup: 'rom_ram'
  9. Clock Hold: 'CLK'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                                                                       ; To                                                                                                                                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.239 ns                                       ; address[2]                                                                                                                                                 ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 11.389 ns                                      ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a5 ; buffer_out[2]                                                                                                                                                                ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.079 ns                                       ; rom_ram                                                                                                                                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg2 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 204.75 MHz ( period = 4.884 ns )               ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a1 ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg6                                               ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'rom_ram'       ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                                             ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                                                               ; rom_ram    ; rom_ram  ; 0            ;
; Clock Setup: 'read'          ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                                             ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                                                                               ; read       ; read     ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK        ; CLK      ; 18           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                                                                            ;                                                                                                                                                                              ;            ;          ; 18           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; read            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; rom_ram         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                          ; To                                                                                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a1                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg6                                                ; CLK        ; CLK      ; None                        ; None                      ; 0.748 ns                ;
; N/A                                     ; 205.09 MHz ( period = 4.876 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a7                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 0.740 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg7                                                ; CLK        ; CLK      ; None                        ; None                      ; 0.739 ns                ;
; N/A                                     ; 205.47 MHz ( period = 4.867 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5                                                ; CLK        ; CLK      ; None                        ; None                      ; 0.731 ns                ;
; N/A                                     ; 205.55 MHz ( period = 4.865 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a6                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg1                                                ; CLK        ; CLK      ; None                        ; None                      ; 0.729 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a5                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg2                                                ; CLK        ; CLK      ; None                        ; None                      ; 0.727 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a3                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg4                                                ; CLK        ; CLK      ; None                        ; None                      ; 0.727 ns                ;
; N/A                                     ; 205.68 MHz ( period = 4.862 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4                    ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3                                                ; CLK        ; CLK      ; None                        ; None                      ; 0.726 ns                ;
; N/A                                     ; 283.53 MHz ( period = 3.527 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.240 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.239 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 289.94 MHz ( period = 3.449 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.053 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.960 ns                ;
; N/A                                     ; 309.50 MHz ( period = 3.231 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.944 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.930 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 319.49 MHz ( period = 3.130 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.843 ns                ;
; N/A                                     ; 321.54 MHz ( period = 3.110 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.823 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a1                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a3                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a5                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a6                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 333.67 MHz ( period = 2.997 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a7                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg1  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a1~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg2  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a3~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg4  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg5  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a5~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg6  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a6~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg7  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a7~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; 352.86 MHz ( period = 2.834 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 355.24 MHz ( period = 2.815 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; 356.13 MHz ( period = 2.808 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; 356.63 MHz ( period = 2.804 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 366.17 MHz ( period = 2.731 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.450 ns                ;
; N/A                                     ; 368.46 MHz ( period = 2.714 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.435 ns                ;
; N/A                                     ; 368.46 MHz ( period = 2.714 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 369.28 MHz ( period = 2.708 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.429 ns                ;
; N/A                                     ; 370.10 MHz ( period = 2.702 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; 370.78 MHz ( period = 2.697 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.418 ns                ;
; N/A                                     ; 372.44 MHz ( period = 2.685 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.404 ns                ;
; N/A                                     ; 383.00 MHz ( period = 2.611 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.881 ns                ;
; N/A                                     ; 387.15 MHz ( period = 2.583 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.853 ns                ;
; N/A                                     ; 387.45 MHz ( period = 2.581 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.851 ns                ;
; N/A                                     ; 387.45 MHz ( period = 2.581 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.851 ns                ;
; N/A                                     ; 387.45 MHz ( period = 2.581 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 387.75 MHz ( period = 2.579 ns )                    ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 388.20 MHz ( period = 2.576 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.295 ns                ;
; N/A                                     ; 388.35 MHz ( period = 2.575 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.845 ns                ;
; N/A                                     ; 391.70 MHz ( period = 2.553 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 391.70 MHz ( period = 2.553 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 392.46 MHz ( period = 2.548 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.267 ns                ;
; N/A                                     ; 392.62 MHz ( period = 2.547 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.817 ns                ;
; N/A                                     ; 399.36 MHz ( period = 2.504 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.223 ns                ;
; N/A                                     ; 399.52 MHz ( period = 2.503 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.222 ns                ;
; N/A                                     ; 402.58 MHz ( period = 2.484 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 408.00 MHz ( period = 2.451 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.170 ns                ;
; N/A                                     ; 410.17 MHz ( period = 2.438 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.708 ns                ;
; N/A                                     ; 414.42 MHz ( period = 2.413 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.683 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.680 ns                ;
; N/A                                     ; 417.36 MHz ( period = 2.396 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.115 ns                ;
; N/A                                     ; 418.41 MHz ( period = 2.390 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 419.64 MHz ( period = 2.383 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.653 ns                ;
; N/A                                     ; 419.64 MHz ( period = 2.383 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.653 ns                ;
; N/A                                     ; 420.34 MHz ( period = 2.379 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; 420.52 MHz ( period = 2.378 ns )                    ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; CLK        ; CLK      ; None                        ; None                      ; 2.097 ns                ;
; N/A                                     ; 420.70 MHz ( period = 2.377 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.647 ns                ;
; N/A                                     ; 421.94 MHz ( period = 2.370 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|cntr_klf:cntr1|safe_q[0]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.045 ns                ;
; N/A                                     ; 422.83 MHz ( period = 2.365 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.086 ns                ;
; N/A                                     ; 424.81 MHz ( period = 2.354 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.075 ns                ;
; N/A                                     ; 436.87 MHz ( period = 2.289 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.010 ns                ;
; N/A                                     ; 441.70 MHz ( period = 2.264 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; 446.43 MHz ( period = 2.240 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; 446.63 MHz ( period = 2.239 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.509 ns                ;
; N/A                                     ; 447.63 MHz ( period = 2.234 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.955 ns                ;
; N/A                                     ; 452.28 MHz ( period = 2.211 ns )                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|cntr_klf:cntr1|safe_q[0]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.873 ns                ;
; N/A                                     ; 452.69 MHz ( period = 2.209 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.479 ns                ;
; N/A                                     ; 452.69 MHz ( period = 2.209 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.479 ns                ;
; N/A                                     ; 453.93 MHz ( period = 2.203 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.473 ns                ;
; N/A                                     ; 453.93 MHz ( period = 2.203 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.473 ns                ;
; N/A                                     ; 454.55 MHz ( period = 2.200 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.921 ns                ;
; N/A                                     ; 459.77 MHz ( period = 2.175 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.445 ns                ;
; N/A                                     ; 460.62 MHz ( period = 2.171 ns )                    ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; 484.03 MHz ( period = 2.066 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.336 ns                ;
; N/A                                     ; 498.75 MHz ( period = 2.005 ns )                    ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.275 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg0                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg1                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a1~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg2                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a2~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg3                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a3~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg4                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a4~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a5~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg6                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a6~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg7                                                ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a7~porta_memory_reg0                                                ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                               ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                     ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_we_reg                                                     ; CLK        ; CLK      ; None                        ; None                      ; 1.101 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                         ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.469 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|cntr_klf:cntr1|safe_q[0]                                    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|cntr_klf:cntr1|safe_q[0]                                    ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                         ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                         ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                         ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                        ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                        ; ram_block:inst3|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                        ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                               ;                                                                                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'read'                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                              ; To                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]     ; rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]     ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]    ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'rom_ram'                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                           ; To                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; rom_ram    ; rom_ram  ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; ram_block:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; rom_ram    ; rom_ram  ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                       ; To                                                                                                                                                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 1.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg4  ; CLK        ; CLK      ; None                       ; None                       ; 1.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg2  ; CLK        ; CLK      ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg7  ; CLK        ; CLK      ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3  ; CLK        ; CLK      ; None                       ; None                       ; 2.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg5  ; CLK        ; CLK      ; None                       ; None                       ; 2.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg6  ; CLK        ; CLK      ; None                       ; None                       ; 2.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                     ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg1  ; CLK        ; CLK      ; None                       ; None                       ; 2.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg7  ; CLK        ; CLK      ; None                       ; None                       ; 2.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg5  ; CLK        ; CLK      ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3  ; CLK        ; CLK      ; None                       ; None                       ; 2.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg1  ; CLK        ; CLK      ; None                       ; None                       ; 2.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg2  ; CLK        ; CLK      ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0  ; CLK        ; CLK      ; None                       ; None                       ; 2.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg6  ; CLK        ; CLK      ; None                       ; None                       ; 2.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                         ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg4  ; CLK        ; CLK      ; None                       ; None                       ; 2.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|cntr_klf:cntr1|safe_q[0] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|cntr_klf:cntr1|safe_q[0]                                    ; CLK        ; CLK      ; None                       ; None                       ; 0.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|cntr_klf:cntr1|safe_q[0] ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK        ; CLK      ; None                       ; None                       ; 0.873 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                      ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                                                                           ; To Clock ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.239 ns   ; address[2] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A   ; None         ; 6.235 ns   ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A   ; None         ; 6.234 ns   ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                              ; CLK      ;
; N/A   ; None         ; 6.216 ns   ; address[2] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                              ; CLK      ;
; N/A   ; None         ; 6.129 ns   ; address[2] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A   ; None         ; 6.125 ns   ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A   ; None         ; 6.100 ns   ; address[3] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A   ; None         ; 6.016 ns   ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A   ; None         ; 6.015 ns   ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                              ; CLK      ;
; N/A   ; None         ; 5.929 ns   ; address[3] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A   ; None         ; 5.906 ns   ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A   ; None         ; 5.898 ns   ; address[4] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A   ; None         ; 5.852 ns   ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                              ; CLK      ;
; N/A   ; None         ; 5.633 ns   ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                              ; CLK      ;
; N/A   ; None         ; 5.581 ns   ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                  ; CLK      ;
; N/A   ; None         ; 5.559 ns   ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                  ; CLK      ;
; N/A   ; None         ; 5.447 ns   ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                  ; CLK      ;
; N/A   ; None         ; 5.377 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                  ; CLK      ;
; N/A   ; None         ; 5.281 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                  ; CLK      ;
; N/A   ; None         ; 5.156 ns   ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A   ; None         ; 5.138 ns   ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                              ; CLK      ;
; N/A   ; None         ; 5.134 ns   ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A   ; None         ; 5.131 ns   ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A   ; None         ; 5.109 ns   ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A   ; None         ; 4.952 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A   ; None         ; 4.927 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A   ; None         ; 4.720 ns   ; address[4] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A   ; None         ; 4.573 ns   ; address[3] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A   ; None         ; 4.533 ns   ; address[3] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A   ; None         ; 4.314 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                  ; CLK      ;
; N/A   ; None         ; 1.230 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg6 ; CLK      ;
; N/A   ; None         ; 1.219 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg1 ; CLK      ;
; N/A   ; None         ; 1.219 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3 ; CLK      ;
; N/A   ; None         ; 1.217 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg4 ; CLK      ;
; N/A   ; None         ; 1.213 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg7 ; CLK      ;
; N/A   ; None         ; 1.211 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg5 ; CLK      ;
; N/A   ; None         ; 1.210 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK      ;
; N/A   ; None         ; 1.203 ns   ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg2 ; CLK      ;
+-------+--------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                         ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                       ; To            ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 11.389 ns  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a5 ; buffer_out[2] ; CLK        ;
; N/A   ; None         ; 11.020 ns  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a1 ; buffer_out[6] ; CLK        ;
; N/A   ; None         ; 10.629 ns  ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a3 ; buffer_out[4] ; CLK        ;
; N/A   ; None         ; 9.944 ns   ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a2 ; buffer_out[5] ; CLK        ;
; N/A   ; None         ; 9.889 ns   ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a7 ; buffer_out[0] ; CLK        ;
; N/A   ; None         ; 9.830 ns   ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a6 ; buffer_out[1] ; CLK        ;
; N/A   ; None         ; 9.736 ns   ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0 ; buffer_out[7] ; CLK        ;
; N/A   ; None         ; 9.652 ns   ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a4 ; buffer_out[3] ; CLK        ;
; N/A   ; None         ; 8.004 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                         ; rom_out[4]    ; CLK        ;
; N/A   ; None         ; 7.067 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[4]                                                     ; ram_out[4]    ; CLK        ;
; N/A   ; None         ; 6.951 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[2]                                                     ; ram_out[2]    ; CLK        ;
; N/A   ; None         ; 6.805 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                         ; rom_out[1]    ; CLK        ;
; N/A   ; None         ; 6.359 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                         ; rom_out[2]    ; CLK        ;
; N/A   ; None         ; 5.899 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                         ; rom_out[5]    ; CLK        ;
; N/A   ; None         ; 5.874 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                         ; rom_out[6]    ; CLK        ;
; N/A   ; None         ; 5.716 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[1]                                                     ; ram_out[1]    ; CLK        ;
; N/A   ; None         ; 5.707 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                         ; rom_out[0]    ; CLK        ;
; N/A   ; None         ; 5.702 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]                                                     ; ram_out[7]    ; CLK        ;
; N/A   ; None         ; 5.678 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                         ; rom_out[3]    ; CLK        ;
; N/A   ; None         ; 5.676 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0]                                                     ; ram_out[0]    ; CLK        ;
; N/A   ; None         ; 5.384 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                         ; rom_out[7]    ; CLK        ;
; N/A   ; None         ; 5.373 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[5]                                                     ; ram_out[5]    ; CLK        ;
; N/A   ; None         ; 5.189 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[6]                                                     ; ram_out[6]    ; CLK        ;
; N/A   ; None         ; 5.153 ns   ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[3]                                                     ; ram_out[3]    ; CLK        ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                             ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                                                                           ; To Clock ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.079 ns  ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg2 ; CLK      ;
; N/A           ; None        ; 0.072 ns  ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK      ;
; N/A           ; None        ; 0.071 ns  ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg5 ; CLK      ;
; N/A           ; None        ; 0.069 ns  ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg7 ; CLK      ;
; N/A           ; None        ; 0.065 ns  ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg4 ; CLK      ;
; N/A           ; None        ; 0.063 ns  ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg1 ; CLK      ;
; N/A           ; None        ; 0.063 ns  ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg3 ; CLK      ;
; N/A           ; None        ; 0.052 ns  ; rom_ram    ; buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg6 ; CLK      ;
; N/A           ; None        ; -3.917 ns ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg0                                              ; CLK      ;
; N/A           ; None        ; -4.008 ns ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                              ; CLK      ;
; N/A           ; None        ; -4.089 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                  ; CLK      ;
; N/A           ; None        ; -4.153 ns ; address[3] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A           ; None        ; -4.242 ns ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A           ; None        ; -4.271 ns ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A           ; None        ; -4.308 ns ; address[3] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A           ; None        ; -4.365 ns ; address[0] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                              ; CLK      ;
; N/A           ; None        ; -4.429 ns ; address[4] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A           ; None        ; -4.462 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A           ; None        ; -4.495 ns ; address[4] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A           ; None        ; -4.617 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A           ; None        ; -4.644 ns ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A           ; None        ; -4.701 ns ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                  ; CLK      ;
; N/A           ; None        ; -4.799 ns ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A           ; None        ; -4.856 ns ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                  ; CLK      ;
; N/A           ; None        ; -4.888 ns ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg1                                              ; CLK      ;
; N/A           ; None        ; -5.001 ns ; address[3] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A           ; None        ; -5.018 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                  ; CLK      ;
; N/A           ; None        ; -5.044 ns ; address[3] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A           ; None        ; -5.056 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                  ; CLK      ;
; N/A           ; None        ; -5.171 ns ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A           ; None        ; -5.184 ns ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                  ; CLK      ;
; N/A           ; None        ; -5.200 ns ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A           ; None        ; -5.204 ns ; address[2] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4                                              ; CLK      ;
; N/A           ; None        ; -5.211 ns ; address[2] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg3                                              ; CLK      ;
; N/A           ; None        ; -5.222 ns ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                  ; CLK      ;
; N/A           ; None        ; -5.299 ns ; address[2] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                              ; CLK      ;
; N/A           ; None        ; -5.330 ns ; address[1] ; ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg2                                              ; CLK      ;
; N/A           ; None        ; -5.356 ns ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                  ; CLK      ;
+---------------+-------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 01 19:06:03 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "read" is an undefined clock
    Info: Assuming node "rom_ram" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst8" as buffer
    Info: Detected gated clock "inst6" as buffer
    Info: Detected ripple clock "buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "buffer_block:inst1|inst22" as buffer
Info: Clock "CLK" has Internal fmax of 204.75 MHz between source memory "buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a1" and destination memory "ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg6" (period= 4.884 ns)
    Info: + Longest memory to memory delay is 0.748 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y6; Fanout = 2; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a1'
        Info: 2: + IC(0.549 ns) + CELL(0.134 ns) = 0.748 ns; Loc. = M512_X16_Y5; Fanout = 1; MEM Node = 'ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg6'
        Info: Total cell delay = 0.199 ns ( 26.60 % )
        Info: Total interconnect delay = 0.549 ns ( 73.40 % )
    Info: - Smallest clock skew is -3.974 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 2.303 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.647 ns) + CELL(0.459 ns) = 2.303 ns; Loc. = M512_X16_Y5; Fanout = 1; MEM Node = 'ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg6'
            Info: Total cell delay = 1.313 ns ( 57.01 % )
            Info: Total interconnect delay = 0.990 ns ( 42.99 % )
        Info: - Longest clock path from clock "CLK" to source memory is 6.277 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(1.444 ns) + CELL(0.712 ns) = 3.010 ns; Loc. = LCFF_X18_Y5_N3; Fanout = 5; REG Node = 'buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]'
            Info: 3: + IC(0.375 ns) + CELL(0.366 ns) = 3.751 ns; Loc. = LCCOMB_X17_Y5_N26; Fanout = 1; COMB Node = 'buffer_block:inst1|inst22'
            Info: 4: + IC(1.486 ns) + CELL(0.000 ns) = 5.237 ns; Loc. = CLKCTRL_G4; Fanout = 27; COMB Node = 'buffer_block:inst1|inst22~clkctrl'
            Info: 5: + IC(0.627 ns) + CELL(0.413 ns) = 6.277 ns; Loc. = M512_X16_Y6; Fanout = 2; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a1'
            Info: Total cell delay = 2.345 ns ( 37.36 % )
            Info: Total interconnect delay = 3.932 ns ( 62.64 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: Clock "read" Internal fmax is restricted to 500.0 MHz between source register "buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]" and destination register "buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N19; Fanout = 2; REG Node = 'buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X19_Y4_N18; Fanout = 1; COMB Node = 'buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X19_Y4_N19; Fanout = 2; REG Node = 'buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "read" to destination register is 3.320 ns
                Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 3; CLK Node = 'read'
                Info: 2: + IC(1.885 ns) + CELL(0.618 ns) = 3.320 ns; Loc. = LCFF_X19_Y4_N19; Fanout = 2; REG Node = 'buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.435 ns ( 43.22 % )
                Info: Total interconnect delay = 1.885 ns ( 56.78 % )
            Info: - Longest clock path from clock "read" to source register is 3.320 ns
                Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 3; CLK Node = 'read'
                Info: 2: + IC(1.885 ns) + CELL(0.618 ns) = 3.320 ns; Loc. = LCFF_X19_Y4_N19; Fanout = 2; REG Node = 'buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.435 ns ( 43.22 % )
                Info: Total interconnect delay = 1.885 ns ( 56.78 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "rom_ram" Internal fmax is restricted to 500.0 MHz between source register "rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]" and destination register "rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y6_N31; Fanout = 3; REG Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X23_Y6_N30; Fanout = 1; COMB Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X23_Y6_N31; Fanout = 3; REG Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "rom_ram" to destination register is 3.042 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 10; CLK Node = 'rom_ram'
                Info: 2: + IC(1.086 ns) + CELL(0.225 ns) = 2.120 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 1; COMB Node = 'inst6'
                Info: 3: + IC(0.304 ns) + CELL(0.618 ns) = 3.042 ns; Loc. = LCFF_X23_Y6_N31; Fanout = 3; REG Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.652 ns ( 54.31 % )
                Info: Total interconnect delay = 1.390 ns ( 45.69 % )
            Info: - Longest clock path from clock "rom_ram" to source register is 3.042 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 10; CLK Node = 'rom_ram'
                Info: 2: + IC(1.086 ns) + CELL(0.225 ns) = 2.120 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 1; COMB Node = 'inst6'
                Info: 3: + IC(0.304 ns) + CELL(0.618 ns) = 3.042 ns; Loc. = LCFF_X23_Y6_N31; Fanout = 3; REG Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.652 ns ( 54.31 % )
                Info: Total interconnect delay = 1.390 ns ( 45.69 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 18 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]" and destination pin or register "buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0" for clock "CLK" (Hold time is 2.319 ns)
    Info: + Largest clock skew is 4.066 ns
        Info: + Longest clock path from clock "CLK" to destination memory is 6.323 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(1.444 ns) + CELL(0.712 ns) = 3.010 ns; Loc. = LCFF_X18_Y5_N3; Fanout = 5; REG Node = 'buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]'
            Info: 3: + IC(0.375 ns) + CELL(0.366 ns) = 3.751 ns; Loc. = LCCOMB_X17_Y5_N26; Fanout = 1; COMB Node = 'buffer_block:inst1|inst22'
            Info: 4: + IC(1.486 ns) + CELL(0.000 ns) = 5.237 ns; Loc. = CLKCTRL_G4; Fanout = 27; COMB Node = 'buffer_block:inst1|inst22~clkctrl'
            Info: 5: + IC(0.627 ns) + CELL(0.459 ns) = 6.323 ns; Loc. = M512_X16_Y6; Fanout = 1; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0'
            Info: Total cell delay = 2.391 ns ( 37.81 % )
            Info: Total interconnect delay = 3.932 ns ( 62.19 % )
        Info: - Shortest clock path from clock "CLK" to source memory is 2.257 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.647 ns) + CELL(0.413 ns) = 2.257 ns; Loc. = M512_X16_Y5; Fanout = 2; MEM Node = 'ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]'
            Info: Total cell delay = 1.267 ns ( 56.14 % )
            Info: Total interconnect delay = 0.990 ns ( 43.86 % )
    Info: - Micro clock to output delay of source is 0.140 ns
    Info: - Shortest memory to memory delay is 1.810 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y5; Fanout = 2; MEM Node = 'ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[7]'
        Info: 2: + IC(0.893 ns) + CELL(0.053 ns) = 1.011 ns; Loc. = LCCOMB_X10_Y6_N2; Fanout = 1; COMB Node = 'lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0'
        Info: 3: + IC(0.665 ns) + CELL(0.134 ns) = 1.810 ns; Loc. = M512_X16_Y6; Fanout = 1; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg0'
        Info: Total cell delay = 0.252 ns ( 13.92 % )
        Info: Total interconnect delay = 1.558 ns ( 86.08 % )
    Info: + Micro hold delay of destination is 0.203 ns
Info: tsu for memory "ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4" (data pin = "address[2]", clock pin = "CLK") is 6.239 ns
    Info: + Longest pin to memory delay is 8.519 ns
        Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 7; PIN Node = 'address[2]'
        Info: 2: + IC(4.810 ns) + CELL(0.592 ns) = 6.164 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 2; COMB Node = 'ram_block:inst3|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~9'
        Info: 3: + IC(0.837 ns) + CELL(0.350 ns) = 7.351 ns; Loc. = LCCOMB_X17_Y5_N2; Fanout = 2; COMB Node = 'ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 7.386 ns; Loc. = LCCOMB_X17_Y5_N4; Fanout = 1; COMB Node = 'ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 7.511 ns; Loc. = LCCOMB_X17_Y5_N6; Fanout = 1; COMB Node = 'ram_block:inst3|lpm_add_sub1:inst12|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13'
        Info: 6: + IC(0.326 ns) + CELL(0.053 ns) = 7.890 ns; Loc. = LCCOMB_X17_Y5_N14; Fanout = 1; COMB Node = 'ram_block:inst3|lpm_mux0:inst15|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w4_n0_mux_dataout~0'
        Info: 7: + IC(0.498 ns) + CELL(0.131 ns) = 8.519 ns; Loc. = M512_X16_Y5; Fanout = 8; MEM Node = 'ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 2.048 ns ( 24.04 % )
        Info: Total interconnect delay = 6.471 ns ( 75.96 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "CLK" to destination memory is 2.302 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.647 ns) + CELL(0.458 ns) = 2.302 ns; Loc. = M512_X16_Y5; Fanout = 8; MEM Node = 'ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.312 ns ( 56.99 % )
        Info: Total interconnect delay = 0.990 ns ( 43.01 % )
Info: tco from clock "CLK" to destination pin "buffer_out[2]" through memory "buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a5" is 11.389 ns
    Info: + Longest clock path from clock "CLK" to source memory is 6.277 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'
        Info: 2: + IC(1.444 ns) + CELL(0.712 ns) = 3.010 ns; Loc. = LCFF_X18_Y5_N3; Fanout = 5; REG Node = 'buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]'
        Info: 3: + IC(0.375 ns) + CELL(0.366 ns) = 3.751 ns; Loc. = LCCOMB_X17_Y5_N26; Fanout = 1; COMB Node = 'buffer_block:inst1|inst22'
        Info: 4: + IC(1.486 ns) + CELL(0.000 ns) = 5.237 ns; Loc. = CLKCTRL_G4; Fanout = 27; COMB Node = 'buffer_block:inst1|inst22~clkctrl'
        Info: 5: + IC(0.627 ns) + CELL(0.413 ns) = 6.277 ns; Loc. = M512_X16_Y6; Fanout = 2; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a5'
        Info: Total cell delay = 2.345 ns ( 37.36 % )
        Info: Total interconnect delay = 3.932 ns ( 62.64 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 4.972 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y6; Fanout = 2; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a5'
        Info: 2: + IC(2.753 ns) + CELL(2.154 ns) = 4.972 ns; Loc. = PIN_C21; Fanout = 0; PIN Node = 'buffer_out[2]'
        Info: Total cell delay = 2.219 ns ( 44.63 % )
        Info: Total interconnect delay = 2.753 ns ( 55.37 % )
Info: th for memory "buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg2" (data pin = "rom_ram", clock pin = "CLK") is 0.079 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 6.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'CLK'
        Info: 2: + IC(1.444 ns) + CELL(0.712 ns) = 3.010 ns; Loc. = LCFF_X18_Y5_N3; Fanout = 5; REG Node = 'buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]'
        Info: 3: + IC(0.375 ns) + CELL(0.366 ns) = 3.751 ns; Loc. = LCCOMB_X17_Y5_N26; Fanout = 1; COMB Node = 'buffer_block:inst1|inst22'
        Info: 4: + IC(1.486 ns) + CELL(0.000 ns) = 5.237 ns; Loc. = CLKCTRL_G4; Fanout = 27; COMB Node = 'buffer_block:inst1|inst22~clkctrl'
        Info: 5: + IC(0.627 ns) + CELL(0.459 ns) = 6.323 ns; Loc. = M512_X16_Y6; Fanout = 1; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg2'
        Info: Total cell delay = 2.391 ns ( 37.81 % )
        Info: Total interconnect delay = 3.932 ns ( 62.19 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 6.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 10; CLK Node = 'rom_ram'
        Info: 2: + IC(4.499 ns) + CELL(0.346 ns) = 5.654 ns; Loc. = LCCOMB_X10_Y6_N6; Fanout = 1; COMB Node = 'lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0'
        Info: 3: + IC(0.659 ns) + CELL(0.134 ns) = 6.447 ns; Loc. = M512_X16_Y6; Fanout = 1; MEM Node = 'buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_e1m:auto_generated|altsyncram_g781:altsyncram2|ram_block3a0~porta_datain_reg2'
        Info: Total cell delay = 1.289 ns ( 19.99 % )
        Info: Total interconnect delay = 5.158 ns ( 80.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Thu Oct 01 19:06:03 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


