# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../divider_mealy.vhd" \

# Do not sort compile order
nosort
