--- ../../base/decoder.v	2019-04-04 06:19:33.000000000 -0500
+++ decoder.v	2019-04-09 19:39:18.056495000 -0500
@@ -4,6 +4,8 @@
 
 `default_nettype none
 module decoder(
+		input wire clk,
+		input wire reset,
 	       input wire [31:0] 		  inst,
 	       output reg [`IMM_TYPE_WIDTH-1:0]   imm_type,
 	       output wire [`REG_SEL-1:0] 	  rs1,
@@ -47,7 +49,7 @@
    assign dmem_size = {1'b0,funct3[1:0]};
    assign dmem_type = funct3;
    
-   always @ (*) begin
+   always @ (clk) begin
       imm_type = `IMM_I;
       src_a_sel = `SRC_A_RS1;
       src_b_sel = `SRC_B_IMM;
@@ -63,7 +65,7 @@
       case (opcode)
 	`RV32_LOAD : begin
 //           dmem_use = 1'b1;
-           wr_reg = 1'b1;
+           wr_reg = 1'b1; 
 	   rs_ent = `RS_ENT_LDST;
 //           wb_src_sel_DX = `WB_SRC_MEM;
         end
@@ -72,8 +74,8 @@
            imm_type = `IMM_S;
 //           dmem_use = 1'b1;
  //          dmem_write = 1'b1;
-	   rs_ent = `RS_ENT_LDST;
-        end
+	   rs_ent = `RS_ENT_LDST;       
+	   end
         `RV32_BRANCH : begin
            uses_rs2 = 1'b1;
            //branch_taken_unkilled = cmp_true;
@@ -102,7 +104,7 @@
 	   //           jalr_unkilled = 1'b1;
            src_a_sel = `SRC_A_PC;
            src_b_sel = `SRC_B_FOUR;
-           wr_reg = 1'b1;
+           wr_reg = 'b0;
 	   rs_ent = `RS_ENT_JALR;
         end
 	/*
@@ -188,9 +190,9 @@
    end // always @ (*)
 
    assign add_or_sub = ((opcode == `RV32_OP) && (funct7[5])) ? `ALU_OP_SUB : `ALU_OP_ADD;
-   assign srl_or_sra = (funct7[5]) ? `ALU_OP_SRA : `ALU_OP_SRL;
+   assign srl_or_sra = (funct7[5]) ? `ALU_OP_SRL : `ALU_OP_SRA;
 
-   always @(*) begin
+   always @(clk) begin
       case (funct3)
         `RV32_FUNCT3_ADD_SUB : alu_op_arith = add_or_sub;
         `RV32_FUNCT3_SLL : alu_op_arith = `ALU_OP_SLL;
@@ -213,7 +215,7 @@
 		       (funct3 == `RV32_FUNCT3_MULHU)
 		       ) ? `RS_ENT_MUL : `RS_ENT_DIV;
    
-   always @(*) begin
+   always @(clk) begin
       md_req_op = `MD_OP_MUL;
       md_req_in_1_signed = 0;
       md_req_in_2_signed = 0;
@@ -224,10 +226,10 @@
         `RV32_FUNCT3_MULH : begin
            md_req_in_1_signed = 1;
            md_req_in_2_signed = 1;
-           md_req_out_sel = `MD_OUT_HI;
+           md_req_out_sel = `MD_OUT_HI; // Saqib changed this from `MD_OUT_LO 
         end
         `RV32_FUNCT3_MULHSU : begin
-           md_req_in_1_signed = 1;
+           md_req_in_1_signed = 1; // Saqib changed this from 0
            md_req_out_sel = `MD_OUT_HI;
         end
         `RV32_FUNCT3_MULHU : begin
@@ -236,7 +238,7 @@
         `RV32_FUNCT3_DIV : begin
            md_req_op = `MD_OP_DIV;
            md_req_in_1_signed = 1;
-           md_req_in_2_signed = 1;
+           md_req_in_2_signed = 1;  // Saqib changed this from 0
         end
         `RV32_FUNCT3_DIVU : begin
            md_req_op = `MD_OP_DIV;
