#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov 17 15:58:29 2024
# Process ID: 7244
# Current directory: E:/MiniMIPS32/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1204 E:\MiniMIPS32\CPU\MiniMIPS32.xpr
# Log file: E:/MiniMIPS32/CPU/vivado.log
# Journal file: E:/MiniMIPS32/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/MiniMIPS32/CPU/MiniMIPS32.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/1/test_base1_data.coe}] [get_ips data_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci]
catch { config_ip_cache -export [get_ips -all data_rom] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci] -no_script -sync -force -quiet
reset_run data_rom_synth_1
launch_runs -jobs 8 data_rom_synth_1
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/1/test_base1_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 8 inst_rom_synth_1
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
run all
close_sim
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/2/test_base2_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 8 inst_rom_synth_1
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/1/test_base1_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
catch { [ delete_ip_run [get_ips -all inst_rom] ] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/1/test_base1_data.coe}] [get_ips data_rom]
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
update_compile_order -fileset sources_1
run 10 us
run 10 us
run 10 us
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exe_stage0/exe_hilo_o}} 
save_wave_config {E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/hilo0/hi_i}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/hilo0/lo_i}} 
save_wave_config {E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exe_stage0/lo_i}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exe_stage0/hi_i}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exe_stage0/exe_wd_o}} 
remove_forces { {/MiniMIPS32_SYS_tb/SoC/minimips32/exe_stage0/lo_i} }
relaunch_sim
save_wave_config {E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg}
close_sim
launch_simulation
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/mfhilo/mfhilo_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci]
launch_runs -jobs 8 inst_rom_synth_1
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/mfhilo/mfhilo_data.coe}] [get_ips data_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci]
catch { config_ip_cache -export [get_ips -all data_rom] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci] -no_script -sync -force -quiet
reset_run data_rom_synth_1
launch_runs -jobs 8 data_rom_synth_1
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
close_sim
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/mfhilo/mfhilo_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 8 inst_rom_synth_1
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/mfhilo/mfhilo_data.coe}] [get_ips data_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci]
catch { config_ip_cache -export [get_ips -all data_rom] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci] -no_script -sync -force -quiet
reset_run data_rom_synth_1
launch_runs -jobs 8 data_rom_synth_1
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
log_wave {/MiniMIPS32_SYS_tb/SoC/minimips32/hilo0/hi_o} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/hilo0/hi_o}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/hilo0/lo_o}} 
relaunch_sim
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/hilo0/we_hi}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/hilo0/we_lo}} 
relaunch_sim
save_wave_config {E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
close_sim
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exemem_reg0/mem_whi}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exemem_reg0/mem_wlo}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exe_stage0/exe_whilo_i}} 
relaunch_sim
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/id_stage0/id_whilo_o}} 
relaunch_sim
save_wave_config {E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/id_stage0/id_whi_o}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/id_stage0/id_wlo_o}} 
relaunch_sim
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exe_stage0/exe_whi_o}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exe_stage0/exe_wlo_o}} 
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg}
close_sim
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/2/test_base2_inst.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
catch { [ delete_ip_run [get_ips -all inst_rom] ] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {E:/MiniMIPS32/TEMU/mips_sc/test/2/test_base2_data.coe}] [get_ips data_rom]
generate_target all [get_files  E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci]
catch { config_ip_cache -export [get_ips -all data_rom] }
export_ip_user_files -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci] -no_script -sync -force -quiet
reset_run data_rom_synth_1
launch_runs -jobs 8 data_rom_synth_1
export_simulation -of_objects [get_files E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/data_rom_1/data_rom.xci] -directory E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/sim_scripts -ip_user_files_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files -ipstatic_source_dir E:/MiniMIPS32/CPU/MiniMIPS32.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/modelsim} {questa=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/questa} {riviera=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/riviera} {activehdl=E:/MiniMIPS32/CPU/MiniMIPS32.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg
source MiniMIPS32_SYS_tb.tcl
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exe_stage0/exe_wd_o}} 
relaunch_sim
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/wb_stage0/wb_wd_o}} 
relaunch_sim
relaunch_sim
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exe_stage0/shiftres}} 
relaunch_sim
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exe_stage0/exe_src2_i}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/exe_stage0/exe_src1_i}} 
relaunch_sim
relaunch_sim
run 1 us
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/wb_stage0/wb_mreg_i}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/wb_stage0/data}} 
relaunch_sim
run 1 us
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/mem_stage0/din}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/mem_stage0/dce}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/mem_stage0/we}} 
relaunch_sim
run 1 us
relaunch_sim
run 1 us
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/data_rom0/dina}} 
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/data_rom0/addra}} 
relaunch_sim
run 1 us
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/minimips32/mem_stage0/mem_wd_i}} 
relaunch_sim
run 1 us
current_wave_config {MiniMIPS32_SYS_tb_behav.wcfg}
add_wave {{/MiniMIPS32_SYS_tb/SoC/data_rom0/douta}} 
relaunch_sim
run 1 us
relaunch_sim
run 1 us
save_wave_config {E:/MiniMIPS32/CPU/MiniMIPS32_SYS_tb_behav.wcfg}
close_sim
