PPA Report for range_detector_active_low.v (Module: range_detector_active_low)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 28
IO Count: 30
Cell Count: 138

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 985.22 MHz
Reg-to-Reg Critical Path Delay: 0.880 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
