Generating HDL for page 18.14.08.1 1* MASTER ERROR CONTROL-ACC at 10/13/2020 1:02:25 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_18_14_08_1_1_MASTER_ERROR_CONTROL_ACC_tb.vhdl, generating default test bench code.
Note: DOT Function at 3A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 5A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3G has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 2G has input level(s) of S, and output level(s) of S, Logic Function set to OR
DOT Function at 3A has one output from a Trigger, one output from Non-Trigger
   Trigger block pin D located at 4B, Non-trigger is located at 2A Output is to 1B
   Using Trigger faux pin V as input side of pin D
DOT Function at 4C has one output from a Trigger, one output from Non-Trigger
   Trigger block pin C located at 4C, Non-trigger is located at 4D Output is to 3C
   Using Trigger faux pin U as input side of pin C
Processing extension from block at 4B (Database ID=266458) to 4C (Database ID=266459)
Copied connection to extension input pin L to master block at 4B
Copied connection to extension input pin U to master block at 4B
Copied connection from extension output pin C to master block at 4B
Copied mapped pin C from extension 4C to master block at 4B
Copied mapped pin P from extension 4C to master block at 4B
Copied mapped pin Q from extension 4C to master block at 4B
Copied mapped pin U from extension 4C to master block at 4B
Moved connection from extension 4C pin C to be from master at 4B
Processing extension from block at 1G (Database ID=266473) to 1H (Database ID=266474)
Copied connection from extension output pin G to master block at 1G
Copied connection from extension output pin G to master block at 1G
Copied connection from extension output pin G to master block at 1G
WARNING: During sheet edge merge, Logic block at 1G pin G outputs to two different signal names: -S MASTER ERROR *AUTS* vs. -S MASTER ERROR
Removed 15 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 15 outputs from Gate at 1G to ignored block(s) or identical signal names
Removed 5 outputs from Gate at 1I to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_B
	and inputs of MS_LAST_LOGIC_GATE_1
	and logic function of NOT
Generating Statement for block at 4A with output pin(s) of OUT_4A_B
	and inputs of OUT_DOT_5A
	and logic function of NOT
Generating Statement for block at 3A with output pin(s) of OUT_3A_F
	and inputs of MS_ADDRESS_SET_ROUTINE
	and logic function of NOT
Generating Statement for block at 2A with output pin(s) of OUT_2A_C
	and inputs of OUT_4A_B,OUT_3A_F
	and logic function of OR
Generating Statement for block at 4B with output pin(s) of OUT_4B_D, OUT_4B_C
	and inputs of OUT_1B_A,PS_2ND_CLOCK_PULSE_CLAMPED,MS_START_RESET,OUT_2A_C,OUT_3C_C,OUT_4D_G
	and logic function of Trigger
Generating Statement for block at 1B with output pin(s) of OUT_1B_A, OUT_1B_A, OUT_1B_A
	and inputs of OUT_4B_D
	and logic function of Special
Generating Statement for block at 5C with output pin(s) of OUT_5C_R
	and inputs of OUT_3C_C
	and logic function of NOT
Generating Statement for block at 3C with output pin(s) of OUT_3C_C, OUT_3C_C
	and inputs of OUT_4B_C
	and logic function of NOT
Generating Statement for block at 5D with output pin(s) of OUT_5D_R
	and inputs of MS_LOGIC_GATE_K,MS_LOGIC_GATE_W
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_G
	and inputs of MS_1401_CARD_PR_SAMPLE_B,MS_1401_CARD_PR_ERR_SAMPLE
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_E
	and inputs of MS_I_O_INTERLOCK_CHECK,MS_INSTRUCTION_CHECK,MS_RBC_INLK_CHECK
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_G
	and inputs of MS_A_CHANNEL_VC_ERROR,MS_B_CHANNEL_VC_ERROR,MS_ASSEMBLY_CH_ERROR
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_B
	and inputs of OUT_1B_A
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_G
	and inputs of MS_A_REG_SET_ERROR,MS_B_REG_RESET_ERROR,MS_OP_REG_SET_ERROR
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_D
	and inputs of OUT_DOT_3G
	and logic function of NOT
Generating Statement for block at 1G with output pin(s) of OUT_1G_G, OUT_1G_G, OUT_1G_G
	and inputs of OUT_DOT_2G
	and logic function of EQUAL
Generating Statement for block at 4H with output pin(s) of OUT_4H_D
	and inputs of MS_B_CHAR_SEL_ERROR,MS_ADDRESS_EXIT_ERROR,MS_ADDRESS_CH_ERROR
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_F
	and inputs of PS_1ST_CLOCK_PULSE_1
	and logic function of NOT
Generating Statement for block at 4I with output pin(s) of OUT_4I_C
	and inputs of MS_ADDRESS_CHECK,MS_OP_MOD_REG_SET_ERROR,MS_A_CHARACTER_SELECT_ERROR
	and logic function of NAND
Generating Statement for block at 3I with output pin(s) of OUT_3I_K
	and inputs of MS_1401_PUNCH_PRINT_ERROR,MS_1401_CARD_PRINT_ERROR
	and logic function of NAND
Generating Statement for block at 1I with output pin(s) of OUT_1I_K
	and inputs of OUT_1G_G
	and logic function of NOT
Generating Statement for block at 5A with output pin(s) of OUT_DOT_5A
	and inputs of OUT_5A_B,OUT_5C_R,OUT_5D_R
	and logic function of OR
Generating Statement for block at 3G with output pin(s) of OUT_DOT_3G
	and inputs of OUT_4E_E,OUT_4F_G,OUT_4G_G,OUT_4H_D,OUT_4I_C,OUT_3I_K
	and logic function of OR
Generating Statement for block at 2G with output pin(s) of OUT_DOT_2G
	and inputs of OUT_2F_B,OUT_2G_D,OUT_2H_F
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_ERROR_SAMPLE
	from gate output OUT_1B_A
Generating output sheet edge signal assignment to 
	signal MS_MASTER_ERROR
	from gate output OUT_1G_G
Generating output sheet edge signal assignment to 
	signal MS_MASTER_ERROR_STAR_AUTS_STAR
	from gate output OUT_1G_G
Generating output sheet edge signal assignment to 
	signal PS_MASTER_ERROR
	from gate output OUT_1I_K
