<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>
defines: 
time_elapsed: 2.228s
ram usage: 47644 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpamcalnre/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:5</a>: No timescale set for &#34;subsystem1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:11</a>: No timescale set for &#34;subsystem2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:17</a>: No timescale set for &#34;another_module&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:17</a>: Compile module &#34;work@another_module&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:5</a>: Compile module &#34;work@subsystem1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:11</a>: Compile module &#34;work@subsystem2&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:1</a>: Compile module &#34;work@top&#34;.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:29</a>: Colliding compilation unit name: &#34;top&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:1</a>: previous usage.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:33</a>: Colliding compilation unit name: &#34;subsystem1&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:5</a>: previous usage.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:39</a>: Colliding compilation unit name: &#34;subsystem2&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:11</a>: previous usage.

[ERR:CP0334] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:45</a>: Colliding compilation unit name: &#34;another_module&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:17</a>: previous usage.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:17</a>: Top level module &#34;work@another_module&#34;.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:45</a>: Multiply defined module &#34;work@another_module&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:17</a>: previous definition.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:33</a>: Multiply defined module &#34;work@subsystem1&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:5</a>: previous definition.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-39" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:39</a>: Multiply defined module &#34;work@subsystem2&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:11</a>: previous definition.

[WRN:EL0505] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:29</a>: Multiply defined module &#34;work@top&#34;,
             <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:1</a>: previous definition.

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:9</a>: Cannot find a module definition for &#34;work@subsystem1::common_checks&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:15</a>: Cannot find a module definition for &#34;work@subsystem2::common_checks&#34;.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 3.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 12
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpamcalnre/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpamcalnre/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpamcalnre/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@another_module, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:17, parent:work@top
   |vpiDefName:work@another_module
   |vpiFullName:work@another_module
   |vpiNet:
   \_logic_net: (another_clk), line:18
     |vpiName:another_clk
     |vpiFullName:work@another_module.another_clk
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@subsystem1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:5, parent:work@top
   |vpiDefName:work@subsystem1
   |vpiFullName:work@subsystem1
   |vpiNet:
   \_logic_net: (subclk1), line:6
     |vpiName:subclk1
     |vpiFullName:work@subsystem1.subclk1
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (req), line:6
     |vpiName:req
     |vpiFullName:work@subsystem1.req
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (ack), line:6
     |vpiName:ack
     |vpiFullName:work@subsystem1.ack
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@subsystem2, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:11, parent:work@top
   |vpiDefName:work@subsystem2
   |vpiFullName:work@subsystem2
   |vpiNet:
   \_logic_net: (subclk2), line:12
     |vpiName:subclk2
     |vpiFullName:work@subsystem2.subclk2
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (req), line:12
     |vpiName:req
     |vpiFullName:work@subsystem2.req
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (ack), line:12
     |vpiName:ack
     |vpiFullName:work@subsystem2.ack
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@subsystem1 (sub1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:2, parent:work@top
     |vpiDefName:work@subsystem1
     |vpiName:sub1
     |vpiFullName:work@top.sub1
     |vpiModule:
     \_module: work@subsystem1::common_checks (checks), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:9, parent:sub1
       |vpiDefName:work@subsystem1::common_checks
       |vpiName:checks
       |vpiFullName:work@top.sub1.checks
       |vpiInstance:
       \_module: work@subsystem1 (sub1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:2, parent:work@top
     |vpiNet:
     \_logic_net: (subclk1), line:6, parent:sub1
       |vpiName:subclk1
       |vpiFullName:work@top.sub1.subclk1
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (req), line:6, parent:sub1
       |vpiName:req
       |vpiFullName:work@top.sub1.req
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (ack), line:6, parent:sub1
       |vpiName:ack
       |vpiFullName:work@top.sub1.ack
       |vpiNetType:36
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:1
   |vpiModule:
   \_module: work@subsystem2 (sub2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:3, parent:work@top
     |vpiDefName:work@subsystem2
     |vpiName:sub2
     |vpiFullName:work@top.sub2
     |vpiModule:
     \_module: work@subsystem2::common_checks (checks), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:15, parent:sub2
       |vpiDefName:work@subsystem2::common_checks
       |vpiName:checks
       |vpiFullName:work@top.sub2.checks
       |vpiInstance:
       \_module: work@subsystem2 (sub2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:3, parent:work@top
     |vpiNet:
     \_logic_net: (subclk2), line:12, parent:sub2
       |vpiName:subclk2
       |vpiFullName:work@top.sub2.subclk2
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (req), line:12, parent:sub2
       |vpiName:req
       |vpiFullName:work@top.sub2.req
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (ack), line:12, parent:sub2
       |vpiName:ack
       |vpiFullName:work@top.sub2.ack
       |vpiNetType:36
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:1
 |uhdmtopModules:
 \_module: work@another_module (work@another_module), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv</a>, line:17
   |vpiDefName:work@another_module
   |vpiName:work@another_module
   |vpiNet:
   \_logic_net: (another_clk), line:18, parent:work@another_module
     |vpiName:another_clk
     |vpiFullName:work@another_module.another_clk
     |vpiNetType:36
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \sub1 of type 32
Object: \checks of type 32
Object: \subclk1 of type 36
Object: \req of type 36
Object: \ack of type 36
Object: \sub2 of type 32
Object: \checks of type 32
Object: \subclk2 of type 36
Object: \req of type 36
Object: \ack of type 36
Object: \work_another_module of type 32
Object: \another_clk of type 36
Object: \work_another_module of type 32
Object: \another_clk of type 36
Object: \work_subsystem1 of type 32
Object: \subclk1 of type 36
Object: \req of type 36
Object: \ack of type 36
Object: \work_subsystem2 of type 32
Object: \subclk2 of type 36
Object: \req of type 36
Object: \ack of type 36
Object: \work_top of type 32
Object: \builtin of type 600
Generating RTLIL representation for module `\work_another_module&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x268eff0] str=&#39;\work_another_module&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:18</a>.0-18.0&gt; [0x268f1c0] str=&#39;\another_clk&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x268eff0] str=&#39;\work_another_module&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:18</a>.0-18.0&gt; [0x268f1c0] str=&#39;\another_clk&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_subsystem1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2691560] str=&#39;\work_subsystem1&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:9</a>.0-9.0&gt; [0x26918a0] str=&#39;\checks&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2691d50] str=&#39;\work_subsystem1::common_checks&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:6</a>.0-6.0&gt; [0x2692100] str=&#39;\subclk1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:6</a>.0-6.0&gt; [0x268dd70] str=&#39;\req&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:6</a>.0-6.0&gt; [0x268def0] str=&#39;\ack&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2691560] str=&#39;\work_subsystem1&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:9</a>.0-9.0&gt; [0x26918a0] str=&#39;\checks&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2691d50] str=&#39;\work_subsystem1::common_checks&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:6</a>.0-6.0&gt; [0x2692100] str=&#39;\subclk1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:6</a>.0-6.0&gt; [0x268dd70] str=&#39;\req&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:6</a>.0-6.0&gt; [0x268def0] str=&#39;\ack&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_subsystem1::common_checks&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2691a50] str=&#39;\work_subsystem1::common_checks&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2691a50] str=&#39;\work_subsystem1::common_checks&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_subsystem2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x268e190] str=&#39;\work_subsystem2&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:15</a>.0-15.0&gt; [0x268e2b0] str=&#39;\checks&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x268e710] str=&#39;\work_subsystem2::common_checks&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:12</a>.0-12.0&gt; [0x268e9e0] str=&#39;\subclk2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:12</a>.0-12.0&gt; [0x268eb80] str=&#39;\req&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:12</a>.0-12.0&gt; [0x268ed00] str=&#39;\ack&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x268e190] str=&#39;\work_subsystem2&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:15</a>.0-15.0&gt; [0x268e2b0] str=&#39;\checks&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x268e710] str=&#39;\work_subsystem2::common_checks&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:12</a>.0-12.0&gt; [0x268e9e0] str=&#39;\subclk2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:12</a>.0-12.0&gt; [0x268eb80] str=&#39;\req&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:12</a>.0-12.0&gt; [0x268ed00] str=&#39;\ack&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_subsystem2::common_checks&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x268e480] str=&#39;\work_subsystem2::common_checks&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x268e480] str=&#39;\work_subsystem2::common_checks&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2685600] str=&#39;\work_top&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:2</a>.0-2.0&gt; [0x26913b0] str=&#39;\sub1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2691f80] str=&#39;\work_subsystem1&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:3</a>.0-3.0&gt; [0x268e070] str=&#39;\sub2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x268e860] str=&#39;\work_subsystem2&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2685600] str=&#39;\work_top&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:2</a>.0-2.0&gt; [0x26913b0] str=&#39;\sub1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2691f80] str=&#39;\work_subsystem1&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:3</a>.0-3.0&gt; [0x268e070] str=&#39;\sub2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x268e860] str=&#39;\work_subsystem2&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top
Used module:     \work_subsystem2
Used module:     \work_subsystem1
Generating RTLIL representation for module `\work_subsystem1&#39;.
Generating RTLIL representation for module `\work_subsystem2&#39;.

2.2. Analyzing design hierarchy..
Top module:  \work_top
Used module:     \work_subsystem2
Used module:     \work_subsystem1
Removing unused module `\work_another_module&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_subsystem1..
checking module work_top..
checking module work_subsystem2..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_subsystem1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     work_subsystem1::common_checks      1

=== work_top ===

   Number of wires:                  0
   Number of wire bits:              0
   Number of public wires:           0
   Number of public wire bits:       0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     work_subsystem1                 1
     work_subsystem2                 1

=== work_subsystem2 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     work_subsystem2::common_checks      1

=== design hierarchy ===

   work_top                          1
     work_subsystem1                 1
     work_subsystem2                 1

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     work_subsystem1::common_checks      1
     work_subsystem2::common_checks      1

8. Executing CHECK pass (checking for obvious problems).
checking module work_subsystem1..
checking module work_top..
checking module work_subsystem2..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_subsystem1&#34;: {
      &#34;attributes&#34;: {
        &#34;interfaces_replaced_in_module&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;checks&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_subsystem1::common_checks&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:9</a>.0-9.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;ack&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;req&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:6</a>.0-6.0&#34;
          }
        },
        &#34;subclk1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:6</a>.0-6.0&#34;
          }
        }
      }
    },
    &#34;work_subsystem1::common_checks&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_subsystem2&#34;: {
      &#34;attributes&#34;: {
        &#34;interfaces_replaced_in_module&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;checks&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_subsystem2::common_checks&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:15</a>.0-15.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;ack&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:12</a>.0-12.0&#34;
          }
        },
        &#34;req&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:12</a>.0-12.0&#34;
          }
        },
        &#34;subclk2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:12</a>.0-12.0&#34;
          }
        }
      }
    },
    &#34;work_subsystem2::common_checks&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;sub1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_subsystem1&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:2</a>.0-2.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        },
        &#34;sub2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_subsystem2&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:3</a>.0-3.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_subsystem1&#39;.

(* interfaces_replaced_in_module =  1  *)
(* cells_not_processed =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_subsystem1();
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:6</a>.0-6.0&#34; *)
  wire ack;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:6</a>.0-6.0&#34; *)
  wire req;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:6</a>.0-6.0&#34; *)
  wire subclk1;
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:9</a>.0-9.0&#34; *)
  \work_subsystem1::common_checks  checks (
  );
endmodule
Dumping module `\work_subsystem2&#39;.

(* interfaces_replaced_in_module =  1  *)
(* cells_not_processed =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_subsystem2();
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:12</a>.0-12.0&#34; *)
  wire ack;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:12</a>.0-12.0&#34; *)
  wire req;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:12</a>.0-12.0&#34; *)
  wire subclk2;
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:15</a>.0-15.0&#34; *)
  \work_subsystem2::common_checks  checks (
  );
endmodule
Dumping module `\work_top&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_top();
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:2</a>.0-2.0&#34; *)
  work_subsystem1 sub1 (
  );
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p347.sv:3</a>.0-3.0&#34; *)
  work_subsystem2 sub2 (
  );
endmodule

End of script. Logfile hash: 7b13f992b9, CPU: user 0.02s system 0.00s, MEM: 13.82 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 66% 2x read_uhdm (0 sec), 33% 2x write_verilog (0 sec), ...

</pre>
</body>