\subsection{p2d\+\_\+rd Entity Reference}
\label{classp2d__rd}\index{p2d\+\_\+rd@{p2d\+\_\+rd}}


Collaboration diagram for p2d\+\_\+rd\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=181pt]{dd/d2b/classp2d__rd__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf lpm} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf  all }   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+C\+T\+\_\+\+S\+I\+ZE} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4096} \textcolor{vhdlchar}{ }}}
\item 
{\bf P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\item 
{\bf N\+\_\+\+B\+U\+FF} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf synch\+\_\+dis}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+0\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+B\+U\+FF}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+1}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+1\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+B\+U\+FF}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+nr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+rdy}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+B\+U\+FF}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+rdreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+B\+U\+FF}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+sel}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+clr\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+B\+U\+FF}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+buff\+\_\+almost\+\_\+full}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 24} of file {\bf p2d\+\_\+rd.\+vhd}.



\subsubsection{Member Data Documentation}
\index{p2d\+\_\+rd@{p2d\+\_\+rd}! all @{ all }}
\index{ all @{ all }!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{ all }]{\setlength{\rightskip}{0pt plus 5cm}{\bf  all }\hspace{0.3cm}{\ttfamily [Package]}}\label{classp2d__rd_a470a86ce8776f637b0483eabf2d92ad2}


Definition at line {\bf 20} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!clk@{clk}}
\index{clk@{clk}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 31} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!ieee@{ieee}}
\index{ieee@{ieee}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classp2d__rd_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 15} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!lpm@{lpm}}
\index{lpm@{lpm}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{lpm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm}\hspace{0.3cm}{\ttfamily [Library]}}\label{classp2d__rd_ad199d1d41d7313661bf2028e50b8f485}


Definition at line {\bf 19} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!N\+\_\+\+B\+U\+FF@{N\+\_\+\+B\+U\+FF}}
\index{N\+\_\+\+B\+U\+FF@{N\+\_\+\+B\+U\+FF}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{N\+\_\+\+B\+U\+FF}]{\setlength{\rightskip}{0pt plus 5cm}{\bf N\+\_\+\+B\+U\+FF} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classp2d__rd_ac5d73fc0adbd9a5352931b99e72b855b}


Definition at line {\bf 29} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classp2d__rd_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 17} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!pct\+\_\+buff\+\_\+clr\+\_\+n@{pct\+\_\+buff\+\_\+clr\+\_\+n}}
\index{pct\+\_\+buff\+\_\+clr\+\_\+n@{pct\+\_\+buff\+\_\+clr\+\_\+n}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{pct\+\_\+buff\+\_\+clr\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+clr\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+B\+U\+FF}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_a38249589a9a8996b46945a0ed5c8bbc1}


Definition at line {\bf 46} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!pct\+\_\+buff\+\_\+rdreq@{pct\+\_\+buff\+\_\+rdreq}}
\index{pct\+\_\+buff\+\_\+rdreq@{pct\+\_\+buff\+\_\+rdreq}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{pct\+\_\+buff\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+rdreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+B\+U\+FF}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_aae461d095c000987979318c60f04acc7}


Definition at line {\bf 44} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!pct\+\_\+buff\+\_\+rdy@{pct\+\_\+buff\+\_\+rdy}}
\index{pct\+\_\+buff\+\_\+rdy@{pct\+\_\+buff\+\_\+rdy}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{pct\+\_\+buff\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+B\+U\+FF}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_a41045019396a200cdecf81b8deeb1122}


Definition at line {\bf 43} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!pct\+\_\+buff\+\_\+sel@{pct\+\_\+buff\+\_\+sel}}
\index{pct\+\_\+buff\+\_\+sel@{pct\+\_\+buff\+\_\+sel}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{pct\+\_\+buff\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+sel} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_a31dff4f9fab09fe51c97b165aa7e626b}


Definition at line {\bf 45} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!pct\+\_\+hdr\+\_\+0@{pct\+\_\+hdr\+\_\+0}}
\index{pct\+\_\+hdr\+\_\+0@{pct\+\_\+hdr\+\_\+0}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{pct\+\_\+hdr\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_ab6019fbff8a2dc1004f9bc6c99203686}


Definition at line {\bf 36} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!pct\+\_\+hdr\+\_\+0\+\_\+valid@{pct\+\_\+hdr\+\_\+0\+\_\+valid}}
\index{pct\+\_\+hdr\+\_\+0\+\_\+valid@{pct\+\_\+hdr\+\_\+0\+\_\+valid}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{pct\+\_\+hdr\+\_\+0\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+0\+\_\+valid} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+B\+U\+FF}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_aa512920144a7b6f52ab499c3788bb1f4}


Definition at line {\bf 37} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!pct\+\_\+hdr\+\_\+1@{pct\+\_\+hdr\+\_\+1}}
\index{pct\+\_\+hdr\+\_\+1@{pct\+\_\+hdr\+\_\+1}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{pct\+\_\+hdr\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+1} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_abaa2164b99828bedbc48df5bbc198f5e}


Definition at line {\bf 38} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!pct\+\_\+hdr\+\_\+1\+\_\+valid@{pct\+\_\+hdr\+\_\+1\+\_\+valid}}
\index{pct\+\_\+hdr\+\_\+1\+\_\+valid@{pct\+\_\+hdr\+\_\+1\+\_\+valid}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{pct\+\_\+hdr\+\_\+1\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+1\+\_\+valid} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+B\+U\+FF}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_a7ffd011a1954898e9ee8a673a3af7c2e}


Definition at line {\bf 39} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE@{P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE}}
\index{P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE@{P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+C\+T\+\_\+\+H\+D\+R\+\_\+\+S\+I\+ZE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classp2d__rd_a2b011110364730fe9d942f775529d99c}


Definition at line {\bf 27} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!P\+C\+T\+\_\+\+S\+I\+ZE@{P\+C\+T\+\_\+\+S\+I\+ZE}}
\index{P\+C\+T\+\_\+\+S\+I\+ZE@{P\+C\+T\+\_\+\+S\+I\+ZE}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{P\+C\+T\+\_\+\+S\+I\+ZE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf P\+C\+T\+\_\+\+S\+I\+ZE} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4096} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classp2d__rd_a1945179633f425e5cf6c2ab025a418a7}


Definition at line {\bf 26} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 32} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!sample\+\_\+nr@{sample\+\_\+nr}}
\index{sample\+\_\+nr@{sample\+\_\+nr}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{sample\+\_\+nr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+nr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_a2d4bde289952a99fea4480767d5d30cb}


Definition at line {\bf 41} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!smpl\+\_\+buff\+\_\+almost\+\_\+full@{smpl\+\_\+buff\+\_\+almost\+\_\+full}}
\index{smpl\+\_\+buff\+\_\+almost\+\_\+full@{smpl\+\_\+buff\+\_\+almost\+\_\+full}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{smpl\+\_\+buff\+\_\+almost\+\_\+full}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+buff\+\_\+almost\+\_\+full} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_a898ee71dc167b0e8a2ac3f2fac8aad04}


Definition at line {\bf 50} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classp2d__rd_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 16} of file {\bf p2d\+\_\+rd.\+vhd}.

\index{p2d\+\_\+rd@{p2d\+\_\+rd}!synch\+\_\+dis@{synch\+\_\+dis}}
\index{synch\+\_\+dis@{synch\+\_\+dis}!p2d\+\_\+rd@{p2d\+\_\+rd}}
\paragraph[{synch\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf synch\+\_\+dis} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classp2d__rd_a93cdae42f0436d98560fdcae6b2240f1}


Definition at line {\bf 34} of file {\bf p2d\+\_\+rd.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/packets2data/synth/{\bf p2d\+\_\+rd.\+vhd}\end{DoxyCompactItemize}
