[{"DBLP title": "Process defect trends and strategic test gaps.", "DBLP authors": ["Paul G. Ryan", "Irfan Aziz", "William B. Howell", "Teresa K. Janczak", "Davia J. Lu"], "year": 2014, "MAG papers": [{"PaperId": 2072478086, "PaperTitle": "process defect trends and strategic test gaps", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "On the testing of hazard activated open defects.", "DBLP authors": ["Chao Han", "Adit D. Singh"], "year": 2014, "MAG papers": [{"PaperId": 2046775479, "PaperTitle": "on the testing of hazard activated open defects", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"auburn university": 2.0}}], "source": "ES"}, {"DBLP title": "Protecting against emerging vmin failures in advanced technology nodes.", "DBLP authors": ["J. K. Jerry Lee", "Amr Haggag", "William Eklow"], "year": 2014, "MAG papers": [{"PaperId": 2046722603, "PaperTitle": "protecting against emerging vmin failures in advanced technology nodes", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"freescale semiconductor": 1.0, "cisco systems inc": 2.0}}], "source": "ES"}, {"DBLP title": "Low cost back end signal processing driven bandwidth interleaved signal acquisition using free running undersampling clocks and mixing signals.", "DBLP authors": ["Nicholas Tzou", "Debesh Bhatta", "Abhijit Chatterjee"], "year": 2014, "MAG papers": [{"PaperId": 2086410153, "PaperTitle": "low cost back end signal processing driven bandwidth interleaved signal acquisition using free running undersampling clocks and mixing signals", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Practical random sampling of potential defects for analog fault simulation.", "DBLP authors": ["Stephen Sunter", "Krzysztof Jurga", "Peter Dingenen", "Ronny Vanhooren"], "year": 2014, "MAG papers": [{"PaperId": 2088797164, "PaperTitle": "practical random sampling of potential defects for analog fault simulation", "Year": 2014, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"on semiconductor": 2.0, "mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient testing of hierarchical core-based SOCs.", "DBLP authors": ["Brion L. Keller", "Krishna Chakravadhanula", "Brian Foutz", "Vivek Chickermane", "Akhil Garg", "Richard Schoonover", "James Sage", "Don Pearl", "Thomas J. Snethen"], "year": 2014, "MAG papers": [{"PaperId": 2011616113, "PaperTitle": "efficient testing of hierarchical core based socs", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"cadence design systems": 9.0}}], "source": "ES"}, {"DBLP title": "Isometric test compression with low toggling activity.", "DBLP authors": ["Amit Kumar", "Mark Kassab", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Sudhakar M. Reddy", "Jerzy Tyszer", "Chen Wang"], "year": 2014, "MAG papers": [{"PaperId": 2050224073, "PaperTitle": "isometric test compression with low toggling activity", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"mentor graphics": 5.0, "university of iowa": 2.0, "poznan university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Achieving extreme scan compression for SoC Designs.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "Jonathon E. Colburn", "Milind Sonawane"], "year": 2014, "MAG papers": [{"PaperId": 2015184298, "PaperTitle": "achieving extreme scan compression for soc designs", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"synopsys": 2.0, "nvidia": 2.0}}], "source": "ES"}, {"DBLP title": "Mitigating voltage droop during scan with variable shift frequency.", "DBLP authors": ["John Schulze", "Ryan Tally"], "year": 2014, "MAG papers": [{"PaperId": 2023991496, "PaperTitle": "mitigating voltage droop during scan with variable shift frequency", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"advanced micro devices": 2.0}}], "source": "ES"}, {"DBLP title": "At-speed capture power reduction using layout-aware granular clock gate enable controls.", "DBLP authors": ["Raashid Shaikh", "Pradeep Wilson", "Khushboo Agarwal", "H. V. Sanjay", "Rajesh Tiwari", "Kaushik Lath", "Srivaths Ravi"], "year": 2014, "MAG papers": [{"PaperId": 2003272148, "PaperTitle": "at speed capture power reduction using layout aware granular clock gate enable controls", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas instruments": 7.0}}], "source": "ES"}, {"DBLP title": "Fast BIST of I/O Pin AC specifications and inter-chip delays.", "DBLP authors": ["Stephen Sunter", "Saghir A. Shaikh", "Qing Lin"], "year": 2014, "MAG papers": [{"PaperId": 2040040963, "PaperTitle": "fast bist of i o pin ac specifications and inter chip delays", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"broadcom": 2.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Latent defect detection in microcontroller embedded flash test using device stress and wordline outlier screening.", "DBLP authors": ["Andreas Kux", "Rudolf Ullmann", "Thomas Kern", "Roland Strunz", "Hanno Melzner", "Stephan Beuven", "Andreas Haase"], "year": 2014, "MAG papers": [{"PaperId": 2071355104, "PaperTitle": "latent defect detection in microcontroller embedded flash test using device stress and wordline outlier screening", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"infineon technologies": 7.0}}], "source": "ES"}, {"DBLP title": "Statistical silicon results of dynamic power integrity control of ATE for eliminating overkills and underkills.", "DBLP authors": ["Masahiro Ishida", "Takashi Kusaka", "Toru Nakura", "Satoshi Komatsu", "Kunihiro Asada"], "year": 2014, "MAG papers": [{"PaperId": 2071783517, "PaperTitle": "statistical silicon results of dynamic power integrity control of ate for eliminating overkills and underkills", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of tokyo": 3.0, "advantest": 2.0}}], "source": "ES"}, {"DBLP title": "Low-cost phase noise testing of complex RF ICs using standard digital ATE.", "DBLP authors": ["Stephane David-Grignot", "Florence Aza\u00efs", "Laurent Latorre", "Francois Lefevre"], "year": 2014, "MAG papers": [{"PaperId": 2083029834, "PaperTitle": "low cost phase noise testing of complex rf ics using standard digital ate", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"centre national de la recherche scientifique": 3.0, "nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "A novel RF self test for a combo SoC on digital ATE with multi-site applications.", "DBLP authors": ["Chun-Hsien Peng", "ChiaYu Yang", "Adonis Tsu", "Chung-Jin Tsai", "Yosen Chen", "C.-Y. Lin", "Kai Hong", "Kaipon Kao", "Paul C. P. Liang", "Chao Long Tsai", "Charles Chien", "H. C. Hwang"], "year": 2014, "MAG papers": [{"PaperId": 2056652357, "PaperTitle": "a novel rf self test for a combo soc on digital ate with multi site applications", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"mediatek": 12.0}}], "source": "ES"}, {"DBLP title": "Low-distortion signal generation for ADC testing.", "DBLP authors": ["Fumitaka Abe", "Yutaro Kobayashi", "Kenji Sawada", "Keisuke Kato", "Osamu Kobayashi", "Haruo Kobayashi"], "year": 2014, "MAG papers": [{"PaperId": 2074971209, "PaperTitle": "low distortion signal generation for adc testing", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"gunma university": 5.0}}], "source": "ES"}, {"DBLP title": "A built-in self-test circuit for jitter tolerance measurement in high-speed wireline receivers.", "DBLP authors": ["Myeong-Jae Park", "Jaeha Kim"], "year": 2014, "MAG papers": [{"PaperId": 2001439518, "PaperTitle": "a built in self test circuit for jitter tolerance measurement in high speed wireline receivers", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Software in a hardware view: New models for HW-dependent software in SoC verification and test.", "DBLP authors": ["Carlos Villarraga", "Bernard Schmidt", "Binghao Bao", "Rakesh Raman", "Christian Bartsch", "Thomas Fehmel", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2014, "MAG papers": [{"PaperId": 2045787134, "PaperTitle": "software in a hardware view new models for hw dependent software in soc verification and test", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"kaiserslautern university of technology": 8.0}}], "source": "ES"}, {"DBLP title": "The importance of DFX, a foundry perspective.", "DBLP authors": ["Saman Adham", "Jonathan Chang", "Hung-Jen Liao", "John Hung", "Ting-Hua Hsieh"], "year": 2014, "MAG papers": [{"PaperId": 2034064774, "PaperTitle": "the importance of dfx a foundry perspective", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsmc": 5.0}}], "source": "ES"}, {"DBLP title": "Direct probing on large-array fine-pitch micro-bumps of a wide-I/O logic-memory interface.", "DBLP authors": ["Erik Jan Marinissen", "Bart De Wachter", "Ken Smith", "Jorg Kiesewetter", "Mottaqiallah Taouil", "Said Hamdioui"], "year": 2014, "MAG papers": [{"PaperId": 2075687306, "PaperTitle": "direct probing on large array fine pitch micro bumps of a wide i o logic memory interface", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"cascade microtech": 2.0, "katholieke universiteit leuven": 2.0, "delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Wafer Level Chip Scale Package copper pillar probing.", "DBLP authors": ["Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "year": 2014, "MAG papers": [{"PaperId": 1998432272, "PaperTitle": "wafer level chip scale package copper pillar probing", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tsmc": 4.0}}], "source": "ES"}, {"DBLP title": "Soft error resiliency characterization and improvement on IBM BlueGene/Q processor using accelerated proton irradiation.", "DBLP authors": ["Chen-Yong Cher", "K. Paul Muller", "Ruud A. Haring", "David L. Satterfield", "Thomas E. Musta", "Thomas Gooding", "Kristan D. Davis", "Marc Boris Dombrowa", "Gerard V. Kopcsay", "Robert M. Senger", "Yutaka Sugawara", "Krishnan Sugavanam"], "year": 2014, "MAG papers": [{"PaperId": 2037176263, "PaperTitle": "soft error resiliency characterization and improvement on ibm bluegene q processor using accelerated proton irradiation", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ibm": 12.0}}], "source": "ES"}, {"DBLP title": "Efficient RAS support for die-stacked DRAM.", "DBLP authors": ["Hyeran Jeon", "Gabriel H. Loh", "Murali Annavaram"], "year": 2014, "MAG papers": [{"PaperId": 2069273723, "PaperTitle": "efficient ras support for die stacked dram", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of southern california": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "A Tag based solution for efficient utilization of efuse for memory repair.", "DBLP authors": ["Harsharaj Ellur", "Kalpesh Shah"], "year": 2014, "MAG papers": [{"PaperId": 1994359746, "PaperTitle": "a tag based solution for efficient utilization of efuse for memory repair", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Spatio-temporal wafer-level correlation modeling with progressive sampling: A pathway to HVM yield estimation.", "DBLP authors": ["Ali Ahmadi", "Ke Huang", "Suriyaprakash Natarajan", "John M. Carulli Jr.", "Yiorgos Makris"], "year": 2014, "MAG papers": [{"PaperId": 2032087312, "PaperTitle": "spatio temporal wafer level correlation modeling with progressive sampling a pathway to hvm yield estimation", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at dallas": 2.0, "intel": 1.0, "texas instruments": 1.0, "san diego state university": 1.0}}], "source": "ES"}, {"DBLP title": "Yield optimization using advanced statistical correlation methods.", "DBLP authors": ["Jeff Tikkanen", "Sebastian Siatkowski", "Nik Sumikawa", "Li-C. Wang", "Magdy S. Abadir"], "year": 2014, "MAG papers": [{"PaperId": 2075350166, "PaperTitle": "yield optimization using advanced statistical correlation methods", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california santa barbara": 4.0, "freescale semiconductor": 1.0}}], "source": "ES"}, {"DBLP title": "IC laser trimming speed-up through wafer-level spatial correlation modeling.", "DBLP authors": ["Constantinos Xanthopoulos", "Ke Huang", "Abbas Poonawala", "Amit Nahar", "Bob Orr", "John M. Carulli Jr.", "Yiorgos Makris"], "year": 2014, "MAG papers": [{"PaperId": 2053130521, "PaperTitle": "ic laser trimming speed up through wafer level spatial correlation modeling", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at dallas": 2.0, "texas instruments": 4.0, "san diego state university": 1.0}}], "source": "ES"}, {"DBLP title": "Redundancy architectures for channel-based 3D DRAM yield improvement.", "DBLP authors": ["Bing-Yang Lin", "Wan-Ting Chiang", "Cheng-Wen Wu", "Mincent Lee", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "year": 2014, "MAG papers": [{"PaperId": 2006740779, "PaperTitle": "redundancy architectures for channel based 3d dram yield improvement", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tsmc": 4.0, "national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Vesuvius-3D: A 3D-DfT demonstrator.", "DBLP authors": ["Erik Jan Marinissen", "Bart De Wachter", "Stephen O&aposLoughlin", "Sergej Deutsch", "Christos Papameletis", "Tobias Burgherr"], "year": 2014, "MAG papers": [{"PaperId": 2024112964, "PaperTitle": "vesuvius 3d a 3d dft demonstrator", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"katholieke universiteit leuven": 3.0, "cadence design systems": 3.0}}], "source": "ES"}, {"DBLP title": "A distributed, reconfigurable, and reusable bist infrastructure for 3D-stacked ICs.", "DBLP authors": ["Mukesh Agrawal", "Krishnendu Chakrabarty", "Bill Eklow"], "year": 2014, "MAG papers": [{"PaperId": 2045083188, "PaperTitle": "a distributed reconfigurable and reusable bist infrastructure for 3d stacked ics", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cisco systems inc": 1.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Knowledge discovery and knowledge transfer in board-level functional fault diagnosis.", "DBLP authors": ["Fangming Ye", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2014, "MAG papers": [{"PaperId": 1988117229, "PaperTitle": "knowledge discovery and knowledge transfer in board level functional fault diagnosis", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"duke university": 2.0, "huawei": 2.0}}], "source": "ES"}, {"DBLP title": "Board manufacturing test correlation to IC manufacturing test.", "DBLP authors": ["C. Glenn Shirley", "W. Robert Daasch", "Phil Nigh", "Zoe Conroy"], "year": 2014, "MAG papers": [{"PaperId": 2027761894, "PaperTitle": "board manufacturing test correlation to ic manufacturing test", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cisco systems inc": 1.0, "ibm": 1.0, "portland state university": 2.0}}], "source": "ES"}, {"DBLP title": "On-chip constrained random stimuli generation for post-silicon validation using compact masks.", "DBLP authors": ["Xiaobing Shi", "Nicola Nicolici"], "year": 2014, "MAG papers": [{"PaperId": 1997526146, "PaperTitle": "on chip constrained random stimuli generation for post silicon validation using compact masks", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Clustering-based failure triage for RTL regression debugging.", "DBLP authors": ["Zissis Poulos", "Andreas G. Veneris"], "year": 2014, "MAG papers": [{"PaperId": 1992813097, "PaperTitle": "clustering based failure triage for rtl regression debugging", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "A reusable BIST with software assisted repair technology for improved memory and IO debug, validation and test time.", "DBLP authors": ["Bruce Querbach", "Rahul Khanna", "David Blankenbeckler", "Yulan Zhang", "Ronald T. Anderson", "David G. Ellis", "Zale T. Schoenborn", "Sabyasachi Deyati", "Patrick Chiang"], "year": 2014, "MAG papers": [{"PaperId": 2042667731, "PaperTitle": "a reusable bist with software assisted repair technology for improved memory and io debug validation and test time", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"intel": 7.0, "georgia institute of technology": 1.0, "oregon state university": 1.0}}], "source": "ES"}, {"DBLP title": "Analytical MRAM test.", "DBLP authors": ["Raphael Robertazzi", "Janusz Nowak", "Jonathan Sun"], "year": 2014, "MAG papers": [{"PaperId": 2020613016, "PaperTitle": "analytical mram test", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Read disturb fault detection in STT-MRAM.", "DBLP authors": ["Rajendra Bishnoi", "Mojtaba Ebrahimi", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2014, "MAG papers": [{"PaperId": 2016073777, "PaperTitle": "read disturb fault detection in stt mram", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 64, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Intra-die process variation aware anomaly detection in FPGAs.", "DBLP authors": ["Youngok Pino", "Vinayaka Jyothi", "Matthew French"], "year": 2014, "MAG papers": [{"PaperId": 2066396735, "PaperTitle": "intra die process variation aware anomaly detection in fpgas", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Feature engineering with canonical analysis for effective statistical tests screening test escapes.", "DBLP authors": ["Fan Lin", "Chun-Kai Hsu", "Kwang-Ting Cheng"], "year": 2014, "MAG papers": [{"PaperId": 2022100940, "PaperTitle": "feature engineering with canonical analysis for effective statistical tests screening test escapes", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Logic characterization vehicle design for maximal information extraction for yield learning.", "DBLP authors": ["Ronald D. Blanton", "Ben Niewenhuis", "Carl Taylor"], "year": 2014, "MAG papers": [{"PaperId": 2004516571, "PaperTitle": "logic characterization vehicle design for maximal information extraction for yield learning", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "EAGLE: A regression model for fault coverage estimation using a simulation based metric.", "DBLP authors": ["Shahrzad Mirkhani", "Jacob A. Abraham"], "year": 2014, "MAG papers": [{"PaperId": 2011396059, "PaperTitle": "eagle a regression model for fault coverage estimation using a simulation based metric", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Comparing the effectiveness of cache-resident tests against cycleaccurate deterministic functional patterns.", "DBLP authors": ["Sankar Gurumurthy", "Mustansir Pratapgarhwala", "Curtis Gilgan", "Jeff Rearick"], "year": 2014, "MAG papers": [{"PaperId": 2059740885, "PaperTitle": "comparing the effectiveness of cache resident tests against cycleaccurate deterministic functional patterns", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"advanced micro devices": 4.0}}], "source": "ES"}, {"DBLP title": "Fault sharing in a copy-on-write based ATPG system.", "DBLP authors": ["X. Cai", "Peter Wohl", "Daniel Martin"], "year": 2014, "MAG papers": [{"PaperId": 2061411509, "PaperTitle": "fault sharing in a copy on write based atpg system", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "Test pattern generation in presence of unknown values based on restricted symbolic logic.", "DBLP authors": ["Dominik Erb", "Karsten Scheibler", "Michael A. Kochte", "Matthias Sauer", "Hans-Joachim Wunderlich", "Bernd Becker"], "year": 2014, "MAG papers": [{"PaperId": 2044427141, "PaperTitle": "test pattern generation in presence of unknown values based on restricted symbolic logic", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of freiburg": 5.0, "university of stuttgart": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient SAT-based ATPG techniques for all multiple stuck-at faults.", "DBLP authors": ["Masahiro Fujita", "Alan Mishchenko"], "year": 2014, "MAG papers": [{"PaperId": 2047503989, "PaperTitle": "efficient sat based atpg techniques for all multiple stuck at faults", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of tokyo": 1.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "Testing silicon TV tuners on ATE without TV signal generator.", "DBLP authors": ["Y. Fan", "A. Verma", "J. Janney", "S. Kumar"], "year": 2014, "MAG papers": [{"PaperId": 2082331807, "PaperTitle": "testing silicon tv tuners on ate without tv signal generator", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"silicon labs": 4.0}}], "source": "ES"}, {"DBLP title": "A self-tuning architecture for buck converters based on alternative test.", "DBLP authors": ["Xian Wang", "Blanchard Kenfack", "Estella Silva", "Abhijit Chatterjee"], "year": 2014, "MAG papers": [{"PaperId": 2018073483, "PaperTitle": "a self tuning architecture for buck converters based on alternative test", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 2.0, "texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Fast co-test of linearity and spectral performance with non-coherent sampled and amplitude clipped data.", "DBLP authors": ["Li Xu", "Degang Chen"], "year": 2014, "MAG papers": [{"PaperId": 1971610331, "PaperTitle": "fast co test of linearity and spectral performance with non coherent sampled and amplitude clipped data", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "Board security enhancement using new locking SIB-based architectures.", "DBLP authors": ["Jennifer Dworak", "Zoe Conroy", "Alfred L. Crouch", "John C. Potter"], "year": 2014, "MAG papers": [{"PaperId": 2055678210, "PaperTitle": "board security enhancement using new locking sib based architectures", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"cisco systems inc": 1.0, "southern methodist university": 1.0}}], "source": "ES"}, {"DBLP title": "Counterfeit IC detection using light emission.", "DBLP authors": ["Peilin Song", "Franco Stellari", "Alan J. Weger"], "year": 2014, "MAG papers": [{"PaperId": 2077447828, "PaperTitle": "counterfeit ic detection using light emission", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Test-mode-only scan attack and countermeasure for contemporary scan architectures.", "DBLP authors": ["Samah Mohamed Saeed", "Sk Subidh Ali", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2014, "MAG papers": [{"PaperId": 2005090156, "PaperTitle": "test mode only scan attack and countermeasure for contemporary scan architectures", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"new york university": 2.0, "new york university abu dhabi": 2.0}}], "source": "ES"}, {"DBLP title": "Improving test compression with scan feedforward techniques.", "DBLP authors": ["Sreenivaas S. Muthyala", "Nur A. Touba"], "year": 2014, "MAG papers": [{"PaperId": 2013301215, "PaperTitle": "improving test compression with scan feedforward techniques", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "A diagnosis-friendly LBIST architecture with property checking.", "DBLP authors": ["Sarvesh Prabhu", "Vineeth V. Acharya", "Sharad Bagri", "Michael S. Hsiao"], "year": 2014, "MAG papers": [{"PaperId": 2058678173, "PaperTitle": "a diagnosis friendly lbist architecture with property checking", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"virginia tech": 4.0}}], "source": "ES"}, {"DBLP title": "FAST-BIST: Faster-than-at-Speed BIST targeting hidden delay defects.", "DBLP authors": ["Sybille Hellebrand", "Thomas Indlekofer", "Matthias Kampmann", "Michael A. Kochte", "Chang Liu", "Hans-Joachim Wunderlich"], "year": 2014, "MAG papers": [{"PaperId": 2067701383, "PaperTitle": "fast bist faster than at speed bist targeting hidden delay defects", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of stuttgart": 3.0, "university of paderborn": 3.0}}], "source": "ES"}, {"DBLP title": "An efficient diagnosis-aware pattern generation procedure for transition faults.", "DBLP authors": ["Kuen-Jong Lee", "Cheng-Hung Wu"], "year": 2014, "MAG papers": [{"PaperId": 2065847128, "PaperTitle": "an efficient diagnosis aware pattern generation procedure for transition faults", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Divide and conquer diagnosis for multiple defects.", "DBLP authors": ["Shih-Min Chao", "Po-Juei Chen", "Jing-Yu Chen", "Po-Hao Chen", "Ang-Feng Lin", "James Chien-Mo Li", "Pei-Ying Hsueh", "Chun-Yi Kuo", "Ying-Yen Chen", "Jih-Nung Li"], "year": 2014, "MAG papers": [{"PaperId": 2005741296, "PaperTitle": "divide and conquer diagnosis for multiple defects", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 6.0, "realtek": 4.0}}], "source": "ES"}, {"DBLP title": "Massive signal tracing using on-chip DRAM for in-system silicon debug.", "DBLP authors": ["Sergej Deutsch", "Krishnendu Chakrabarty"], "year": 2014, "MAG papers": [{"PaperId": 2062677539, "PaperTitle": "massive signal tracing using on chip dram for in system silicon debug", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"duke university": 2.0}}], "source": "ES"}]