Info: Starting: Create testbench Platform Designer system
Info: /home/hws_master/np_con/address_test/test/testbench/test.ipx
Info: qsys-generate /home/hws_master/np_con/address_test/test.qsys --testbench=STANDARD --output-directory=/home/hws_master/np_con/address_test --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading address_test/test.qsys
Progress: Reading input file
Progress: Adding addr_master_0 [addr_master 1.0]
Progress: Parameterizing module addr_master_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding mm_slave_bfm_0 [altera_avalon_mm_slave_bfm 21.1]
Info: altera_avalon_mm_slave_bfm: Preferred Simulation Language is set to None.
Progress: Parameterizing module mm_slave_bfm_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/root_components.ipx
Info: /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: /home/hws_master/np_con/address_test/test/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/hws_master/np_con/address_test/test/testbench/test.ipx
Progress: Loading address_test/addr_slave_hw.tcl
Progress: Loading address_test/new_component_hw.tcl
Progress: Loading address_test/test.qsys
Info: /home/hws_master/np_con/address_test/* matched 23 files in 0.02 seconds
Info: /home/hws_master/np_con/address_test/ip/**/* matched 0 files in 0.00 seconds
Info: /home/hws_master/np_con/address_test/*/* matched 210 files in 0.00 seconds
Info: /home/hws_master/np_con/address_test/test/testbench/test.ipx described 0 plugins, 3 paths, in 0.02 seconds
Progress: Loading testbench/test_tb.qsys
Info: /home/hws_master/np_con/address_test/test/testbench/* matched 8 files in 0.02 seconds
Info: /home/hws_master/np_con/address_test/test/testbench/*/* matched 1 files in 0.00 seconds
Info: /home/hws_master/.altera.quartus/ip/21.1/**/* matched 0 files in 0.00 seconds
Info: /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /home/hws_master/intelFPGA_lite/21.1/ip/altera/altera_components.ipx
Info: /home/hws_master/intelFPGA_lite/21.1/ip/altera/altera_components.ipx described 1966 plugins, 0 paths, in 0.04 seconds
Info: /home/hws_master/intelFPGA_lite/21.1/ip/**/* matched 106 files in 0.04 seconds
Info: /home/hws_master/intelFPGA_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/builtin.ipx
Info: /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/builtin.ipx described 83 plugins, 0 paths, in 0.00 seconds
Info: /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/**/* matched 9 files in 0.00 seconds
Info: /home/hws_master/intelFPGA_lite/21.1/quartus/common/librarian/factories/**/* matched 0 files in 0.00 seconds
Info: /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 13 paths, in 0.07 seconds
Info: /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.07 seconds
Progress: 
Progress: 
Progress: 
Info: Running script /home/hws_master/intelFPGA_lite/21.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: test
Info: TB_Gen: System design is: test
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property addr_master_0_data_in EXPORT_OF
Info: get_instance_property addr_master_0 CLASS_NAME
Info: get_instance_assignment addr_master_0 testbench.partner.map.data_in
Info: get_interface_property addr_master_0_dbg_data_in EXPORT_OF
Info: get_instance_property addr_master_0 CLASS_NAME
Info: get_instance_assignment addr_master_0 testbench.partner.map.dbg_data_in
Info: get_interface_property addr_master_0_dbg_input_en EXPORT_OF
Info: get_instance_property addr_master_0 CLASS_NAME
Info: get_instance_assignment addr_master_0 testbench.partner.map.dbg_input_en
Info: get_interface_property addr_master_0_dbg_output_en EXPORT_OF
Info: get_instance_property addr_master_0 CLASS_NAME
Info: get_instance_assignment addr_master_0 testbench.partner.map.dbg_output_en
Info: get_interface_property addr_master_0_dbg_write_data EXPORT_OF
Info: get_instance_property addr_master_0 CLASS_NAME
Info: get_instance_assignment addr_master_0 testbench.partner.map.dbg_write_data
Info: get_interface_property addr_master_0_dbg_write_to EXPORT_OF
Info: get_instance_property addr_master_0 CLASS_NAME
Info: get_instance_assignment addr_master_0 testbench.partner.map.dbg_write_to
Info: get_interface_property addr_master_0_input_en EXPORT_OF
Info: get_instance_property addr_master_0 CLASS_NAME
Info: get_instance_assignment addr_master_0 testbench.partner.map.input_en
Info: get_interface_property addr_master_0_output_en EXPORT_OF
Info: get_instance_property addr_master_0 CLASS_NAME
Info: get_instance_assignment addr_master_0 testbench.partner.map.output_en
Info: get_interface_property addr_master_0_write_to EXPORT_OF
Info: get_instance_property addr_master_0 CLASS_NAME
Info: get_instance_assignment addr_master_0 testbench.partner.map.write_to
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: send_message Info TB_Gen: Creating testbench system : test_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : test_tb with all standard BFMs
Info: create_system test_tb
Info: add_instance test_inst test 
Info: set_use_testbench_naming_pattern true test
Info: get_instance_interfaces test_inst
Info: get_instance_interface_property test_inst addr_master_0_data_in CLASS_NAME
Info: get_instance_interface_property test_inst addr_master_0_dbg_data_in CLASS_NAME
Info: get_instance_interface_property test_inst addr_master_0_dbg_input_en CLASS_NAME
Info: get_instance_interface_property test_inst addr_master_0_dbg_output_en CLASS_NAME
Info: get_instance_interface_property test_inst addr_master_0_dbg_write_data CLASS_NAME
Info: get_instance_interface_property test_inst addr_master_0_dbg_write_to CLASS_NAME
Info: get_instance_interface_property test_inst addr_master_0_input_en CLASS_NAME
Info: get_instance_interface_property test_inst addr_master_0_output_en CLASS_NAME
Info: get_instance_interface_property test_inst addr_master_0_write_to CLASS_NAME
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: get_instance_interface_property test_inst reset CLASS_NAME
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: add_instance test_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property test_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst clk clockRate
Info: set_instance_parameter_value test_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value test_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property test_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: get_instance_interfaces test_inst_clk_bfm
Info: get_instance_interface_property test_inst_clk_bfm clk CLASS_NAME
Info: add_connection test_inst_clk_bfm.clk test_inst.clk
Info: get_instance_interface_property test_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property test_inst reset CLASS_NAME
Info: add_instance test_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property test_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports test_inst reset
Info: get_instance_interface_port_property test_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property test_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value test_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value test_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property test_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces test_inst_reset_bfm
Info: get_instance_interface_property test_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property test_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst reset associatedClock
Info: get_instance_interfaces test_inst_clk_bfm
Info: get_instance_interface_property test_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: test_inst_reset_bfm is not associated to any clock; connecting test_inst_reset_bfm to 'test_inst_clk_bfm.clk'
Warning: TB_Gen: test_inst_reset_bfm is not associated to any clock; connecting test_inst_reset_bfm to 'test_inst_clk_bfm.clk'
Info: add_connection test_inst_clk_bfm.clk test_inst_reset_bfm.clk
Info: get_instance_interface_property test_inst reset CLASS_NAME
Info: get_instance_interfaces test_inst_reset_bfm
Info: get_instance_interface_property test_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_reset_bfm reset CLASS_NAME
Info: add_connection test_inst_reset_bfm.reset test_inst.reset
Info: get_instance_interface_property test_inst addr_master_0_data_in CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: addr_master_0_data_in
Info: TB_Gen: conduit_end found: addr_master_0_data_in
Info: get_instance_interface_property test_inst addr_master_0_data_in CLASS_NAME
Info: add_instance test_inst_addr_master_0_data_in_bfm altera_conduit_bfm 
Info: get_instance_property test_inst_addr_master_0_data_in_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_data_in associatedClock
Info: get_instance_interface_parameter_value test_inst addr_master_0_data_in associatedReset
Info: get_instance_interface_ports test_inst addr_master_0_data_in
Info: get_instance_interface_port_property test_inst addr_master_0_data_in addr_master_0_data_in_condiut ROLE
Info: get_instance_interface_port_property test_inst addr_master_0_data_in addr_master_0_data_in_condiut WIDTH
Info: get_instance_interface_port_property test_inst addr_master_0_data_in addr_master_0_data_in_condiut DIRECTION
Info: set_instance_parameter_value test_inst_addr_master_0_data_in_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value test_inst_addr_master_0_data_in_bfm ENABLE_RESET 0
Info: set_instance_parameter_value test_inst_addr_master_0_data_in_bfm SIGNAL_ROLES condiut
Info: set_instance_parameter_value test_inst_addr_master_0_data_in_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value test_inst_addr_master_0_data_in_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property test_inst_addr_master_0_data_in_bfm CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_data_in_bfm
Info: get_instance_interface_property test_inst_addr_master_0_data_in_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_data_in_bfm conduit CLASS_NAME
Info: get_instance_property test_inst_addr_master_0_data_in_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_data_in associatedClock
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: get_instance_interfaces test_inst_clk_bfm
Info: get_instance_interface_property test_inst_clk_bfm clk CLASS_NAME
Info: add_connection test_inst_clk_bfm.clk test_inst_addr_master_0_data_in_bfm.clk
Info: get_instance_interface_property test_inst addr_master_0_data_in CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_data_in_bfm
Info: get_instance_interface_property test_inst_addr_master_0_data_in_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_data_in_bfm conduit CLASS_NAME
Info: add_connection test_inst_addr_master_0_data_in_bfm.conduit test_inst.addr_master_0_data_in
Info: get_instance_interface_property test_inst addr_master_0_dbg_data_in CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: addr_master_0_dbg_data_in
Info: TB_Gen: conduit_end found: addr_master_0_dbg_data_in
Info: get_instance_interface_property test_inst addr_master_0_dbg_data_in CLASS_NAME
Info: add_instance test_inst_addr_master_0_dbg_data_in_bfm altera_conduit_bfm 
Info: get_instance_property test_inst_addr_master_0_dbg_data_in_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_data_in associatedClock
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_data_in associatedReset
Info: get_instance_interface_ports test_inst addr_master_0_dbg_data_in
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_data_in addr_master_0_dbg_data_in_conduit ROLE
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_data_in addr_master_0_dbg_data_in_conduit WIDTH
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_data_in addr_master_0_dbg_data_in_conduit DIRECTION
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_data_in_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_data_in_bfm ENABLE_RESET 0
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_data_in_bfm SIGNAL_ROLES conduit
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_data_in_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_data_in_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property test_inst_addr_master_0_dbg_data_in_bfm CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_dbg_data_in_bfm
Info: get_instance_interface_property test_inst_addr_master_0_dbg_data_in_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_dbg_data_in_bfm conduit CLASS_NAME
Info: get_instance_property test_inst_addr_master_0_dbg_data_in_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_data_in associatedClock
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: get_instance_interfaces test_inst_clk_bfm
Info: get_instance_interface_property test_inst_clk_bfm clk CLASS_NAME
Info: add_connection test_inst_clk_bfm.clk test_inst_addr_master_0_dbg_data_in_bfm.clk
Info: get_instance_interface_property test_inst addr_master_0_dbg_data_in CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_dbg_data_in_bfm
Info: get_instance_interface_property test_inst_addr_master_0_dbg_data_in_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_dbg_data_in_bfm conduit CLASS_NAME
Info: add_connection test_inst_addr_master_0_dbg_data_in_bfm.conduit test_inst.addr_master_0_dbg_data_in
Info: get_instance_interface_property test_inst addr_master_0_dbg_input_en CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: addr_master_0_dbg_input_en
Info: TB_Gen: conduit_end found: addr_master_0_dbg_input_en
Info: get_instance_interface_property test_inst addr_master_0_dbg_input_en CLASS_NAME
Info: add_instance test_inst_addr_master_0_dbg_input_en_bfm altera_conduit_bfm 
Info: get_instance_property test_inst_addr_master_0_dbg_input_en_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_input_en associatedClock
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_input_en associatedReset
Info: get_instance_interface_ports test_inst addr_master_0_dbg_input_en
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_input_en addr_master_0_dbg_input_en_conduit ROLE
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_input_en addr_master_0_dbg_input_en_conduit WIDTH
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_input_en addr_master_0_dbg_input_en_conduit DIRECTION
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_input_en_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_input_en_bfm ENABLE_RESET 0
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_input_en_bfm SIGNAL_ROLES conduit
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_input_en_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_input_en_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property test_inst_addr_master_0_dbg_input_en_bfm CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_dbg_input_en_bfm
Info: get_instance_interface_property test_inst_addr_master_0_dbg_input_en_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_dbg_input_en_bfm conduit CLASS_NAME
Info: get_instance_property test_inst_addr_master_0_dbg_input_en_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_input_en associatedClock
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: get_instance_interfaces test_inst_clk_bfm
Info: get_instance_interface_property test_inst_clk_bfm clk CLASS_NAME
Info: add_connection test_inst_clk_bfm.clk test_inst_addr_master_0_dbg_input_en_bfm.clk
Info: get_instance_interface_property test_inst addr_master_0_dbg_input_en CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_dbg_input_en_bfm
Info: get_instance_interface_property test_inst_addr_master_0_dbg_input_en_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_dbg_input_en_bfm conduit CLASS_NAME
Info: add_connection test_inst_addr_master_0_dbg_input_en_bfm.conduit test_inst.addr_master_0_dbg_input_en
Info: get_instance_interface_property test_inst addr_master_0_dbg_output_en CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: addr_master_0_dbg_output_en
Info: TB_Gen: conduit_end found: addr_master_0_dbg_output_en
Info: get_instance_interface_property test_inst addr_master_0_dbg_output_en CLASS_NAME
Info: add_instance test_inst_addr_master_0_dbg_output_en_bfm altera_conduit_bfm 
Info: get_instance_property test_inst_addr_master_0_dbg_output_en_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_output_en associatedClock
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_output_en associatedReset
Info: get_instance_interface_ports test_inst addr_master_0_dbg_output_en
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_output_en addr_master_0_dbg_output_en_conduit ROLE
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_output_en addr_master_0_dbg_output_en_conduit WIDTH
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_output_en addr_master_0_dbg_output_en_conduit DIRECTION
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_output_en_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_output_en_bfm ENABLE_RESET 0
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_output_en_bfm SIGNAL_ROLES conduit
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_output_en_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_output_en_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property test_inst_addr_master_0_dbg_output_en_bfm CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_dbg_output_en_bfm
Info: get_instance_interface_property test_inst_addr_master_0_dbg_output_en_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_dbg_output_en_bfm conduit CLASS_NAME
Info: get_instance_property test_inst_addr_master_0_dbg_output_en_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_output_en associatedClock
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: get_instance_interfaces test_inst_clk_bfm
Info: get_instance_interface_property test_inst_clk_bfm clk CLASS_NAME
Info: add_connection test_inst_clk_bfm.clk test_inst_addr_master_0_dbg_output_en_bfm.clk
Info: get_instance_interface_property test_inst addr_master_0_dbg_output_en CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_dbg_output_en_bfm
Info: get_instance_interface_property test_inst_addr_master_0_dbg_output_en_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_dbg_output_en_bfm conduit CLASS_NAME
Info: add_connection test_inst_addr_master_0_dbg_output_en_bfm.conduit test_inst.addr_master_0_dbg_output_en
Info: get_instance_interface_property test_inst addr_master_0_dbg_write_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: addr_master_0_dbg_write_data
Info: TB_Gen: conduit_end found: addr_master_0_dbg_write_data
Info: get_instance_interface_property test_inst addr_master_0_dbg_write_data CLASS_NAME
Info: add_instance test_inst_addr_master_0_dbg_write_data_bfm altera_conduit_bfm 
Info: get_instance_property test_inst_addr_master_0_dbg_write_data_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_write_data associatedClock
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_write_data associatedReset
Info: get_instance_interface_ports test_inst addr_master_0_dbg_write_data
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_write_data addr_master_0_dbg_write_data_conduit ROLE
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_write_data addr_master_0_dbg_write_data_conduit WIDTH
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_write_data addr_master_0_dbg_write_data_conduit DIRECTION
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_write_data_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_write_data_bfm ENABLE_RESET 0
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_write_data_bfm SIGNAL_ROLES conduit
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_write_data_bfm SIGNAL_WIDTHS 8
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_write_data_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property test_inst_addr_master_0_dbg_write_data_bfm CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_dbg_write_data_bfm
Info: get_instance_interface_property test_inst_addr_master_0_dbg_write_data_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_dbg_write_data_bfm conduit CLASS_NAME
Info: get_instance_property test_inst_addr_master_0_dbg_write_data_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_write_data associatedClock
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: get_instance_interfaces test_inst_clk_bfm
Info: get_instance_interface_property test_inst_clk_bfm clk CLASS_NAME
Info: add_connection test_inst_clk_bfm.clk test_inst_addr_master_0_dbg_write_data_bfm.clk
Info: get_instance_interface_property test_inst addr_master_0_dbg_write_data CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_dbg_write_data_bfm
Info: get_instance_interface_property test_inst_addr_master_0_dbg_write_data_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_dbg_write_data_bfm conduit CLASS_NAME
Info: add_connection test_inst_addr_master_0_dbg_write_data_bfm.conduit test_inst.addr_master_0_dbg_write_data
Info: get_instance_interface_property test_inst addr_master_0_dbg_write_to CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: addr_master_0_dbg_write_to
Info: TB_Gen: conduit_end found: addr_master_0_dbg_write_to
Info: get_instance_interface_property test_inst addr_master_0_dbg_write_to CLASS_NAME
Info: add_instance test_inst_addr_master_0_dbg_write_to_bfm altera_conduit_bfm 
Info: get_instance_property test_inst_addr_master_0_dbg_write_to_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_write_to associatedClock
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_write_to associatedReset
Info: get_instance_interface_ports test_inst addr_master_0_dbg_write_to
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_write_to addr_master_0_dbg_write_to_conduit ROLE
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_write_to addr_master_0_dbg_write_to_conduit WIDTH
Info: get_instance_interface_port_property test_inst addr_master_0_dbg_write_to addr_master_0_dbg_write_to_conduit DIRECTION
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_write_to_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_write_to_bfm ENABLE_RESET 0
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_write_to_bfm SIGNAL_ROLES conduit
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_write_to_bfm SIGNAL_WIDTHS 3
Info: set_instance_parameter_value test_inst_addr_master_0_dbg_write_to_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property test_inst_addr_master_0_dbg_write_to_bfm CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_dbg_write_to_bfm
Info: get_instance_interface_property test_inst_addr_master_0_dbg_write_to_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_dbg_write_to_bfm conduit CLASS_NAME
Info: get_instance_property test_inst_addr_master_0_dbg_write_to_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_dbg_write_to associatedClock
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: get_instance_interfaces test_inst_clk_bfm
Info: get_instance_interface_property test_inst_clk_bfm clk CLASS_NAME
Info: add_connection test_inst_clk_bfm.clk test_inst_addr_master_0_dbg_write_to_bfm.clk
Info: get_instance_interface_property test_inst addr_master_0_dbg_write_to CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_dbg_write_to_bfm
Info: get_instance_interface_property test_inst_addr_master_0_dbg_write_to_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_dbg_write_to_bfm conduit CLASS_NAME
Info: add_connection test_inst_addr_master_0_dbg_write_to_bfm.conduit test_inst.addr_master_0_dbg_write_to
Info: get_instance_interface_property test_inst addr_master_0_input_en CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: addr_master_0_input_en
Info: TB_Gen: conduit_end found: addr_master_0_input_en
Info: get_instance_interface_property test_inst addr_master_0_input_en CLASS_NAME
Info: add_instance test_inst_addr_master_0_input_en_bfm altera_conduit_bfm 
Info: get_instance_property test_inst_addr_master_0_input_en_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_input_en associatedClock
Info: get_instance_interface_parameter_value test_inst addr_master_0_input_en associatedReset
Info: get_instance_interface_ports test_inst addr_master_0_input_en
Info: get_instance_interface_port_property test_inst addr_master_0_input_en addr_master_0_input_en_conduit ROLE
Info: get_instance_interface_port_property test_inst addr_master_0_input_en addr_master_0_input_en_conduit WIDTH
Info: get_instance_interface_port_property test_inst addr_master_0_input_en addr_master_0_input_en_conduit DIRECTION
Info: set_instance_parameter_value test_inst_addr_master_0_input_en_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value test_inst_addr_master_0_input_en_bfm ENABLE_RESET 0
Info: set_instance_parameter_value test_inst_addr_master_0_input_en_bfm SIGNAL_ROLES conduit
Info: set_instance_parameter_value test_inst_addr_master_0_input_en_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value test_inst_addr_master_0_input_en_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property test_inst_addr_master_0_input_en_bfm CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_input_en_bfm
Info: get_instance_interface_property test_inst_addr_master_0_input_en_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_input_en_bfm conduit CLASS_NAME
Info: get_instance_property test_inst_addr_master_0_input_en_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_input_en associatedClock
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: get_instance_interfaces test_inst_clk_bfm
Info: get_instance_interface_property test_inst_clk_bfm clk CLASS_NAME
Info: add_connection test_inst_clk_bfm.clk test_inst_addr_master_0_input_en_bfm.clk
Info: get_instance_interface_property test_inst addr_master_0_input_en CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_input_en_bfm
Info: get_instance_interface_property test_inst_addr_master_0_input_en_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_input_en_bfm conduit CLASS_NAME
Info: add_connection test_inst_addr_master_0_input_en_bfm.conduit test_inst.addr_master_0_input_en
Info: get_instance_interface_property test_inst addr_master_0_output_en CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: addr_master_0_output_en
Info: TB_Gen: conduit_end found: addr_master_0_output_en
Info: get_instance_interface_property test_inst addr_master_0_output_en CLASS_NAME
Info: add_instance test_inst_addr_master_0_output_en_bfm altera_conduit_bfm 
Info: get_instance_property test_inst_addr_master_0_output_en_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_output_en associatedClock
Info: get_instance_interface_parameter_value test_inst addr_master_0_output_en associatedReset
Info: get_instance_interface_ports test_inst addr_master_0_output_en
Info: get_instance_interface_port_property test_inst addr_master_0_output_en addr_master_0_output_en_conduit ROLE
Info: get_instance_interface_port_property test_inst addr_master_0_output_en addr_master_0_output_en_conduit WIDTH
Info: get_instance_interface_port_property test_inst addr_master_0_output_en addr_master_0_output_en_conduit DIRECTION
Info: set_instance_parameter_value test_inst_addr_master_0_output_en_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value test_inst_addr_master_0_output_en_bfm ENABLE_RESET 0
Info: set_instance_parameter_value test_inst_addr_master_0_output_en_bfm SIGNAL_ROLES conduit
Info: set_instance_parameter_value test_inst_addr_master_0_output_en_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value test_inst_addr_master_0_output_en_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property test_inst_addr_master_0_output_en_bfm CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_output_en_bfm
Info: get_instance_interface_property test_inst_addr_master_0_output_en_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_output_en_bfm conduit CLASS_NAME
Info: get_instance_property test_inst_addr_master_0_output_en_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_output_en associatedClock
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: get_instance_interfaces test_inst_clk_bfm
Info: get_instance_interface_property test_inst_clk_bfm clk CLASS_NAME
Info: add_connection test_inst_clk_bfm.clk test_inst_addr_master_0_output_en_bfm.clk
Info: get_instance_interface_property test_inst addr_master_0_output_en CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_output_en_bfm
Info: get_instance_interface_property test_inst_addr_master_0_output_en_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_output_en_bfm conduit CLASS_NAME
Info: add_connection test_inst_addr_master_0_output_en_bfm.conduit test_inst.addr_master_0_output_en
Info: get_instance_interface_property test_inst addr_master_0_write_to CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: addr_master_0_write_to
Info: TB_Gen: conduit_end found: addr_master_0_write_to
Info: get_instance_interface_property test_inst addr_master_0_write_to CLASS_NAME
Info: add_instance test_inst_addr_master_0_write_to_bfm altera_conduit_bfm 
Info: get_instance_property test_inst_addr_master_0_write_to_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_write_to associatedClock
Info: get_instance_interface_parameter_value test_inst addr_master_0_write_to associatedReset
Info: get_instance_interface_ports test_inst addr_master_0_write_to
Info: get_instance_interface_port_property test_inst addr_master_0_write_to addr_master_0_write_to_conduit ROLE
Info: get_instance_interface_port_property test_inst addr_master_0_write_to addr_master_0_write_to_conduit WIDTH
Info: get_instance_interface_port_property test_inst addr_master_0_write_to addr_master_0_write_to_conduit DIRECTION
Info: set_instance_parameter_value test_inst_addr_master_0_write_to_bfm CLOCKED_SIGNAL 1
Info: set_instance_parameter_value test_inst_addr_master_0_write_to_bfm ENABLE_RESET 0
Info: set_instance_parameter_value test_inst_addr_master_0_write_to_bfm SIGNAL_ROLES conduit
Info: set_instance_parameter_value test_inst_addr_master_0_write_to_bfm SIGNAL_WIDTHS 3
Info: set_instance_parameter_value test_inst_addr_master_0_write_to_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property test_inst_addr_master_0_write_to_bfm CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_write_to_bfm
Info: get_instance_interface_property test_inst_addr_master_0_write_to_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_write_to_bfm conduit CLASS_NAME
Info: get_instance_property test_inst_addr_master_0_write_to_bfm CLASS_NAME
Info: get_instance_interface_parameter_value test_inst addr_master_0_write_to associatedClock
Info: get_instance_interface_property test_inst clk CLASS_NAME
Info: get_instance_interfaces test_inst_clk_bfm
Info: get_instance_interface_property test_inst_clk_bfm clk CLASS_NAME
Info: add_connection test_inst_clk_bfm.clk test_inst_addr_master_0_write_to_bfm.clk
Info: get_instance_interface_property test_inst addr_master_0_write_to CLASS_NAME
Info: get_instance_interfaces test_inst_addr_master_0_write_to_bfm
Info: get_instance_interface_property test_inst_addr_master_0_write_to_bfm clk CLASS_NAME
Info: get_instance_interface_property test_inst_addr_master_0_write_to_bfm conduit CLASS_NAME
Info: add_connection test_inst_addr_master_0_write_to_bfm.conduit test_inst.addr_master_0_write_to
Info: send_message Info TB_Gen: Saving testbench system: test_tb.qsys
Info: TB_Gen: Saving testbench system: test_tb.qsys
Info: save_system test_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/hws_master/np_con/address_test/test/testbench/test_tb.qsys
Info: Done
Info: qsys-generate /home/hws_master/np_con/address_test/test.qsys --simulation=VHDL --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VHDL --allow-mixed-language-testbench-simulation --output-directory=/home/hws_master/np_con/address_test/test/testbench/test_tb/simulation --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading testbench/test_tb.qsys
Progress: Reading input file
Progress: Adding test_inst [test 1.0]
Progress: Parameterizing module test_inst
Progress: Adding test_inst_addr_master_0_data_in_bfm [altera_conduit_bfm 21.1]
Progress: Parameterizing module test_inst_addr_master_0_data_in_bfm
Progress: Adding test_inst_addr_master_0_dbg_data_in_bfm [altera_conduit_bfm 21.1]
Progress: Parameterizing module test_inst_addr_master_0_dbg_data_in_bfm
Progress: Adding test_inst_addr_master_0_dbg_input_en_bfm [altera_conduit_bfm 21.1]
Progress: Parameterizing module test_inst_addr_master_0_dbg_input_en_bfm
Progress: Adding test_inst_addr_master_0_dbg_output_en_bfm [altera_conduit_bfm 21.1]
Progress: Parameterizing module test_inst_addr_master_0_dbg_output_en_bfm
Progress: Adding test_inst_addr_master_0_dbg_write_data_bfm [altera_conduit_bfm 21.1]
Progress: Parameterizing module test_inst_addr_master_0_dbg_write_data_bfm
Progress: Adding test_inst_addr_master_0_dbg_write_to_bfm [altera_conduit_bfm 21.1]
Progress: Parameterizing module test_inst_addr_master_0_dbg_write_to_bfm
Progress: Adding test_inst_addr_master_0_input_en_bfm [altera_conduit_bfm 21.1]
Progress: Parameterizing module test_inst_addr_master_0_input_en_bfm
Progress: Adding test_inst_addr_master_0_output_en_bfm [altera_conduit_bfm 21.1]
Progress: Parameterizing module test_inst_addr_master_0_output_en_bfm
Progress: Adding test_inst_addr_master_0_write_to_bfm [altera_conduit_bfm 21.1]
Progress: Parameterizing module test_inst_addr_master_0_write_to_bfm
Progress: Adding test_inst_clk_bfm [altera_avalon_clock_source 21.1]
Progress: Parameterizing module test_inst_clk_bfm
Progress: Adding test_inst_reset_bfm [altera_avalon_reset_source 21.1]
Progress: Parameterizing module test_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: test_tb.test_inst_clk_bfm: Elaborate: altera_clock_source
Info: test_tb.test_inst_clk_bfm:            $Revision: #1 $
Info: test_tb.test_inst_clk_bfm:            $Date: 2020/06/22 $
Info: test_tb.test_inst_reset_bfm: Elaborate: altera_reset_source
Info: test_tb.test_inst_reset_bfm:            $Revision: #1 $
Info: test_tb.test_inst_reset_bfm:            $Date: 2020/06/22 $
Info: test_tb.test_inst_reset_bfm: Reset is negatively asserted.
Info: test_tb: Generating test_tb "test_tb" for SIM_VHDL
Info: Interconnect is inserted between master addr_master_0.m0 and slave mm_slave_bfm_0.s0 because the master has writedata signal 8 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master addr_master_0.m0 and slave mm_slave_bfm_0.s0 because the master has address signal 32 bit wide, but the slave is 16 bit wide.
Info: test_inst: "test_tb" instantiated test "test_inst"
Info: test_inst_addr_master_0_data_in_bfm: "test_tb" instantiated altera_conduit_bfm "test_inst_addr_master_0_data_in_bfm"
Info: test_inst_addr_master_0_dbg_data_in_bfm: "test_tb" instantiated altera_conduit_bfm "test_inst_addr_master_0_dbg_data_in_bfm"
Info: test_inst_addr_master_0_dbg_input_en_bfm: "test_tb" instantiated altera_conduit_bfm "test_inst_addr_master_0_dbg_input_en_bfm"
Info: test_inst_addr_master_0_dbg_write_to_bfm: "test_tb" instantiated altera_conduit_bfm "test_inst_addr_master_0_dbg_write_to_bfm"
Info: test_inst_addr_master_0_input_en_bfm: "test_tb" instantiated altera_conduit_bfm "test_inst_addr_master_0_input_en_bfm"
Info: test_inst_addr_master_0_write_to_bfm: "test_tb" instantiated altera_conduit_bfm "test_inst_addr_master_0_write_to_bfm"
Info: test_inst_clk_bfm: "test_tb" instantiated altera_avalon_clock_source "test_inst_clk_bfm"
Info: test_inst_reset_bfm: "test_tb" instantiated altera_avalon_reset_source "test_inst_reset_bfm"
Error: addr_master_0: addr_master does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 3 or more modules remaining
Info: test_tb: Done "test_tb" with 14 modules, 16 files
Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings
Error: There were errors creating the testbench system.
Info: Finished: Create testbench Platform Designer system
