<profile>

<section name = "Vitis HLS Report for 'smul'" level="0">
<item name = "Date">Sun Sep 19 13:01:27 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">streamMul</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.727 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_9_1">?, ?, 1, 1, 1, ?, yes</column>
<column name="- VITIS_LOOP_14_2">0, 64, 3, 1, 1, 0 ~ 63, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 96, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 68, 104, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 54, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 68, 104, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_V_U">buff_V, 1, 0, 0, 0, 50, 32, 1, 1600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_fu_200_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln9_fu_169_p2">+, 0, 0, 14, 6, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln14_fu_210_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln9_1_fu_179_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln9_fu_163_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_pp1_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="OUTPUT_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="buff_V_address0">14, 3, 6, 18</column>
<column name="i_1_reg_152">9, 2, 6, 12</column>
<column name="i_reg_141">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="i_1_reg_152">6, 0, 6, 0</column>
<column name="i_reg_141">6, 0, 6, 0</column>
<column name="icmp_ln14_reg_243">1, 0, 1, 0</column>
<column name="icmp_ln14_reg_243_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="length_read_reg_220">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 5, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 5, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, smul, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, smul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, smul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, smul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, smul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, smul, return value</column>
<column name="INPUT_r_TDATA">in, 32, axis, INPUT_V_data_V, pointer</column>
<column name="INPUT_r_TVALID">in, 1, axis, INPUT_V_last_V, pointer</column>
<column name="INPUT_r_TREADY">out, 1, axis, INPUT_V_last_V, pointer</column>
<column name="INPUT_r_TLAST">in, 1, axis, INPUT_V_last_V, pointer</column>
<column name="INPUT_r_TKEEP">in, 4, axis, INPUT_V_keep_V, pointer</column>
<column name="INPUT_r_TSTRB">in, 4, axis, INPUT_V_strb_V, pointer</column>
<column name="OUTPUT_r_TDATA">out, 32, axis, OUTPUT_V_data_V, pointer</column>
<column name="OUTPUT_r_TVALID">out, 1, axis, OUTPUT_V_last_V, pointer</column>
<column name="OUTPUT_r_TREADY">in, 1, axis, OUTPUT_V_last_V, pointer</column>
<column name="OUTPUT_r_TLAST">out, 1, axis, OUTPUT_V_last_V, pointer</column>
<column name="OUTPUT_r_TKEEP">out, 4, axis, OUTPUT_V_keep_V, pointer</column>
<column name="OUTPUT_r_TSTRB">out, 4, axis, OUTPUT_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
