<profile>

<section name = "Vitis HLS Report for 'Sobel_0_3_0_0_2160_3840_1_false_2_2_2_s'" level="0">
<item name = "Date">Tue Feb 28 22:09:09 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">sobel_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.505 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8315527, 8315527, 55.440 ms, 55.440 ms, 8315527, 8315527, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s_fu_46">xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s, 8315526, 8315526, 55.440 ms, 55.440 ms, 8315526, 8315526, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, -, 344, 1304, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 68, -</column>
<column name="Register">-, -, 36, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s_fu_46">xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s, 6, 0, 344, 1304, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="in_mat_data1_read">9, 2, 1, 2</column>
<column name="p_dstgx_data2_write">9, 2, 1, 2</column>
<column name="p_dstgy_data3_write">9, 2, 1, 2</column>
<column name="p_src_mat_cols_blk_n">9, 2, 1, 2</column>
<column name="p_src_mat_rows_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_xFSobelFilter3x3_0_0_2160_3840_1_0_0_1_2_2_2_1_1_3840_false_s_fu_46_ap_start_reg">1, 0, 1, 0</column>
<column name="height_reg_73">16, 0, 16, 0</column>
<column name="width_reg_68">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Sobel&lt;0, 3, 0, 0, 2160, 3840, 1, false, 2, 2, 2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Sobel&lt;0, 3, 0, 0, 2160, 3840, 1, false, 2, 2, 2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Sobel&lt;0, 3, 0, 0, 2160, 3840, 1, false, 2, 2, 2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Sobel&lt;0, 3, 0, 0, 2160, 3840, 1, false, 2, 2, 2&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Sobel&lt;0, 3, 0, 0, 2160, 3840, 1, false, 2, 2, 2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Sobel&lt;0, 3, 0, 0, 2160, 3840, 1, false, 2, 2, 2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Sobel&lt;0, 3, 0, 0, 2160, 3840, 1, false, 2, 2, 2&gt;, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, Sobel&lt;0, 3, 0, 0, 2160, 3840, 1, false, 2, 2, 2&gt;, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, Sobel&lt;0, 3, 0, 0, 2160, 3840, 1, false, 2, 2, 2&gt;, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, Sobel&lt;0, 3, 0, 0, 2160, 3840, 1, false, 2, 2, 2&gt;, return value</column>
<column name="p_src_mat_rows_dout">in, 32, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_rows_num_data_valid">in, 2, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_rows_fifo_cap">in, 2, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_rows_empty_n">in, 1, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_rows_read">out, 1, ap_fifo, p_src_mat_rows, pointer</column>
<column name="p_src_mat_cols_dout">in, 32, ap_fifo, p_src_mat_cols, pointer</column>
<column name="p_src_mat_cols_num_data_valid">in, 2, ap_fifo, p_src_mat_cols, pointer</column>
<column name="p_src_mat_cols_fifo_cap">in, 2, ap_fifo, p_src_mat_cols, pointer</column>
<column name="p_src_mat_cols_empty_n">in, 1, ap_fifo, p_src_mat_cols, pointer</column>
<column name="p_src_mat_cols_read">out, 1, ap_fifo, p_src_mat_cols, pointer</column>
<column name="in_mat_data1_dout">in, 8, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_num_data_valid">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_fifo_cap">in, 2, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_empty_n">in, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="in_mat_data1_read">out, 1, ap_fifo, in_mat_data1, pointer</column>
<column name="p_dstgx_data2_din">out, 8, ap_fifo, p_dstgx_data2, pointer</column>
<column name="p_dstgx_data2_num_data_valid">in, 2, ap_fifo, p_dstgx_data2, pointer</column>
<column name="p_dstgx_data2_fifo_cap">in, 2, ap_fifo, p_dstgx_data2, pointer</column>
<column name="p_dstgx_data2_full_n">in, 1, ap_fifo, p_dstgx_data2, pointer</column>
<column name="p_dstgx_data2_write">out, 1, ap_fifo, p_dstgx_data2, pointer</column>
<column name="p_dstgy_data3_din">out, 8, ap_fifo, p_dstgy_data3, pointer</column>
<column name="p_dstgy_data3_num_data_valid">in, 2, ap_fifo, p_dstgy_data3, pointer</column>
<column name="p_dstgy_data3_fifo_cap">in, 2, ap_fifo, p_dstgy_data3, pointer</column>
<column name="p_dstgy_data3_full_n">in, 1, ap_fifo, p_dstgy_data3, pointer</column>
<column name="p_dstgy_data3_write">out, 1, ap_fifo, p_dstgy_data3, pointer</column>
</table>
</item>
</section>
</profile>
