
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99652                       # Simulator instruction rate (inst/s)
host_mem_usage                              201491404                       # Number of bytes of host memory used
host_op_rate                                   111014                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 51252.34                       # Real time elapsed on the host
host_tick_rate                               20893891                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5107385318                       # Number of instructions simulated
sim_ops                                    5689702310                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   143                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2037264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4074302                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     80.981849                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       242439739                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    299375405                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      4737932                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    416720929                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     15999338                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     16002785                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3447                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       492707710                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        20619728                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         898040838                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        885366677                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      4736632                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          464204766                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     194342916                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     21082313                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    126154089                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3107385317                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3461755718                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2549717821                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.357702                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.434780                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1541824861     60.47%     60.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    374682239     14.70%     75.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    230812106      9.05%     84.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     55588234      2.18%     86.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     32775538      1.29%     87.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     17358500      0.68%     88.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     30287404      1.19%     89.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     72046023      2.83%     92.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    194342916      7.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2549717821                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     18820355                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2961749980                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             734206971                       # Number of loads committed
system.switch_cpus.commit.membars            23424395                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2104680221     60.80%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    121827619      3.52%     64.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2342339      0.07%     64.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     38953821      1.13%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     25767387      0.74%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10604337      0.31%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     35137027      1.02%     67.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     42284274      1.22%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      5916801      0.17%     68.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     41295649      1.19%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2342368      0.07%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    734206971     21.21%     91.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    296396904      8.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3461755718                       # Class of committed instruction
system.switch_cpus.commit.refs             1030603875                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         310251103                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3107385317                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3461755718                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.826422                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.826422                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1844794217                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1316                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    236046327                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3636508696                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        143179264                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         452612844                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        4770702                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4689                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     122653305                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           492707710                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         259559148                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2301241309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        846718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3347119216                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         9544004                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.191864                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    261997003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    279058805                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.303390                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2568010336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.450872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.803246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1844269466     71.82%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        169487172      6.60%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         36156571      1.41%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         58680922      2.29%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         53135003      2.07%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         25087169      0.98%     85.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         31194944      1.21%     86.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         17125845      0.67%     87.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        332873244     12.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2568010336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      5380726                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        473087487                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.384646                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1082612393                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          299779936                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       234491844                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     756719970                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     21157207                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1967402                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    301849429                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3587815025                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     782832457                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7545519                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3555786581                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        9874015                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     108183043                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        4770702                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     121731061                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1574467                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     29631082                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          375                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        46353                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     27194702                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     22512968                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5452525                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        46353                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1650552                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3730174                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3475409502                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3521304869                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682466                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2371848152                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.371219                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3523001534                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3971870657                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2562222560                       # number of integer regfile writes
system.switch_cpus.ipc                       1.210036                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.210036                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          160      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2138443818     60.01%     60.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    121838526      3.42%     63.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2342339      0.07%     63.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     41275939      1.16%     64.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     25768337      0.72%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11556318      0.32%     65.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     36318058      1.02%     66.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     42284284      1.19%     67.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      7084356      0.20%     68.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     49864486      1.40%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2342368      0.07%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    784228982     22.01%     91.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    299984128      8.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3563332102                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            62028379                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017407                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        11763130     18.96%     18.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           101      0.00%     18.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4559765      7.35%     26.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2947709      4.75%     31.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            12      0.00%     31.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1129574      1.82%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       26154739     42.17%     75.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      15473349     24.95%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3247706112                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   9017355145                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3184803522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3271283328                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3566657817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3563332102                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     21157208                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    126059214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75076                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        74895                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    232224484                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2568010336                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.387585                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.001076                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1317907560     51.32%     51.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    462507985     18.01%     69.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    231014241      9.00%     78.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    166677375      6.49%     84.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    120000319      4.67%     89.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     64125360      2.50%     91.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    134613421      5.24%     97.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     38857692      1.51%     98.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     32306383      1.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2568010336                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.387584                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      377654209                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    739422848                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    336501347                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    442637191                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     65187494                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17129979                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    756719970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    301849429                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4187301188                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      242992331                       # number of misc regfile writes
system.switch_cpus.numCycles               2568011241                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       510896871                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3857899088                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      260017592                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        192935057                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       32424923                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         70531                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6383344155                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3611310952                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4046876178                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         520940524                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       20010497                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        4770702                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     366443666                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        188976994                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3995891996                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    972023512                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     28848655                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         738525675                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     21157210                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    507049393                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5943282853                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7194112556                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        416125632                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       270311140                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          243                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9270794                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          881                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18541588                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            895                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1980335                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       715160                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1321875                       # Transaction distribution
system.membus.trans_dist::ReadExReq             56932                       # Transaction distribution
system.membus.trans_dist::ReadExResp            56932                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1980335                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3049025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3062544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6111569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6111569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    175850240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    176460416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    352310656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               352310656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2037267                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2037267    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2037267                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5806993678                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5821736128                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19219183810                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9143077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3306978                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8001147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           127717                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          127717                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            38                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9143039                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     27812268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27812382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1518409472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1518419200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2037369                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91540480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11308163                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000102                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010215                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11307025     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1124      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11308163                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12055058004                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19329526260                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    130096896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         130099072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     45751168                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       45751168                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1016382                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1016399                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       357431                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            357431                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    121488161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            121490193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      42723735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            42723735                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      42723735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    121488161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           164213928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    714862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2030640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000437018476                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        40418                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        40418                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3669233                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            674945                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1016399                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    357431                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2032798                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  714862                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  2124                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           137973                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           132187                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           134958                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           132843                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           127783                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           130934                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           132221                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           122144                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           114517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           112048                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          116691                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          117142                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          121927                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          125450                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          134537                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          137319                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            48942                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            41000                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            44914                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            43236                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            42778                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            51114                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            51604                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            50122                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            42668                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            37972                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           42851                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           40846                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           41482                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           37454                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           47286                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           50564                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 38521450915                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               10153370000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            76596588415                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18969.79                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37719.79                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1294163                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 344071                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.73                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               48.13                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2032798                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              714862                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1010577                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1010808                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4763                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   4431                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 33364                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 33428                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 40447                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 40459                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 40443                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 40446                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 40446                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 40459                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 40450                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 40448                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 40463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 40508                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 40536                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 40834                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 40784                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 40420                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 40418                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 40418                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    73                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1107272                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   158.689392                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   137.818151                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   128.617943                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        70575      6.37%      6.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       934912     84.43%     90.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        35480      3.20%     94.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        10506      0.95%     94.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        11719      1.06%     96.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        14307      1.29%     97.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        29314      2.65%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          410      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           49      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1107272                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        40418                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     50.240289                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    47.732299                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    15.949456                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            37      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          729      1.80%      1.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         3148      7.79%      9.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         6445     15.95%     25.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         8268     20.46%     46.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         7761     19.20%     65.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         6002     14.85%     80.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3790      9.38%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         2196      5.43%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1127      2.79%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          557      1.38%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          221      0.55%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           85      0.21%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           30      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           13      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        40418                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        40418                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.686006                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.666627                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.812478                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6991     17.30%     17.30% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              52      0.13%     17.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           32675     80.84%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              64      0.16%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             632      1.56%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        40418                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             129963136                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 135936                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               45749312                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              130099072                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            45751168                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      121.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       42.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   121.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    42.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.28                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860097025                       # Total gap between requests
system.mem_ctrls0.avgGap                    779470.60                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    129960960                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     45749312                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2032.010349193839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 121361220.455499351025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 42722001.586625874043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2032764                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       714862                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1367454                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  76595220961                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24841344200500                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     40219.24                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37680.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  34749845.71                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   59.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3702011460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1967665755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6994565340                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1780662060                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    325235530500                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    137327837760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      561540941355                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       524.382814                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 353806886288                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 681295481436                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          4203917760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2234431485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7504447020                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1950766200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    350055636720                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    116426536800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      566908404465                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       529.395103                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 299291248314                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 735811119410                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    130668544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         130671104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     45789312                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       45789312                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1020848                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1020868                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       357729                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            357729                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    122021982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            122024373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      42759355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            42759355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      42759355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    122021982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           164783728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    715458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2039580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000529417332                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        40460                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        40460                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3682961                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            675454                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1020868                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    357729                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2041736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  715458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  2116                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           139383                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           135195                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           134104                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           132252                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           128280                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           131328                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           131432                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           123138                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           115076                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           112198                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          117093                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          118344                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          123594                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          127133                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          134033                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          137037                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            49714                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            41172                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            44362                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            43124                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            43000                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            51556                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            51218                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            50144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            42326                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            37754                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           42440                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           41024                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           41962                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           37618                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           47140                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           50875                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 38750089341                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               10198100000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            76992964341                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18998.68                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               37748.68                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1298541                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 344235                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                63.67                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               48.11                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2041736                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              715458                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1015056                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1015243                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   4758                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   4479                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     43                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     41                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 33354                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 33418                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 40461                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 40482                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 40478                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 40479                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 40484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 40497                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 40487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 40481                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 40497                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 40541                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 40565                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 40895                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 40848                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 40461                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 40460                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 40460                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    88                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1112272                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   158.525080                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   137.757545                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   128.288744                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        70783      6.36%      6.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       939550     84.47%     90.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        35956      3.23%     94.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        10246      0.92%     94.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        11459      1.03%     96.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        14604      1.31%     97.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        29272      2.63%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          341      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           61      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1112272                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        40460                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     50.409540                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    47.876295                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.078191                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            43      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          696      1.72%      1.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         3162      7.82%      9.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         6392     15.80%     25.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         8181     20.22%     45.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         7764     19.19%     64.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         5986     14.79%     79.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         3922      9.69%     89.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         2210      5.46%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1171      2.89%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          503      1.24%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          257      0.64%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           96      0.24%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           52      0.13%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           15      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        40460                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        40460                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.682378                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.662989                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.812439                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7045     17.41%     17.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              61      0.15%     17.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           32674     80.76%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              62      0.15%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             617      1.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        40460                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             130535680                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 135424                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               45787456                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              130671104                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            45789312                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      121.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       42.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   122.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    42.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.29                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860355148                       # Total gap between requests
system.mem_ctrls1.avgGap                    776775.49                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    130533120                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     45787456                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2390.600410816282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 121895519.647316798568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 42757621.532747037709                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2041696                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       715458                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1565776                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  76991398565                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24846489087636                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39144.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     37709.53                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  34728088.98                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   59.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3721896360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1978234830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         7029387120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1780745580                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    326362558440                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    136378103040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      561783593850                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       524.609410                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 351330410287                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 683771957437                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          4219732860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2242837410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         7533499680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1953793800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    350312719830                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    116210196000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      567005448060                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       529.485725                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 298729688300                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 736372679424                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      7233526                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7233527                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      7233526                       # number of overall hits
system.l2.overall_hits::total                 7233527                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2037230                       # number of demand (read+write) misses
system.l2.demand_misses::total                2037267                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2037230                       # number of overall misses
system.l2.overall_misses::total               2037267                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3380619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 180965649294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     180969029913                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3380619                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 180965649294                       # number of overall miss cycles
system.l2.overall_miss_latency::total    180969029913                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      9270756                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9270794                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9270756                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9270794                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.219748                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.219751                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.219748                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.219751                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 91368.081081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88829.267826                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88829.313935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 91368.081081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88829.267826                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88829.313935                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              715160                       # number of writebacks
system.l2.writebacks::total                    715160                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2037230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2037267                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2037230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2037267                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3065091                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 163543642848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 163546707939                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3065091                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 163543642848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 163546707939                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.219748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.219751                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.219748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.219751                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82840.297297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80277.456570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80277.503115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82840.297297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80277.456570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80277.503115                       # average overall mshr miss latency
system.l2.replacements                        2037369                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2591818                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2591818                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2591818                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2591818                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          561                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           561                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        70785                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 70785                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        56932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               56932                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5283581403                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5283581403                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       127717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            127717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.445767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92805.125465                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92805.125465                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        56932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          56932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4796795411                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4796795411                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.445767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84254.819978                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84254.819978                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3380619                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3380619                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.973684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 91368.081081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91368.081081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3065091                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3065091                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.973684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82840.297297                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82840.297297                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      7162741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7162741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1980298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1980298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 175682067891                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 175682067891                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9143039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9143039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.216591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.216591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88714.965066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88714.965066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1980298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1980298                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 158746847437                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 158746847437                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.216591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.216591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80163.110520                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80163.110520                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    25057117                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2045561                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.249509                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.188211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       450.418159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.111242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7737.282388                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.054983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.944492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1596                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1093                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 298698889                       # Number of tag accesses
system.l2.tags.data_accesses                298698889                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139312276                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    259559094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2259763458                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    259559094                       # number of overall hits
system.cpu.icache.overall_hits::total      2259763458                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           54                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            928                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           54                       # number of overall misses
system.cpu.icache.overall_misses::total           928                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4640793                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4640793                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4640793                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4640793                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    259559148                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2259764386                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    259559148                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2259764386                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85940.611111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5000.854526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85940.611111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5000.854526                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          288                       # number of writebacks
system.cpu.icache.writebacks::total               288                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3438165                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3438165                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3438165                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3438165                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90478.026316                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90478.026316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90478.026316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90478.026316                       # average overall mshr miss latency
system.cpu.icache.replacements                    288                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    259559094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2259763458                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           54                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           928                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4640793                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4640793                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    259559148                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2259764386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85940.611111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5000.854526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3438165                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3438165                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90478.026316                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90478.026316                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.933967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2259764370                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               912                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2477811.809211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   603.997317                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    19.936649                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.031950                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       88130811966                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      88130811966                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633374888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    929506274                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1562881162                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633374888                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    929506274                       # number of overall hits
system.cpu.dcache.overall_hits::total      1562881162                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6166984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     53554894                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       59721878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6166984                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     53554894                       # number of overall misses
system.cpu.dcache.overall_misses::total      59721878                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1867782947599                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1867782947599                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1867782947599                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1867782947599                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    983061168                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1622603040                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    983061168                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1622603040                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.054478                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036806                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.054478                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036806                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34876.046017                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31274.685428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34876.046017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31274.685428                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        68393                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    112776400                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4022                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1572084                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.004724                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.736879                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4598663                       # number of writebacks
system.cpu.dcache.writebacks::total           4598663                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     44284239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     44284239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     44284239                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     44284239                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      9270655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9270655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      9270655                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9270655                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 257059834731                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 257059834731                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 257059834731                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 257059834731                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005713                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005713                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27728.335779                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27728.335779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27728.335779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27728.335779                       # average overall mshr miss latency
system.cpu.dcache.replacements               15437557                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453489005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    654196516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1107685521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5828631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     53414521                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      59243152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1860853065375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1860853065375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    707611037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1166928673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.075486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050768                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34837.962235                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31410.433148                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     44162207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     44162207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9252314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9252314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 256793371314                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 256793371314                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007929                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 27754.502421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27754.502421                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179885883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    275309758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      455195641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       140373                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       478726                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6929882224                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6929882224                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    275450131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    455674367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001051                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49367.629273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14475.675489                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       122032                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       122032                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        18341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    266463417                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    266463417                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14528.292732                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14528.292732                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     21082128                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     34577746                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          244                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          317                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     15673362                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     15673362                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     21082372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     34578063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 64235.090164                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49442.782334                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          143                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          101                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1032492                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1032492                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10222.693069                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10222.693069                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     21082170                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     34577861                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     21082170                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     34577861                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1647474582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15437813                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.716838                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.199148                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.800164                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.528122                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.471876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       54151724661                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      54151724661                       # Number of data accesses

---------- End Simulation Statistics   ----------
