OpenROAD 0a584d123190322b0725d5440c2c486d91d3afd8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/runs/run_1/tmp/merged.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/runs/run_1/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/runs/run_1/results/routing/riscv_cpu.def
[INFO ODB-0128] Design: riscv_cpu
[INFO ODB-0094] 		Created 100000 Insts
[INFO ODB-0094] 		Created 200000 Insts
[INFO ODB-0130]     Created 170 pins.
[INFO ODB-0131]     Created 224846 components and 870853 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 836710 connections.
[INFO ODB-0133]     Created 9405 nets and 34139 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/runs/run_1/results/routing/riscv_cpu.def
Top-level design name: riscv_cpu
Found default power net 'VPWR'
Found default ground net 'VGND'
Found 1 power ports.
Found 1 ground ports.
Modified power connections of 224846/224846 cells.
