Command: vcs -R -full64 ../tb.v ../huffman.v -kdb -lca -debug_access+all -l huffman.log \
+define+tb2
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version S-2021.09_Full64 -- Thu Apr 27 01:11:33 2023

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file '../tb.v'

Warning-[TMR] Text macro redefined
../tb.v, 15
  Text macro (PAT) is redefined. The last definition will override previous 
  ones.
  Location of previous definition: ../tb.v, 10.
  Previous value: "../pattern1.dat"


Warning-[TMR] Text macro redefined
../tb.v, 16
  Text macro (EXP) is redefined. The last definition will override previous 
  ones.
  Location of previous definition: ../tb.v, 11.
  Previous value: "../golden1.dat"

Parsing design file '../huffman.v'
Top Level Modules:
       tb
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module tb
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2021.09/linux64/lib -L/usr/cad/synopsys/vcs/2021.09/linux64/lib \
-Wl,-rpath-link=./ -Wl,--no-as-needed  /usr/lib64/libnuma.so.1     _16555_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /usr/cad/synopsys/vcs/2021.09/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/2021.09/linux64/lib/vcs_save_restore_new.o \
/usr/cad/synopsys/verdi/2022.06//share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
Command: /users/m1053011/Desktop/verilog_sim/ic_contest/2018_grad_cell/verilog/run_sim/./simv -lca -a huffman.log +define+tb2
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09_Full64; Runtime version S-2021.09_Full64;  Apr 27 01:11 2023
*Verdi* Loading libsscore_vcs202109.so
FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'huffman.fsdb'
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
../pattern2.dat and ../golden2.dat were used for this simulation.
Check CNT : PASS
Check HC : PASS
Check M : PASS
You PASS the contest now.
$finish called from file "../tb.v", line 185.
$finish at simulation time               119000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1190000 ps
CPU Time:      0.210 seconds;       Data structure size:   0.0Mb
Thu Apr 27 01:11:36 2023
CPU time: .336 seconds to compile + .213 seconds to elab + .176 seconds to link + .234 seconds in simulation
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
