//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_cat_40 // -- Begin function triton_poi_fused_cat_40
                                        // @triton_poi_fused_cat_40
.visible .entry triton_poi_fused_cat_40(
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_19,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_20,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_21,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_22,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_23,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_24,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_25,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_26,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_27,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_28,
	.param .u64 .ptr .global .align 1 triton_poi_fused_cat_40_param_29,
	.param .u32 triton_poi_fused_cat_40_param_30
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<66>;
	.reg .b32 	%r<96>;
	.reg .f32 	%f<40>;
	.reg .b64 	%rd<138>;
	.loc	1 19 0                          // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:19:0

// %bb.0:
	ld.param.u64 	%rd40, [triton_poi_fused_cat_40_param_0];
	ld.param.u64 	%rd41, [triton_poi_fused_cat_40_param_1];
$L__tmp0:
	.loc	1 21 28                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:21:33
	shl.b32 	%r43, %r1, 7;
	.loc	1 22 36                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:22:36
	mov.u32 	%r44, %tid.x;
	and.b32  	%r45, %r44, 127;
	ld.param.u64 	%rd42, [triton_poi_fused_cat_40_param_4];
	.loc	1 22 23                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:22:23
	or.b32  	%r46, %r43, %r45;
	.loc	1 24 21                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:24:21
	bfe.s32 	%r47, %r1, 24, 1;
	shr.u32 	%r48, %r47, 30;
	add.s32 	%r49, %r46, %r48;
	shr.s32 	%r50, %r49, 2;
	ld.param.u64 	%rd43, [triton_poi_fused_cat_40_param_6];
	ld.param.u64 	%rd44, [triton_poi_fused_cat_40_param_7];
	.loc	1 25 19                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:25:19
	shr.s32 	%r52, %r46, 31;
	shr.u32 	%r53, %r52, 22;
	add.s32 	%r54, %r46, %r53;
	shr.s32 	%r55, %r54, 10;
	ld.param.u64 	%rd45, [triton_poi_fused_cat_40_param_8];
	.loc	1 27 21                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:27:21
	shr.u32 	%r56, %r46, 31;
	add.s32 	%r57, %r46, %r56;
	shr.s32 	%r58, %r57, 1;
	ld.param.u64 	%rd46, [triton_poi_fused_cat_40_param_9];
	.loc	1 27 26                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:27:26
	shr.u32 	%r59, %r57, 31;
	add.s32 	%r60, %r58, %r59;
	and.b32  	%r61, %r60, -2;
	sub.s32 	%r62, %r58, %r61;
	ld.param.u64 	%rd47, [triton_poi_fused_cat_40_param_10];
	.loc	1 28 19                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:28:19
	and.b32  	%r63, %r57, -2;
	ld.param.u64 	%rd48, [triton_poi_fused_cat_40_param_11];
	sub.s32 	%r64, %r46, %r63;
	ld.param.u64 	%rd49, [triton_poi_fused_cat_40_param_12];
	.loc	1 35 35                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:35:35
	and.b32  	%r65, %r54, -1024;
	ld.param.u64 	%rd50, [triton_poi_fused_cat_40_param_13];
	sub.s32 	%r66, %r46, %r65;
	ld.param.u64 	%rd51, [triton_poi_fused_cat_40_param_14];
	.loc	1 35 48                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:35:48
	shl.b32 	%r67, %r55, 9;
	ld.param.u64 	%rd52, [triton_poi_fused_cat_40_param_15];
	.loc	1 35 44                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:35:44
	add.s32 	%r68, %r67, %r66;
	ld.param.u64 	%rd53, [triton_poi_fused_cat_40_param_16];
	ld.param.u64 	%rd54, [triton_poi_fused_cat_40_param_17];
	.loc	1 35 30                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:35:30
	mul.wide.s32 	%rd55, %r68, 4;
	add.s64 	%rd1, %rd40, %rd55;
	ld.param.u64 	%rd56, [triton_poi_fused_cat_40_param_18];
	.loc	1 40 58                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:40:58
	shl.b32 	%r69, %r55, 7;
	ld.param.u64 	%rd57, [triton_poi_fused_cat_40_param_19];
	ld.param.u64 	%rd58, [triton_poi_fused_cat_40_param_20];
	ld.param.u64 	%rd59, [triton_poi_fused_cat_40_param_21];
	.loc	1 26 19                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:26:19
	and.b32  	%r70, %r49, -4;
	sub.s32 	%r71, %r46, %r70;
	shr.s32 	%r72, %r49, 31;
	shr.u32 	%r73, %r72, 24;
	add.s32 	%r74, %r50, %r73;
	and.b32  	%r75, %r74, -256;
	sub.s32 	%r76, %r50, %r75;
	ld.param.u64 	%rd60, [triton_poi_fused_cat_40_param_22];
	ld.param.u64 	%rd61, [triton_poi_fused_cat_40_param_23];
	.loc	1 34 18                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:34:18
	setp.lt.s32 	%p1, %r76, 128;
	ld.param.u64 	%rd62, [triton_poi_fused_cat_40_param_24];
	mov.b32 	%r3, 0;
	.loc	1 35 53                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:35:53
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r3;
	// end inline asm
	ld.param.u64 	%rd63, [triton_poi_fused_cat_40_param_25];
	.loc	1 39 18                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:39:18
	and.b32  	%r77, %r76, -32;
	ld.param.u64 	%rd64, [triton_poi_fused_cat_40_param_26];
	setp.eq.s32 	%p3, %r77, 128;
	ld.param.u64 	%rd65, [triton_poi_fused_cat_40_param_27];
	ld.param.u64 	%rd66, [triton_poi_fused_cat_40_param_28];
	.loc	1 40 36                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:40:36
	add.s32 	%r78, %r69, %r71;
	add.s32 	%r79, %r76, -128;
	ld.param.u64 	%rd67, [triton_poi_fused_cat_40_param_29];
	.loc	1 40 39                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:40:39
	shl.b32 	%r80, %r79, 2;
	.loc	1 40 54                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:40:54
	add.s32 	%r81, %r78, %r80;
	.loc	1 40 31                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:40:31
	mul.wide.s32 	%rd68, %r81, 4;
	add.s64 	%rd2, %rd41, %rd68;
	.loc	1 40 63                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:40:63
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p3 ld.global.b32 { %r4 }, [ %rd2 + 0 ];
	@!%p3 mov.u32 %r4, %r3;
	// end inline asm
	mov.b32 	%f1, %r4;
	.loc	1 50 34                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:50:34
	shl.b32 	%r82, %r55, 5;
	.loc	1 50 40                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:50:40
	add.s32 	%r83, %r79, %r82;
	.loc	1 50 31                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:50:31
	mul.wide.s32 	%rd69, %r83, 4;
	add.s64 	%rd3, %rd42, %rd69;
	.loc	1 50 55                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:50:55
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r6 }, [ %rd3 + 0 ];
	@!%p3 mov.u32 %r6, %r3;
	// end inline asm
	mov.b32 	%f2, %r6;
	.loc	1 55 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:55:20
	sub.f32 	%f3, %f2, %f2;
	.loc	1 56 31                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:56:31
	mul.wide.s32 	%rd70, %r64, 4;
	add.s64 	%rd4, %rd43, %rd70;
	.loc	1 56 36                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:56:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r8 }, [ %rd4 + 0 ];
	@!%p3 mov.u32 %r8, %r3;
	// end inline asm
	mov.b32 	%f4, %r8;
	.loc	1 58 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:58:20
	fma.rn.f32 	%f5, %f3, %f4, %f2;
	.loc	1 59 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:59:20
	sub.f32 	%f6, %f5, %f1;
	.loc	1 60 31                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:60:31
	mul.wide.s32 	%rd71, %r62, 4;
	add.s64 	%rd5, %rd44, %rd71;
	.loc	1 60 36                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:60:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r10 }, [ %rd5 + 0 ];
	@!%p3 mov.u32 %r10, %r3;
	// end inline asm
	mov.b32 	%f7, %r10;
	.loc	1 62 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:62:20
	fma.rn.f32 	%f8, %f6, %f7, %f1;
	.loc	1 68 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:68:20
	setp.eq.s32 	%p11, %r77, 160;
	.loc	1 69 39                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:69:39
	shl.b32 	%r84, %r76, 2;
	.loc	1 69 31                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:69:31
	cvt.s64.s32 	%rd72, %r78;
	cvt.s64.s32 	%rd73, %r84;
	add.s64 	%rd74, %rd72, %rd73;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd76, %rd45, %rd75;
	add.s64 	%rd6, %rd76, -2560;
	.loc	1 69 63                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:69:63
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p11 ld.global.b32 { %r12 }, [ %rd6 + 0 ];
	@!%p11 mov.u32 %r12, %r3;
	// end inline asm
	mov.b32 	%f9, %r12;
	.loc	1 70 31                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:70:31
	mul.wide.s32 	%rd77, %r62, 8;
	add.s64 	%rd8, %rd46, %rd77;
	.loc	1 70 36                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:70:36
	// begin inline asm
	mov.u64 %rd7, 0x0;
	@%p11 ld.global.L1::evict_last.b64 { %rd7 }, [ %rd8 + 0 ];
	@!%p11 mov.u64 %rd7, 0x0;
	// end inline asm
	.loc	1 74 35                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:74:35
	shr.u64 	%rd78, %rd7, 62;
	and.b64  	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd79, %rd7;
	.loc	1 75 32                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:75:32
	mul.wide.s32 	%rd81, %r64, 8;
	add.s64 	%rd10, %rd47, %rd81;
	.loc	1 75 37                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:75:37
	// begin inline asm
	mov.u64 %rd9, 0x0;
	@%p11 ld.global.L1::evict_last.b64 { %rd9 }, [ %rd10 + 0 ];
	@!%p11 mov.u64 %rd9, 0x0;
	// end inline asm
	.loc	1 79 32                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:79:32
	shl.b64 	%rd82, %rd9, 2;
	add.s64 	%rd83, %rd48, %rd82;
	shr.u64 	%rd84, %rd9, 60;
	and.b64  	%rd85, %rd84, 8;
	add.s64 	%rd86, %rd83, %rd85;
	shl.b64 	%rd87, %rd80, 3;
	add.s64 	%rd88, %rd86, %rd87;
	mul.wide.s32 	%rd89, %r84, 4;
	add.s64 	%rd90, %rd88, %rd89;
	mul.wide.s32 	%rd91, %r69, 4;
	add.s64 	%rd92, %rd90, %rd91;
	add.s64 	%rd11, %rd92, -2560;
	.loc	1 79 77                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:79:77
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r14 }, [ %rd11 + 0 ];
	@!%p11 mov.u32 %r14, %r3;
	// end inline asm
	mov.b32 	%f10, %r14;
	.loc	1 80 32                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:80:32
	add.s64 	%rd13, %rd49, %rd81;
	.loc	1 80 37                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:80:37
	// begin inline asm
	mov.u64 %rd12, 0x0;
	@%p11 ld.global.L1::evict_last.b64 { %rd12 }, [ %rd13 + 0 ];
	@!%p11 mov.u64 %rd12, 0x0;
	// end inline asm
	.loc	1 84 32                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:84:32
	shl.b64 	%rd93, %rd12, 2;
	add.s64 	%rd94, %rd48, %rd93;
	shr.u64 	%rd95, %rd12, 60;
	and.b64  	%rd96, %rd95, 8;
	add.s64 	%rd97, %rd94, %rd96;
	add.s64 	%rd98, %rd97, %rd87;
	add.s64 	%rd99, %rd98, %rd89;
	add.s64 	%rd100, %rd99, %rd91;
	add.s64 	%rd14, %rd100, -2560;
	.loc	1 84 77                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:84:77
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r16 }, [ %rd14 + 0 ];
	@!%p11 mov.u32 %r16, %r3;
	// end inline asm
	mov.b32 	%f11, %r16;
	.loc	1 85 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:85:20
	sub.f32 	%f12, %f11, %f10;
	.loc	1 86 32                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:86:32
	add.s64 	%rd15, %rd50, %rd70;
	.loc	1 86 37                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:86:37
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r18 }, [ %rd15 + 0 ];
	@!%p11 mov.u32 %r18, %r3;
	// end inline asm
	mov.b32 	%f13, %r18;
	.loc	1 88 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:88:20
	fma.rn.f32 	%f14, %f12, %f13, %f10;
	.loc	1 89 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:89:20
	sub.f32 	%f15, %f14, %f9;
	.loc	1 90 32                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:90:32
	add.s64 	%rd16, %rd51, %rd71;
	.loc	1 90 37                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:90:37
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p11 ld.global.L1::evict_last.b32 { %r20 }, [ %rd16 + 0 ];
	@!%p11 mov.u32 %r20, %r3;
	// end inline asm
	mov.b32 	%f16, %r20;
	.loc	1 92 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:92:20
	fma.rn.f32 	%f17, %f15, %f16, %f9;
	.loc	1 98 20                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:98:20
	setp.eq.s32 	%p27, %r77, 192;
	.loc	1 99 49                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:99:49
	add.s32 	%r85, %r76, -192;
	.loc	1 99 40                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:99:40
	shl.b32 	%r86, %r85, 2;
	.loc	1 99 55                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:99:55
	add.s32 	%r87, %r78, %r86;
	.loc	1 99 32                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:99:32
	mul.wide.s32 	%rd101, %r87, 4;
	add.s64 	%rd17, %rd52, %rd101;
	.loc	1 99 64                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:99:64
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p27 ld.global.b32 { %r22 }, [ %rd17 + 0 ];
	@!%p27 mov.u32 %r22, %r3;
	// end inline asm
	mov.b32 	%f18, %r22;
	.loc	1 100 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:100:32
	add.s64 	%rd19, %rd53, %rd77;
	.loc	1 100 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:100:37
	// begin inline asm
	mov.u64 %rd18, 0x0;
	@%p27 ld.global.L1::evict_last.b64 { %rd18 }, [ %rd19 + 0 ];
	@!%p27 mov.u64 %rd18, 0x0;
	// end inline asm
	.loc	1 102 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:102:20
	add.s64 	%rd102, %rd18, 3;
	.loc	1 103 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:103:20
	setp.lt.s64 	%p60, %rd18, 0;
	.loc	1 104 35                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:104:35
	selp.b64 	%rd103, %rd102, %rd18, %p60;
	.loc	1 105 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:105:32
	add.s64 	%rd21, %rd54, %rd81;
	.loc	1 105 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:105:37
	// begin inline asm
	mov.u64 %rd20, 0x0;
	@%p27 ld.global.L1::evict_last.b64 { %rd20 }, [ %rd21 + 0 ];
	@!%p27 mov.u64 %rd20, 0x0;
	// end inline asm
	.loc	1 106 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:106:20
	add.s64 	%rd104, %rd20, 3;
	.loc	1 107 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:107:20
	setp.lt.s64 	%p61, %rd20, 0;
	.loc	1 108 35                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:108:35
	selp.b64 	%rd105, %rd104, %rd20, %p61;
	.loc	1 109 53                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:109:53
	mul.lo.s32 	%r88, %r85, 9;
	.loc	1 109 72                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:109:72
	mul.lo.s32 	%r89, %r55, 288;
	.loc	1 109 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:109:32
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd107, %rd56, %rd106;
	mul.lo.s64 	%rd108, %rd103, 12;
	add.s64 	%rd109, %rd107, %rd108;
	mul.wide.s32 	%rd110, %r88, 4;
	add.s64 	%rd111, %rd109, %rd110;
	mul.wide.s32 	%rd112, %r89, 4;
	add.s64 	%rd22, %rd111, %rd112;
	.loc	1 109 77                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:109:77
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p27 ld.global.L1::evict_last.b32 { %r24 }, [ %rd22 + 0 ];
	@!%p27 mov.u32 %r24, %r3;
	// end inline asm
	mov.b32 	%f19, %r24;
	.loc	1 110 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:110:32
	add.s64 	%rd24, %rd57, %rd81;
	.loc	1 110 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:110:37
	// begin inline asm
	mov.u64 %rd23, 0x0;
	@%p27 ld.global.L1::evict_last.b64 { %rd23 }, [ %rd24 + 0 ];
	@!%p27 mov.u64 %rd23, 0x0;
	// end inline asm
	.loc	1 111 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:111:20
	add.s64 	%rd113, %rd23, 3;
	.loc	1 112 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:112:20
	setp.lt.s64 	%p62, %rd23, 0;
	.loc	1 113 35                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:113:35
	selp.b64 	%rd114, %rd113, %rd23, %p62;
	.loc	1 114 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:114:32
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd116, %rd56, %rd115;
	add.s64 	%rd117, %rd116, %rd108;
	add.s64 	%rd118, %rd117, %rd110;
	add.s64 	%rd25, %rd118, %rd112;
	.loc	1 114 77                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:114:77
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p27 ld.global.L1::evict_last.b32 { %r26 }, [ %rd25 + 0 ];
	@!%p27 mov.u32 %r26, %r3;
	// end inline asm
	mov.b32 	%f20, %r26;
	.loc	1 115 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:115:20
	sub.f32 	%f21, %f20, %f19;
	.loc	1 116 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:116:32
	add.s64 	%rd26, %rd58, %rd70;
	.loc	1 116 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:116:37
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p27 ld.global.L1::evict_last.b32 { %r28 }, [ %rd26 + 0 ];
	@!%p27 mov.u32 %r28, %r3;
	// end inline asm
	mov.b32 	%f22, %r28;
	.loc	1 118 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:118:20
	fma.rn.f32 	%f23, %f21, %f22, %f19;
	.loc	1 119 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:119:20
	sub.f32 	%f24, %f23, %f18;
	.loc	1 120 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:120:32
	add.s64 	%rd27, %rd59, %rd71;
	.loc	1 120 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:120:37
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p27 ld.global.L1::evict_last.b32 { %r30 }, [ %rd27 + 0 ];
	@!%p27 mov.u32 %r30, %r3;
	// end inline asm
	mov.b32 	%f25, %r30;
	.loc	1 122 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:122:20
	fma.rn.f32 	%f26, %f24, %f25, %f18;
	.loc	1 125 20                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:125:20
	setp.gt.s32 	%p43, %r76, 223;
	.loc	1 128 49                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:128:49
	add.s32 	%r90, %r76, -224;
	.loc	1 128 40                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:128:40
	shl.b32 	%r91, %r90, 2;
	.loc	1 128 55                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:128:55
	add.s32 	%r92, %r78, %r91;
	.loc	1 128 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:128:32
	mul.wide.s32 	%rd119, %r92, 4;
	add.s64 	%rd28, %rd60, %rd119;
	.loc	1 128 64                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:128:64
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p43 ld.global.b32 { %r32 }, [ %rd28 + 0 ];
	@!%p43 mov.u32 %r32, %r3;
	// end inline asm
	mov.b32 	%f27, %r32;
	.loc	1 129 32                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:129:32
	add.s64 	%rd30, %rd61, %rd77;
	.loc	1 129 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:129:37
	// begin inline asm
	mov.u64 %rd29, 0x0;
	@%p43 ld.global.L1::evict_last.b64 { %rd29 }, [ %rd30 + 0 ];
	@!%p43 mov.u64 %rd29, 0x0;
	// end inline asm
	.loc	1 131 21                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:131:21
	add.s64 	%rd120, %rd29, 6;
	.loc	1 132 21                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:132:21
	setp.lt.s64 	%p63, %rd29, 0;
	.loc	1 133 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:133:38
	selp.b64 	%rd121, %rd120, %rd29, %p63;
	.loc	1 134 33                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:134:33
	add.s64 	%rd32, %rd62, %rd81;
	.loc	1 134 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:134:38
	// begin inline asm
	mov.u64 %rd31, 0x0;
	@%p43 ld.global.L1::evict_last.b64 { %rd31 }, [ %rd32 + 0 ];
	@!%p43 mov.u64 %rd31, 0x0;
	// end inline asm
	.loc	1 135 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:135:22
	add.s64 	%rd122, %rd31, 6;
	.loc	1 136 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:136:22
	setp.lt.s64 	%p64, %rd31, 0;
	.loc	1 137 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:137:38
	selp.b64 	%rd123, %rd122, %rd31, %p64;
	.loc	1 138 57                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:138:57
	mul.lo.s32 	%r93, %r90, 36;
	.loc	1 138 77                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:138:77
	mul.lo.s32 	%r94, %r55, 1152;
	.loc	1 138 33                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:138:33
	shl.b64 	%rd124, %rd123, 2;
	add.s64 	%rd125, %rd63, %rd124;
	mul.lo.s64 	%rd126, %rd121, 24;
	add.s64 	%rd127, %rd125, %rd126;
	mul.wide.s32 	%rd128, %r93, 4;
	add.s64 	%rd129, %rd127, %rd128;
	mul.wide.s32 	%rd130, %r94, 4;
	add.s64 	%rd33, %rd129, %rd130;
	.loc	1 138 82                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:138:82
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p43 ld.global.L1::evict_last.b32 { %r34 }, [ %rd33 + 0 ];
	@!%p43 mov.u32 %r34, %r3;
	// end inline asm
	mov.b32 	%f28, %r34;
	.loc	1 139 33                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:139:33
	add.s64 	%rd35, %rd64, %rd81;
	.loc	1 139 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:139:38
	// begin inline asm
	mov.u64 %rd34, 0x0;
	@%p43 ld.global.L1::evict_last.b64 { %rd34 }, [ %rd35 + 0 ];
	@!%p43 mov.u64 %rd34, 0x0;
	// end inline asm
	.loc	1 140 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:140:22
	add.s64 	%rd131, %rd34, 6;
	.loc	1 141 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:141:22
	setp.lt.s64 	%p65, %rd34, 0;
	.loc	1 142 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:142:38
	selp.b64 	%rd132, %rd131, %rd34, %p65;
	.loc	1 143 33                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:143:33
	shl.b64 	%rd133, %rd132, 2;
	add.s64 	%rd134, %rd63, %rd133;
	add.s64 	%rd135, %rd134, %rd126;
	add.s64 	%rd136, %rd135, %rd128;
	add.s64 	%rd36, %rd136, %rd130;
	.loc	1 143 82                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:143:82
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p43 ld.global.L1::evict_last.b32 { %r36 }, [ %rd36 + 0 ];
	@!%p43 mov.u32 %r36, %r3;
	// end inline asm
	mov.b32 	%f29, %r36;
	.loc	1 144 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:144:22
	sub.f32 	%f30, %f29, %f28;
	.loc	1 145 33                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:145:33
	add.s64 	%rd37, %rd65, %rd70;
	.loc	1 145 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:145:38
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p43 ld.global.L1::evict_last.b32 { %r38 }, [ %rd37 + 0 ];
	@!%p43 mov.u32 %r38, %r3;
	// end inline asm
	mov.b32 	%f31, %r38;
	.loc	1 147 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:147:22
	fma.rn.f32 	%f32, %f30, %f31, %f28;
	.loc	1 148 22                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:148:22
	sub.f32 	%f33, %f32, %f27;
	.loc	1 149 33                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:149:33
	add.s64 	%rd38, %rd66, %rd71;
	.loc	1 149 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:149:38
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p43 ld.global.L1::evict_last.b32 { %r40 }, [ %rd38 + 0 ];
	@!%p43 mov.u32 %r40, %r3;
	// end inline asm
	mov.b32 	%f34, %r40;
	.loc	1 151 21                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:151:21
	fma.rn.f32 	%f35, %f33, %f34, %f27;
	.loc	1 153 37                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:153:37
	selp.f32 	%f36, %f35, 0f00000000, %p43;
	.loc	1 0 0                           // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:0:0
	selp.f32 	%f37, %f26, %f36, %p27;
	selp.f32 	%f38, %f17, %f37, %p11;
	selp.f32 	%f39, %f8, %f38, %p3;
	.loc	1 158 25                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:158:25
	mul.wide.s32 	%rd137, %r46, 4;
	add.s64 	%rd39, %rd67, %rd137;
	.loc	1 158 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:158:38
	mov.b32 	%r95, %f39;
	.loc	1 157 34                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:157:34
	selp.b32 	%r42, %r2, %r95, %p1;
	mov.pred 	%p59, -1;
	.loc	1 158 38                        // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:158:38
	// begin inline asm
	@%p59 st.global.b32 [ %rd39 + 0 ], { %r42 };
	// end inline asm
	.loc	1 158 4                         // cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py:158:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/ep/cepfvyuoprqnl4rrg5ydqqffkor4n5igg4op6hxv7mrhrztzys63.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 101
.b8 112
.b8 102
.b8 118
.b8 121
.b8 117
.b8 111
.b8 112
.b8 114
.b8 113
.b8 110
.b8 108
.b8 52
.b8 114
.b8 114
.b8 103
.b8 53
.b8 121
.b8 100
.b8 113
.b8 113
.b8 102
.b8 102
.b8 107
.b8 111
.b8 114
.b8 52
.b8 110
.b8 53
.b8 105
.b8 103
.b8 103
.b8 52
.b8 111
.b8 112
.b8 54
.b8 104
.b8 120
.b8 118
.b8 55
.b8 109
.b8 114
.b8 104
.b8 114
.b8 122
.b8 116
.b8 122
.b8 121
.b8 115
.b8 54
.b8 51
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 101
.b8 112
.b8 0
	}
	.section	.debug_macinfo	{	}
