-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Thu Mar  2 23:22:40 2023
-- Host        : DESKTOP-C3MDEKS running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ fcnnW_blkmem_sim_netlist.vhdl
-- Design      : fcnnW_blkmem
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"9305AD8657FE2B48E8770D4994D051D4D788063657341247032F9C33598BEA0A",
      INITP_01 => X"F822585591B41C8CC7CD5766572556876E614D301C85EF1A4C336245559EE8AC",
      INITP_02 => X"9FD9561043E85717167F40014C897A638C55761438AFA8FC9557EF9A42BAFF09",
      INITP_03 => X"027B5536B8F8BF3EC96777D45CBDEF28C614E90647E66F00D8225611C0668AB6",
      INITP_04 => X"1857221119CBAD2B9654EDFF45EA320C1D761E4485E4025B0A9D4713146C4314",
      INITP_05 => X"96217E17A2BE4E499CA582AF7117C68767FE8D448FFB434F132051E4FE77E753",
      INITP_06 => X"4C541A4047904F1703B942AB16232239D46F4046C9CDBF46DD76845538FAA94C",
      INITP_07 => X"83C9470D83FD722C9C5340785FD03B52D9543504299B2961803438B9C5FF333C",
      INITP_08 => X"520A05591BB4DA07FB25C0607CCEFC3AC4780443B4FEBA2D4831578B835E8B27",
      INITP_09 => X"BF65824139CBB449871C2C07D1FFBFBC882701DCF258C01782FD131466FC834D",
      INITP_0A => X"4654E806E6EE6E41AD37594096D9DA2E86981C3212F5D6727E082D750F36CE03",
      INITP_0B => X"C2780B6DE4D3D99AC2CD547ACAEAC313932729D0AFB4B6D6BB74661D78EBE0ED",
      INITP_0C => X"00000000000000000000000000000000F83741453DFA6FA88A48E995A5BAC649",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DD8065A6D29D66D8B50E973EF8A0E0F77CB5AD778FCDAFBE8C87F953472896ED",
      INIT_01 => X"63FB35C90A65CBEBBDF4AABF20A7CD5100E4836D1623630A8D8BDD9B5C85D9E8",
      INIT_02 => X"1B755F4FCC5128BD35479C00556939933B4C0414DB1E86B259BA2A4AD003FF2C",
      INIT_03 => X"079F571241A2DEEBECB3FF26E4EBB4FFF494B4BB9AF78D909A8CA3419040F64D",
      INIT_04 => X"58E82410C13186A92BE80B976CE03AA657067FE0F788157ACBE0B0D62BA126B8",
      INIT_05 => X"EFC547D68C8B6F307A188BD45A81EA8271DB58FAC96761C32562C6D504AF63CD",
      INIT_06 => X"82B57755C836B01708ACCB84E13B5C4E62D0BCB72E918C214BA7E5298136846F",
      INIT_07 => X"F0A886FAA8ACAC77D8AB2C8BFFE43F76952DDA43130CB2A7C9A3E4201C19B071",
      INIT_08 => X"93C0004D0F8076008CE45809DF0A8C5C835ED361BD637FC14F7959EAB3C52DBA",
      INIT_09 => X"06D774E6B23A7F483BBBE234FA043EED752CFDC8036EA434A35F4DEE4D237DCC",
      INIT_0A => X"8A7EC2089DD60FAFFDD99D4F46AF09351A23F1DEE6D7FAA06A96ECAF0DD3B30F",
      INIT_0B => X"5C05B89BC0CFDDDBC802F358FE4B28A9D1A1703766CDAE0537C4C02840A64510",
      INIT_0C => X"531D80458EEE5F4C060ECC4043F53DB30B861EB0888AABACC86F86537A2BB12F",
      INIT_0D => X"499EBE0EA9AF60229A98B0888FAA5FD37B789A06EFAB958677A2FD1B07E9E182",
      INIT_0E => X"A07719D6CC04135B4864F10E73FA5AD106074C02179504EDF656363DF55D4403",
      INIT_0F => X"E51A75E495C45556D3E6DCAB4C5389316BDD2E408F071E201EB3D031D8031482",
      INIT_10 => X"C105972DD2C7CE2C2A7BF475B4B881C9E61EEA404E6D522E03AFB8EEB763ACDA",
      INIT_11 => X"D9D666FF2C640F37A0247113FA91CB76D9815E4E387A2092EEE1FB60B9DBEC09",
      INIT_12 => X"ADC2F4FEF7FB228BA010E6FFB38B7B078687A574CE347B9D65210F74F4DD217F",
      INIT_13 => X"C667AB78CEB590C5747C3AB2CC6DB9ADD593DCFE7E0BE7665371201D586499B2",
      INIT_14 => X"4BB71C5BF07C3DB3EE6BF62BC77828D5F1658CA6E634C166AC881838E548ECA0",
      INIT_15 => X"568A619B0B44DDFA3F61D2E63443E77DC8C0F929B97D6BC6B6057ADB58E10FCB",
      INIT_16 => X"1CF12519BA471ED5F54BB4A1E6F1AC9D2A3EAAF79B2AB7E84BF836CE8863B717",
      INIT_17 => X"2924C474F0738C66D8C2E7BEDCA76B4E922911BF8E92CFA17B2211EF75720B90",
      INIT_18 => X"22CE7C5C2B1F1FF450EFE76B3D91EF7CD76ABB7E43FBF53EFE50E6AD52FFC45B",
      INIT_19 => X"D504C54C81DB5479BDDAFE69A53CD1E92DB1570605ECE859203D4ADB38159B9C",
      INIT_1A => X"CFC282538B1BD74223C581541DE3750501BB8F2A226CB36F81EED6160F5BD385",
      INIT_1B => X"F579CB3B83CBEE3582B6DB3F86A403DDE547AD96283CD6E5337F7DBD102D9326",
      INIT_1C => X"D1B396C4D2AC955EB565E86A967FF5C4979AD1B7C76C09A98AC2610EE0A1357A",
      INIT_1D => X"DD4043C099FEEC733E278A89BD1798DCC012F749A706F9B6E6A38A8164414367",
      INIT_1E => X"41E6E483C5F883F9FC430FC6C53F19DE99D5C51AE3419F5DF6D2310F0AB7BD05",
      INIT_1F => X"21F81CF00CD2CA30A98BB748FCCEB56C9A2490F47D55E8D571B5D1CF5FE6AF5D",
      INIT_20 => X"82A210C2C0AFF2DC542DF33CFCB33F4917F028D1903DB75DA56D1A2349F631C3",
      INIT_21 => X"EA4F9A3FF018C702A483E725C51F75E3BC195A8EA25BC6AD04BD4D1A480FCC0B",
      INIT_22 => X"386070BC6CF71866B926EECB2E1110C9323F49C0FBF4DD203A23596DFCB1AFF8",
      INIT_23 => X"6F9BFED1B401716C4671BA208588EA8865162C759E44E06B6E97D7E4C9D802C7",
      INIT_24 => X"CAE46473925818A5360EAAA5AAA676221C2DB808FE8440CE1C64DDDCE56E88C7",
      INIT_25 => X"C1227F34EB8BF4EED0D6532562E03871B5AF5E702A3C5619C90208DDAB58BAE0",
      INIT_26 => X"C04B37A491D31AC6A87739BB99044B42C262C05CC54ACA214CB52742EA18D65A",
      INIT_27 => X"055248A485C47D95ADA4473381DD456A7F91D48E81EE8C99553862B7AF2B2E30",
      INIT_28 => X"CE8DDAC7A005B1E40B4249590C5C7C72366F9A8519F9AF7F2F69D7A900CA85BE",
      INIT_29 => X"7D2196C3A691998C986C8AA6A600F71B202605DA29C9B6B8115E985B50746541",
      INIT_2A => X"72471BC713AB01FECF706284744C2EF2AF574C048D34B5EE9EE482C0C6ADECA7",
      INIT_2B => X"C41ADE2B140E8B4FD22F057EDCF4F2CC65E22394FC7D1E0821EEE82F0ACB8A75",
      INIT_2C => X"EB4753FE1CA6131141F7D94638D7BFC3564DA8FC95E7EF7BCE09B134D636BA2C",
      INIT_2D => X"95DDA819EA83D429EBC1DFCB845283FBDF0D4689814696C9DF4A011B64E120D3",
      INIT_2E => X"2F622930B86BE2F1270DFC67C9EC290F1E4783230C58C95E0DD4A974E1FF950F",
      INIT_2F => X"622B26B003B9E71EFBE556F1F97AA9A7EF09F2360375FFE305DCA77B56B80842",
      INIT_30 => X"1252C6FAE9665D46A178B124B3196F3C1B5ED565DA9052F4143BE6B5E115F323",
      INIT_31 => X"FE7BEC7161F4705A3460F91697DFBF4AB5168BBE3A4E52DEBDBFC6AFB8D39E83",
      INIT_32 => X"66AD0EE5CC1276BB9E939185CB0317789BB1D917807CB830BE03A739E4AB8AF7",
      INIT_33 => X"F780101C09E7099E3134C690AF8097ADC548EF93432483B2C40D36072B02A7F6",
      INIT_34 => X"55A73D991E2F158F6463E3477451FB87642727072FD2EEC08586E64DD7F931A2",
      INIT_35 => X"BF57A06737B4B1788A41A240EE9033C285B461207E3DCA8EAA31EDE2F42ED28D",
      INIT_36 => X"D869A72E30B6F5EC2B7E386E667040D11221490F3413CB0C1CEB74DB35BE85F6",
      INIT_37 => X"826ED7C954E279500714281A7E1228221AFA4C218124C60A4D3FBC388294314C",
      INIT_38 => X"07449E2ED20D0E4404BDEE18D4B8323B1CE6EF6BFDA8ED546D7116C7ECCFB440",
      INIT_39 => X"FF8F4C8440E738E5A028B605995640C3281C6E3C24BB2785FEC22710C4E117BD",
      INIT_3A => X"EB2EF4DBBAEE5B86B8FEE1558F1D6EB31B5FA0BDDCC9C676701E681C0D094FA6",
      INIT_3B => X"D572BA6DF01C1FF16D8D9B126705DD762774BE7A39FA63C52EE8A1DA7F282213",
      INIT_3C => X"CA398CC6E046AC336B91D3170469CB0BA4CECB55CC07952F4DA26D7A9C2FAF42",
      INIT_3D => X"A1E26759B5D3016B1FC424CED662D72FC47E7E17A0FB8BB139BB1E3E8C3AF61D",
      INIT_3E => X"A9100801FC092CFB8FB82BD1D172D8B689870CB7380B92C816124FC5D4DA5534",
      INIT_3F => X"410889873058A3ADA731FEC6C42A1340C7DC326B84A8FA19538530D1440AB462",
      INIT_40 => X"3485EA6C991B6D15ACAD58B7E515FE5D41C2B1D6171DFD844901CBB78503C357",
      INIT_41 => X"0652A6C592C62DC372E9FE958E0AA2766A398934984EDB96ED9227009F653904",
      INIT_42 => X"75011F6DA3C030144BB1FEF8DB1735E9F5C4FAE00330B0182C270C97E77BAE3F",
      INIT_43 => X"C63BAA1C7B2923E957411A139C2E352B8B05194FCFEFA460BE7D5831090FF011",
      INIT_44 => X"ACF6F7C4DD583B35F16D861A8258592C9712ED7AF1F7D90F651E478BB0AA00EC",
      INIT_45 => X"AC1A6DDE3A2003A5A8A8B24B9E44D39AC1AE55143598052D9A98F717A0A466E7",
      INIT_46 => X"CFAC41AEE0E6CF260FD6119B2E358BD71CBF1C56C0D4AEC9BB38FD7FFB02CD35",
      INIT_47 => X"08F93B6713A1CE0D7B61322C86F9E3736D69288D75BA8623FD08FFAEEEBDB026",
      INIT_48 => X"0775EE61C9F12283DDD4AFA587DF933CEF0ADB75C8E2E9E39BAEF4E1FCEA17AE",
      INIT_49 => X"35768DD4359D8BB39A442858EE7D200FE7C6211AA88DE947396C486DD044434E",
      INIT_4A => X"37820392951D99B00FD27950FD2140F089425B2CFC370C2E33E82249440ECB95",
      INIT_4B => X"F7F9EE0FA7369EB25F6399605F8ED3A5091110B65D4D34EFFFDBABE4C1B2EBFB",
      INIT_4C => X"8AD49CC66FE440711239E3F8EC917399D55FB5E0252D7EF9BAB16B5CBFB9E103",
      INIT_4D => X"BF4A722A97D6DF5DA4C2C277E91363697AD0F51431C9448835C2760F1E22C83D",
      INIT_4E => X"D113B42C872D79A784BD37F1CFAC4F8F9E05C22B1CA1F0C48B62E233EB054C93",
      INIT_4F => X"D12000FD67290177B943F2BCD68C98C7EA5B40246810F61165080996E59C37D9",
      INIT_50 => X"CA6630A4928AA4770FA306160D5EE5BE4E6E0F43A04E9241C31CF408ED3AE88C",
      INIT_51 => X"59419CFAC1049ADAF9EF119F4F5D019ADDCBCA667E8D519673ADDF3540F8D536",
      INIT_52 => X"21E330D3CB32AFB6DA5788C911A1AF5487174C91C360CD0E767011F9D19EAAA6",
      INIT_53 => X"659CDCBE529E7F5CA270C954D6C94EBA673561E53573441EB808BAD13FEBA703",
      INIT_54 => X"BAC1AC045DCFB7ABDD49412FB6B62609A4806FA365D5C625020AD979E6B7E197",
      INIT_55 => X"C5711179FD22A84BB10F75211050D4DD7BB387EBF16E5C9430A75C433D2D784D",
      INIT_56 => X"C9960183ACA7EE2146009A3EA869666B1720DC4556A78CAA0720E73A1984A672",
      INIT_57 => X"092BA20DBF90C2AD8B52C6C8B6D00BE3D9E6F20CA320975271D649C720F4FEFD",
      INIT_58 => X"D41CB4BB9DAC19B5C257DCAFA8C27D03FC6E8EF4161739AF16010F4BD99A0C0D",
      INIT_59 => X"B1FC084E2BEA07929C19A778F1274CBE2A6FEC204146C4C35E98785754A56B0B",
      INIT_5A => X"FDBDDEE59F8019B17EAC4748BFCB4449956F8F1F9AE6EF24C6149D064E35D5C6",
      INIT_5B => X"98612947676F84D66B49A62C44E9B6913EB5FA9EECDE819A3F6936651C0C93ED",
      INIT_5C => X"A58F6105A8488217D38AA8667E0D3CDFF6208A9E648E88AB15C0B503180EAA70",
      INIT_5D => X"1A6668754CFFCA56BAF99B72FD771A376E9F0A0BC00050084447EA4909BDD9EE",
      INIT_5E => X"1E3C136C207754CBD46062A24686C8CCAC8294F73EF9106EF0F22773D120E687",
      INIT_5F => X"D993E6C242AA025C7BCFD674D675375B0A03950CDA78EDAD36A6AAC5CA5589B5",
      INIT_60 => X"9D346A37A64E1F9C276BC58DF4F92919F4BF2249E16CADAB0B51E166EAABAEE1",
      INIT_61 => X"B23DB8A5597FE2068D159C82B8BC88C18731F81B0FA25404FE357EB51CDEEA93",
      INIT_62 => X"C8B96037B9DFCCDE98E7F63FA8BD30A19FB58D04D370C9960FAB36B7814F32E3",
      INIT_63 => X"A36B447B87C294090A05DADB90A90F6986E86EE36AD8A3C705EC9D73D3A93204",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 8) => douta(16 downto 9),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => douta(17),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"C300F0C3033C330CCC330C0000C000C003CC033300300303033F00330CCF3F03",
      INITP_01 => X"CC330C0000F000CC03CC0333003003C33F3C00300CC03F030C30330000CCFC0C",
      INITP_02 => X"0FCC030000FC0303033F00000CCC3F03CC0033003CFCFC0CC003F0CF033CF30C",
      INITP_03 => X"033F00333CCC3F03CC3033C00CFCFC0CC300F00303303300CC3303000033C3F3",
      INITP_04 => X"0C0033000CCCFC0FC300F0CF003C330C0C330F0000F0030F0FCC0303003C0300",
      INITP_05 => X"C30C3300C33C030CCCF0C3CC0003C3C333CF0C00C0FC030FC33300003FC03303",
      INITP_06 => X"0C000F0003C0030303CC03FF0033033CC03F00030CCC3F03CC30C0003CCC3C0C",
      INITP_07 => X"03CC0300C0FC030CCC0F000C0FC03F03CC0030003CCC3C00C03030CC003C330C",
      INITP_08 => X"030F000C0FC00F03CC30C0303CCCFC0CC00C0003C03CF30C0C3003CC030FC333",
      INITP_09 => X"CC30C3003CCCF00CC30C3003C03CF3CCCC3300CC030CC00303CC030030FCC30C",
      INITP_0A => X"0300F003C33C3300CC330C0003CCC33F03CC003300F0C3033F0C30300F030F03",
      INITP_0B => X"C03C0F0C00C3C0CF03CC0033C0FCC303C33330003FC033C3CC3033003CFCF00C",
      INITP_0C => X"00000000000000000000000000000000CC3000003CFC3F0CC30CF0C0C03CC30C",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000FFFF0000FFFF0000FFFFFFFF0000FFFFFFFFFFFF000000000000FFFF",
      INIT_01 => X"000000000000FFFF0000FFFFFFFFFFFF00000000000100000000FFFF0000FFFF",
      INIT_02 => X"00000000000000000000FFFF00000000000000000000FFFF000000000000FFFF",
      INIT_03 => X"000000000000FFFFFFFF0000FFFF0000000000000000FFFF0000FFFF0000FFFF",
      INIT_04 => X"0000000000000000FFFF0000000000000000000000000000FFFF000000000000",
      INIT_05 => X"FFFF0000FFFF00000000FFFF0000FFFF00000000FFFF00000000000000000000",
      INIT_06 => X"000000000000FFFF0000FFFFFFFF00000000FFFF0000FFFF00000000FFFF0000",
      INIT_07 => X"FFFF00000000FFFF0000000000000000FFFFFFFF00000000FFFF00000000FFFF",
      INIT_08 => X"0000000000000000FFFF0000FFFF0000FFFFFFFFFFFF000000000000FFFF0000",
      INIT_09 => X"00000000FFFF00000000FFFF000000000000FFFF0000FFFF0000000000000000",
      INIT_0A => X"00000000FFFF0000FFFF0000000000000000FFFFFFFFFFFF000000000000FFFF",
      INIT_0B => X"0000FFFFFFFFFFFF0000FFFFFFFF000000000000000100000000FFFF00000000",
      INIT_0C => X"00000000000000000000FFFF00000000000000000000FFFFFFFF00000000FFFF",
      INIT_0D => X"000000000000FFFFFFFF0000FFFF0000000000000000FFFF0000FFFF0000FFFF",
      INIT_0E => X"0000000000000000FFFFFFFF000000000000000000000000FFFF0000FFFF0000",
      INIT_0F => X"FFFF0000FFFF00000000FFFF0000FFFF00000000FFFF00000000000000000000",
      INIT_10 => X"000000000000FFFF0000FFFFFFFF0000FFFFFFFF0000FFFF00000000FFFF0000",
      INIT_11 => X"FFFF000000000000000000000000FFFFFFFFFFFF00000000FFFF0000FFFFFFFF",
      INIT_12 => X"0000FFFFFFFF0000FFFFFFFFFFFF0000FFFFFFFFFFFF000000000000FFFF0000",
      INIT_13 => X"FFFF0000FFFF000000000000000000000000FFFF0000FFFF0000000000000000",
      INIT_14 => X"00000000FFFF0000FFFF0000FFFF00000000FFFFFFFFFFFF000000000000FFFF",
      INIT_15 => X"000000000000FFFF0000FFFFFFFFFFFF00000000000100000000000000000000",
      INIT_16 => X"0000000000000000FFFFFFFFFFFF0000000000000000FFFF000000000000FFFF",
      INIT_17 => X"00000000FFFFFFFFFFFF0000FFFF0000000000000000FFFF0000000000000000",
      INIT_18 => X"00000000000000000000FFFF0000FFFFFFFF00000000FFFFFFFFFFFF0000FFFF",
      INIT_19 => X"FFFF0000FFFF00000000FFFF0000FFFF000000000000FFFF0000000000000000",
      INIT_1A => X"000000000000FFFF0000FFFF000000000000FFFF0000FFFF0000000000000000",
      INIT_1B => X"FFFF00000000FFFF0000000000000000FFFFFFFF00000000000000000000FFFF",
      INIT_1C => X"00000000FFFF0000FFFFFFFFFFFF0000FFFFFFFFFFFF000000000000FFFF0000",
      INIT_1D => X"FFFF0000FFFF00000000FFFF000000000000FFFF0000FFFFFFFF000000000000",
      INIT_1E => X"0000FFFFFFFF0000FFFF0000FFFF00000000FFFFFFFFFFFF000000000000FFFF",
      INIT_1F => X"000000000000FFFF0000FFFFFFFFFFFF00000000000100000000FFFF0000FFFF",
      INIT_20 => X"00000000000000000000FFFFFFFF0000000000000000FFFF0000000000000000",
      INIT_21 => X"00000000FFFFFFFFFFFF0000FFFF0000000000000000FFFF000000000000FFFF",
      INIT_22 => X"0000000000000000FFFFFFFF00000000000000000000FFFF00000000FFFFFFFF",
      INIT_23 => X"00000000FFFF00000000FFFF0000FFFF00000000FFFFFFFF0000000000000000",
      INIT_24 => X"00000000000000000000FFFFFFFF00000000FFFF0000FFFF00000000FFFF0000",
      INIT_25 => X"FFFF00000000FFFF0000000000000000FFFFFFFF00000000FFFF0000FFFFFFFF",
      INIT_26 => X"00000000FFFF0000FFFF0000FFFF0000FFFFFFFFFFFF000000000000FFFFFFFF",
      INIT_27 => X"00000000FFFF000000000000000000000000FFFF0000FFFF0000000000000000",
      INIT_28 => X"0000FFFFFFFFFFFFFFFF0000000000000000FFFF0000FFFF000000000000FFFF",
      INIT_29 => X"FFFF00000000FFFF0000FFFF0000FFFF00000000000100000000000000000000",
      INIT_2A => X"FFFF000000000000FFFFFFFFFFFF0000000000000000FFFF00010000FFFFFFFF",
      INIT_2B => X"0000FFFF0000FFFFFFFF0000FFFFFFFF00000000FFFF00000000000000010000",
      INIT_2C => X"0000000000000000000000000000FFFFFFFF00000000FFFFFFFF00000000FFFF",
      INIT_2D => X"FFFF0000FFFF0000FFFFFFFF00000000FFFF00000000FFFFFFFF0000FFFF0000",
      INIT_2E => X"FFFF00000000FFFF0000FFFFFFFF0000000000000000FFFF00000000FFFF0000",
      INIT_2F => X"FFFF00000001FFFF00000000FFFF00000000FFFF0000FFFF0000000000000000",
      INIT_30 => X"0000FFFFFFFF0000FFFF0000FFFF00000000FFFFFFFF000000000000FFFF0000",
      INIT_31 => X"FFFF0000FFFF00000000FFFF00000000FFFF0000000000000000000000000000",
      INIT_32 => X"00000000FFFF0000FFFF0000FFFF00000000FFFFFFFFFFFF000000000000FFFF",
      INIT_33 => X"FFFF0000000000000000FFFFFFFFFFFF0000000000010000000000000000FFFF",
      INIT_34 => X"00000000000000000000FFFF0000FFFF000000000000FFFF0000FFFFFFFF0000",
      INIT_35 => X"000000000000FFFFFFFF0000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"000000000000FFFFFFFF000000000000000000000000FFFF000000000000FFFF",
      INIT_37 => X"00000000FFFF0000000000000000000000000000FFFFFFFF0000000000000000",
      INIT_38 => X"00000000000000000000FFFFFFFF00000000FFFF0000FFFF00000000FFFF0000",
      INIT_39 => X"FFFF0000000000000000FFFF000000000000FFFF00000000FFFF0000FFFF0000",
      INIT_3A => X"0000FFFFFFFF0000FFFF0000FFFF00000000FFFFFFFF00000000000000000000",
      INIT_3B => X"FFFF0000FFFF000000000000000000000000FFFF000000000000000000000000",
      INIT_3C => X"00000000FFFFFFFFFFFF0000000000000000FFFFFFFFFFFF000000000000FFFF",
      INIT_3D => X"FFFF0000FFFF000000000000FFFFFFFF000000000001000000000000FFFF0000",
      INIT_3E => X"FFFF000000000000FFFFFFFFFFFF0000000000000000FFFF00000000FFFF0000",
      INIT_3F => X"000000000000FFFFFFFF0000FFFF0000000000000000FFFF0000000000000000",
      INIT_40 => X"000000000000FFFF00000000FFFFFFFFFFFF00000000FFFF0000FFFF0000FFFF",
      INIT_41 => X"00000000FFFF00000000FFFF00000000000000000000FFFFFFFF0000FFFF0000",
      INIT_42 => X"FFFF0000000000000000FFFFFFFF0000FFFFFFFF0000FFFF00000000FFFF0000",
      INIT_43 => X"FFFF00000000000000000000FFFF00000000000000000000000000000000FFFF",
      INIT_44 => X"0000FFFFFFFF0000FFFF0000FFFF0000FFFFFFFFFFFF000000000000FFFF0000",
      INIT_45 => X"FFFF0000FFFF00000000FFFF00000000FFFF0000000000000000FFFF00000000",
      INIT_46 => X"00000000FFFFFFFFFFFF00000000000000000000FFFFFFFF000000000000FFFF",
      INIT_47 => X"000000000000FFFF00000000FFFFFFFF000000000001000000000000FFFF0000",
      INIT_48 => X"0000FFFF00000000FFFFFFFFFFFF0000FFFF00000000FFFF00000000FFFF0000",
      INIT_49 => X"000000000000FFFFFFFF0000FFFF0000000000000000FFFF0000000000000000",
      INIT_4A => X"000000000000FFFF00000000FFFF0000FFFF000000000000000000000000FFFF",
      INIT_4B => X"FFFF0000FFFF00000000FFFF0000FFFF0000000000000000FFFF0000FFFF0000",
      INIT_4C => X"FFFF0000000000000000FFFFFFFF0000FFFFFFFF0000FFFFFFFF0000FFFF0000",
      INIT_4D => X"FFFF00000000FFFF00000000FFFF00000000FFFF00000000000000000000FFFF",
      INIT_4E => X"0000FFFFFFFF0000FFFF0000FFFF0000FFFFFFFF0000000000000000FFFF0000",
      INIT_4F => X"FFFF0000FFFF00000000FFFF00000000FFFF00000000FFFF0000000000000000",
      INIT_50 => X"00000000FFFFFFFF000000000000FFFF00000000FFFFFFFF000000000000FFFF",
      INIT_51 => X"0000FFFFFFFFFFFF00000000FFFF00000000FFFF000100000000FFFF00000000",
      INIT_52 => X"0000000000000000FFFFFFFF00000000FFFF00000000FFFF000000000000FFFF",
      INIT_53 => X"000000000000FFFFFFFF0000FFFF000000000000000000000000FFFF0000FFFF",
      INIT_54 => X"000000000000FFFFFFFF0000FFFF0000FFFF00000000FFFF0000FFFFFFFFFFFF",
      INIT_55 => X"FFFF0000FFFF00000000FFFF0000FFFF00000000FFFF00000000000000000000",
      INIT_56 => X"FFFF00000000FFFF0000FFFFFFFF00000000FFFF0000FFFF0000000000000000",
      INIT_57 => X"000000000000FFFF0000000000000000FFFFFFFF00000000000000000000FFFF",
      INIT_58 => X"0000FFFFFFFF0000FFFFFFFFFFFF0000FFFFFFFF0000000000000000FFFF0000",
      INIT_59 => X"FFFF0000FFFF00000000FFFF000000000000FFFF0000FFFF0000000000000000",
      INIT_5A => X"0000FFFFFFFFFFFFFFFF0000000000000000FFFF0000FFFFFFFF00000000FFFF",
      INIT_5B => X"FFFF00000000FFFF0000FFFF0000FFFF0000FFFF000000000000000000000000",
      INIT_5C => X"FFFF000000000000FFFFFFFFFFFF0000FFFF00000000FFFF000100000000FFFF",
      INIT_5D => X"000000000000FFFFFFFF0000FFFF000000000000000000000000FFFF0000FFFF",
      INIT_5E => X"0000000000000000FFFF00000000FFFFFFFF000000000000FFFF0000FFFFFFFF",
      INIT_5F => X"FFFF0000000000000000FFFFFFFF000000000000FFFFFFFF00000000FFFF0000",
      INIT_60 => X"FFFF0000000000000000FFFFFFFF0000FFFF00000000FFFF00000000FFFF0000",
      INIT_61 => X"FFFF00000000FFFF00000000FFFF0000FFFFFFFF00000000FFFF000000000000",
      INIT_62 => X"0000FFFFFFFF0000FFFFFFFFFFFF00000000FFFFFFFFFFFF00000000FFFF0000",
      INIT_63 => X"FFFF0000FFFF00000000FFFF0000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 8) => douta(16 downto 9),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => douta(17),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_38\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000003F3F00003F3F00003F3F3F3F00003F3F3F3F3F3F0000000000003F3F",
      INIT_01 => X"0000000000003F3F00003F3F3F3F3F3F000000000000000000003F3F00003F3F",
      INIT_02 => X"000000000000000000003F3F000000000000000000003F3F0000000000003F3F",
      INIT_03 => X"0000000000003F3F3F3F00003F3F00000000000000003F3F00003F3F00003F3F",
      INIT_04 => X"00000000000000003F3F00000000000000000000000000003F3F000000000000",
      INIT_05 => X"3F3F00003F3F000000003F3F00003F3F000000003F3F00000000000000000000",
      INIT_06 => X"0000000000003F3F00003F3F3F3F000000003F3F00003F3F000000003F3F0000",
      INIT_07 => X"3F3F000000003F3F00000000000000003F3F3F3F000000003F3F000000003F3F",
      INIT_08 => X"00000000000000003F3F00003F3F00003F3F3F3F3F3F0000000000003F3F0000",
      INIT_09 => X"000000003F3F000000003F3F0000000000003F3F00003F3F0000000000000000",
      INIT_0A => X"000000003F3F00003F3F00000000000000003F3F3F3F3F3F0000000000003F3F",
      INIT_0B => X"00003F3F3F3F3F3F00003F3F3F3F0000000000000000000000003F3F00000000",
      INIT_0C => X"000000000000000000003F3F000000000000000000003F3F3F3F000000003F3F",
      INIT_0D => X"0000000000003F3F3F3F00003F3F00000000000000003F3F00003F3F00003F3F",
      INIT_0E => X"00000000000000003F3F3F3F0000000000000000000000003F3F00003F3F0000",
      INIT_0F => X"3F3F00003F3F000000003F3F00003F3F000000003F3F00000000000000000000",
      INIT_10 => X"0000000000003F3F00003F3F3F3F00003F3F3F3F00003F3F000000003F3F0000",
      INIT_11 => X"3F3F0000000000000000000000003F3F3F3F3F3F000000003F3F00003F3F3F3F",
      INIT_12 => X"00003F3F3F3F00003F3F3F3F3F3F00003F3F3F3F3F3F0000000000003F3F0000",
      INIT_13 => X"3F3F00003F3F0000000000000000000000003F3F00003F3F0000000000000000",
      INIT_14 => X"000000003F3F00003F3F00003F3F000000003F3F3F3F3F3F0000000000003F3F",
      INIT_15 => X"0000000000003F3F00003F3F3F3F3F3F00000000000000000000000000000000",
      INIT_16 => X"00000000000000003F3F3F3F3F3F00000000000000003F3F0000000000003F3F",
      INIT_17 => X"000000003F3F3F3F3F3F00003F3F00000000000000003F3F0000000000000000",
      INIT_18 => X"000000000000000000003F3F00003F3F3F3F000000003F3F3F3F3F3F00003F3F",
      INIT_19 => X"3F3F00003F3F000000003F3F00003F3F0000000000003F3F0000000000000000",
      INIT_1A => X"0000000000003F3F00003F3F0000000000003F3F00003F3F0000000000000000",
      INIT_1B => X"3F3F000000003F3F00000000000000003F3F3F3F000000000000000000003F3F",
      INIT_1C => X"000000003F3F00003F3F3F3F3F3F00003F3F3F3F3F3F0000000000003F3F0000",
      INIT_1D => X"3F3F00003F3F000000003F3F0000000000003F3F00003F3F3F3F000000000000",
      INIT_1E => X"00003F3F3F3F00003F3F00003F3F000000003F3F3F3F3F3F0000000000003F3F",
      INIT_1F => X"0000000000003F3F00003F3F3F3F3F3F000000000000000000003F3F00003F3F",
      INIT_20 => X"000000000000000000003F3F3F3F00000000000000003F3F0000000000000000",
      INIT_21 => X"000000003F3F3F3F3F3F00003F3F00000000000000003F3F0000000000003F3F",
      INIT_22 => X"00000000000000003F3F3F3F000000000000000000003F3F000000003F3F3F3F",
      INIT_23 => X"000000003F3F000000003F3F00003F3F000000003F3F3F3F0000000000000000",
      INIT_24 => X"000000000000000000003F3F3F3F000000003F3F00003F3F000000003F3F0000",
      INIT_25 => X"3F3F000000003F3F00000000000000003F3F3F3F000000003F3F00003F3F3F3F",
      INIT_26 => X"000000003F3F00003F3F00003F3F00003F3F3F3F3F3F0000000000003F3F3F3F",
      INIT_27 => X"000000003F3F0000000000000000000000003F3F00003F3F0000000000000000",
      INIT_28 => X"00003F3F3F3F3F3F3F3F00000000000000003F3F00003F3F0000000000003F3F",
      INIT_29 => X"3F3F000000003F3F00003F3F00003F3F00000000000000000000000000000000",
      INIT_2A => X"3F3F0000000000003F3F3F3F3F3F00000000000000003F3F000000003F3F3F3F",
      INIT_2B => X"00003F3F00003F3F3F3F00003F3F3F3F000000003F3F00000000000000000000",
      INIT_2C => X"00000000000000000000000000003F3F3F3F000000003F3F3F3F000000003F3F",
      INIT_2D => X"3F3F00003F3F00003F3F3F3F000000003F3F000000003F3F3F3F00003F3F0000",
      INIT_2E => X"3F3F000000003F3F00003F3F3F3F00000000000000003F3F000000003F3F0000",
      INIT_2F => X"3F3F000000003F3F000000003F3F000000003F3F00003F3F0000000000000000",
      INIT_30 => X"00003F3F3F3F00003F3F00003F3F000000003F3F3F3F0000000000003F3F0000",
      INIT_31 => X"3F3F00003F3F000000003F3F000000003F3F0000000000000000000000000000",
      INIT_32 => X"000000003F3F00003F3F00003F3F000000003F3F3F3F3F3F0000000000003F3F",
      INIT_33 => X"3F3F00000000000000003F3F3F3F3F3F00000000000000000000000000003F3F",
      INIT_34 => X"000000000000000000003F3F00003F3F0000000000003F3F00003F3F3F3F0000",
      INIT_35 => X"0000000000003F3F3F3F00003F3F00000000000000003F3F3F3F3F3F3F3F3F3F",
      INIT_36 => X"0000000000003F3F3F3F0000000000000000000000003F3F0000000000003F3F",
      INIT_37 => X"000000003F3F00000000000000000000000000003F3F3F3F0000000000000000",
      INIT_38 => X"000000000000000000003F3F3F3F000000003F3F00003F3F000000003F3F0000",
      INIT_39 => X"3F3F00000000000000003F3F0000000000003F3F000000003F3F00003F3F0000",
      INIT_3A => X"00003F3F3F3F00003F3F00003F3F000000003F3F3F3F00000000000000000000",
      INIT_3B => X"3F3F00003F3F0000000000000000000000003F3F000000000000000000000000",
      INIT_3C => X"000000003F3F3F3F3F3F00000000000000003F3F3F3F3F3F0000000000003F3F",
      INIT_3D => X"3F3F00003F3F0000000000003F3F3F3F0000000000000000000000003F3F0000",
      INIT_3E => X"3F3F0000000000003F3F3F3F3F3F00000000000000003F3F000000003F3F0000",
      INIT_3F => X"0000000000003F3F3F3F00003F3F00000000000000003F3F0000000000000000",
      INIT_40 => X"0000000000003F3F000000003F3F3F3F3F3F000000003F3F00003F3F00003F3F",
      INIT_41 => X"000000003F3F000000003F3F000000000000000000003F3F3F3F00003F3F0000",
      INIT_42 => X"3F3F00000000000000003F3F3F3F00003F3F3F3F00003F3F000000003F3F0000",
      INIT_43 => X"3F3F000000000000000000003F3F000000000000000000000000000000003F3F",
      INIT_44 => X"00003F3F3F3F00003F3F00003F3F00003F3F3F3F3F3F0000000000003F3F0000",
      INIT_45 => X"3F3F00003F3F000000003F3F000000003F3F00000000000000003F3F00000000",
      INIT_46 => X"000000003F3F3F3F3F3F000000000000000000003F3F3F3F0000000000003F3F",
      INIT_47 => X"0000000000003F3F000000003F3F3F3F0000000000000000000000003F3F0000",
      INIT_48 => X"00003F3F000000003F3F3F3F3F3F00003F3F000000003F3F000000003F3F0000",
      INIT_49 => X"0000000000003F3F3F3F00003F3F00000000000000003F3F0000000000000000",
      INIT_4A => X"0000000000003F3F000000003F3F00003F3F0000000000000000000000003F3F",
      INIT_4B => X"3F3F00003F3F000000003F3F00003F3F00000000000000003F3F00003F3F0000",
      INIT_4C => X"3F3F00000000000000003F3F3F3F00003F3F3F3F00003F3F3F3F00003F3F0000",
      INIT_4D => X"3F3F000000003F3F000000003F3F000000003F3F000000000000000000003F3F",
      INIT_4E => X"00003F3F3F3F00003F3F00003F3F00003F3F3F3F00000000000000003F3F0000",
      INIT_4F => X"3F3F00003F3F000000003F3F000000003F3F000000003F3F0000000000000000",
      INIT_50 => X"000000003F3F3F3F0000000000003F3F000000003F3F3F3F0000000000003F3F",
      INIT_51 => X"00003F3F3F3F3F3F000000003F3F000000003F3F0000000000003F3F00000000",
      INIT_52 => X"00000000000000003F3F3F3F000000003F3F000000003F3F0000000000003F3F",
      INIT_53 => X"0000000000003F3F3F3F00003F3F0000000000000000000000003F3F00003F3F",
      INIT_54 => X"0000000000003F3F3F3F00003F3F00003F3F000000003F3F00003F3F3F3F3F3F",
      INIT_55 => X"3F3F00003F3F000000003F3F00003F3F000000003F3F00000000000000000000",
      INIT_56 => X"3F3F000000003F3F00003F3F3F3F000000003F3F00003F3F0000000000000000",
      INIT_57 => X"0000000000003F3F00000000000000003F3F3F3F000000000000000000003F3F",
      INIT_58 => X"00003F3F3F3F00003F3F3F3F3F3F00003F3F3F3F00000000000000003F3F0000",
      INIT_59 => X"3F3F00003F3F000000003F3F0000000000003F3F00003F3F0000000000000000",
      INIT_5A => X"00003F3F3F3F3F3F3F3F00000000000000003F3F00003F3F3F3F000000003F3F",
      INIT_5B => X"3F3F000000003F3F00003F3F00003F3F00003F3F000000000000000000000000",
      INIT_5C => X"3F3F0000000000003F3F3F3F3F3F00003F3F000000003F3F0000000000003F3F",
      INIT_5D => X"0000000000003F3F3F3F00003F3F0000000000000000000000003F3F00003F3F",
      INIT_5E => X"00000000000000003F3F000000003F3F3F3F0000000000003F3F00003F3F3F3F",
      INIT_5F => X"3F3F00000000000000003F3F3F3F0000000000003F3F3F3F000000003F3F0000",
      INIT_60 => X"3F3F00000000000000003F3F3F3F00003F3F000000003F3F000000003F3F0000",
      INIT_61 => X"3F3F000000003F3F000000003F3F00003F3F3F3F000000003F3F000000000000",
      INIT_62 => X"00003F3F3F3F00003F3F3F3F3F3F000000003F3F3F3F3F3F000000003F3F0000",
      INIT_63 => X"3F3F00003F3F000000003F3F0000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_37\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_38\,
      DOADO(13 downto 8) => douta(11 downto 6),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46\,
      DOADO(5 downto 0) => douta(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(17 downto 0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(17 downto 0) => douta(35 downto 18)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(47 downto 36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(47 downto 0) => douta(47 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(47 downto 0) => douta(47 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 47 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 47 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 47 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     7.3066500000000003 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "fcnnW_blkmem.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "fcnnW_blkmem.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1600;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1600;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 48;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 48;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1600;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1600;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 48;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 48;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(47) <= \<const0>\;
  doutb(46) <= \<const0>\;
  doutb(45) <= \<const0>\;
  doutb(44) <= \<const0>\;
  doutb(43) <= \<const0>\;
  doutb(42) <= \<const0>\;
  doutb(41) <= \<const0>\;
  doutb(40) <= \<const0>\;
  doutb(39) <= \<const0>\;
  doutb(38) <= \<const0>\;
  doutb(37) <= \<const0>\;
  doutb(36) <= \<const0>\;
  doutb(35) <= \<const0>\;
  doutb(34) <= \<const0>\;
  doutb(33) <= \<const0>\;
  doutb(32) <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(47 downto 0) => douta(47 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "fcnnW_blkmem,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_1,Vivado 2017.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.3066500000000003 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "fcnnW_blkmem.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "fcnnW_blkmem.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1600;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1600;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 48;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 48;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1600;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1600;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 48;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 48;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      dinb(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      douta(47 downto 0) => douta(47 downto 0),
      doutb(47 downto 0) => NLW_U0_doutb_UNCONNECTED(47 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(47 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(47 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
