---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF4096,PQ16
  # nprobe: 4
  # QPS 29560.81081081081
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 120.0
  #         FF: 172694
  #         LUT: 134364
  #         DSP48E: 870
  #         
  # QPS: 31055.900621118017
  # Cycles per query: 4508
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 15
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 2922.84
  #         LUT: 2909.88
  #         DSP48E: 0
  #         
  # QPS: 34063.2603406326
  # Cycles per query: 4110
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 92.0
  #         URAM: 96
  #         FF: 33604
  #         LUT: 27028
  #         DSP48E: 216
  #         
  # QPS: 31876.138433515483
  # Cycles per query: 4392
  # PE_NUM_TABLE_CONSTRUCTION: 4
  # Stage 5:
  # 
  #         HBM_bank: 11.0
  #         BRAM_18K: 693.0
  #         URAM: 0.0
  #         FF: 194073.0
  #         LUT: 180554.0
  #         DSP48E: 990.0
  #         
  # QPS: 29560.81081081081
  # Cycles per query: 4736
  # HBM_CHANNEL_NUM: 11
  # STAGE5_COMP_PE_NUM: 33
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 134.0
  #         URAM: 0
  #         FF: 25866.69
  #         LUT: 21673.83
  #         DSP48E: 0
  #         
  # QPS: 41979.01049475263
  # Cycles per query: 3335
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 24039771
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 11.0
  #         BRAM_18K: 1757.0
  #         URAM: 216.0
  #         FF: 921518.53
  #         LUT: 651275.71
  #         DSP48E: 2096.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 11.0
  #         BRAM_18K: 963.0
  #         URAM: 216.0
  #         FF: 431819.52999999997
  #         LUT: 368681.71
  #         DSP48E: 2096.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '9.64095744680851%', 'FF': '6.6233278105056455%', 'LUT': '10.306516936671576%', 'URAM': '12.5%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.11209959499263625%', 'LUT': '0.22320508100147277%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '2.2817460317460316%', 'DSP48E': '2.393617021276596%', 'FF': '1.2888132056946489%', 'LUT': '2.073208149239077%', 'URAM': '10.0%'}
  # Stage 5: {'BRAM_18K': '17.1875%', 'DSP48E': '10.970744680851062%', 'FF': '7.443275957290132%', 'LUT': '13.849564310260188%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '3.3234126984126986%', 'DSP48E': '0.0%', 'FF': '0.9920643869661266%', 'LUT': '1.6625115058910165%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '3.8421599169262723%', 'DSP48E': '0.9541984732824428%', 'FF': '0.6157664985648056%', 'LUT': '0.5837013178657546%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.5837013178657546%
  # Stage 2: {'BRAM_18K': '0.10384215991692627%', 'DSP48E': '41.50763358778626%', 'FF': '39.99216987707805%', 'LUT': '36.444444179235255%', 'URAM': '55.55555555555556%'}
  # LUT only:
  # Stage 2: 36.444444179235255%
  # Stage 3: {'BRAM_18K': '0.6230529595015576%', 'DSP48E': '0.0%', 'FF': '0.6768660972791111%', 'LUT': '0.7892661667431238%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 0.7892661667431238%
  # Stage 4: {'BRAM_18K': '9.553478712357217%', 'DSP48E': '10.305343511450381%', 'FF': '7.781954651286847%', 'LUT': '7.330984767321384%', 'URAM': '44.44444444444444%'}
  # LUT only:
  # Stage 4: 7.330984767321384%
  # Stage 5: {'BRAM_18K': '71.96261682242991%', 'DSP48E': '47.23282442748092%', 'FF': '44.94308073560268%', 'LUT': '48.97286605294306%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 48.97286605294306%
  # Stage 6: {'BRAM_18K': '13.91484942886812%', 'DSP48E': '0.0%', 'FF': '5.990162140188518%', 'LUT': '5.878737515891418%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 5.878737515891418%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '43.57638888888889%', 'DSP48E': '23.22695035460993%', 'FF': '35.342972585297005%', 'LUT': '49.95671560505645%', 'URAM': '22.5%'}


  # Constants
  NLIST: 4096
  NPROBE: 4
  D: 128
  M: 16
  K: 256
  TOPK: 1

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 15

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 4

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 11 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 33

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_NAME: SIFT100M
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U55C # Supported devices: U280, U250, U50
  FREQ: 140
