Job <80816019> is submitted to queue <comp>.
<<Waiting for dispatch ...>>
<<Starting on odcgen-zebu-16cx240g-2417-081.vg.us01-odc.synopsys.com>>
CERBERUS_PROJECT ENV NOT SET project name will be zebu_test by default
CERBERUS_HOME ENV NOT SET CLL FILE WILL BE DUMPED LOCALLY:
Processing Long Pole for ZEBU
/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work
Customer_Design:/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work
Date_of_run:May 13 19:04:24 2025
Zebu_Compiler_Release:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
Vivado_build:v.2022.1_AR76726
Total_Fpgas:2
Original_Winners:2
Number_of_PARFF_triggers:0
Time_for_PARFF_trigger:NA
Grid_time_to_trigger_parff:NA
Long_Pole_Fpga_workdir:/remote/sdgedt/tools/reem/ZebuS5_oiginal/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F01
Long_Pole_Fpga:45
#fpgas_with_CT<4hrs:2
#fpgas_with_CT_4_6_hrs:0
#fpgas_with_CT>6hrs:0
#Avg_CT_of_passing_FPGAs_hrs:0.525
Load_factor_at_Start_of_Vivado_for_longpole:NA
Regs:NA
LUTs:NA
BRAMs:NA
F7Muxes:NA
F8Muxes:NA
DSP48s:NA
LUT6s:NA
LargeLUT:NA
Control_Sets:NA
IO_CUT:NA
PARFF_Win_Strategies:
**** OPT DESIGN METRICS ****
**** PLACE DESIGN METRICS ****
**** ROUTE DESIGN METRICS ****
Phase_1_Build_RT_Design:0.88 mins
Phase_2.1_Fix_Topology_Constraints:0.93 mins
Phase_2.2_Pre_Route_Cleanup:0.98 mins
Phase_2.3_Global_Clock_Net_Routing:1.35 mins
Phase_2.4_Update_Timing:2.02 mins
Phase_2.5_Fast_Budgeting:2.37 mins
Phase_2.6.1_Update_Timing:2.8 mins
Phase_2.6_Update_Timing_for_Bus_Skew:2.82 mins
Phase_2_Router_Initialization:2.98 mins
Phase_3.1.1_SLL_Assignment:3.02 mins
Phase_3.1_Global_Routing:3.03 mins
Phase_3_Initial_Routing:3.95 mins
Phase_4.1_Global_Iteration_0:9.33 mins
Phase_4.2_Global_Iteration_1:9.82 mins
Phase_4_Rip-up_And_Reroute:9.83 mins
Phase_5.1_Clock_Skew_Optimization:9.87 mins
Phase_5_Delay_and_Skew_Optimization:9.9 mins
Phase_6.1.1_Update_Timing:10.05 mins
Phase_6.1_Hold_Fix_Iter:10.12 mins
Phase_6_Post_Hold_Fix:10.15 mins
Phase_7_Route_finalize:10.22 mins
Phase_8_Verifying_routed_nets:10.25 mins
Phase_9_Depositing_Routes:10.67 mins
Phase_10_Resolve_XTalk:10.78 mins
Phase_11.1_Update_Timing:11.12 mins
Phase_11_Post_Router_Timing:11.15 mins
<cllif3.LP_struct_cll_hdl object at 0x1554c00cdb70>

INTEL(R) XEON(R) GOLD 6548Y+
grep: backend_default/zTime.log: No such file or directory
grep: backend_default/zTime_fpga.log: No such file or directory

gzip: stdout: Broken pipe
command exit code is '0'
