#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a14b00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a14c90 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1a09040 .functor NOT 1, L_0x1a51220, C4<0>, C4<0>, C4<0>;
L_0x1a50f30 .functor XOR 1, L_0x1a50d60, L_0x1a50e90, C4<0>, C4<0>;
L_0x1a51110 .functor XOR 1, L_0x1a50f30, L_0x1a51040, C4<0>, C4<0>;
v0x1a3f260_0 .net *"_ivl_10", 0 0, L_0x1a51040;  1 drivers
v0x1a3f360_0 .net *"_ivl_12", 0 0, L_0x1a51110;  1 drivers
v0x1a3f440_0 .net *"_ivl_2", 0 0, L_0x1a50cc0;  1 drivers
v0x1a3f500_0 .net *"_ivl_4", 0 0, L_0x1a50d60;  1 drivers
v0x1a3f5e0_0 .net *"_ivl_6", 0 0, L_0x1a50e90;  1 drivers
v0x1a3f710_0 .net *"_ivl_8", 0 0, L_0x1a50f30;  1 drivers
v0x1a3f7f0_0 .var "clk", 0 0;
v0x1a3f890_0 .net "reset", 0 0, v0x1a3e760_0;  1 drivers
v0x1a3f930_0 .net "shift_ena_dut", 0 0, v0x1a3ee80_0;  1 drivers
v0x1a3f9d0_0 .net "shift_ena_ref", 0 0, L_0x1a50b60;  1 drivers
v0x1a3faa0_0 .var/2u "stats1", 159 0;
v0x1a3fb40_0 .var/2u "strobe", 0 0;
v0x1a3fc00_0 .net "tb_match", 0 0, L_0x1a51220;  1 drivers
v0x1a3fcc0_0 .net "tb_mismatch", 0 0, L_0x1a09040;  1 drivers
E_0x1a10190/0 .event negedge, v0x1a3e000_0;
E_0x1a10190/1 .event posedge, v0x1a3e000_0;
E_0x1a10190 .event/or E_0x1a10190/0, E_0x1a10190/1;
L_0x1a50cc0 .concat [ 1 0 0 0], L_0x1a50b60;
L_0x1a50d60 .concat [ 1 0 0 0], L_0x1a50b60;
L_0x1a50e90 .concat [ 1 0 0 0], v0x1a3ee80_0;
L_0x1a51040 .concat [ 1 0 0 0], L_0x1a50b60;
L_0x1a51220 .cmp/eeq 1, L_0x1a50cc0, L_0x1a51110;
S_0x1a14e20 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1a14c90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x19e3a40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x19e3a80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x19e3ac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x19e3b00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x19e3b40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x1a503c0 .functor OR 1, L_0x1a4ff70, L_0x1a50220, C4<0>, C4<0>;
L_0x1a50790 .functor OR 1, L_0x1a503c0, L_0x1a50610, C4<0>, C4<0>;
L_0x1a50b60 .functor OR 1, L_0x1a50790, L_0x1a509d0, C4<0>, C4<0>;
v0x1a065e0_0 .net *"_ivl_0", 31 0, L_0x1a3fe00;  1 drivers
L_0x7fb91773f0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a3d180_0 .net *"_ivl_11", 28 0, L_0x7fb91773f0a8;  1 drivers
L_0x7fb91773f0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1a3d260_0 .net/2u *"_ivl_12", 31 0, L_0x7fb91773f0f0;  1 drivers
v0x1a3d350_0 .net *"_ivl_14", 0 0, L_0x1a50220;  1 drivers
v0x1a3d410_0 .net *"_ivl_17", 0 0, L_0x1a503c0;  1 drivers
v0x1a3d520_0 .net *"_ivl_18", 31 0, L_0x1a504d0;  1 drivers
L_0x7fb91773f138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a3d600_0 .net *"_ivl_21", 28 0, L_0x7fb91773f138;  1 drivers
L_0x7fb91773f180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1a3d6e0_0 .net/2u *"_ivl_22", 31 0, L_0x7fb91773f180;  1 drivers
v0x1a3d7c0_0 .net *"_ivl_24", 0 0, L_0x1a50610;  1 drivers
v0x1a3d880_0 .net *"_ivl_27", 0 0, L_0x1a50790;  1 drivers
v0x1a3d940_0 .net *"_ivl_28", 31 0, L_0x1a508a0;  1 drivers
L_0x7fb91773f018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a3da20_0 .net *"_ivl_3", 28 0, L_0x7fb91773f018;  1 drivers
L_0x7fb91773f1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a3db00_0 .net *"_ivl_31", 28 0, L_0x7fb91773f1c8;  1 drivers
L_0x7fb91773f210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1a3dbe0_0 .net/2u *"_ivl_32", 31 0, L_0x7fb91773f210;  1 drivers
v0x1a3dcc0_0 .net *"_ivl_34", 0 0, L_0x1a509d0;  1 drivers
L_0x7fb91773f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1a3dd80_0 .net/2u *"_ivl_4", 31 0, L_0x7fb91773f060;  1 drivers
v0x1a3de60_0 .net *"_ivl_6", 0 0, L_0x1a4ff70;  1 drivers
v0x1a3df20_0 .net *"_ivl_8", 31 0, L_0x1a500e0;  1 drivers
v0x1a3e000_0 .net "clk", 0 0, v0x1a3f7f0_0;  1 drivers
v0x1a3e0c0_0 .var "next", 2 0;
v0x1a3e1a0_0 .net "reset", 0 0, v0x1a3e760_0;  alias, 1 drivers
v0x1a3e260_0 .net "shift_ena", 0 0, L_0x1a50b60;  alias, 1 drivers
v0x1a3e320_0 .var "state", 2 0;
E_0x1a103e0 .event posedge, v0x1a3e000_0;
E_0x1a10ef0 .event anyedge, v0x1a3e320_0;
L_0x1a3fe00 .concat [ 3 29 0 0], v0x1a3e320_0, L_0x7fb91773f018;
L_0x1a4ff70 .cmp/eq 32, L_0x1a3fe00, L_0x7fb91773f060;
L_0x1a500e0 .concat [ 3 29 0 0], v0x1a3e320_0, L_0x7fb91773f0a8;
L_0x1a50220 .cmp/eq 32, L_0x1a500e0, L_0x7fb91773f0f0;
L_0x1a504d0 .concat [ 3 29 0 0], v0x1a3e320_0, L_0x7fb91773f138;
L_0x1a50610 .cmp/eq 32, L_0x1a504d0, L_0x7fb91773f180;
L_0x1a508a0 .concat [ 3 29 0 0], v0x1a3e320_0, L_0x7fb91773f1c8;
L_0x1a509d0 .cmp/eq 32, L_0x1a508a0, L_0x7fb91773f210;
S_0x1a3e480 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1a14c90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1a3e6a0_0 .net "clk", 0 0, v0x1a3f7f0_0;  alias, 1 drivers
v0x1a3e760_0 .var "reset", 0 0;
E_0x19f89f0 .event negedge, v0x1a3e000_0;
S_0x1a3e850 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1a14c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x1a3ea60 .param/l "ENABLE" 1 4 9, C4<01>;
P_0x1a3eaa0 .param/l "HOLD" 1 4 10, C4<10>;
P_0x1a3eae0 .param/l "IDLE" 1 4 8, C4<00>;
v0x1a3ec60_0 .net "clk", 0 0, v0x1a3f7f0_0;  alias, 1 drivers
v0x1a3ed70_0 .net "reset", 0 0, v0x1a3e760_0;  alias, 1 drivers
v0x1a3ee80_0 .var "shift_ena", 0 0;
v0x1a3ef20_0 .var "state", 1 0;
S_0x1a3f060 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1a14c90;
 .timescale -12 -12;
E_0x1a1e5c0 .event anyedge, v0x1a3fb40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a3fb40_0;
    %nor/r;
    %assign/vec4 v0x1a3fb40_0, 0;
    %wait E_0x1a1e5c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a3e480;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19f89f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1a3e760_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1a14e20;
T_2 ;
Ewait_0 .event/or E_0x1a10ef0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1a3e320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1a3e0c0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1a3e0c0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1a3e0c0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1a3e0c0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1a3e0c0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1a14e20;
T_3 ;
    %wait E_0x1a103e0;
    %load/vec4 v0x1a3e1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a3e320_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1a3e0c0_0;
    %assign/vec4 v0x1a3e320_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1a3e850;
T_4 ;
    %wait E_0x1a103e0;
    %load/vec4 v0x1a3ed70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1a3ef20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a3ee80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1a3ef20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a3ef20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a3ee80_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a3ee80_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a3ee80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1a3ef20_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a3ee80_0, 0;
    %load/vec4 v0x1a3ef20_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x1a3ee80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a3ef20_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a14c90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a3f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a3fb40_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1a14c90;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a3f7f0_0;
    %inv;
    %store/vec4 v0x1a3f7f0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1a14c90;
T_7 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a3e6a0_0, v0x1a3fcc0_0, v0x1a3f7f0_0, v0x1a3f890_0, v0x1a3f9d0_0, v0x1a3f930_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1a14c90;
T_8 ;
    %load/vec4 v0x1a3faa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1a3faa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a3faa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1a3faa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a3faa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a3faa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a3faa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1a14c90;
T_9 ;
    %wait E_0x1a10190;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a3faa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3faa0_0, 4, 32;
    %load/vec4 v0x1a3fc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1a3faa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3faa0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a3faa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3faa0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1a3f9d0_0;
    %load/vec4 v0x1a3f9d0_0;
    %load/vec4 v0x1a3f930_0;
    %xor;
    %load/vec4 v0x1a3f9d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1a3faa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3faa0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1a3faa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3faa0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/review2015_fsmshift/iter0/response19/top_module.sv";
