Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 17:56:13 2020
| Host         : CAE-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ctr_top_timing_summary_routed.rpt -pb ctr_top_timing_summary_routed.pb -rpx ctr_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ctr_top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: CNT_1_SET/shift_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CNT_2_SET/shift_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CNT_3_SET/shift_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: DIV_CLK_SET/temp_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: DIV_CNTR_SET/temp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 82 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.093        0.000                      0                  114        0.271        0.000                      0                  114        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.093        0.000                      0                  114        0.271        0.000                      0                  114        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.535ns (21.088%)  route 2.002ns (78.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.315     4.247    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.341     4.588 f  DIV_CLK_SET/clk_ctr_reg[11]/Q
                         net (fo=2, routed)           0.678     5.265    DIV_CLK_SET/clk_ctr_reg[11]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.362 r  DIV_CLK_SET/clk_ctr[0]_i_5/O
                         net (fo=2, routed)           0.592     5.954    DIV_CLK_SET/clk_ctr[0]_i_5_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I2_O)        0.097     6.051 r  DIV_CLK_SET/clk_ctr[0]_i_1/O
                         net (fo=28, routed)          0.733     6.783    DIV_CLK_SET/clear
    SLICE_X0Y89          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.218    13.996    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[24]/C
                         clock pessimism              0.230    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.314    13.876    DIV_CLK_SET/clk_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.535ns (21.088%)  route 2.002ns (78.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.315     4.247    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.341     4.588 f  DIV_CLK_SET/clk_ctr_reg[11]/Q
                         net (fo=2, routed)           0.678     5.265    DIV_CLK_SET/clk_ctr_reg[11]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.362 r  DIV_CLK_SET/clk_ctr[0]_i_5/O
                         net (fo=2, routed)           0.592     5.954    DIV_CLK_SET/clk_ctr[0]_i_5_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I2_O)        0.097     6.051 r  DIV_CLK_SET/clk_ctr[0]_i_1/O
                         net (fo=28, routed)          0.733     6.783    DIV_CLK_SET/clear
    SLICE_X0Y89          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.218    13.996    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[25]/C
                         clock pessimism              0.230    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.314    13.876    DIV_CLK_SET/clk_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.535ns (21.088%)  route 2.002ns (78.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.315     4.247    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.341     4.588 f  DIV_CLK_SET/clk_ctr_reg[11]/Q
                         net (fo=2, routed)           0.678     5.265    DIV_CLK_SET/clk_ctr_reg[11]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.362 r  DIV_CLK_SET/clk_ctr[0]_i_5/O
                         net (fo=2, routed)           0.592     5.954    DIV_CLK_SET/clk_ctr[0]_i_5_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I2_O)        0.097     6.051 r  DIV_CLK_SET/clk_ctr[0]_i_1/O
                         net (fo=28, routed)          0.733     6.783    DIV_CLK_SET/clear
    SLICE_X0Y89          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.218    13.996    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[26]/C
                         clock pessimism              0.230    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.314    13.876    DIV_CLK_SET/clk_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.535ns (21.088%)  route 2.002ns (78.912%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.315     4.247    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.341     4.588 f  DIV_CLK_SET/clk_ctr_reg[11]/Q
                         net (fo=2, routed)           0.678     5.265    DIV_CLK_SET/clk_ctr_reg[11]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.362 r  DIV_CLK_SET/clk_ctr[0]_i_5/O
                         net (fo=2, routed)           0.592     5.954    DIV_CLK_SET/clk_ctr[0]_i_5_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I2_O)        0.097     6.051 r  DIV_CLK_SET/clk_ctr[0]_i_1/O
                         net (fo=28, routed)          0.733     6.783    DIV_CLK_SET/clear
    SLICE_X0Y89          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.218    13.996    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[27]/C
                         clock pessimism              0.230    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.314    13.876    DIV_CLK_SET/clk_ctr_reg[27]
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.535ns (21.933%)  route 1.904ns (78.067%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.315     4.247    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.341     4.588 f  DIV_CLK_SET/clk_ctr_reg[11]/Q
                         net (fo=2, routed)           0.678     5.265    DIV_CLK_SET/clk_ctr_reg[11]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.362 r  DIV_CLK_SET/clk_ctr[0]_i_5/O
                         net (fo=2, routed)           0.592     5.954    DIV_CLK_SET/clk_ctr[0]_i_5_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I2_O)        0.097     6.051 r  DIV_CLK_SET/clk_ctr[0]_i_1/O
                         net (fo=28, routed)          0.635     6.686    DIV_CLK_SET/clear
    SLICE_X0Y88          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.217    13.995    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[20]/C
                         clock pessimism              0.230    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.314    13.875    DIV_CLK_SET/clk_ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.535ns (21.933%)  route 1.904ns (78.067%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.315     4.247    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.341     4.588 f  DIV_CLK_SET/clk_ctr_reg[11]/Q
                         net (fo=2, routed)           0.678     5.265    DIV_CLK_SET/clk_ctr_reg[11]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.362 r  DIV_CLK_SET/clk_ctr[0]_i_5/O
                         net (fo=2, routed)           0.592     5.954    DIV_CLK_SET/clk_ctr[0]_i_5_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I2_O)        0.097     6.051 r  DIV_CLK_SET/clk_ctr[0]_i_1/O
                         net (fo=28, routed)          0.635     6.686    DIV_CLK_SET/clear
    SLICE_X0Y88          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.217    13.995    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[21]/C
                         clock pessimism              0.230    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.314    13.875    DIV_CLK_SET/clk_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.535ns (21.933%)  route 1.904ns (78.067%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.315     4.247    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.341     4.588 f  DIV_CLK_SET/clk_ctr_reg[11]/Q
                         net (fo=2, routed)           0.678     5.265    DIV_CLK_SET/clk_ctr_reg[11]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.362 r  DIV_CLK_SET/clk_ctr[0]_i_5/O
                         net (fo=2, routed)           0.592     5.954    DIV_CLK_SET/clk_ctr[0]_i_5_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I2_O)        0.097     6.051 r  DIV_CLK_SET/clk_ctr[0]_i_1/O
                         net (fo=28, routed)          0.635     6.686    DIV_CLK_SET/clear
    SLICE_X0Y88          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.217    13.995    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[22]/C
                         clock pessimism              0.230    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.314    13.875    DIV_CLK_SET/clk_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.535ns (21.933%)  route 1.904ns (78.067%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.315     4.247    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.341     4.588 f  DIV_CLK_SET/clk_ctr_reg[11]/Q
                         net (fo=2, routed)           0.678     5.265    DIV_CLK_SET/clk_ctr_reg[11]
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.097     5.362 r  DIV_CLK_SET/clk_ctr[0]_i_5/O
                         net (fo=2, routed)           0.592     5.954    DIV_CLK_SET/clk_ctr[0]_i_5_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I2_O)        0.097     6.051 r  DIV_CLK_SET/clk_ctr[0]_i_1/O
                         net (fo=28, routed)          0.635     6.686    DIV_CLK_SET/clear
    SLICE_X0Y88          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.217    13.995    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[23]/C
                         clock pessimism              0.230    14.225    
                         clock uncertainty           -0.035    14.189    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.314    13.875    DIV_CLK_SET/clk_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 DIV_CNTR_SET/clk_ctr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CNTR_SET/clk_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.535ns (22.096%)  route 1.886ns (77.904%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.317     4.249    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.341     4.590 f  DIV_CNTR_SET/clk_ctr_reg[19]/Q
                         net (fo=2, routed)           0.825     5.415    DIV_CNTR_SET/clk_ctr_reg[19]
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.097     5.512 r  DIV_CNTR_SET/clk_ctr[0]_i_3__0/O
                         net (fo=2, routed)           0.593     6.105    DIV_CNTR_SET/clk_ctr[0]_i_3__0_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.097     6.202 r  DIV_CNTR_SET/clk_ctr[0]_i_1__0/O
                         net (fo=28, routed)          0.468     6.670    DIV_CNTR_SET/clk_ctr[0]_i_1__0_n_0
    SLICE_X4Y83          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.211    13.989    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[0]/C
                         clock pessimism              0.232    14.221    
                         clock uncertainty           -0.035    14.185    
    SLICE_X4Y83          FDRE (Setup_fdre_C_R)       -0.314    13.871    DIV_CNTR_SET/clk_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  7.201    

Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 DIV_CNTR_SET/clk_ctr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CNTR_SET/clk_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.535ns (22.096%)  route 1.886ns (77.904%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.249ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.317     4.249    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.341     4.590 f  DIV_CNTR_SET/clk_ctr_reg[19]/Q
                         net (fo=2, routed)           0.825     5.415    DIV_CNTR_SET/clk_ctr_reg[19]
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.097     5.512 r  DIV_CNTR_SET/clk_ctr[0]_i_3__0/O
                         net (fo=2, routed)           0.593     6.105    DIV_CNTR_SET/clk_ctr[0]_i_3__0_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.097     6.202 r  DIV_CNTR_SET/clk_ctr[0]_i_1__0/O
                         net (fo=28, routed)          0.468     6.670    DIV_CNTR_SET/clk_ctr[0]_i_1__0_n_0
    SLICE_X4Y83          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.211    13.989    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[1]/C
                         clock pessimism              0.232    14.221    
                         clock uncertainty           -0.035    14.185    
    SLICE_X4Y83          FDRE (Setup_fdre_C_R)       -0.314    13.871    DIV_CNTR_SET/clk_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  7.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.100%)  route 0.124ns (32.900%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.601     1.520    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DIV_CLK_SET/clk_ctr_reg[18]/Q
                         net (fo=2, routed)           0.124     1.785    DIV_CLK_SET/clk_ctr_reg[18]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  DIV_CLK_SET/clk_ctr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    DIV_CLK_SET/clk_ctr_reg[16]_i_1_n_5
    SLICE_X0Y87          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.873     2.038    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[18]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    DIV_CLK_SET/clk_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.100%)  route 0.124ns (32.900%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.600     1.519    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DIV_CLK_SET/clk_ctr_reg[6]/Q
                         net (fo=2, routed)           0.124     1.784    DIV_CLK_SET/clk_ctr_reg[6]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  DIV_CLK_SET/clk_ctr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    DIV_CLK_SET/clk_ctr_reg[4]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.871     2.036    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[6]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    DIV_CLK_SET/clk_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.100%)  route 0.124ns (32.900%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.600     1.519    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DIV_CLK_SET/clk_ctr_reg[14]/Q
                         net (fo=2, routed)           0.124     1.784    DIV_CLK_SET/clk_ctr_reg[14]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  DIV_CLK_SET/clk_ctr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    DIV_CLK_SET/clk_ctr_reg[12]_i_1_n_5
    SLICE_X0Y86          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.872     2.037    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    DIV_CLK_SET/clk_ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.602     1.521    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DIV_CLK_SET/clk_ctr_reg[26]/Q
                         net (fo=2, routed)           0.125     1.787    DIV_CLK_SET/clk_ctr_reg[26]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  DIV_CLK_SET/clk_ctr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    DIV_CLK_SET/clk_ctr_reg[24]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.875     2.040    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[26]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    DIV_CLK_SET/clk_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 DIV_CNTR_SET/clk_ctr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CNTR_SET/clk_ctr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.599     1.518    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DIV_CNTR_SET/clk_ctr_reg[14]/Q
                         net (fo=2, routed)           0.125     1.784    DIV_CNTR_SET/clk_ctr_reg[14]
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  DIV_CNTR_SET/clk_ctr_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.895    DIV_CNTR_SET/clk_ctr_reg[12]_i_1__0_n_5
    SLICE_X4Y86          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.869     2.034    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[14]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    DIV_CNTR_SET/clk_ctr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 DIV_CNTR_SET/clk_ctr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CNTR_SET/clk_ctr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.600     1.519    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DIV_CNTR_SET/clk_ctr_reg[18]/Q
                         net (fo=2, routed)           0.125     1.785    DIV_CNTR_SET/clk_ctr_reg[18]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  DIV_CNTR_SET/clk_ctr_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.896    DIV_CNTR_SET/clk_ctr_reg[16]_i_1__0_n_5
    SLICE_X4Y87          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.870     2.035    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[18]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    DIV_CNTR_SET/clk_ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 DIV_CNTR_SET/clk_ctr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CNTR_SET/clk_ctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.601     1.520    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DIV_CNTR_SET/clk_ctr_reg[26]/Q
                         net (fo=2, routed)           0.125     1.786    DIV_CNTR_SET/clk_ctr_reg[26]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  DIV_CNTR_SET/clk_ctr_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.897    DIV_CNTR_SET/clk_ctr_reg[24]_i_1__0_n_5
    SLICE_X4Y89          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.872     2.037    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[26]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    DIV_CNTR_SET/clk_ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 DIV_CNTR_SET/clk_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CNTR_SET/clk_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.599     1.518    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DIV_CNTR_SET/clk_ctr_reg[6]/Q
                         net (fo=2, routed)           0.125     1.784    DIV_CNTR_SET/clk_ctr_reg[6]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  DIV_CNTR_SET/clk_ctr_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.895    DIV_CNTR_SET/clk_ctr_reg[4]_i_1__0_n_5
    SLICE_X4Y84          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.868     2.033    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  DIV_CNTR_SET/clk_ctr_reg[6]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    DIV_CNTR_SET/clk_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 DIV_CNTR_SET/temp_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CNTR_SET/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.166%)  route 0.178ns (48.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.599     1.518    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  DIV_CNTR_SET/temp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DIV_CNTR_SET/temp_clk_reg/Q
                         net (fo=6, routed)           0.178     1.837    DIV_CNTR_SET/clk
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.882 r  DIV_CNTR_SET/temp_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.882    DIV_CNTR_SET/temp_clk_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  DIV_CNTR_SET/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.869     2.034    DIV_CNTR_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  DIV_CNTR_SET/temp_clk_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.091     1.609    DIV_CNTR_SET/temp_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 DIV_CLK_SET/clk_ctr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_SET/clk_ctr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.602     1.521    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  DIV_CLK_SET/clk_ctr_reg[22]/Q
                         net (fo=2, routed)           0.126     1.788    DIV_CLK_SET/clk_ctr_reg[22]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  DIV_CLK_SET/clk_ctr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    DIV_CLK_SET/clk_ctr_reg[20]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.875     2.040    DIV_CLK_SET/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  DIV_CLK_SET/clk_ctr_reg[22]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    DIV_CLK_SET/clk_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     DIV_CLK_SET/clk_ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     DIV_CLK_SET/clk_ctr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     DIV_CLK_SET/clk_ctr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     DIV_CLK_SET/clk_ctr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     DIV_CLK_SET/clk_ctr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     DIV_CLK_SET/clk_ctr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     DIV_CLK_SET/clk_ctr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     DIV_CLK_SET/clk_ctr_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     DIV_CLK_SET/clk_ctr_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DIV_CNTR_SET/clk_ctr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DIV_CNTR_SET/clk_ctr_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DIV_CNTR_SET/clk_ctr_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DIV_CNTR_SET/clk_ctr_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DIV_CLK_SET/clk_ctr_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DIV_CLK_SET/clk_ctr_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DIV_CLK_SET/clk_ctr_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DIV_CLK_SET/clk_ctr_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     DIV_CNTR_SET/clk_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     DIV_CNTR_SET/clk_ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     DIV_CLK_SET/clk_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     DIV_CLK_SET/clk_ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     DIV_CLK_SET/clk_ctr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     DIV_CLK_SET/clk_ctr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DIV_CNTR_SET/clk_ctr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DIV_CNTR_SET/clk_ctr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DIV_CNTR_SET/clk_ctr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     DIV_CNTR_SET/clk_ctr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     DIV_CLK_SET/clk_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     DIV_CLK_SET/clk_ctr_reg[11]/C



