// Seed: 1272160787
module module_0 #(
    parameter id_3 = 32'd60
) (
    input wand id_0
);
  wire id_2, _id_3;
  logic id_4 [id_3 : -1  ?  (  id_3  ) : 1];
  logic id_5;
  wire  id_6;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd39,
    parameter id_6 = 32'd49,
    parameter id_7 = 32'd20
) (
    input tri0 id_0,
    input wire id_1,
    output tri id_2,
    output supply1 id_3,
    output tri1 _id_4,
    output wire id_5,
    input tri1 _id_6,
    input tri _id_7[id_6 : id_7],
    input tri0 id_8
);
  wire id_10[-1 : id_4];
  assign id_2 = id_6;
  module_0 modCall_1 (id_0);
  tri id_11 = -1;
endmodule
