{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602750018779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602750018780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 16:20:18 2020 " "Processing started: Thu Oct 15 16:20:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602750018780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602750018780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_tx -c uart_tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_tx -c uart_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602750018780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1602750019335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sm_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sm_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_Probe " "Found entity 1: SM_Probe" {  } { { "ip/SM_Probe.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/prj/ip/SM_Probe.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl/uart_tx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/baud_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/baud_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_lut " "Found entity 1: baud_lut" {  } { { "../rtl/baud_lut.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl/baud_lut.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/educator-yly/desktop/verilog_exercises/uart_tx/testbench/uart_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/educator-yly/desktop/verilog_exercises/uart_tx/testbench/uart_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_tb " "Found entity 1: uart_tx_tb" {  } { { "../testbench/uart_tx_tb.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/testbench/uart_tx_tb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/piso_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/piso_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 piso_8 " "Found entity 1: piso_8" {  } { { "../rtl/piso_8.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl/piso_8.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/uart_tx_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/uart_tx_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_sm " "Found entity 1: uart_tx_sm" {  } { { "../rtl/uart_tx_sm.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl/uart_tx_sm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/m_clk_baud.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/m_clk_baud.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_clk_baud " "Found entity 1: m_clk_baud" {  } { { "../rtl/m_clk_baud.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl/m_clk_baud.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/uart_tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/uart_tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_top " "Found entity 1: uart_tx_top" {  } { { "../rtl/uart_tx_top.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl/uart_tx_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/educator-yly/desktop/verilog_exercises/uart_tx/rtl/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "../rtl/test.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/rtl/test.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sources_probes.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sources_probes.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sources_Probes " "Found entity 1: Sources_Probes" {  } { { "ip/Sources_Probes.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/prj/ip/Sources_Probes.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/soft_core_jtag_io.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/soft_core_jtag_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soft_core_jtag_io " "Found entity 1: soft_core_jtag_io" {  } { { "ip/soft_core_jtag_io.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/prj/ip/soft_core_jtag_io.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "ip/sys_pll.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/prj/ip/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019564 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "clk_period ../testbench/uart_tx_tb.v 15 uart_tx.v(19) " "Verilog HDL macro warning at uart_tx.v(19): overriding existing definition for macro \"clk_period\", which was defined in \"../testbench/uart_tx_tb.v\", line 15" {  } { { "../testbench/uart_tx.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/testbench/uart_tx.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1602750019575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/educator-yly/desktop/verilog_exercises/uart_tx/testbench/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/educator-yly/desktop/verilog_exercises/uart_tx/testbench/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_tb " "Found entity 1: sys_pll_tb" {  } { { "../testbench/uart_tx.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/testbench/uart_tx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602750019578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019578 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "sys_pll_tb sys_pll_tb.v(24) " "Verilog HDL error at sys_pll_tb.v(24): module \"sys_pll_tb\" cannot be declared more than once" {  } { { "../testbench/sys_pll_tb.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/testbench/sys_pll_tb.v" 24 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1602750019582 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sys_pll_tb uart_tx.v(20) " "HDL info at uart_tx.v(20): see declaration for object \"sys_pll_tb\"" {  } { { "../testbench/uart_tx.v" "" { Text "C:/Users/Educator-yly/Desktop/verilog_exercises/uart_tx/testbench/uart_tx.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602750019583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/educator-yly/desktop/verilog_exercises/uart_tx/testbench/sys_pll_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/educator-yly/desktop/verilog_exercises/uart_tx/testbench/sys_pll_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602750019583 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602750019731 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 15 16:20:19 2020 " "Processing ended: Thu Oct 15 16:20:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602750019731 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602750019731 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602750019731 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602750019731 ""}
