CAPGENOPTS="-techdir /eda/cadence/ams/4.10/assura/c35b4/c35b4/RCX-typical -inc /home/oj23092/VLSI_Design_Lab/ASSURA_LVS/inv/inv.elf -lvs /home/oj23092/VLSI_Design_Lab/ASSURA_LVS/inv/inv.xcn -lvsvia -p2lvs /eda/cadence/ams/4.10/assura/c35b4/c35b4/RCX-typical/qrcTechFile -reseqn -sw3d -auto_reorder_off -length_units meters -cap_unit 1.0 -selected_paths_proper -p poly1,capgen_gate,pdiff -no_cap_correction -cap_ground_layer net_psub -dsub net_nwell,net_psub -lexclude poly2,poly1 -blocking cblock_met2cap_met2,met2cap,met2 -blocking cblock_met1_fox,met1,poly2,poly1,pdiff,fox -blocking cblock_poly2_poly1,poly2,poly1 -res_blocking rblock_poly1,net_poly1 -res_blocking rblock_poly2,net_poly2 -res_blocking rblock_met1,net_met1 -res_blocking rblock_met2,net_met2 -res_blocking rblock_met3,net_met3 -res_blocking rblock_met4,net_met4 /home/oj23092/VLSI_Design_Lab/ASSURA_LVS/inv/inv"
RINTERCONNECT="net_met4 net_met3 net_metcap net_met2 net_met1 net_poly2 net_poly1"
PROCESSEROSION="- - - - - - - - -"
#!/bin/sh
# This file was generated by:
#
#	Techgen -trans version 21.1.1 Linux 64 bit - (Fri Aug 27 17:50:08 PDT 2021)	Tue Feb  6 11:35:28 2024
#
#------------------------------------------
# BEGIN: Initializations
#
# net file
#
NETFILE="net_1"
#
#
# resistive interconnect variables.  Some of this information is from
# the process file:
#       RINTERPROCESS - process layers for which R will be extracted
#       RINTERHEIGHT - height (thickness) of RINTERPROCESS layers
#       RINTERFILL - grow/shrink amount for RINTERPROCESS layers
#       RINTERBIAS - bias of RINTERPROCESS layers
#       RINTERRES     - sheet resistance of process layers
#       RINTERRANGE  - separation range for 2d capacitance extraction
#       RINTERSEP     - maximum separation for 2d capacitance extraction
#       RTHRESHSEP    - 'infinity' threshhold.  Conductors separated
#                       by this distance are treated as if isolated
# and some from extraction:
#       RINTERCONNECT - extraction layers which correspond to RINTERPROCESS 
#                       layers
# and some from the user
#       RNAMEPREFIX   - resistor name prefixes (these will appear in the dspf)
#       RPROCESSTC    -process layer temperature coefficient TC1,TC2 
#
# The resistive interconnect variables correspond by position, so they must
# all have the same number of elements.  They must also be in top-down process
# order.
#
RINTERPROCESS="met4 met3 met2cap met2 met1 poly2 poly1"
RINTERHEIGHT="0.925 0.64 0.15 0.64 0.665 0.2 0.282"
RINTERFILL="0.899 0.799 2.799 0.799 0.699 0.599 0.474"
RINTERBIAS="0 -0.05 0 -0.05 0 -0.125 -0.025"
RINTERRES="0.04 0.07 8 0.07 0.07 50 8"
RINTERRANGE="6 5 8 5 4.5 6.5 4.5"
RINTERSEP="6 5 8 5 4.5 6.5 4.5"
RTHRESHSEP="6.001 5.001 8.001 5.001 4.501 6.501 4.501"
RMODELNAME="met4 met3 met2cap met2 met1 poly2 poly1"
RNAMEPREFIX="a b c d e f g"
RPROCESSTC="0.0035,0 0.0034,0 - 0.0034,0 0.0033,0 0.00059,0 0.0009,0"
#
# RTEXT - contains the text layers which appeared in the extraction
#         and apply to the RINTERCONNECT layers. Each entry must have the form:
#
#               text-layer-name,inter-connect-layer-name
#
#         interconnect-layer-names must appear in the list specified for 
#         RINTERCONNECT
# RTEXTI- contains text layers and corresponding indices into the RINTERCONNECT
#         list. Indices are determined from right to left.  The rightmost
#         RINTERCONNECT layer has an index of 1.
# NRTEXT - text layers attaching to non-resitive layers.
#
RTEXT="POLY1_pintext,net_poly1,POLY1_pinshape MET1_pintext,net_met1,MET1_pinshape MET2_pintext,net_met2,MET2_pinshape MET3_pintext,net_met3,MET3_pinshape MET4_pintext,net_met4,MET4_pinshape PAD_pintext,net_met4,PAD_pinshape OPTDEF_pintext,net_optdef,OPTDEF_pinshape POLY1_pintext,net_poly1__c MET1_pintext,net_met1__c MET2_pintext,net_met2__c MET3_pintext,net_met3__c MET4_pintext,net_met4__c PAD_pintext,net_met4__c"
RTEXTI="POLY1_pintext,1 MET1_pintext,3 MET2_pintext,4 MET3_pintext,6 MET4_pintext,7 PAD_pintext,7"
NRTEXT="POLY1_pintext,net_poly1__c POLY1_pintext,POLY1_pinshape MET1_pintext,net_met1__c MET1_pintext,MET1_pinshape MET2_pintext,net_met2__c MET2_pintext,MET2_pinshape MET3_pintext,net_met3__c MET3_pintext,MET3_pinshape MET4_pintext,net_met4__c MET4_pintext,MET4_pinshape PAD_pintext,net_met4__c PAD_pintext,PAD_pinshape OPTDEF_pintext,net_optdef OPTDEF_pintext,OPTDEF_pinshape"
#
# MARKERLAYERS - non-extracted LVS layers.
MARKERLAYERS="cblock_met2cap_met2 cblock_met1_fox cblock_poly2_poly1 cblock_poly1_psub"
# MAPPEDMARKERLAYERS - mapped marker layers.
MAPPEDMARKERLAYERS=
#
# RVIAS - contains the via layers and the interconnect layers to which they
#         apply. Each entry must have the form:
#
#               via-layer-name,interconnect-layer1,interconnect-layer2
#
#         interconnect layers must appear in TINTEREXT
# SRVIAS - list of via names
# RVIAR - contains via resistance.  A dash indicates no resistance.
#         this list must correspond to the RVIAS list
# DAVIAS - contains vias for which the array_vias feature should be disabled.
# ARRAYVIASPACING - contains via,value pairs for the array_vias feature.
# VIAUNITAREA - contains via,value pairs for the via_unit_area feature.
# VIATC - contains via,value1,value2  pairs for the TC1,TC2 feature.
#
BVIAS="net_poly1_net_poly1__c_butt,net_poly1,net_poly1__c net_poly2_net_poly2__c_butt,net_poly2,net_poly2__c net_met1_net_met1__c_butt,net_met1,net_met1__c net_met2_net_met2__c_butt,net_met2,net_met2__c net_met3_net_met3__c_butt,net_met3,net_met3__c net_met4_net_met4__c_butt,net_met4,net_met4__c"
RVIAS="PAD,net_met4,net_bondpad net_via3,net_met4,net_met3 net_via2_metcap,net_met3,net_metcap net_via2_met2,net_met3,net_met2 net_via1,net_met2,net_met1 net_poly2con,net_met1,net_poly2 net_poly1con,net_met1,net_poly1 net_ndiffcon,net_met1,net_welltap net_ndiffcon,net_met1,net_nsd net_ndiffcon,net_welltap,net_nsd net_pdiffcon,net_met1,net_subtap net_pdiffcon,net_met1,net_psd net_pdiffcon,net_subtap,net_psd net_met1,net_sbd_anode_diff,sbdcon spiral_term,spiral_term11,net_met3 spiral_term,spiral_term11,spiral_term22 spiral_term,spiral_term11,net_met4 spiral_term,net_met3,spiral_term22 spiral_term,net_met3,net_met4 spiral_term,spiral_term22,net_met4 net_poly1_POLY1_pinshape_ovia,net_poly1,POLY1_pinshape net_met1_MET1_pinshape_ovia,net_met1,MET1_pinshape net_met2_MET2_pinshape_ovia,net_met2,MET2_pinshape net_met3_MET3_pinshape_ovia,net_met3,MET3_pinshape net_met4_MET4_pinshape_ovia,net_met4,MET4_pinshape net_met4_PAD_pinshape_ovia,net_met4,PAD_pinshape net_optdef_OPTDEF_pinshape_ovia,net_optdef,OPTDEF_pinshape net_welltap_net_ndiff_ovia,net_welltap,net_ndiff net_nsd_net_ndiff_ovia,net_nsd,net_ndiff nmosh_d_term_net_ndiff_ovia,nmosh_d_term,net_ndiff net_subtap_net_pdiff_ovia,net_subtap,net_pdiff net_psd_net_pdiff_ovia,net_psd,net_pdiff T?1498_rblock_poly1_ovia,T?1498,rblock_poly1 T?1499_rblock_poly2_ovia,T?1499,rblock_poly2 T?1500_rblock_met1_ovia,T?1500,rblock_met1 T?1501_rblock_met2_ovia,T?1501,rblock_met2 T?1502_rblock_metcap_ovia,T?1502,rblock_metcap T?1503_rblock_met3_ovia,T?1503,rblock_met3 T?1504_rblock_met4_ovia,T?1504,rblock_met4 NMOS_WAFFLE_bulk_net_psub_ovia,NMOS_WAFFLE_bulk,net_psub NMOSM_WAFFLE_bulk_net_psub_ovia,NMOSM_WAFFLE_bulk,net_psub PMOS_WAFFLE_bulk_net_nwell_ovia,PMOS_WAFFLE_bulk,net_nwell PMOSM_WAFFLE_bulk_net_nwell_ovia,PMOSM_WAFFLE_bulk,net_nwell NMOSW_4N_bulk_net_psub_ovia,NMOSW_4N_bulk,net_psub NMOSW_3N_bulk_net_psub_ovia,NMOSW_3N_bulk,net_psub NMOSW_2N_bulk_net_psub_ovia,NMOSW_2N_bulk,net_psub NMOSMW_4N_bulk_net_psub_ovia,NMOSMW_4N_bulk,net_psub NMOSMW_3N_bulk_net_psub_ovia,NMOSMW_3N_bulk,net_psub NMOSMW_2N_bulk_net_psub_ovia,NMOSMW_2N_bulk,net_psub PMOSW_4N_bulk_net_nwell_ovia,PMOSW_4N_bulk,net_nwell PMOSW_3N_bulk_net_nwell_ovia,PMOSW_3N_bulk,net_nwell PMOSW_2N_bulk_net_nwell_ovia,PMOSW_2N_bulk,net_nwell PMOSMW_4N_bulk_net_nwell_ovia,PMOSMW_4N_bulk,net_nwell PMOSMW_3N_bulk_net_nwell_ovia,PMOSMW_3N_bulk,net_nwell PMOSMW_2N_bulk_net_nwell_ovia,PMOSMW_2N_bulk,net_nwell net_ndiff_drain_net_ndiff_ovia,net_ndiff_drain,net_ndiff net_ndiff_source_net_ndiff_ovia,net_ndiff_source,net_ndiff net_ndiff_d_sub_net_ndiff_ovia,net_ndiff_d_sub,net_ndiff net_pdiff_d_ntub_net_pdiff_ovia,net_pdiff_d_ntub,net_pdiff rmet1_trm_net_met1_ovia,rmet1_trm,net_met1 rmet2_trm_net_met2_ovia,rmet2_trm,net_met2 rmet3_trm_net_met3_ovia,rmet3_trm,net_met3 rmet4_trm_net_met4_ovia,rmet4_trm,net_met4 pnplat2_c_net_psd_ovia,pnplat2_c,net_psd pnplat2_e_net_psd_ovia,pnplat2_e,net_psd pnpvert10_e_net_psd_ovia,pnpvert10_e,net_psd net_pres_trm_net_poly2_ovia,net_pres_trm,net_poly2 net_presh_trm_net_poly2_ovia,net_presh_trm,net_poly2 PAD,net_met4__c,net_bondpad net_via3,net_met4__c,net_met3__c net_via3,net_met4,net_met3__c net_via3,net_met4__c,net_met3 net_via2_metcap,net_met3__c,net_metcap net_via2_met2,net_met3__c,net_met2__c net_via2_met2,net_met3,net_met2__c net_via2_met2,net_met3__c,net_met2 net_via1,net_met2__c,net_met1__c net_via1,net_met2,net_met1__c net_via1,net_met2__c,net_met1 net_poly2con,net_met1__c,net_poly2__c net_poly2con,net_met1,net_poly2__c net_poly2con,net_met1__c,net_poly2 net_poly1con,net_met1__c,net_poly1__c net_poly1con,net_met1,net_poly1__c net_poly1con,net_met1__c,net_poly1 net_ndiffcon,net_met1__c,net_welltap net_ndiffcon,net_met1__c,net_nsd net_pdiffcon,net_met1__c,net_subtap net_pdiffcon,net_met1__c,net_psd spiral_term,spiral_term11,net_met3__c spiral_term,spiral_term11,net_met4__c spiral_term,net_met3__c,spiral_term22 spiral_term,net_met3__c,net_met4__c spiral_term,net_met3,net_met4__c spiral_term,net_met3__c,net_met4 spiral_term,spiral_term22,net_met4__c net_poly1__c_POLY1_pinshape_ovia,net_poly1__c,POLY1_pinshape net_met1__c_MET1_pinshape_ovia,net_met1__c,MET1_pinshape net_met2__c_MET2_pinshape_ovia,net_met2__c,MET2_pinshape net_met3__c_MET3_pinshape_ovia,net_met3__c,MET3_pinshape net_met4__c_MET4_pinshape_ovia,net_met4__c,MET4_pinshape net_met4__c_PAD_pinshape_ovia,net_met4__c,PAD_pinshape rmet1_trm_net_met1__c_ovia,rmet1_trm,net_met1__c rmet2_trm_net_met2__c_ovia,rmet2_trm,net_met2__c rmet3_trm_net_met3__c_ovia,rmet3_trm,net_met3__c rmet4_trm_net_met4__c_ovia,rmet4_trm,net_met4__c net_pres_trm_net_poly2__c_ovia,net_pres_trm,net_poly2__c net_presh_trm_net_poly2__c_ovia,net_presh_trm,net_poly2__c net_poly1_net_poly1_net_poly1__c_butt_ovia,net_poly1,net_poly1_net_poly1__c_butt net_poly1__c_net_poly1_net_poly1__c_butt_ovia,net_poly1__c,net_poly1_net_poly1__c_butt net_poly2_net_poly2_net_poly2__c_butt_ovia,net_poly2,net_poly2_net_poly2__c_butt net_poly2__c_net_poly2_net_poly2__c_butt_ovia,net_poly2__c,net_poly2_net_poly2__c_butt net_met1_net_met1_net_met1__c_butt_ovia,net_met1,net_met1_net_met1__c_butt net_met1__c_net_met1_net_met1__c_butt_ovia,net_met1__c,net_met1_net_met1__c_butt net_met2_net_met2_net_met2__c_butt_ovia,net_met2,net_met2_net_met2__c_butt net_met2__c_net_met2_net_met2__c_butt_ovia,net_met2__c,net_met2_net_met2__c_butt net_met3_net_met3_net_met3__c_butt_ovia,net_met3,net_met3_net_met3__c_butt net_met3__c_net_met3_net_met3__c_butt_ovia,net_met3__c,net_met3_net_met3__c_butt net_met4_net_met4_net_met4__c_butt_ovia,net_met4,net_met4_net_met4__c_butt net_met4__c_net_met4_net_met4__c_butt_ovia,net_met4__c,net_met4_net_met4__c_butt"
SRVIAS="PAD_net_met4_net_bondpad net_via3_net_met4_net_met3 net_via2_metcap_net_met3_net_metcap net_via2_met2_net_met3_net_met2 net_via1_net_met2_net_met1 net_poly2con_net_met1_net_poly2 net_poly1con_net_met1_net_poly1 net_ndiffcon_net_met1_net_welltap net_ndiffcon_net_met1_net_nsd net_ndiffcon_net_welltap_net_nsd net_pdiffcon_net_met1_net_subtap net_pdiffcon_net_met1_net_psd net_pdiffcon_net_subtap_net_psd net_met1_net_sbd_anode_diff_sbdcon spiral_term_spiral_term11_net_met3 spiral_term_spiral_term11_spiral_term22 spiral_term_spiral_term11_net_met4 spiral_term_net_met3_spiral_term22 spiral_term_net_met3_net_met4 spiral_term_spiral_term22_net_met4 net_poly1_POLY1_pinshape_ovia net_met1_MET1_pinshape_ovia net_met2_MET2_pinshape_ovia net_met3_MET3_pinshape_ovia net_met4_MET4_pinshape_ovia net_met4_PAD_pinshape_ovia net_optdef_OPTDEF_pinshape_ovia net_welltap_net_ndiff_ovia net_nsd_net_ndiff_ovia nmosh_d_term_net_ndiff_ovia net_subtap_net_pdiff_ovia net_psd_net_pdiff_ovia T?1498_rblock_poly1_ovia T?1499_rblock_poly2_ovia T?1500_rblock_met1_ovia T?1501_rblock_met2_ovia T?1502_rblock_metcap_ovia T?1503_rblock_met3_ovia T?1504_rblock_met4_ovia NMOS_WAFFLE_bulk_net_psub_ovia NMOSM_WAFFLE_bulk_net_psub_ovia PMOS_WAFFLE_bulk_net_nwell_ovia PMOSM_WAFFLE_bulk_net_nwell_ovia NMOSW_4N_bulk_net_psub_ovia NMOSW_3N_bulk_net_psub_ovia NMOSW_2N_bulk_net_psub_ovia NMOSMW_4N_bulk_net_psub_ovia NMOSMW_3N_bulk_net_psub_ovia NMOSMW_2N_bulk_net_psub_ovia PMOSW_4N_bulk_net_nwell_ovia PMOSW_3N_bulk_net_nwell_ovia PMOSW_2N_bulk_net_nwell_ovia PMOSMW_4N_bulk_net_nwell_ovia PMOSMW_3N_bulk_net_nwell_ovia PMOSMW_2N_bulk_net_nwell_ovia net_ndiff_drain_net_ndiff_ovia net_ndiff_source_net_ndiff_ovia net_ndiff_d_sub_net_ndiff_ovia net_pdiff_d_ntub_net_pdiff_ovia rmet1_trm_net_met1_ovia rmet2_trm_net_met2_ovia rmet3_trm_net_met3_ovia rmet4_trm_net_met4_ovia pnplat2_c_net_psd_ovia pnplat2_e_net_psd_ovia pnpvert10_e_net_psd_ovia net_pres_trm_net_poly2_ovia net_presh_trm_net_poly2_ovia PAD_net_met4__c_net_bondpad net_via3_net_met4__c_net_met3__c net_via3_net_met4_net_met3__c net_via3_net_met4__c_net_met3 net_via2_metcap_net_met3__c_net_metcap net_via2_met2_net_met3__c_net_met2__c net_via2_met2_net_met3_net_met2__c net_via2_met2_net_met3__c_net_met2 net_via1_net_met2__c_net_met1__c net_via1_net_met2_net_met1__c net_via1_net_met2__c_net_met1 net_poly2con_net_met1__c_net_poly2__c net_poly2con_net_met1_net_poly2__c net_poly2con_net_met1__c_net_poly2 net_poly1con_net_met1__c_net_poly1__c net_poly1con_net_met1_net_poly1__c net_poly1con_net_met1__c_net_poly1 net_ndiffcon_net_met1__c_net_welltap net_ndiffcon_net_met1__c_net_nsd net_pdiffcon_net_met1__c_net_subtap net_pdiffcon_net_met1__c_net_psd spiral_term_spiral_term11_net_met3__c spiral_term_spiral_term11_net_met4__c spiral_term_net_met3__c_spiral_term22 spiral_term_net_met3__c_net_met4__c spiral_term_net_met3_net_met4__c spiral_term_net_met3__c_net_met4 spiral_term_spiral_term22_net_met4__c net_poly1__c_POLY1_pinshape_ovia net_met1__c_MET1_pinshape_ovia net_met2__c_MET2_pinshape_ovia net_met3__c_MET3_pinshape_ovia net_met4__c_MET4_pinshape_ovia net_met4__c_PAD_pinshape_ovia rmet1_trm_net_met1__c_ovia rmet2_trm_net_met2__c_ovia rmet3_trm_net_met3__c_ovia rmet4_trm_net_met4__c_ovia net_pres_trm_net_poly2__c_ovia net_presh_trm_net_poly2__c_ovia net_poly1_net_poly1_net_poly1__c_butt_ovia net_poly1__c_net_poly1_net_poly1__c_butt_ovia net_poly2_net_poly2_net_poly2__c_butt_ovia net_poly2__c_net_poly2_net_poly2__c_butt_ovia net_met1_net_met1_net_met1__c_butt_ovia net_met1__c_net_met1_net_met1__c_butt_ovia net_met2_net_met2_net_met2__c_butt_ovia net_met2__c_net_met2_net_met2__c_butt_ovia net_met3_net_met3_net_met3__c_butt_ovia net_met3__c_net_met3_net_met3__c_butt_ovia net_met4_net_met4_net_met4__c_butt_ovia net_met4__c_net_met4_net_met4__c_butt_ovia"
RSOFTVIAS=
RVIAR="- 1.2 1.75 1.2 1.2 20 2 30 30 30 60 60 60 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1.2 1.2 1.2 1.75 1.2 1.2 1.2 1.2 1.2 1.2 20 20 20 2 2 2 30 30 60 60 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -"
DAVIAS=
ARRAYVIASPACING=
VIAUNITAREA=
VIATC="- 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 0.005,0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -"
VIAUAVAL="- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -"
#
# REXVIASI - Vias which connect one or more resistive layers and corresponding
#            indices into the RINTERCONNECT list.  Indices are determined from
#            right to left.  The rightmost RINTERCONNECT layer's index is 1.
#
REXVIASI="PAD_net_met4_net_bondpad,7 net_met1_MET1_pinshape_ovia,3 net_met1_net_met1_net_met1__c_butt_ovia,3 net_met2_MET2_pinshape_ovia,4 net_met2_net_met2_net_met2__c_butt_ovia,4 net_met3_MET3_pinshape_ovia,6 net_met3_net_met3_net_met3__c_butt_ovia,6 net_met4_MET4_pinshape_ovia,7 net_met4_PAD_pinshape_ovia,7 net_met4_net_met4_net_met4__c_butt_ovia,7 net_ndiffcon_net_met1_net_nsd,3,t net_ndiffcon_net_met1_net_welltap,3,t net_pdiffcon_net_met1_net_psd,3,t net_pdiffcon_net_met1_net_subtap,3,t net_poly1_POLY1_pinshape_ovia,1 net_poly1_net_poly1_net_poly1__c_butt_ovia,1 net_poly1con_net_met1__c_net_poly1,1,t net_poly1con_net_met1_net_poly1,1,3,t net_poly1con_net_met1_net_poly1__c,3,t net_poly2_net_poly2_net_poly2__c_butt_ovia,2 net_poly2con_net_met1__c_net_poly2,2,t net_poly2con_net_met1_net_poly2,2,3,t net_poly2con_net_met1_net_poly2__c,3,t net_pres_trm_net_poly2_ovia,2 net_presh_trm_net_poly2_ovia,2 net_via1_net_met2__c_net_met1,3,t net_via1_net_met2_net_met1,3,4,t net_via1_net_met2_net_met1__c,4,t net_via2_met2_net_met3__c_net_met2,4,t net_via2_met2_net_met3_net_met2,4,6,t net_via2_met2_net_met3_net_met2__c,6,t net_via2_metcap_net_met3__c_net_metcap,5,t net_via2_metcap_net_met3_net_metcap,5,6,t net_via3_net_met4__c_net_met3,6,t net_via3_net_met4_net_met3,6,7,t net_via3_net_met4_net_met3__c,7,t rmet1_trm_net_met1_ovia,3 rmet2_trm_net_met2_ovia,4 rmet3_trm_net_met3_ovia,6 rmet4_trm_net_met4_ovia,7 spiral_term_net_met3__c_net_met4,7 spiral_term_net_met3_net_met4,6,7 spiral_term_net_met3_net_met4__c,6 spiral_term_net_met3_spiral_term22,6 spiral_term_spiral_term11_net_met3,6 spiral_term_spiral_term11_net_met4,7 spiral_term_spiral_term22_net_met4,7"
# NEBULAVIAS - Vias which take part in nebula cap extraction and the
#              corresponding indices into the TINTEREXT list.
NEBULAVIAS="net_via3_net_met4_net_met3,8,9 net_via2_metcap_net_met3_net_metcap,7,8 net_via2_met2_net_met3_net_met2,6,8 net_via1_net_met2_net_met1,5,6 net_poly2con_net_met1_net_poly2,4,5 net_poly1con_net_met1_net_poly1,3,5 net_ndiffcon_net_met1_net_welltap,2,5 net_ndiffcon_net_met1_net_nsd,2,5 net_pdiffcon_net_met1_net_subtap,2,5 net_pdiffcon_net_met1_net_psd,2,5 spiral_term_net_met3_net_met4,8,9 net_via3_net_met4__c_net_met3__c,8,9 net_via3_net_met4_net_met3__c,8,9 net_via3_net_met4__c_net_met3,8,9 net_via2_metcap_net_met3__c_net_metcap,7,8 net_via2_met2_net_met3__c_net_met2__c,6,8 net_via2_met2_net_met3_net_met2__c,6,8 net_via2_met2_net_met3__c_net_met2,6,8 net_via1_net_met2__c_net_met1__c,5,6 net_via1_net_met2_net_met1__c,5,6 net_via1_net_met2__c_net_met1,5,6 net_poly2con_net_met1__c_net_poly2__c,4,5 net_poly2con_net_met1_net_poly2__c,4,5 net_poly2con_net_met1__c_net_poly2,4,5 net_poly1con_net_met1__c_net_poly1__c,3,5 net_poly1con_net_met1_net_poly1__c,3,5 net_poly1con_net_met1__c_net_poly1,3,5 net_ndiffcon_net_met1__c_net_welltap,2,5 net_ndiffcon_net_met1__c_net_nsd,2,5 net_pdiffcon_net_met1__c_net_subtap,2,5 net_pdiffcon_net_met1__c_net_psd,2,5 spiral_term_net_met3__c_net_met4__c,8,9 spiral_term_net_met3_net_met4__c,8,9 spiral_term_net_met3__c_net_met4,8,9"
# PGDBVIAS - Vias which take part in rcx2pgdb and the
#              corresponding indices into the RINTERPROCESS list.
PGDBVIAS="net_via3:1:2 net_via2_metcap:2:3 net_via2_met2:2:4 net_via1:4:5 net_poly2con:5:6 net_poly1con:5:7 net_ndiffcon:5 net_pdiffcon:5 spiral_term:1:2"
CONTACTPROLVS="via_m4_m3,net_via3 via_m3_m2c,net_via2_metcap via_m3_m2,net_via2_met2 via_m2_m1,net_via1 via_m1_p2,net_poly2con via_m1_p1,net_poly1con via_m1_nd,net_ndiffcon via_m1_pd,net_pdiffcon"
PGDBCONTACTPROLVS="via_m4_m3,net_via3 via_m3_m2c,net_via2_metcap via_m3_m2,net_via2_met2 via_m2_m1,net_via1 via_m1_p2,net_poly2con via_m1_p1,net_poly1con via_m1_nd,net_ndiffcon via_m1_pd,net_pdiffcon"
MULTIUSECONTACTS="net_ndiffcon net_pdiffcon spiral_term net_ndiff net_pdiff"
#
# ALLWIRES - list of connectable layers
#
ALLWIRES="MET1_pinshape MET2_pinshape MET3_pinshape MET4_pinshape NMOSMW_2N_bulk NMOSMW_3N_bulk NMOSMW_4N_bulk NMOSM_WAFFLE_bulk NMOSW_2N_bulk NMOSW_3N_bulk NMOSW_4N_bulk NMOS_WAFFLE_bulk OPTDEF_pinshape PAD_pinshape PMOSMW_2N_bulk PMOSMW_3N_bulk PMOSMW_4N_bulk PMOSM_WAFFLE_bulk PMOSW_2N_bulk PMOSW_3N_bulk PMOSW_4N_bulk PMOS_WAFFLE_bulk POLY1_pinshape T?1498 T?1499 T?1500 T?1501 T?1502 T?1503 T?1504 net_bondpad net_met1 net_met1__c net_met1_net_met1__c_butt net_met2 net_met2__c net_met2_net_met2__c_butt net_met3 net_met3__c net_met3_net_met3__c_butt net_met4 net_met4__c net_met4_net_met4__c_butt net_metcap net_ndiff net_ndiff_d_sub net_ndiff_drain net_ndiff_source net_nsd net_optdef net_pdiff net_pdiff_d_ntub net_poly1 net_poly1__c net_poly1_net_poly1__c_butt net_poly2 net_poly2__c net_poly2_net_poly2__c_butt net_pres_trm net_presh_trm net_psd net_sbd_anode_diff net_subtap net_welltap nmosh_d_term pnplat2_c pnplat2_e pnpvert10_e rblock_met1 rblock_met2 rblock_met3 rblock_met4 rblock_metcap rblock_poly1 rblock_poly2 rmet1_trm rmet2_trm rmet3_trm rmet4_trm sbdcon spiral_term11 spiral_term22"
#
# NRINTERCONNECT - connectable layers which are non-resistive
# NRINTERPROCESS - non-resistive connectable layers grouped according to common process mapping layers
#
NRINTERCONNECT="MET1_pinshape MET2_pinshape MET3_pinshape MET4_pinshape NMOSMW_2N_bulk NMOSMW_3N_bulk NMOSMW_4N_bulk NMOSM_WAFFLE_bulk NMOSW_2N_bulk NMOSW_3N_bulk NMOSW_4N_bulk NMOS_WAFFLE_bulk OPTDEF_pinshape PAD_pinshape PMOSMW_2N_bulk PMOSMW_3N_bulk PMOSMW_4N_bulk PMOSM_WAFFLE_bulk PMOSW_2N_bulk PMOSW_3N_bulk PMOSW_4N_bulk PMOS_WAFFLE_bulk POLY1_pinshape T?1498 T?1499 T?1500 T?1501 T?1502 T?1503 T?1504 net_bondpad net_met1__c net_met1_net_met1__c_butt net_met2__c net_met2_net_met2__c_butt net_met3__c net_met3_net_met3__c_butt net_met4__c net_met4_net_met4__c_butt net_ndiff net_ndiff_d_sub net_ndiff_drain net_ndiff_source net_nsd net_optdef net_pdiff net_pdiff_d_ntub net_poly1__c net_poly1_net_poly1__c_butt net_poly2__c net_poly2_net_poly2__c_butt net_pres_trm net_presh_trm net_psd net_sbd_anode_diff net_subtap net_welltap nmosh_d_term pnplat2_c pnplat2_e pnpvert10_e rblock_met1 rblock_met2 rblock_met3 rblock_met4 rblock_metcap rblock_poly1 rblock_poly2 rmet1_trm rmet2_trm rmet3_trm rmet4_trm sbdcon spiral_term11 spiral_term22"
NRINTERPROCESS="MET1_pinshape MET2_pinshape MET3_pinshape MET4_pinshape NMOSMW_2N_bulk NMOSMW_3N_bulk NMOSMW_4N_bulk NMOSM_WAFFLE_bulk NMOSW_2N_bulk NMOSW_3N_bulk NMOSW_4N_bulk NMOS_WAFFLE_bulk OPTDEF_pinshape PAD_pinshape PMOSMW_2N_bulk PMOSMW_3N_bulk PMOSMW_4N_bulk PMOSM_WAFFLE_bulk PMOSW_2N_bulk PMOSW_3N_bulk PMOSW_4N_bulk PMOS_WAFFLE_bulk POLY1_pinshape T?1498 T?1499 T?1500 T?1501 T?1502 T?1503 T?1504 net_bondpad net_met1__c net_met1_net_met1__c_butt net_met2__c net_met2_net_met2__c_butt net_met3__c net_met3_net_met3__c_butt net_met4__c net_met4_net_met4__c_butt net_ndiff net_ndiff_d_sub net_ndiff_drain net_ndiff_source net_welltap,net_nsd,net_subtap,net_psd net_optdef net_pdiff net_pdiff_d_ntub net_poly1__c net_poly1_net_poly1__c_butt net_poly2__c net_poly2_net_poly2__c_butt net_pres_trm net_presh_trm net_sbd_anode_diff nmosh_d_term pnplat2_c pnplat2_e pnpvert10_e rblock_met1 rblock_met2 rblock_met3 rblock_met4 rblock_metcap rblock_poly1 rblock_poly2 rmet1_trm rmet2_trm rmet3_trm rmet4_trm sbdcon spiral_term11 spiral_term22"
#
# RRVIAS - vias which connect a pair of resistive layers
# NRVIAS - vias which connect one resistive and one non-resistive layer and
#          the non-resistive layer.
# NNVIASI - vias which connect a pair of non-resistive layers and corresponding
#          indices into the NRINTERPROCESS list.  Indices are determined from
#          left to right.  The leftmost NRINTERPROCESS layer's index is 1
# NNSOFTVIASI - vias which sconnect a pair of non-resistive layers and
#          corresponding indices into the NRINTERPROCESS list.
#
RRVIAS="net_poly1con_net_met1_net_poly1,net_met1,net_poly1 net_poly2con_net_met1_net_poly2,net_met1,net_poly2 net_via1_net_met2_net_met1,net_met2,net_met1 net_via2_met2_net_met3_net_met2,net_met3,net_met2 net_via2_metcap_net_met3_net_metcap,net_met3,net_metcap net_via3_net_met4_net_met3,net_met4,net_met3 spiral_term_net_met3_net_met4,net_met3,net_met4"
NRVIAS="PAD_net_met4_net_bondpad,net_bondpad net_met1_MET1_pinshape_ovia,MET1_pinshape net_met1_net_met1_net_met1__c_butt_ovia,net_met1_net_met1__c_butt net_met2_MET2_pinshape_ovia,MET2_pinshape net_met2_net_met2_net_met2__c_butt_ovia,net_met2_net_met2__c_butt net_met3_MET3_pinshape_ovia,MET3_pinshape net_met3_net_met3_net_met3__c_butt_ovia,net_met3_net_met3__c_butt net_met4_MET4_pinshape_ovia,MET4_pinshape net_met4_PAD_pinshape_ovia,PAD_pinshape net_met4_net_met4_net_met4__c_butt_ovia,net_met4_net_met4__c_butt net_ndiffcon_net_met1_net_nsd,net_nsd net_ndiffcon_net_met1_net_welltap,net_welltap net_pdiffcon_net_met1_net_psd,net_psd net_pdiffcon_net_met1_net_subtap,net_subtap net_poly1_POLY1_pinshape_ovia,POLY1_pinshape net_poly1_net_poly1_net_poly1__c_butt_ovia,net_poly1_net_poly1__c_butt net_poly1con_net_met1__c_net_poly1,net_met1__c net_poly1con_net_met1_net_poly1__c,net_poly1__c net_poly2_net_poly2_net_poly2__c_butt_ovia,net_poly2_net_poly2__c_butt net_poly2con_net_met1__c_net_poly2,net_met1__c net_poly2con_net_met1_net_poly2__c,net_poly2__c net_pres_trm_net_poly2_ovia,net_pres_trm net_presh_trm_net_poly2_ovia,net_presh_trm net_via1_net_met2__c_net_met1,net_met2__c net_via1_net_met2_net_met1__c,net_met1__c net_via2_met2_net_met3__c_net_met2,net_met3__c net_via2_met2_net_met3_net_met2__c,net_met2__c net_via2_metcap_net_met3__c_net_metcap,net_met3__c net_via3_net_met4__c_net_met3,net_met4__c net_via3_net_met4_net_met3__c,net_met3__c rmet1_trm_net_met1_ovia,rmet1_trm rmet2_trm_net_met2_ovia,rmet2_trm rmet3_trm_net_met3_ovia,rmet3_trm rmet4_trm_net_met4_ovia,rmet4_trm spiral_term_net_met3__c_net_met4,net_met3__c spiral_term_net_met3_net_met4__c,net_met4__c spiral_term_net_met3_spiral_term22,spiral_term22 spiral_term_spiral_term11_net_met3,spiral_term11 spiral_term_spiral_term11_net_met4,spiral_term11 spiral_term_spiral_term22_net_met4,spiral_term22"
NNVIASI="PAD_net_met4__c_net_bondpad,38,31 T?1498_rblock_poly1_ovia,24,67 T?1499_rblock_poly2_ovia,25,68 T?1500_rblock_met1_ovia,26,62 T?1501_rblock_met2_ovia,27,63 T?1502_rblock_metcap_ovia,28,66 T?1503_rblock_met3_ovia,29,64 T?1504_rblock_met4_ovia,30,65 net_met1__c_MET1_pinshape_ovia,32,1 net_met1__c_net_met1_net_met1__c_butt_ovia,32,33 net_met1_net_sbd_anode_diff_sbdcon,57,73 net_met2__c_MET2_pinshape_ovia,34,2 net_met2__c_net_met2_net_met2__c_butt_ovia,34,35 net_met3__c_MET3_pinshape_ovia,36,3 net_met3__c_net_met3_net_met3__c_butt_ovia,36,37 net_met4__c_MET4_pinshape_ovia,38,4 net_met4__c_PAD_pinshape_ovia,38,14 net_met4__c_net_met4_net_met4__c_butt_ovia,38,39 net_ndiff_d_sub_net_ndiff_ovia,41,40 net_ndiff_drain_net_ndiff_ovia,42,40 net_ndiff_source_net_ndiff_ovia,43,40 net_ndiffcon_net_met1__c_net_nsd,32,45 net_ndiffcon_net_met1__c_net_welltap,32,44 net_ndiffcon_net_welltap_net_nsd,44,45 net_nsd_net_ndiff_ovia,45,40 net_optdef_OPTDEF_pinshape_ovia,48,13 net_pdiff_d_ntub_net_pdiff_ovia,50,49 net_pdiffcon_net_met1__c_net_psd,32,47 net_pdiffcon_net_met1__c_net_subtap,32,46 net_pdiffcon_net_subtap_net_psd,46,47 net_poly1__c_POLY1_pinshape_ovia,51,23 net_poly1__c_net_poly1_net_poly1__c_butt_ovia,51,52 net_poly1con_net_met1__c_net_poly1__c,32,51 net_poly2__c_net_poly2_net_poly2__c_butt_ovia,53,54 net_poly2con_net_met1__c_net_poly2__c,32,53 net_pres_trm_net_poly2__c_ovia,55,53 net_presh_trm_net_poly2__c_ovia,56,53 net_psd_net_pdiff_ovia,47,49 net_subtap_net_pdiff_ovia,46,49 net_via1_net_met2__c_net_met1__c,34,32 net_via2_met2_net_met3__c_net_met2__c,36,34 net_via3_net_met4__c_net_met3__c,38,36 net_welltap_net_ndiff_ovia,44,40 nmosh_d_term_net_ndiff_ovia,58,40 pnplat2_c_net_psd_ovia,59,47 pnplat2_e_net_psd_ovia,60,47 pnpvert10_e_net_psd_ovia,61,47 rmet1_trm_net_met1__c_ovia,69,32 rmet2_trm_net_met2__c_ovia,70,34 rmet3_trm_net_met3__c_ovia,71,36 rmet4_trm_net_met4__c_ovia,72,38 spiral_term_net_met3__c_net_met4__c,36,38 spiral_term_net_met3__c_spiral_term22,36,75 spiral_term_spiral_term11_net_met3__c,74,36 spiral_term_spiral_term11_net_met4__c,74,38 spiral_term_spiral_term11_spiral_term22,74,75 spiral_term_spiral_term22_net_met4__c,75,38"
NNSOFTVIASI=
#
# ACRVIAS - vias for which contact resistance is considered under ?addExplicitVias
# ACRMODEL - model names corresponding to ACRVIAS
# ACRPREFIX - prefices corresponding to ACRVIAS
# ACRVAL - resistance values corresponding to ACRVIAS
# TACRVIAS - vias for which contact resistance is always considered
# ACRSNARESISTOR - vias which are also substrate contacts
ACRVIAS="net_via3 net_via2_metcap net_via2_met2 net_via1 net_poly2con net_poly1con net_ndiffcon net_pdiffcon"
ACRMODEL="net_via3 net_via2_metcap net_via2_met2 net_via1 net_poly2con net_poly1con net_ndiffcon net_pdiffcon"
ACRLVSMODEL="net_via3 net_via2_metcap net_via2_met2 net_via1 net_poly2con net_poly1con net_ndiffcon net_pdiffcon"
ACRPREFIX="h i j k l m n o"
ACRVAL="1.2 1.75 1.2 1.2 20 2 30 60"
TACRVIAS=
ACRSNARESISTOR="- - - - - - snaresistor snaresistor"
#
# TINTEREXT - the set of interconnect layers which correspond to the layers 
#             specified in the process file
#
TINTEREXT="net_met4 net_met3 net_metcap net_met2 net_met1 net_poly2 net_poly1 net_welltap,net_nsd,net_subtap,net_psd net_nwell,net_psub"
#
# SPROCESS - list of layers which are defined as substrate in the process file
#	     (must be in top-down order)
# SINTEREXT -list of extraction layers which correspond to the ${SPROCESS}
#            layers.  The number of elements in the SPROCESS and SINTEREXT
#            lists must be the same
#
SPROCESS="pdiff fox"
SINTEREXT="net_welltap,net_nsd,net_subtap,net_psd net_nwell,net_psub"
#
# NRPROCESS - non resistive process layers (other than substrate)
# NRINTEREXT -non resistive extraction layers (other than substrate)
# NRINTERRANGE -non resistive separation range for 2d capacitance extraction
# NRINTERSEP -non resistive maximum separation for 2d capacitance extraction
# NRTHRESHSEP-non resistive 'infinity' threshhold.  Conductors separated
#             by this distance are treated as if isolated
#
NRPROCESS=
NRINTEREXT=
NRINTERRANGE=
NRINTERSEP=
NRTHRESHSEP=
#
# TPROCESS - list of layers defined in the process file (must be in top-down
#            order)
# PROCESSGROWAMT-process layer grow amount (must be positive & less than 1/2
#            the minimum design rule separation for the layer)
# PROCESSMINWIDTH-process layer minimum width
# PROCESSMINWIDTH-process layer minimum width
# PROCESSMAXWIDTH-process layer maximum width
# PROCESSEROSION-process layer erosion specification
# PROCESSTOPHEIGHT-process layer top-height specification (top height including
#         metal thickness,relative to deepmost substrate assuming all metal lyrs
#         are present; max possible height in case of non-planar dielectrics
# PROCESSTHICKNESS-process layer thickness (similar to RINTERHEIGHT, covers all proc lyrs)
# TOTALHEIGHT-height of non-substrate process layers and dielectrics
#
TPROCESS="met4 met3 met2cap met2 met1 poly2 poly1 pdiff fox"
PROCESSGROWAMT="- - - - - - - - -"
PROCESSMINWIDTH="0.6 0.6 4 0.6 0.5 0.4 0.35 - -"
PROCESSMAXWIDTH="6 6 40 6 5 6.5 3.5 - -"
LOADINGEFFECT="- - - - - - - - -"
PROCESSTOPHEIGHT="7.087 5.162 3.728 3.522 1.882 0.8132 0.572 0.29 0.29"
PROCESSTHICKNESS="0.925 0.64 0.15 0.64 0.665 0.2 0.282 0.008 0.29"
TOTALHEIGHT="6.797"
#
# STMPLAYERS - extraction layers which are used to stamp the layers in STMPTERMS
# STMPTERMS - extraction layers which get stamped with net info
#          each entry must have the form terminal-layer,stamping-layer
# STMPTYPES - either single (1) or multi (2) stamp type
# STMPOELAYERS - other ext_layers
#
STMPLAYERS="net_nwell net_psub"
STMPTYPES="1 1"
STMPTERMS="net_psub,net_subtap net_nwell,net_welltap pnpvert10_c,net_psub"
STMPOELAYERS="pnpvert10_c pnpvert10_c"
#
# 3d capacitance variables. Capacitance will be modeled for pairs of layers
# specified here.
#
# PROCESSCOMB - list of pairs, each entry must have the form: layer1,layer2
#	        and the members of each pair must be specified in top down
#	        order.  This information is extracted from the process file
# PROCESSCOMBRANGE - separation range between pairs specified in the PROCESSCOMB list.
# PROCESSCOMBSEP - separation between pairs specified in the PROCESSCOMB list.
#	        This information is also extracted from the process file
#
PROCESSCOMB="poly1,poly2 poly1,met1 poly2,met1 poly2,met2 met1,met2 met1,met2cap met1,met3 met2,met2cap met2,met3 met2,met4 met2cap,met3 met2cap,met4 met3,met4"
PROCESSCOMBRANGE="0.9 0.9 1.2 1.2 1.35 1.35 1.35 1.5 1.5 1.5 1.5 1.8 1.5"
PROCESSCOMBSEP="6.5 4.5 6.5 6.5 5 8 5 8 5 6 8 8 6"
#
# SUBRESISTIVE list of ext layers - substrate and others which should not short 
SUBRESISTIVE="pnpvert10_c net_nwell net_psub net_sbd_anode_diff sbdcon net_optdef OPTDEF_pinshape T?1498 rblock_poly1 T?1499 rblock_poly2 T?1500 rblock_met1 T?1501 rblock_met2 T?1502 rblock_metcap T?1503 rblock_met3 T?1504 rblock_met4 NMOS_WAFFLE_bulk NMOSM_WAFFLE_bulk PMOS_WAFFLE_bulk PMOSM_WAFFLE_bulk NMOSW_4N_bulk NMOSW_3N_bulk NMOSW_2N_bulk NMOSMW_4N_bulk NMOSMW_3N_bulk NMOSMW_2N_bulk PMOSW_4N_bulk PMOSW_3N_bulk PMOSW_2N_bulk PMOSMW_4N_bulk PMOSMW_3N_bulk PMOSMW_2N_bulk"
# VARIATIONPARAMETERS - variation file contents for simulating process parameter variations. 
#
VARIATIONPARAM=
#
# VIA Layers info from ICT file - vialayer,toplayer,botlayer,min_width,min_spacing 
# "-" if not available for min_width or min_spacing. 
VIAPROCOMB="via_m4_m3,met4,met3,0.5,0.45 via_m3_m2c,met3,met2cap,0.5,3.5 via_m3_m2,met3,met2,0.5,0.45 via_m2_m1,met2,met1,0.5,0.45 via_m1_p2,met1,poly2,0.4,0.4 via_m1_p1,met1,poly1,0.4,0.4 via_m1_nd,met1,ndiff,0.4,0.4 via_m1_pd,met1,pdiff,0.4,0.4"
#
# VIA Layers area resistance from ICT file. Same index order as in VIAPROCOMB 
# Multiple R values of the same layer are comma separated 
RVIAPROVAL="- - - - - - - -"
#
# VIA Layers area resistance from ICT file. Same index order as in VIAPROCOMB 
# Multiple area values of the same layer are comma separated 
RVIAPROAREA="- - - - - - - -"
#
# VIA Layers contact resistance from ICT file. Same index order as in VIAPROCOMB 
# Single R value. 
# Mutually exclusive of the area resistance VIAPROVAL/VIAPROAREA at the same index. 
RVIAPROCONT="1.2 1.75 1.2 1.2 20 2 30 60"
#
# VIA Layers - vialayer,layer1,layer2 
#
VIACOMB="via_m4_m3,met3,met4,svia,0.5,0.2,0.15,met3 via_m3_m2c,met2cap,met3,svia,0.5,0.5,0.15,met2cap via_m3_m2,met2,met3,lvia,0.5,0.2,0.15,met2cap via_m2_m1,met1,met2,svia,0.5,0.2,0.15,met1 via_m1_p2,poly2,met1,svia,0.4,0.6,0.15,poly2 via_m1_p1,poly1,met1,lvia,0.4,0.2,0.15,poly2 via_m1_nd,pdiff,met1,lvia,0.4,0.15,0.15,poly1 via_m1_pd,pdiff,met1,lvia,0.4,0.15,0.15,poly1"
#
# Gate specifications. (See capgen -p[a])
#
# PGATE - process gate layers
# EXTGATE - extraction gate layers.  MOS and LDD device layers specified
#           in the process to extraction mapping file
#
PGATE="poly1"
EXTGATE=""
#
# Gate capacitance blocking
#
# POLYGATES - gate,poly,diff layer triplets specified in capgen -p options
#
POLYGATES="capgen_gate,poly1,pdiff"
#
# Cap mask layer specifications. (See capgen -c)
#
# EXTMASK - extraction mask layers.  These layers are from the -c file
#           and act as filters to avoid counting again capacitance which
#           has already been included in the various canonical devices
#           Note: number of EXTMASK + EXTGATE + TPROCESS layers may not
#           exceed 16
#
EXTMASK=
#
# PAD specifications
#
PADDEV=
PADTERM=
#
# MOSFET Device specifications
#
MOSDEV="NMOS_device_MOS_1 NMOSM_device_MOS_3 PMOS_device_MOS_5 PMOSM_device_MOS_7"
MOSSRCDRN="net_nsd net_nsd net_psd net_psd"
MOSGATE="net_poly1 net_poly1 net_poly1 net_poly1"
MOSSUB="net_psub net_psub net_nwell net_nwell"
MOSTYPE="NMOS4 NMOSM4 PMOS4 PMOSM4"
MOSMODEL="MODN MODNM MODP MODPM"
MOSDF2MODEL="nmos4#20auLvs#20PRIMLIB nmosm4#20auLvs#20PRIMLIB pmos4#20auLvs#20PRIMLIB pmosm4#20auLvs#20PRIMLIB"
MOSLDDDIFFCONTS=
#
# LDD Device specifications
#
LDDDEV=
LDDDRN=
LDDSRC=
LDDGATE=
LDDGATEO=
LDDSUB=
LDDTYPE=
LDDMODEL=
LDDDF2MODEL=
#
# MOS model file (for ADVGEN)
#
MOSMODELFILE=
#
# BJT Device specifications
#
BJTDEV="VERT10_device_BJT_80"
BJTCOL="pnpvert10_c"
BJTBASE="net_welltap"
BJTEMIT="pnpvert10_e"
BJTSUB="net_psub"
BJTTYPE="PNPVERT10"
BJTMODEL="VERT10"
BJTDF2MODEL="vert10_4#20auLvs#20PRIMLIB"
BJTMF=
#
# RESISTOR Device specifications
#
RESDEV="RNWELL_device_RES_56 RDIFFP_device_RES_57 RDIFFN_device_RES_58 RPOLY2_PSUB_device_RES_59 RPOLY2_NTUB_device_RES_60 RPOLY2PH_PSUB_device_RES_63 RPOLY2PH_NTUB_device_RES_64 RPOLYH_PSUB_device_RES_65 RPOLYH_NTUB_device_RES_66 RPOLY1_PSUB_device_RES_69 RPOLY1_NTUB_device_RES_70 PFUSE_device_RES_71 RMET1_device_RES_72 RMET2_device_RES_73 RMET3_device_RES_74 RMET4_device_RES_75 RVIA1_device_RES_76 RVIA2_device_RES_77 RVIA3_device_RES_78 RPOLY2RF_device_RES_90 RPOLYHRF_device_RES_91"
RESTERM="net_nwell net_psd net_nsd net_poly2 net_poly2 net_poly2 net_poly2 net_poly2 net_poly2 net_poly1 net_poly1 net_poly1 rmet1_trm rmet2_trm rmet3_trm rmet4_trm net_met2 net_met3 net_met4 net_pres_trm net_presh_trm"
RESTERM2="- - - - - - - - - - - - - - - - net_met1 net_met2 net_met3 - -"
RESTERMO="net_nwell net_psd net_nsd net_poly2 net_poly2 net_poly2 net_poly2 net_poly2 net_poly2 net_poly1 net_poly1 net_poly1 rmet1_trm rmet2_trm rmet3_trm rmet4_trm net_met2 net_met3 net_met4 net_pres_trm net_presh_trm"
RESTERM2O="- - - - - - - - - - - - - - - - net_met1 net_met2 net_met3 - -"
RESSUB="net_psub net_nwell net_psub net_psub net_nwell net_psub net_nwell net_psub net_nwell net_psub net_nwell - - - - - - - - net_nwell net_nwell"
RESTYPE="RNWELL RDIFFP3 RDIFFN3 RPOLY2 RPOLY2_av2 RPOLY2PH RPOLY2PH_av2 RPOLYH RPOLYH_av2 RPOLY1 RPOLY1_av2 PFUSE SHORT SHORT_av2 SHORT_av3 SHORT_av4 SHORT_av5 SHORT_av6 SHORT_av7 RPOLY2RF RPOLYHRF"
RESMODEL="RNWELL RDIFFP3 RDIFFN3 RPOLY2 RPOLY2 RPOLY2PH RPOLY2PH RPOLYH RPOLYH RPOLY1 RPOLY1 PFUSE SHORT SHORT SHORT SHORT SHORT SHORT SHORT RPOLY2RF RPOLYHRF"
RESDF2MODEL="rnwell#20auLvs#20PRIMLIB rdiffp3#20auLvs#20PRIMLIB rdiffn3#20auLvs#20PRIMLIB rpoly2c#20auLvs#20PRIMLIB rpoly2c#20auLvs#20PRIMLIB rpoly2phc#20auLvs#20PRIMLIB rpoly2phc#20auLvs#20PRIMLIB rpolyhc#20auLvs#20PRIMLIB rpolyhc#20auLvs#20PRIMLIB rpoly1c#20auLvs#20PRIMLIB rpoly1c#20auLvs#20PRIMLIB pfuse#20auLvs#20PRIMLIB short#20auLvs#20PRIMLIB short#20auLvs#20PRIMLIB short#20auLvs#20PRIMLIB short#20auLvs#20PRIMLIB short#20auLvs#20PRIMLIB short#20auLvs#20PRIMLIB short#20auLvs#20PRIMLIB rpoly2rf#20auLvs#20PRIMLIBRF rpolyhrf#20auLvs#20PRIMLIBRF"
RESPARAM="1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1"
#
# RES model file (for ADVGEN)
#
RESMODELFILE=
#
# CAP Device specifications
#
CAPDEV="CPOLY_PSUB_device_CAP_81 CPOLY_NTUB_device_CAP_82 CPOLYRF_device_CAP_89"
CAPTERM1="net_poly2 net_poly2 net_poly2"
CAPTERM1O="net_poly2 net_poly2 net_poly2"
CAPTERM2="net_poly1 net_poly1 net_poly1"
CAPTERM2O="net_poly1 net_poly1 net_poly1"
CAPACONST=
CAPSUB="- - net_nwell"
CAPSUBO="- - net_nwell"
CAPTYPE="CPOLYA CPOLYA_av2 CPOLYRF"
CAPMODEL="CPOLY CPOLY CPOLYRF"
CAPDF2MODEL="cpoly#20auLvs#20PRIMLIB cpoly#20auLvs#20PRIMLIB cpolyrf#20auLvs#20PRIMLIBRF"
CAPPARAM="1 1 1"
CAPMF=
#
# DIODE Device specifications
#
DIODEV="ND_device_DIODE_38 P_ND_device_DIODE_39 PD_device_DIODE_40 P_PD_device_DIODE_41 NWD_device_DIODE_42 P_NWD_device_DIODE_43 ZD2SM24_device_DIODE_44"
DIOTERM1="net_psub net_psub net_psd net_psd net_psub net_psub net_psd"
DIOTERM1O="net_psub net_psub net_psd net_psd net_psub net_psub net_psd"
DIOTERM2="net_nsd net_nsd net_nwell net_nwell net_nwell net_nwell net_welltap"
DIOTERM2O="net_nsd net_nsd net_nwell net_nwell net_nwell net_nwell net_welltap"
DIOSUB="- - - - - - net_psub"
DIOTYPE="ND P_ND PD P_PD NWD P_NWD ZD2SM24"
DIOMODEL="ND ND PD PD NWD NWD ZD2SM24"
DIODF2MODEL="subdiode#20auLvs#20PRIMLIB nfetdiode#20auLvs#20PRIMLIB welldiode#20auLvs#20PRIMLIB pfetdiode#20auLvs#20PRIMLIB nwd#20auLvs#20PRIMLIB pnwd#20auLvs#20PRIMLIB zd2sm24#20auLvs#20PRIMLIB"
DIOPARAM="1 1 1 1 1 1 1"
DIOMF=
#
# GENERIC Device specifications
#
GENDEV="NMOS_WAFFLE_device_Device_2 NMOSM_WAFFLE_device_Device_4 PMOS_WAFFLE_device_Device_6 PMOSM_WAFFLE_device_Device_8 NMOSL_device_Device_9 NMOSL_WAFFLE_device_Device_10 NMOSML_device_Device_11 NMOSML_WAFFLE_device_Device_12 PMOSL_device_Device_13 PMOSL_WAFFLE_device_Device_14 PMOSML_device_Device_15 DPMOSM_device_Device_16 PMOSML_WAFFLE_device_Device_17 NMOSW_4N_device_Device_18 NMOSW_3N_device_Device_19 NMOSW_2N_device_Device_20 NMOSMW_4N_device_Device_21 NMOSMW_3N_device_Device_22 NMOSMW_2N_device_Device_23 PMOSW_4N_device_Device_24 PMOSW_3N_device_Device_25 PMOSW_2N_device_Device_26 PMOSMW_4N_device_Device_27 PMOSMW_3N_device_Device_28 PMOSMW_2N_device_Device_29 NMOSH_device_Device_30 NMOSMH_device_Device_31 NMOSHL_device_Device_32 NMOSMHL_device_Device_33 NMOS30M_device_Device_34 NMOS18T_device_Device_35 PMOSD30M_device_Device_36 PMOS30M_device_Device_37 PHDNWA850_device_ntub_Device_45 PHDNWB850_device_pad_barc_Device_46 SBD5_device_sbdcon_Device_47 ESDPD12_device_Device_48 ESDPD18_device_Device_49 ESDPD26_device_Device_50 ESDPD30_device_Device_51 ESDFDN5_device_Device_52 ESDGCN5_device_Device_53 ESDFDP5_device_Device_54 ESDGCP5_device_Device_55 RPOLY2P_PSUB_device_Device_61 RPOLY2P_NTUB_device_Device_62 RPOLYZ_PSUB_device_Device_67 RPOLYZ_NTUB_device_Device_68 LAT2_device_Device_79 CVAR_device_Device_83 CMIM_device_no_cpmim_Device_84 CPMIM_device_Device_85 PROBE_device_Device_86 NMOSRF_device_Device_87 PMOSRF_device_Device_88 SP014S300D_device_Device_92 SP020S180D_device_Device_93 SP026S200D_device_Device_94 SP037S180D_device_Device_95 SP047S180D_device_Device_96 SP050S155D_device_Device_97 SP090S155D_device_Device_98"
GENDEVMODEL="MODN MODNM MODP MODPM RCX_DUMMY RCX_DUMMY RCX_DUMMY RCX_DUMMY RCX_DUMMY RCX_DUMMY RCX_DUMMY RCX_DUMMY RCX_DUMMY NMOSW_4N NMOSW_3N NMOSW_2N NMOSMW_4N NMOSMW_3N NMOSMW_2N PMOSW_4N PMOSW_3N PMOSW_2N PMOSMW_4N PMOSMW_3N PMOSMW_2N MODNH MODNMH RCX_DUMMY RCX_DUMMY MODN30M MODN30T RCX_DUMMY RCX_DUMMY RCX_DUMMY RCX_DUMMY RCX_DUMMY ESDPD12 ESDPD18 ESDPD26 ESDPD30 ESDFDN5 ESDGCN5 ESDFDP5 ESDGCP5 RCX_DUMMY RCX_DUMMY RCX_DUMMY RCX_DUMMY LAT2 CVAR RCX_DUMMY RCX_DUMMY probepad MODNRF MODPRF SP014S300D SP020S180D SP026S200D SP037S180D SP047S180D SP050S155D SP090S155D"
GENDEVDF2MODEL="nmos4#20auLvs#20PRIMLIB nmosm4#20auLvs#20PRIMLIB pmos4#20auLvs#20PRIMLIB pmosm4#20auLvs#20PRIMLIB pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib nmos4#20auLvs#20PRIMLIB nmos4#20auLvs#20PRIMLIB nmos4#20auLvs#20PRIMLIB nmosm4#20auLvs#20PRIMLIB nmosm4#20auLvs#20PRIMLIB nmosm4#20auLvs#20PRIMLIB pmos4#20auLvs#20PRIMLIB pmos4#20auLvs#20PRIMLIB pmos4#20auLvs#20PRIMLIB pmosm4#20auLvs#20PRIMLIB pmosm4#20auLvs#20PRIMLIB pmosm4#20auLvs#20PRIMLIB nmosh4#20auLvs#20PRIMLIB nmosmh4#20auLvs#20PRIMLIB pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib nmos30m#20auLvs#20PRIMLIB nmos18t#20auLvs#20PRIMLIB pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib esdpd12#20auLvs#20ESDLIB esdpd18#20auLvs#20ESDLIB esdpd26#20auLvs#20ESDLIB esdpd30#20auLvs#20ESDLIB esdfdn5#20auLvs#20ESDLIB esdgcn5#20auLvs#20ESDLIB esdfdp5#20auLvs#20ESDLIB esdgcp5#20auLvs#20ESDLIB pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib lat2#20auLvs#20PRIMLIB cvar#20auLvs#20PRIMLIB pcapacitor#20auLvs#20analogLib pcapacitor#20auLvs#20analogLib probepad#20auLvs#20IOLIB_4M nmosrf#20auLvs#20PRIMLIBRF pmosrf#20auLvs#20PRIMLIBRF SP014S300D#20auLvs#20SPIRALS_4M SP020S180D#20auLvs#20SPIRALS_4M SP026S200D#20auLvs#20SPIRALS_4M SP037S180D#20auLvs#20SPIRALS_4M SP047S180D#20auLvs#20SPIRALS_4M SP050S155D#20auLvs#20SPIRALS_4M SP090S155D#20auLvs#20SPIRALS_4M"
GENTERMS="net_poly1,net_nsd,net_nsd,NMOS_WAFFLE_bulk net_poly1,net_nsd,net_nsd,NMOSM_WAFFLE_bulk net_poly1,net_psd,net_psd,PMOS_WAFFLE_bulk net_poly1,net_psd,net_psd,PMOSM_WAFFLE_bulk net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_nsd,net_nsd,NMOSW_4N_bulk net_poly1,net_nsd,net_nsd,NMOSW_3N_bulk net_poly1,net_nsd,net_nsd,NMOSW_2N_bulk net_poly1,net_nsd,net_nsd,NMOSMW_4N_bulk net_poly1,net_nsd,net_nsd,NMOSMW_3N_bulk net_poly1,net_nsd,net_nsd,NMOSMW_2N_bulk net_poly1,net_psd,net_psd,PMOSW_4N_bulk net_poly1,net_psd,net_psd,PMOSW_3N_bulk net_poly1,net_psd,net_psd,PMOSW_2N_bulk net_poly1,net_psd,net_psd,PMOSMW_4N_bulk net_poly1,net_psd,net_psd,PMOSMW_3N_bulk net_poly1,net_psd,net_psd,PMOSMW_2N_bulk net_poly1,net_nsd,nmosh_d_term,net_psub net_poly1,net_nsd,nmosh_d_term,net_psub net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_ndiff_source,net_ndiff_drain,net_psub net_poly1,net_ndiff_source,net_ndiff_drain,net_psub net_poly1,net_poly1 net_poly1,net_poly1 net_nwell,net_nwell net_nwell,net_nwell net_nwell,net_nwell net_psub,net_nwell net_psub,net_nwell net_psub,net_nwell net_psub,net_nwell net_psub,net_ndiff_d_sub net_psub,net_ndiff_d_sub net_pdiff_d_ntub,net_nwell,net_psub net_pdiff_d_ntub,net_nwell,net_psub net_poly2,net_poly2 net_poly2,net_poly2 net_poly2,net_poly2 net_poly2,net_poly2 pnplat2_c,net_nwell,pnplat2_e,net_psub,net_poly1 net_poly1,net_welltap,net_psub net_metcap,net_metcap net_metcap,net_metcap net_met4 net_poly1,net_nsd,net_nsd,net_psub net_poly1,net_psd,net_psd,net_nwell spiral_term11,spiral_term22,net_psub spiral_term11,spiral_term22,net_psub spiral_term11,spiral_term22,net_psub spiral_term11,spiral_term22,net_psub spiral_term11,spiral_term22,net_psub spiral_term11,spiral_term22,net_psub spiral_term11,spiral_term22,net_psub"
GENTERMSO="net_poly1,net_nsd,net_nsd,NMOS_WAFFLE_bulk net_poly1,net_nsd,net_nsd,NMOSM_WAFFLE_bulk net_poly1,net_psd,net_psd,PMOS_WAFFLE_bulk net_poly1,net_psd,net_psd,PMOSM_WAFFLE_bulk net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_nsd,net_nsd,NMOSW_4N_bulk net_poly1,net_nsd,net_nsd,NMOSW_3N_bulk net_poly1,net_nsd,net_nsd,NMOSW_2N_bulk net_poly1,net_nsd,net_nsd,NMOSMW_4N_bulk net_poly1,net_nsd,net_nsd,NMOSMW_3N_bulk net_poly1,net_nsd,net_nsd,NMOSMW_2N_bulk net_poly1,net_psd,net_psd,PMOSW_4N_bulk net_poly1,net_psd,net_psd,PMOSW_3N_bulk net_poly1,net_psd,net_psd,PMOSW_2N_bulk net_poly1,net_psd,net_psd,PMOSMW_4N_bulk net_poly1,net_psd,net_psd,PMOSMW_3N_bulk net_poly1,net_psd,net_psd,PMOSMW_2N_bulk net_poly1,net_nsd,nmosh_d_term,net_psub net_poly1,net_nsd,nmosh_d_term,net_psub net_poly1,net_poly1 net_poly1,net_poly1 net_poly1,net_ndiff_source,net_ndiff_drain,net_psub net_poly1,net_ndiff_source,net_ndiff_drain,net_psub net_poly1,net_poly1 net_poly1,net_poly1 net_nwell,net_nwell net_nwell,net_nwell net_nwell,net_nwell net_psub,net_nwell net_psub,net_nwell net_psub,net_nwell net_psub,net_nwell net_psub,net_ndiff_d_sub net_psub,net_ndiff_d_sub net_pdiff_d_ntub,net_nwell,net_psub net_pdiff_d_ntub,net_nwell,net_psub net_poly2,net_poly2 net_poly2,net_poly2 net_poly2,net_poly2 net_poly2,net_poly2 pnplat2_c,net_nwell,pnplat2_e,net_psub,net_poly1 net_poly1,net_welltap,net_psub net_metcap,net_metcap net_metcap,net_metcap net_met4 net_poly1,net_nsd,net_nsd,net_psub net_poly1,net_psd,net_psd,net_nwell spiral_term11,spiral_term22,net_psub spiral_term11,spiral_term22,net_psub spiral_term11,spiral_term22,net_psub spiral_term11,spiral_term22,net_psub spiral_term11,spiral_term22,net_psub spiral_term11,spiral_term22,net_psub spiral_term11,spiral_term22,net_psub"
GENMOS=
GENMOSSRC=
GENMOSDRN=
GENMOSGATE=
GENMOSSUB=
GENMOSSUB2=
GENMOSTYPE=
GENCDEV=
GENCTERMS=
GENCTERMSO=
GENCCONST=
GENRDEV=
GENRTERMS=
GENRTERMSO=
GENRCONST=
#
# Capgen pax command and .so files
#
COEFF="Y"
CAPCMD="${RCXBIN}/paxfile1MDZDR_coeff"
CAPSO="${RCXBIN}/cap64.so"
LVSFILE="${RCXBIN}/lvsfile"
#
# Do not modify the following flags
#
CAP_SW3D="Y"
CAP_CN3D="N"
#
# If CAP_CORRECTION=Y, material which forms
# canonical capacitors was included in parasitic
# extraction (subtract canonical capacitance from
# parasitic capacitance to avoid double counting)
#
CAP_CORRECTION="N"
RESMODELNAME="N"
NO_CAP_CORRECTION="Y"
CANONICAL_RES_CAPS="N"
FIN_STRETCHING_OFF="Y"
EXTRACT_MOS_DIFFUSION_AP_NW="N"
AP_SCALE_FACTOR=
TEMP_REFERENCE="27"
CDL="N"
NEWPATTERN="Y"
NEBULASCALE="1"
#
# Variables for virtual metal fill
VMFCONN=
VMFFSEP=
VMFLAYERS=
VMFSSEPMAX=
VMFSSEPMIN=
VMFTYPE=
VMFWIDTH=
#
CONFORMAL="N"
#
LENGTH_UNITS="meters"
BLOCKINGLAYERS="cblock_met2cap_met2,met2cap,met2 cblock_met1_fox,met1,poly2,poly1,pdiff,fox cblock_poly2_poly1,poly2,poly1"
RESBLOCKINGLAYERS="rblock_poly1,net_poly1 rblock_poly2,net_poly2 rblock_met1,net_met1 rblock_met2,net_met2 rblock_met3,net_met3 rblock_met4,net_met4"
RESLVSLAYERS="net_poly1 net_poly2 net_met1 net_met2 net_met3 net_met4"
# VIAEFFECTLAYERS via_toplyr,via_botlyr 
VIAEFFECTLAYERS="met4,met3 met3,met2cap met3,met2 met2,met1 met1,poly2 met1,poly1 met1,pdiff met1,pdiff"
VIAEFFECTLAYERSSEP="- - - - 0.65 0.45 - -"
LEXCLUDE="poly1,poly2"
LINCLUDE="met1,met2,met2cap,met3,met4"
CFITABLE="N"
COLORICT=
COLORNO=
COLOREXT=
# List of same R, same map to ict layers 
MERGELAYERS=
MERGELAYERSF=
CAPGROUNDLAYER="net_psub"
SELECTEDPATHSPROPER="Y"
DSUBLAYERS="net_nwell net_psub"
CAPS2DVERSION="* caps2d version: 11"
QRCTECHFILEVERSION="CADENCE TECHFILE FORMAT  (RC) (BASE) 12.1.0-s488 2014/5/26,11:42:7/26,11:42:7"
#
STAMPSTMTS="net_psub:net_subtap net_nwell:net_welltap NMOS_WAFFLE_bulk:net_psub NMOSM_WAFFLE_bulk:net_psub PMOS_WAFFLE_bulk:net_nwell PMOSM_WAFFLE_bulk:net_nwell NMOSW_4N_bulk:net_psub NMOSW_3N_bulk:net_psub NMOSW_2N_bulk:net_psub NMOSMW_4N_bulk:net_psub NMOSMW_3N_bulk:net_psub NMOSMW_2N_bulk:net_psub PMOSW_4N_bulk:net_nwell PMOSW_3N_bulk:net_nwell PMOSW_2N_bulk:net_nwell PMOSMW_4N_bulk:net_nwell PMOSMW_3N_bulk:net_nwell PMOSMW_2N_bulk:net_nwell net_ndiff_drain:net_ndiff net_ndiff_source:net_ndiff net_ndiff_d_sub:net_ndiff net_pdiff_d_ntub:net_pdiff rmet1_trm:net_met1 rmet2_trm:net_met2 rmet3_trm:net_met3 rmet4_trm:net_met4 pnplat2_c:net_psd pnplat2_e:net_psd pnpvert10_e:net_psd pnpvert10_c:net_psub net_pres_trm:net_poly2 net_presh_trm:net_poly2 rmet1_trm:net_met1__c rmet2_trm:net_met2__c rmet3_trm:net_met3__c rmet4_trm:net_met4__c net_pres_trm:net_poly2__c net_presh_trm:net_poly2__c"
# VIAOVERHANGEDGEDEF - vialayer[,0|1].
#                      Corresponds to a via layer's overhang_edge_definition in ICT file.
#                      No top and bot means overhang_dependent_via is not defined for
#                      that via layer at all.
VIAOVERHANGEDGEDEF="via_m4_m3 via_m3_m2c via_m3_m2 via_m2_m1 via_m1_p2 via_m1_p1 via_m1_nd via_m1_pd"
ICTPRESENT="Y"
# topmost diffusion layer in ict
DIFFUSIONSUB="ndiff pdiff"
CONTACTTOPBOT=
RMPROCLAYERS="fox pdiff poly1 p2_p1 poly2 m1_p2 met1 m2_m1 met2 m2c_m2 met2cap m3_m2c met3 m4_m3 met4 pass1 pass2 air"
RMEXTLAYERS="net_nwell net_psub net_welltap net_nsd net_subtap net_psd net_poly1 p2_p1 net_poly2 m1_p2 net_met1 m2_m1 net_met2 m2c_m2 net_metcap m3_m2c net_met3 m4_m3 net_met4 pass1 pass2 air"
#
# CAPGENOPTS - command-line options used to generate the run-specific
#              RCXspiceINIT/RCXdspfINIT data files
#
#
# END: Initializations
#------------------------------------------
