Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top count -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2816.230 ; gain = 68.875 ; free physical = 12616 ; free virtual = 34587
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3818.426; parent = 2816.234; children = 1002.191
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'count' [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/count_up/count_up.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count' (0#1) [/home/tesla/workspace/05.Soc/10.studies/03.dfx/labs/lab2_ultrascale_basic_DFX_Flow/led_shift_count_us/Sources/hdl/count_up/count_up.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2883.199 ; gain = 135.844 ; free physical = 12707 ; free virtual = 34679
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3885.395; parent = 2883.203; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.043 ; gain = 150.688 ; free physical = 12707 ; free virtual = 34679
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3900.238; parent = 2898.047; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.047 ; gain = 158.691 ; free physical = 12707 ; free virtual = 34678
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3908.242; parent = 2906.051; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2914.055 ; gain = 166.699 ; free physical = 12697 ; free virtual = 34669
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3916.250; parent = 2914.059; children = 1002.191
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12701 ; free virtual = 34676
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12699 ; free virtual = 34673
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12696 ; free virtual = 34670
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     1|
|7     |LUT6   |     4|
|8     |FDRE   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12709 ; free virtual = 34683
Synthesis current peak Physical Memory [PSS] (MB): peak = 2347.851; parent = 2090.351; children = 257.500
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3932.266; parent = 2930.074; children = 1002.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.070 ; gain = 182.715 ; free physical = 12715 ; free virtual = 34690
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.078 ; gain = 182.715 ; free physical = 12715 ; free virtual = 34690
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.078 ; gain = 0.000 ; free physical = 12707 ; free virtual = 34682
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.039 ; gain = 0.000 ; free physical = 12772 ; free virtual = 34747
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 24537fda
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2933.039 ; gain = 185.688 ; free physical = 12983 ; free virtual = 34958
