\subsection{arch Architecture Reference}
\label{classtx__path__top_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=211pt]{da/d32/classtx__path__top_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+567}{\bfseries  ( {\bfseries {\bfseries {\bf iq\+\_\+rdclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+568}{\bfseries  ( {\bfseries {\bfseries {\bf iq\+\_\+rdclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+569}{\bfseries  ( {\bfseries {\bfseries {\bf iq\+\_\+rdclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+570}{\bfseries  ( {\bfseries {\bfseries {\bf sample\+\_\+width}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+571}{\bfseries  ( {\bfseries {\bfseries {\bf iq\+\_\+rdclk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n\+\_\+sync\+\_\+iq\+\_\+rdclk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf reset\+\_\+n\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+sample\+\_\+nr\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf en\+\_\+sync\+\_\+rx\+\_\+sample\+\_\+clk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf en\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+loss\+\_\+flg\+\_\+clr\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mode\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf trxiqpulse\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fidm\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+smpl\+\_\+buff\+\_\+rdempty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+smpl\+\_\+buff\+\_\+wrfull} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+smpl\+\_\+buff\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf out\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+pct\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+in\+\_\+pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+fifo\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+fifo\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+loss\+\_\+flg\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+12b} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+16b} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+rdy\+\_\+packets} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+rdy\+\_\+combined\+\_\+vect} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf sync\+\_\+reg0}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg1}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg2}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg3}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg4}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg5}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg6}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg7}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf sync\+\_\+reg8}  {\bfseries entity sync\+\_\+reg}   
\item 
{\bf bus\+\_\+sync\+\_\+reg0}  {\bfseries entity bus\+\_\+sync\+\_\+reg}   
\item 
{\bf bus\+\_\+sync\+\_\+reg1}  {\bfseries entity bus\+\_\+sync\+\_\+reg}   
\item 
{\bf sync\+\_\+fifo\+\_\+rw\+\_\+inst}  {\bfseries entity sync\+\_\+fifo\+\_\+rw}   
\item 
{\bf packets2data\+\_\+top\+\_\+inst0}  {\bfseries entity packets2data\+\_\+top}   
\item 
{\bf diq2fifo\+\_\+inst1}  {\bfseries entity fifo2diq}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 71} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.



\subsubsection{Member Function Documentation}
\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+567@{P\+R\+O\+C\+E\+S\+S\+\_\+567}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+567@{P\+R\+O\+C\+E\+S\+S\+\_\+567}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+567iq\+\_\+rdclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+567 (
\begin{DoxyParamCaption}
\item[{}]{iq\+\_\+rdclk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classtx__path__top_1_1arch_afcf4d2e0e887b00d3be625dff18bb1a1}


Definition at line {\bf 157} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+568@{P\+R\+O\+C\+E\+S\+S\+\_\+568}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+568@{P\+R\+O\+C\+E\+S\+S\+\_\+568}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+568iq\+\_\+rdclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+568(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf iq\+\_\+rdclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top_1_1arch_a45ad6716d83d1caba70e31660a7fe33a}


Definition at line {\bf 199} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+569@{P\+R\+O\+C\+E\+S\+S\+\_\+569}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+569@{P\+R\+O\+C\+E\+S\+S\+\_\+569}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+569iq\+\_\+rdclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+569(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf iq\+\_\+rdclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top_1_1arch_a4df79e6d64058153c19fba715eb3455f}


Definition at line {\bf 209} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+570@{P\+R\+O\+C\+E\+S\+S\+\_\+570}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+570@{P\+R\+O\+C\+E\+S\+S\+\_\+570}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+570sample\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+570(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf sample\+\_\+width}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top_1_1arch_a1a2167eb679fe94f6e072d1bd98c41a4}


Definition at line {\bf 227} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+571@{P\+R\+O\+C\+E\+S\+S\+\_\+571}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+571@{P\+R\+O\+C\+E\+S\+S\+\_\+571}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+571iq\+\_\+rdclk,reset\+\_\+n\+\_\+sync\+\_\+iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+571(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf iq\+\_\+rdclk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n\+\_\+sync\+\_\+iq\+\_\+rdclk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top_1_1arch_a84f2c1d4ef614a35431e30b37e8e9f40}


Definition at line {\bf 238} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!bus\+\_\+sync\+\_\+reg0@{bus\+\_\+sync\+\_\+reg0}}
\index{bus\+\_\+sync\+\_\+reg0@{bus\+\_\+sync\+\_\+reg0}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{bus\+\_\+sync\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bus\+\_\+sync\+\_\+reg0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{bus\+\_\+sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_ab4c40aac4a7c660b0e025e7682ee4bb4}


Definition at line {\bf 149} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!bus\+\_\+sync\+\_\+reg1@{bus\+\_\+sync\+\_\+reg1}}
\index{bus\+\_\+sync\+\_\+reg1@{bus\+\_\+sync\+\_\+reg1}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{bus\+\_\+sync\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bus\+\_\+sync\+\_\+reg1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{bus\+\_\+sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_a07ed000d8c6d58a6438ff28822e7ff7b}


Definition at line {\bf 153} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!ch\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk@{ch\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk}}
\index{ch\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk@{ch\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{ch\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_af998056a7058dfcce7869c2a50115c50}


Definition at line {\bf 86} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!ddr\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk@{ddr\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk}}
\index{ddr\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk@{ddr\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{ddr\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a31f1570fcd00189c4729c4fbea2ba7a1}


Definition at line {\bf 83} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!diq2fifo\+\_\+inst1@{diq2fifo\+\_\+inst1}}
\index{diq2fifo\+\_\+inst1@{diq2fifo\+\_\+inst1}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{diq2fifo\+\_\+inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq2fifo\+\_\+inst1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{fifo2diq}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_a77003765174a899efeb0c06dedf972c6}


Definition at line {\bf 361} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!en\+\_\+sync\+\_\+iq\+\_\+rdclk@{en\+\_\+sync\+\_\+iq\+\_\+rdclk}}
\index{en\+\_\+sync\+\_\+iq\+\_\+rdclk@{en\+\_\+sync\+\_\+iq\+\_\+rdclk}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{en\+\_\+sync\+\_\+iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a0ae6d7e9fe1ee26b95f97d8102a84078}


Definition at line {\bf 78} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!en\+\_\+sync\+\_\+rx\+\_\+sample\+\_\+clk@{en\+\_\+sync\+\_\+rx\+\_\+sample\+\_\+clk}}
\index{en\+\_\+sync\+\_\+rx\+\_\+sample\+\_\+clk@{en\+\_\+sync\+\_\+rx\+\_\+sample\+\_\+clk}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{en\+\_\+sync\+\_\+rx\+\_\+sample\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en\+\_\+sync\+\_\+rx\+\_\+sample\+\_\+clk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a998f26a27da85bc1dc1d84a16f0f05b4}


Definition at line {\bf 77} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!fidm\+\_\+sync\+\_\+iq\+\_\+rdclk@{fidm\+\_\+sync\+\_\+iq\+\_\+rdclk}}
\index{fidm\+\_\+sync\+\_\+iq\+\_\+rdclk@{fidm\+\_\+sync\+\_\+iq\+\_\+rdclk}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{fidm\+\_\+sync\+\_\+iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fidm\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_aaf8c52ea78b50e33f1934755a42386cc}


Definition at line {\bf 85} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!inst0\+\_\+in\+\_\+pct\+\_\+buff\+\_\+rdy@{inst0\+\_\+in\+\_\+pct\+\_\+buff\+\_\+rdy}}
\index{inst0\+\_\+in\+\_\+pct\+\_\+buff\+\_\+rdy@{inst0\+\_\+in\+\_\+pct\+\_\+buff\+\_\+rdy}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+in\+\_\+pct\+\_\+buff\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+in\+\_\+pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a6972f1ab539fb524fbb88f4020766961}


Definition at line {\bf 96} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag@{inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag}}
\index{inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag@{inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_af103c8794e67231494ea0acfcb8b555d}


Definition at line {\bf 94} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag\+\_\+reg@{inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag\+\_\+reg}}
\index{inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag\+\_\+reg@{inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag\+\_\+reg}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+in\+\_\+pct\+\_\+clr\+\_\+flag\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a5ec685dc592a67df9fa570c36da074ad}


Definition at line {\bf 95} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!inst0\+\_\+pct\+\_\+size@{inst0\+\_\+pct\+\_\+size}}
\index{inst0\+\_\+pct\+\_\+size@{inst0\+\_\+pct\+\_\+size}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+pct\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+pct\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_ae999d4ab3475fd555c8f8cced74b31b7}


Definition at line {\bf 93} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!inst0\+\_\+smpl\+\_\+buff\+\_\+q@{inst0\+\_\+smpl\+\_\+buff\+\_\+q}}
\index{inst0\+\_\+smpl\+\_\+buff\+\_\+q@{inst0\+\_\+smpl\+\_\+buff\+\_\+q}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+smpl\+\_\+buff\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+smpl\+\_\+buff\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf out\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_af40d9c9519c2a521be3145fca7a7078f}


Definition at line {\bf 92} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!inst0\+\_\+smpl\+\_\+buff\+\_\+rdempty@{inst0\+\_\+smpl\+\_\+buff\+\_\+rdempty}}
\index{inst0\+\_\+smpl\+\_\+buff\+\_\+rdempty@{inst0\+\_\+smpl\+\_\+buff\+\_\+rdempty}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+smpl\+\_\+buff\+\_\+rdempty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+smpl\+\_\+buff\+\_\+rdempty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a9990c9e88e269f9e7c96935e3bb2eaeb}


Definition at line {\bf 90} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!inst0\+\_\+smpl\+\_\+buff\+\_\+wrfull@{inst0\+\_\+smpl\+\_\+buff\+\_\+wrfull}}
\index{inst0\+\_\+smpl\+\_\+buff\+\_\+wrfull@{inst0\+\_\+smpl\+\_\+buff\+\_\+wrfull}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+smpl\+\_\+buff\+\_\+wrfull}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+smpl\+\_\+buff\+\_\+wrfull} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a23edc524605fd629a6d7a0bbda2f8db1}


Definition at line {\bf 91} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!inst1\+\_\+fifo\+\_\+q@{inst1\+\_\+fifo\+\_\+q}}
\index{inst1\+\_\+fifo\+\_\+q@{inst1\+\_\+fifo\+\_\+q}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+fifo\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_aa19b714f55b59749ad756a1a7cd2be49}


Definition at line {\bf 100} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!inst1\+\_\+fifo\+\_\+rdreq@{inst1\+\_\+fifo\+\_\+rdreq}}
\index{inst1\+\_\+fifo\+\_\+rdreq@{inst1\+\_\+fifo\+\_\+rdreq}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+fifo\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+fifo\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a7779aac6580d00d45a90a6694d4c24ae}


Definition at line {\bf 99} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!inst1\+\_\+pct\+\_\+buff\+\_\+rdy@{inst1\+\_\+pct\+\_\+buff\+\_\+rdy}}
\index{inst1\+\_\+pct\+\_\+buff\+\_\+rdy@{inst1\+\_\+pct\+\_\+buff\+\_\+rdy}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+pct\+\_\+buff\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_aa95359ae648e69d3426728c40cb70f3a}


Definition at line {\bf 101} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!mimo\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk@{mimo\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk}}
\index{mimo\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk@{mimo\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{mimo\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a0b655dd35ed6fde738fe6f11391fcb6b}


Definition at line {\bf 84} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!mode\+\_\+sync\+\_\+iq\+\_\+rdclk@{mode\+\_\+sync\+\_\+iq\+\_\+rdclk}}
\index{mode\+\_\+sync\+\_\+iq\+\_\+rdclk@{mode\+\_\+sync\+\_\+iq\+\_\+rdclk}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{mode\+\_\+sync\+\_\+iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mode\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_abba06166515382ca442200ea4b4c9ee9}


Definition at line {\bf 81} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!packets2data\+\_\+top\+\_\+inst0@{packets2data\+\_\+top\+\_\+inst0}}
\index{packets2data\+\_\+top\+\_\+inst0@{packets2data\+\_\+top\+\_\+inst0}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{packets2data\+\_\+top\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf packets2data\+\_\+top\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{packets2data\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_a998385ed7c3b563350258b8989104c13}


Definition at line {\bf 317} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!pct\+\_\+loss\+\_\+flg\+\_\+clr\+\_\+sync\+\_\+iq\+\_\+rdclk@{pct\+\_\+loss\+\_\+flg\+\_\+clr\+\_\+sync\+\_\+iq\+\_\+rdclk}}
\index{pct\+\_\+loss\+\_\+flg\+\_\+clr\+\_\+sync\+\_\+iq\+\_\+rdclk@{pct\+\_\+loss\+\_\+flg\+\_\+clr\+\_\+sync\+\_\+iq\+\_\+rdclk}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{pct\+\_\+loss\+\_\+flg\+\_\+clr\+\_\+sync\+\_\+iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+loss\+\_\+flg\+\_\+clr\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_af495bdb82b5db0ac1cc59a31d8ddbea4}


Definition at line {\bf 79} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!pct\+\_\+loss\+\_\+flg\+\_\+int@{pct\+\_\+loss\+\_\+flg\+\_\+int}}
\index{pct\+\_\+loss\+\_\+flg\+\_\+int@{pct\+\_\+loss\+\_\+flg\+\_\+int}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{pct\+\_\+loss\+\_\+flg\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+loss\+\_\+flg\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_ad707d6eff83d5eae08503bb555dd53f5}


Definition at line {\bf 103} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!pct\+\_\+rdy\+\_\+combined\+\_\+vect@{pct\+\_\+rdy\+\_\+combined\+\_\+vect}}
\index{pct\+\_\+rdy\+\_\+combined\+\_\+vect@{pct\+\_\+rdy\+\_\+combined\+\_\+vect}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{pct\+\_\+rdy\+\_\+combined\+\_\+vect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+rdy\+\_\+combined\+\_\+vect} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a3fb3b9cb2d9308fc3828c3f83d7b5385}


Definition at line {\bf 109} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets@{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets}}
\index{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets@{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a4caf579a5fba6e258e2ffc7a06f4efd3}


Definition at line {\bf 105} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+12b@{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+12b}}
\index{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+12b@{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+12b}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+12b}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+12b} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a79ddcc6ec3142b63c6fa86110b82e51d}


Definition at line {\bf 106} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+16b@{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+16b}}
\index{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+16b@{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+16b}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+16b}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+packets\+\_\+16b} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a45080c4230685f7f1caa0eb46e90eeca}


Definition at line {\bf 107} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+rdy\+\_\+packets@{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+rdy\+\_\+packets}}
\index{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+rdy\+\_\+packets@{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+rdy\+\_\+packets}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+rdy\+\_\+packets}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+sync\+\_\+num\+\_\+of\+\_\+rdy\+\_\+packets} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_aa30ee36e3478d0162dd7ccd643782800}


Definition at line {\bf 108} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!reset\+\_\+n\+\_\+sync\+\_\+iq\+\_\+rdclk@{reset\+\_\+n\+\_\+sync\+\_\+iq\+\_\+rdclk}}
\index{reset\+\_\+n\+\_\+sync\+\_\+iq\+\_\+rdclk@{reset\+\_\+n\+\_\+sync\+\_\+iq\+\_\+rdclk}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{reset\+\_\+n\+\_\+sync\+\_\+iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a03caf18674566ba8cde8f3bd2862fe62}


Definition at line {\bf 74} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!rx\+\_\+sample\+\_\+nr\+\_\+iq\+\_\+rdclk@{rx\+\_\+sample\+\_\+nr\+\_\+iq\+\_\+rdclk}}
\index{rx\+\_\+sample\+\_\+nr\+\_\+iq\+\_\+rdclk@{rx\+\_\+sample\+\_\+nr\+\_\+iq\+\_\+rdclk}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{rx\+\_\+sample\+\_\+nr\+\_\+iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+sample\+\_\+nr\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a409bb817ea3db990ac9419fa8bf00018}


Definition at line {\bf 76} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!sample\+\_\+width\+\_\+sync\+\_\+iq\+\_\+rdclk@{sample\+\_\+width\+\_\+sync\+\_\+iq\+\_\+rdclk}}
\index{sample\+\_\+width\+\_\+sync\+\_\+iq\+\_\+rdclk@{sample\+\_\+width\+\_\+sync\+\_\+iq\+\_\+rdclk}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{sample\+\_\+width\+\_\+sync\+\_\+iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_ac2707fc40b77f4d065ccbdb51a3c3a8a}


Definition at line {\bf 87} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!sync\+\_\+fifo\+\_\+rw\+\_\+inst@{sync\+\_\+fifo\+\_\+rw\+\_\+inst}}
\index{sync\+\_\+fifo\+\_\+rw\+\_\+inst@{sync\+\_\+fifo\+\_\+rw\+\_\+inst}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+fifo\+\_\+rw\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+fifo\+\_\+rw\+\_\+inst} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+fifo\+\_\+rw}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_a421b02a1ff8dd90393f8b0bd971c7e5b}


Definition at line {\bf 274} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!sync\+\_\+reg0@{sync\+\_\+reg0}}
\index{sync\+\_\+reg0@{sync\+\_\+reg0}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_a6d0f2de0bd56b397adfb1e48896e42ef}


Definition at line {\bf 120} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!sync\+\_\+reg1@{sync\+\_\+reg1}}
\index{sync\+\_\+reg1@{sync\+\_\+reg1}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_a8fc8454c91408892606d3cf049de8638}


Definition at line {\bf 123} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!sync\+\_\+reg2@{sync\+\_\+reg2}}
\index{sync\+\_\+reg2@{sync\+\_\+reg2}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_acd983ae79613adccfa068b86d26343cf}


Definition at line {\bf 126} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!sync\+\_\+reg3@{sync\+\_\+reg3}}
\index{sync\+\_\+reg3@{sync\+\_\+reg3}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg3} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_a20af2a21d294a21228a5805525b852eb}


Definition at line {\bf 129} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!sync\+\_\+reg4@{sync\+\_\+reg4}}
\index{sync\+\_\+reg4@{sync\+\_\+reg4}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg4} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_ab5fb1d0b0aabe7b2934f0691cf747050}


Definition at line {\bf 132} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!sync\+\_\+reg5@{sync\+\_\+reg5}}
\index{sync\+\_\+reg5@{sync\+\_\+reg5}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg5} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_ad42bca53a1398af47b45ead69c39f7d2}


Definition at line {\bf 135} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!sync\+\_\+reg6@{sync\+\_\+reg6}}
\index{sync\+\_\+reg6@{sync\+\_\+reg6}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg6} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_a4ad101436233ef0ced8478165476d6ea}


Definition at line {\bf 138} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!sync\+\_\+reg7@{sync\+\_\+reg7}}
\index{sync\+\_\+reg7@{sync\+\_\+reg7}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg7} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_abc82c2116ca5d686a75265e0700ced0f}


Definition at line {\bf 141} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!sync\+\_\+reg8@{sync\+\_\+reg8}}
\index{sync\+\_\+reg8@{sync\+\_\+reg8}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{sync\+\_\+reg8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sync\+\_\+reg8} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{sync\+\_\+reg}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top_1_1arch_a0b58a7cce800b7229df5690cd0a3e1c2}


Definition at line {\bf 144} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}!trxiqpulse\+\_\+sync\+\_\+iq\+\_\+rdclk@{trxiqpulse\+\_\+sync\+\_\+iq\+\_\+rdclk}}
\index{trxiqpulse\+\_\+sync\+\_\+iq\+\_\+rdclk@{trxiqpulse\+\_\+sync\+\_\+iq\+\_\+rdclk}!tx\+\_\+path\+\_\+top\+::arch@{tx\+\_\+path\+\_\+top\+::arch}}
\paragraph[{trxiqpulse\+\_\+sync\+\_\+iq\+\_\+rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiqpulse\+\_\+sync\+\_\+iq\+\_\+rdclk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top_1_1arch_a3e0e54079c690cba47f2d5df4f94c4f8}


Definition at line {\bf 82} of file {\bf tx\+\_\+path\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/tx\+\_\+path/synth/{\bf tx\+\_\+path\+\_\+top.\+vhd}\end{DoxyCompactItemize}
