INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/clk_div/clk_div.v.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/clk_div/clk_div.v.srcs/sim_1/new/clk_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/clk_div/clk_div.v.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
