{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 12:27:02 2019 " "Info: Processing started: Sun Dec 15 12:27:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off full -c full --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full -c full --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "levelsensitivesrlatch:inst7\|74279:inst\|44 " "Warning: Node \"levelsensitivesrlatch:inst7\|74279:inst\|44\" is a latch" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 224 352 400 256 "44" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "levelsensitivesrlatch:inst7\|74279:inst\|45 " "Warning: Node \"levelsensitivesrlatch:inst7\|74279:inst\|45\" is a latch" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 432 352 400 464 "45" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "levelsensitivesrlatch:inst7\|74279:inst\|43 " "Warning: Node \"levelsensitivesrlatch:inst7\|74279:inst\|43\" is a latch" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 64 352 400 96 "43" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "levelsensitivesrlatch:inst7\|74279:inst29\|45 " "Warning: Node \"levelsensitivesrlatch:inst7\|74279:inst29\|45\" is a latch" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 432 352 400 464 "45" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "levelsensitivesrlatch:inst7\|74279:inst30\|45 " "Warning: Node \"levelsensitivesrlatch:inst7\|74279:inst30\|45\" is a latch" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 432 352 400 464 "45" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "levelsensitivesrlatch:inst7\|74279:inst29\|46 " "Warning: Node \"levelsensitivesrlatch:inst7\|74279:inst29\|46\" is a latch" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 600 352 400 632 "46" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "levelsensitivesrlatch:inst7\|74279:inst\|46 " "Warning: Node \"levelsensitivesrlatch:inst7\|74279:inst\|46\" is a latch" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 600 352 400 632 "46" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "levelsensitivesrlatch:inst7\|74279:inst29\|43 " "Warning: Node \"levelsensitivesrlatch:inst7\|74279:inst29\|43\" is a latch" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 64 352 400 96 "43" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "levelsensitivesrlatch:inst7\|74279:inst29\|44 " "Warning: Node \"levelsensitivesrlatch:inst7\|74279:inst29\|44\" is a latch" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 224 352 400 256 "44" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "levelsensitivesrlatch:inst7\|74279:inst30\|43 " "Warning: Node \"levelsensitivesrlatch:inst7\|74279:inst30\|43\" is a latch" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 64 352 400 96 "43" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/full.bdf" { { 360 -248 -80 376 "CLK" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "29 " "Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "levelsensitivesrlatch:inst7\|74279:inst30\|43 " "Info: Detected ripple clock \"levelsensitivesrlatch:inst7\|74279:inst30\|43\" as buffer" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 64 352 400 96 "43" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "levelsensitivesrlatch:inst7\|74279:inst30\|43" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "levelsensitivesrlatch:inst7\|74279:inst29\|44 " "Info: Detected ripple clock \"levelsensitivesrlatch:inst7\|74279:inst29\|44\" as buffer" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 224 352 400 256 "44" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "levelsensitivesrlatch:inst7\|74279:inst29\|44" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "levelsensitivesrlatch:inst7\|74279:inst29\|43 " "Info: Detected ripple clock \"levelsensitivesrlatch:inst7\|74279:inst29\|43\" as buffer" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 64 352 400 96 "43" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "levelsensitivesrlatch:inst7\|74279:inst29\|43" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "levelsensitivesrlatch:inst7\|74279:inst\|46 " "Info: Detected ripple clock \"levelsensitivesrlatch:inst7\|74279:inst\|46\" as buffer" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 600 352 400 632 "46" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "levelsensitivesrlatch:inst7\|74279:inst\|46" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "levelsensitivesrlatch:inst7\|74279:inst29\|46 " "Info: Detected ripple clock \"levelsensitivesrlatch:inst7\|74279:inst29\|46\" as buffer" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 600 352 400 632 "46" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "levelsensitivesrlatch:inst7\|74279:inst29\|46" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "levelsensitivesrlatch:inst7\|74279:inst30\|45 " "Info: Detected ripple clock \"levelsensitivesrlatch:inst7\|74279:inst30\|45\" as buffer" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 432 352 400 464 "45" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "levelsensitivesrlatch:inst7\|74279:inst30\|45" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "levelsensitivesrlatch:inst7\|74279:inst29\|45 " "Info: Detected ripple clock \"levelsensitivesrlatch:inst7\|74279:inst29\|45\" as buffer" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 432 352 400 464 "45" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "levelsensitivesrlatch:inst7\|74279:inst29\|45" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "levelsensitivesrlatch:inst7\|74279:inst\|43 " "Info: Detected ripple clock \"levelsensitivesrlatch:inst7\|74279:inst\|43\" as buffer" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 64 352 400 96 "43" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "levelsensitivesrlatch:inst7\|74279:inst\|43" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "levelsensitivesrlatch:inst7\|74279:inst\|45 " "Info: Detected ripple clock \"levelsensitivesrlatch:inst7\|74279:inst\|45\" as buffer" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 432 352 400 464 "45" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "levelsensitivesrlatch:inst7\|74279:inst\|45" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "levelsensitivesrlatch:inst7\|74279:inst\|44 " "Info: Detected ripple clock \"levelsensitivesrlatch:inst7\|74279:inst\|44\" as buffer" {  } { { "74279.bdf" "" { Schematic "c:/altera/quartus/libraries/others/maxplus2/74279.bdf" { { 224 352 400 256 "44" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "levelsensitivesrlatch:inst7\|74279:inst\|44" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst13 " "Info: Detected gated clock \"whowins:inst\|inst13\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 464 744 808 512 "inst13" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst20~0 " "Info: Detected gated clock \"whowins:inst\|inst20~0\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 344 920 1024 456 "inst20" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst12 " "Info: Detected gated clock \"whowins:inst\|inst12\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 376 744 808 424 "inst12" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst10 " "Info: Detected gated clock \"whowins:inst\|inst10\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 208 744 808 256 "inst10" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst15 " "Info: Detected gated clock \"whowins:inst\|inst15\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 1016 744 808 1064 "inst15" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst21~3 " "Info: Detected gated clock \"whowins:inst\|inst21~3\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst21~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst19~0 " "Info: Detected gated clock \"whowins:inst\|inst19~0\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 952 744 808 1000 "inst19" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst13~3 " "Info: Detected gated clock \"whowins:inst\|inst13~3\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 464 744 808 512 "inst13" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst13~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst21~2 " "Info: Detected gated clock \"whowins:inst\|inst21~2\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst21~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst21~1 " "Info: Detected gated clock \"whowins:inst\|inst21~1\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst21~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst21~0 " "Info: Detected gated clock \"whowins:inst\|inst21~0\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 800 952 1056 912 "inst21" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst18~0 " "Info: Detected gated clock \"whowins:inst\|inst18~0\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 880 744 808 928 "inst18" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst12~0 " "Info: Detected gated clock \"whowins:inst\|inst12~0\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 376 744 808 424 "inst12" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst13~2 " "Info: Detected gated clock \"whowins:inst\|inst13~2\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 464 744 808 512 "inst13" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst13~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "whowins:inst\|inst15~2 " "Info: Detected gated clock \"whowins:inst\|inst15~2\" as buffer" {  } { { "whowins.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/whowins.bdf" { { 1016 744 808 1064 "inst15" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "whowins:inst\|inst15~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:inst6\|inst1 " "Info: Detected gated clock \"counter:inst6\|inst1\" as buffer" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 216 280 136 "inst1" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst6\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst6\|inst " "Info: Detected ripple clock \"counter:inst6\|inst\" as buffer" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst6\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:inst5\|inst1 " "Info: Detected gated clock \"counter:inst5\|inst1\" as buffer" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 216 280 136 "inst1" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst5\|inst1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:inst5\|inst " "Info: Detected ripple clock \"counter:inst5\|inst\" as buffer" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter:inst5\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register counter:inst5\|inst counter:inst5\|inst 405.19 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 405.19 MHz between source register \"counter:inst5\|inst\" and destination register \"counter:inst5\|inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.234 ns 1.234 ns 2.468 ns " "Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.643 ns + Longest register register " "Info: + Longest register to register delay is 0.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst5\|inst 1 REG LC_X24_Y11_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y11_N5; Fanout = 3; REG Node = 'counter:inst5\|inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst5|inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.238 ns) 0.643 ns counter:inst5\|inst 2 REG LC_X24_Y11_N5 3 " "Info: 2: + IC(0.405 ns) + CELL(0.238 ns) = 0.643 ns; Loc. = LC_X24_Y11_N5; Fanout = 3; REG Node = 'counter:inst5\|inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { counter:inst5|inst counter:inst5|inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 37.01 % ) " "Info: Total cell delay = 0.238 ns ( 37.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.405 ns ( 62.99 % ) " "Info: Total interconnect delay = 0.405 ns ( 62.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { counter:inst5|inst counter:inst5|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.643 ns" { counter:inst5|inst {} counter:inst5|inst {} } { 0.000ns 0.405ns } { 0.000ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.038 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_73 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_73; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/full.bdf" { { 360 -248 -80 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.088 ns) 2.142 ns counter:inst5\|inst1 2 COMB LC_X24_Y11_N2 1 " "Info: 2: + IC(0.924 ns) + CELL(0.088 ns) = 2.142 ns; Loc. = LC_X24_Y11_N2; Fanout = 1; COMB Node = 'counter:inst5\|inst1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { CLK counter:inst5|inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 216 280 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.547 ns) 3.038 ns counter:inst5\|inst 3 REG LC_X24_Y11_N5 3 " "Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.038 ns; Loc. = LC_X24_Y11_N5; Fanout = 3; REG Node = 'counter:inst5\|inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { counter:inst5|inst1 counter:inst5|inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.765 ns ( 58.10 % ) " "Info: Total cell delay = 1.765 ns ( 58.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.273 ns ( 41.90 % ) " "Info: Total interconnect delay = 1.273 ns ( 41.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { CLK counter:inst5|inst1 counter:inst5|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { CLK {} CLK~out0 {} counter:inst5|inst1 {} counter:inst5|inst {} } { 0.000ns 0.000ns 0.924ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.038 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_73 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_73; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/full.bdf" { { 360 -248 -80 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.088 ns) 2.142 ns counter:inst5\|inst1 2 COMB LC_X24_Y11_N2 1 " "Info: 2: + IC(0.924 ns) + CELL(0.088 ns) = 2.142 ns; Loc. = LC_X24_Y11_N2; Fanout = 1; COMB Node = 'counter:inst5\|inst1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { CLK counter:inst5|inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 216 280 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.547 ns) 3.038 ns counter:inst5\|inst 3 REG LC_X24_Y11_N5 3 " "Info: 3: + IC(0.349 ns) + CELL(0.547 ns) = 3.038 ns; Loc. = LC_X24_Y11_N5; Fanout = 3; REG Node = 'counter:inst5\|inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { counter:inst5|inst1 counter:inst5|inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.765 ns ( 58.10 % ) " "Info: Total cell delay = 1.765 ns ( 58.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.273 ns ( 41.90 % ) " "Info: Total interconnect delay = 1.273 ns ( 41.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { CLK counter:inst5|inst1 counter:inst5|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { CLK {} CLK~out0 {} counter:inst5|inst1 {} counter:inst5|inst {} } { 0.000ns 0.000ns 0.924ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { CLK counter:inst5|inst1 counter:inst5|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { CLK {} CLK~out0 {} counter:inst5|inst1 {} counter:inst5|inst {} } { 0.000ns 0.000ns 0.924ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { CLK {} CLK~out0 {} counter:inst5|inst1 {} counter:inst5|inst {} } { 0.000ns 0.000ns 0.924ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { counter:inst5|inst counter:inst5|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "0.643 ns" { counter:inst5|inst {} counter:inst5|inst {} } { 0.000ns 0.405ns } { 0.000ns 0.238ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { CLK counter:inst5|inst1 counter:inst5|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { CLK {} CLK~out0 {} counter:inst5|inst1 {} counter:inst5|inst {} } { 0.000ns 0.000ns 0.924ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { CLK {} CLK~out0 {} counter:inst5|inst1 {} counter:inst5|inst {} } { 0.000ns 0.000ns 0.924ns 0.349ns } { 0.000ns 1.130ns 0.088ns 0.547ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst5|inst } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { counter:inst5|inst {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK P1Bit1 counter:inst6\|inst2 9.354 ns register " "Info: tco from clock \"CLK\" to destination pin \"P1Bit1\" through register \"counter:inst6\|inst2\" is 9.354 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.405 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 4.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK 1 CLK PIN_73 12 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_73; Fanout = 12; CLK Node = 'CLK'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/full.bdf" { { 360 -248 -80 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.088 ns) 2.142 ns counter:inst6\|inst1 2 COMB LC_X24_Y11_N8 1 " "Info: 2: + IC(0.924 ns) + CELL(0.088 ns) = 2.142 ns; Loc. = LC_X24_Y11_N8; Fanout = 1; COMB Node = 'counter:inst6\|inst1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { CLK counter:inst6|inst1 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 216 280 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.720 ns) 3.416 ns counter:inst6\|inst 3 REG LC_X25_Y11_N5 3 " "Info: 3: + IC(0.554 ns) + CELL(0.720 ns) = 3.416 ns; Loc. = LC_X25_Y11_N5; Fanout = 3; REG Node = 'counter:inst6\|inst'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { counter:inst6|inst1 counter:inst6|inst } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 88 352 416 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.547 ns) 4.405 ns counter:inst6\|inst2 4 REG LC_X25_Y11_N0 2 " "Info: 4: + IC(0.442 ns) + CELL(0.547 ns) = 4.405 ns; Loc. = LC_X25_Y11_N0; Fanout = 2; REG Node = 'counter:inst6\|inst2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { counter:inst6|inst counter:inst6|inst2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 96 608 672 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.485 ns ( 56.41 % ) " "Info: Total cell delay = 2.485 ns ( 56.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.920 ns ( 43.59 % ) " "Info: Total interconnect delay = 1.920 ns ( 43.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { CLK counter:inst6|inst1 counter:inst6|inst counter:inst6|inst2 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.405 ns" { CLK {} CLK~out0 {} counter:inst6|inst1 {} counter:inst6|inst {} counter:inst6|inst2 {} } { 0.000ns 0.000ns 0.924ns 0.554ns 0.442ns } { 0.000ns 1.130ns 0.088ns 0.720ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 96 608 672 176 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.776 ns + Longest register pin " "Info: + Longest register to pin delay is 4.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst6\|inst2 1 REG LC_X25_Y11_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y11_N0; Fanout = 2; REG Node = 'counter:inst6\|inst2'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst6|inst2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/counter.bdf" { { 96 608 672 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.154 ns) + CELL(1.622 ns) 4.776 ns P1Bit1 2 PIN PIN_29 0 " "Info: 2: + IC(3.154 ns) + CELL(1.622 ns) = 4.776 ns; Loc. = PIN_29; Fanout = 0; PIN Node = 'P1Bit1'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { counter:inst6|inst2 P1Bit1 } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Intel/Desktop/tester/full/full.bdf" { { 248 1072 1248 264 "P1Bit1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns ( 33.96 % ) " "Info: Total cell delay = 1.622 ns ( 33.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.154 ns ( 66.04 % ) " "Info: Total interconnect delay = 3.154 ns ( 66.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { counter:inst6|inst2 P1Bit1 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.776 ns" { counter:inst6|inst2 {} P1Bit1 {} } { 0.000ns 3.154ns } { 0.000ns 1.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { CLK counter:inst6|inst1 counter:inst6|inst counter:inst6|inst2 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.405 ns" { CLK {} CLK~out0 {} counter:inst6|inst1 {} counter:inst6|inst {} counter:inst6|inst2 {} } { 0.000ns 0.000ns 0.924ns 0.554ns 0.442ns } { 0.000ns 1.130ns 0.088ns 0.720ns 0.547ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { counter:inst6|inst2 P1Bit1 } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "4.776 ns" { counter:inst6|inst2 {} P1Bit1 {} } { 0.000ns 3.154ns } { 0.000ns 1.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 12:27:03 2019 " "Info: Processing ended: Sun Dec 15 12:27:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
