// Seed: 312757634
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_6(
      .id_0(1 * 1'b0 + id_1),
      .id_1(1),
      .id_2(!id_2),
      .id_3(id_1),
      .id_4(id_2),
      .id_5(1),
      .id_6(1),
      .id_7(id_2),
      .id_8(1'b0 | id_2)
  );
endmodule
module module_1 (
    input tri  id_0,
    input tri0 id_1,
    input tri  id_2,
    input wor  id_3
    , id_6,
    input tri0 id_4
);
  wire id_7;
  id_8(
      .id_0(""), .id_1(id_0)
  );
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_6,
      id_7
  );
  assign modCall_1.id_2 = 0;
endmodule
