+-----------+----------+-----------+-----+------------------------+-------------------------------------+
| Port Name | Instance | Port bits | Dir |            Remote port |                       Documentation |
+===========+==========+===========+=====+========================+=====================================+
|    CLKPIN |          |       0-3 |   < |           GPIO:COMBOUT | Raising-edge clock pin to clock mux |
+-----------+----------+-----------+-----+------------------------+-------------------------------------+
|     IQCLK |          |       0-3 |   < | HSSI:PMA_REF_IQCLK_OUT |                                TODO |
+-----------+----------+-----------+-----+------------------------+-------------------------------------+
|     IQCLK |          |       6-9 |   < |  HSSI:PMA_RX_IQCLK_OUT |                                TODO |
+-----------+----------+-----------+-----+------------------------+-------------------------------------+
| IQTXRXCLK |          |       0-3 |   < | HSSI:PMA_IQTXRXCLK_PLD |                                TODO |
+-----------+----------+-----------+-----+------------------------+-------------------------------------+
|   NCLKPIN |          |       0-3 |   < |           GPIO:COMBOUT | Falling-edge clock pin to clock mux |
+-----------+----------+-----------+-----+------------------------+-------------------------------------+
|     PLLIN |          |      0-17 |   < |           FPLL:PLLCOUT |                                TODO |
+-----------+----------+-----------+-----+------------------------+-------------------------------------+
|    PLLMIN |          |       0-1 |   < |          FPLL:PLLMOUT0 |                                TODO |
+-----------+----------+-----------+-----+------------------------+-------------------------------------+
