C:/lscc/diamond/3.12/bin/nt64/moduleparser.exe -PROJ toplevel_testbench -pf C:/lscc/diamond/3.12/cae_library/synthesis/vhdl/machxo2.vhd -lib machxo2 -pf C:/lscc/diamond/3.12/cae_library/synthesis/verilog/machxo2.v -pkg C:/lscc/diamond/3.12/cae_library/vhdl_packages/vdbs -lst C:/Users/sek529/Github/POP_timing_FPGA/toplevel_testbench/source_files.lst