

================================================================
== Vivado HLS Report for 'imNegation'
================================================================
* Date:           Sat Nov  7 11:54:28 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L0      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + L1     |    ?|    ?|         5|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    180|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    106|
|Register         |        -|      -|     259|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     259|    286|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_157_p2     |     +    |      0|  0|  31|          31|           1|
    |next_mul_fu_127_p2  |     +    |      0|  0|  42|          11|          42|
    |row_1_fu_142_p2     |     +    |      0|  0|  31|           1|          31|
    |tmp_4_fu_167_p2     |     +    |      0|  0|  22|          22|          22|
    |tmp_2_fu_152_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_137_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_10_fu_213_p2    |    xor   |      0|  0|   8|           8|           2|
    |tmp_12_fu_229_p2    |    xor   |      0|  0|   8|           8|           2|
    |tmp_5_fu_181_p2     |    xor   |      0|  0|   8|           8|           2|
    |tmp_8_fu_197_p2     |    xor   |      0|  0|   8|           8|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 180|         161|         168|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   2|          8|    1|          8|
    |col_reg_112      |  31|          2|   31|         62|
    |phi_mul_reg_101  |  42|          2|   42|         84|
    |row_reg_90       |  31|          2|   31|         62|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 106|         14|  105|        216|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |col_1_reg_279        |  31|   0|   31|          0|
    |col_reg_112          |  31|   0|   31|          0|
    |next_mul_reg_263     |  42|   0|   42|          0|
    |phi_mul_reg_101      |  42|   0|   42|          0|
    |row_1_reg_271        |  31|   0|   31|          0|
    |row_reg_90           |  31|   0|   31|          0|
    |tmp_11_cast_reg_284  |  22|   0|   64|         42|
    |tmp_1_reg_258        |  22|   0|   22|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 259|   0|  301|         42|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  imNegation  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  imNegation  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  imNegation  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  imNegation  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  imNegation  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  imNegation  | return value |
|imINPUT_address0   | out |   21|  ap_memory |    imINPUT   |     array    |
|imINPUT_ce0        | out |    1|  ap_memory |    imINPUT   |     array    |
|imINPUT_q0         |  in |   32|  ap_memory |    imINPUT   |     array    |
|imOUTPUT_address0  | out |   21|  ap_memory |   imOUTPUT   |     array    |
|imOUTPUT_ce0       | out |    1|  ap_memory |   imOUTPUT   |     array    |
|imOUTPUT_we0       | out |    1|  ap_memory |   imOUTPUT   |     array    |
|imOUTPUT_d0        | out |   32|  ap_memory |   imOUTPUT   |     array    |
|imHeight           |  in |   32|   ap_none  |   imHeight   |    scalar    |
|imWidth            |  in |   32|   ap_none  |    imWidth   |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

