// Seed: 2036496444
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output supply1 id_2;
  output wire id_1;
  assign module_1.id_8 = 0;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd5
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_2
  );
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  supply1 id_8;
  parameter id_9 = -1'd0;
  wire [-1  ==  1 : 1 'b0] id_10;
  logic id_11 = 1;
  assign id_10 = id_9;
  assign id_8  = -1'h0;
  assign id_1  = 1'd0;
  logic [1 : id_3] id_12;
endmodule
