#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 15 02:33:20 2022
# Process ID: 21420
# Current directory: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17764 C:\Users\yvvan\Documents\Research\Approximate Computing\MAC_array\MAC_array.xpr
# Log file: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array\vivado.jou
#-----------------------------------------------------------
start_guioopen_project {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 866.145 ; gain = 235.367
update_compile_order -fileset sources_1oWARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 04:02:19 2022...
n(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1140.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1266.680 ; gain = 405.367
report_clock_networks -name {network_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_clock_networks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1843.938 ; gain = 513.652
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
file mkdir {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new}
close [ open {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc}}
set_property target_constrs_file {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 15 02:39:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 15 02:40:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 15 02:42:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MAC_array
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1969.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_array' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:74]
INFO: [Synth 8-6157] synthesizing module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:48]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:22]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:22]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:22]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MAC_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:48]
INFO: [Synth 8-6155] done synthesizing module 'MAC_array' (3#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1969.289 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc]
Finished Parsing XDC File [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2046.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2046.738 ; gain = 77.449
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2046.738 ; gain = 77.449
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 15 02:45:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 15 02:46:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2154.414 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2154.414 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2154.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc]
Finished Parsing XDC File [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc:12]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc:14]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc:18]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc:47]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc:51]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc:53]
Finished Parsing XDC File [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc]
Finished Parsing XDC File [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2570.180 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 15 03:01:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 15 03:01:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 15 03:03:24 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 15 03:04:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/impl_1/runme.log
close_design
close_design
export_ip_user_files -of_objects  [get_files {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constraint.xdc}}
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
close [ open {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constrs.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constrs.xdc}}
set_property target_constrs_file {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constrs.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 15 03:23:58 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 15 03:36:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constrs.xdc]
Finished Parsing XDC File [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3319.363 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_clock_networks -name {network_1}
report_methodology -name post_wizard
Command: report_methodology -name post_wizard
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name post_wizard
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
check_timing -name post_wizard
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 15 03:55:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Apr 15 03:56:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 3319.363 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 3319.363 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constrs.xdc]
Finished Parsing XDC File [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/constrs_1/new/clk_constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 04:02:06 2022...
