# RISC-V-Simulator
A naive simulator for RISC-V CPU in C++.

Project code for [PPCA 2020](https://acm.sjtu.edu.cn/wiki/PPCA_2020)

Implement most of RV32I and RV32M instructions, but have no ECALL/EBREAK/CSR\*/FENCE/FENCE.I.

Contain 5-stage pipeline and branch target prediction.
