INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Program_Files/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Program_Files/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/fir_C1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_C1_rom
INFO: [VRFC 10-311] analyzing module fir_C1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/fir_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_shift_reg_ram
INFO: [VRFC 10-311] analyzing module fir_shift_reg
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_shift_reg_ram
Compiling module xil_defaultlib.fir_shift_reg(DataWidth=32,Addre...
Compiling module xil_defaultlib.fir_C1_rom
Compiling module xil_defaultlib.fir_C1(DataWidth=10,AddressRange...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir
