// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Mon Oct 28 11:15:55 2024
// Host        : XoiXoi running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,maxpool_CIF_0_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "maxpool_CIF_0_3,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    in_r_TVALID,
    in_r_TREADY,
    in_r_TDATA,
    out_r_TVALID,
    out_r_TREADY,
    out_r_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in_r:out_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TVALID" *) input in_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TREADY" *) output in_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_r, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input [63:0]in_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TVALID" *) output out_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TREADY" *) input out_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_r, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) output [63:0]out_r_TDATA;

  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]in_r_TDATA;
  wire in_r_TREADY;
  wire in_r_TVALID;
  wire [63:0]out_r_TDATA;
  wire out_r_TREADY;
  wire out_r_TVALID;

  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "84'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "84'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "84'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "84'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "84'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "84'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "84'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "84'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "84'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "84'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "84'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "84'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "84'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "84'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "84'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "84'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "84'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "84'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "84'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "84'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "84'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "84'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "84'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "84'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "84'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "84'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "84'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "84'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "84'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "84'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "84'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "84'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "84'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "84'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "84'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "84'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "84'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "84'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "84'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "84'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "84'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "84'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "84'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "84'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "84'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "84'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "84'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "84'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "84'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "84'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "84'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "84'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "84'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "84'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "84'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "84'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "84'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "84'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "84'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "84'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "84'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "84'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "84'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "84'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "84'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "84'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "84'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "84'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "84'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "84'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "84'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "84'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in_r_TDATA(in_r_TDATA),
        .in_r_TREADY(in_r_TREADY),
        .in_r_TVALID(in_r_TVALID),
        .out_r_TDATA(out_r_TDATA),
        .out_r_TREADY(out_r_TREADY),
        .out_r_TVALID(out_r_TVALID));
endmodule

(* ap_ST_fsm_state1 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
(* ap_ST_fsm_state12 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "84'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "84'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
(* ap_ST_fsm_state15 = "84'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "84'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "84'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_state18 = "84'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "84'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
(* ap_ST_fsm_state20 = "84'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "84'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "84'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
(* ap_ST_fsm_state23 = "84'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "84'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "84'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state26 = "84'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "84'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "84'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state29 = "84'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "84'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
(* ap_ST_fsm_state31 = "84'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "84'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "84'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
(* ap_ST_fsm_state34 = "84'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "84'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "84'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
(* ap_ST_fsm_state37 = "84'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "84'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "84'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "84'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "84'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state42 = "84'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "84'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "84'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state45 = "84'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "84'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "84'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state48 = "84'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "84'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state50 = "84'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "84'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "84'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state53 = "84'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "84'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "84'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state56 = "84'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state57 = "84'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "84'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state59 = "84'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "84'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state61 = "84'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state62 = "84'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "84'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state64 = "84'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state65 = "84'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "84'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state67 = "84'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state68 = "84'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "84'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state7 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state70 = "84'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "84'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state72 = "84'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state73 = "84'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "84'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state75 = "84'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state76 = "84'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "84'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state78 = "84'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state79 = "84'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state80 = "84'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state81 = "84'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "84'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state83 = "84'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state84 = "84'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state9 = "84'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3
   (ap_clk,
    ap_rst_n,
    in_r_TDATA,
    in_r_TVALID,
    in_r_TREADY,
    out_r_TDATA,
    out_r_TVALID,
    out_r_TREADY);
  input ap_clk;
  input ap_rst_n;
  input [63:0]in_r_TDATA;
  input in_r_TVALID;
  output in_r_TREADY;
  output [63:0]out_r_TDATA;
  output out_r_TVALID;
  input out_r_TREADY;

  wire [31:0]IFMCH_curr;
  wire IFMCH_curr0;
  wire [31:0]KER_bound_fu_974_p2;
  wire [31:0]KER_bound_reg_1236;
  wire [31:0]KER_size_0_fu_918_p2;
  wire [31:0]KER_size_0_reg_1178;
  wire [31:0]KER_size_1_fu_970_p2;
  wire [31:0]KER_size_1_reg_1231;
  wire acc_U_n_35;
  wire acc_U_n_36;
  wire acc_U_n_37;
  wire acc_U_n_38;
  wire acc_U_n_39;
  wire acc_U_n_40;
  wire acc_U_n_41;
  wire acc_U_n_42;
  wire acc_U_n_43;
  wire acc_U_n_44;
  wire acc_U_n_45;
  wire acc_U_n_46;
  wire acc_U_n_47;
  wire acc_U_n_48;
  wire acc_U_n_49;
  wire acc_U_n_50;
  wire acc_U_n_51;
  wire acc_U_n_52;
  wire acc_U_n_53;
  wire acc_U_n_54;
  wire acc_U_n_55;
  wire acc_U_n_56;
  wire acc_U_n_57;
  wire acc_U_n_58;
  wire acc_U_n_59;
  wire acc_U_n_60;
  wire acc_U_n_61;
  wire acc_U_n_62;
  wire acc_U_n_63;
  wire acc_U_n_64;
  wire acc_U_n_65;
  wire acc_U_n_66;
  wire acc_U_n_67;
  wire acc_U_n_68;
  wire acc_U_n_69;
  wire acc_U_n_70;
  wire acc_U_n_71;
  wire acc_U_n_72;
  wire acc_U_n_73;
  wire acc_U_n_74;
  wire acc_U_n_75;
  wire acc_U_n_76;
  wire acc_U_n_77;
  wire acc_U_n_78;
  wire acc_U_n_79;
  wire acc_U_n_80;
  wire acc_U_n_81;
  wire acc_U_n_82;
  wire acc_U_n_83;
  wire acc_U_n_84;
  wire acc_U_n_85;
  wire acc_U_n_86;
  wire acc_ce0;
  wire acc_ce1;
  wire [31:0]acc_q0;
  wire [31:1]add_ln155_1_fu_1044_p2;
  wire [62:0]add_ln155_fu_1019_p2;
  wire [62:0]add_ln155_reg_1281;
  wire \add_ln155_reg_1281_reg[12]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[12]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[12]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[12]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[16]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[16]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[16]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[16]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[20]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[20]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[20]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[20]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[24]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[24]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[24]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[24]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[28]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[28]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[28]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[28]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[32]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[32]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[32]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[32]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[36]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[36]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[36]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[36]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[40]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[40]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[40]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[40]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[44]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[44]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[44]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[44]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[48]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[48]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[48]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[48]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[4]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[4]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[4]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[4]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[52]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[52]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[52]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[52]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[56]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[56]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[56]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[56]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[60]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[60]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[60]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[60]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[62]_i_1_n_6 ;
  wire \add_ln155_reg_1281_reg[8]_i_1_n_3 ;
  wire \add_ln155_reg_1281_reg[8]_i_1_n_4 ;
  wire \add_ln155_reg_1281_reg[8]_i_1_n_5 ;
  wire \add_ln155_reg_1281_reg[8]_i_1_n_6 ;
  wire [31:0]add_ln157_fu_1085_p2;
  wire [31:0]add_ln157_reg_1309;
  wire \add_ln157_reg_1309_reg[12]_i_1_n_3 ;
  wire \add_ln157_reg_1309_reg[12]_i_1_n_4 ;
  wire \add_ln157_reg_1309_reg[12]_i_1_n_5 ;
  wire \add_ln157_reg_1309_reg[12]_i_1_n_6 ;
  wire \add_ln157_reg_1309_reg[16]_i_1_n_3 ;
  wire \add_ln157_reg_1309_reg[16]_i_1_n_4 ;
  wire \add_ln157_reg_1309_reg[16]_i_1_n_5 ;
  wire \add_ln157_reg_1309_reg[16]_i_1_n_6 ;
  wire \add_ln157_reg_1309_reg[20]_i_1_n_3 ;
  wire \add_ln157_reg_1309_reg[20]_i_1_n_4 ;
  wire \add_ln157_reg_1309_reg[20]_i_1_n_5 ;
  wire \add_ln157_reg_1309_reg[20]_i_1_n_6 ;
  wire \add_ln157_reg_1309_reg[24]_i_1_n_3 ;
  wire \add_ln157_reg_1309_reg[24]_i_1_n_4 ;
  wire \add_ln157_reg_1309_reg[24]_i_1_n_5 ;
  wire \add_ln157_reg_1309_reg[24]_i_1_n_6 ;
  wire \add_ln157_reg_1309_reg[28]_i_1_n_3 ;
  wire \add_ln157_reg_1309_reg[28]_i_1_n_4 ;
  wire \add_ln157_reg_1309_reg[28]_i_1_n_5 ;
  wire \add_ln157_reg_1309_reg[28]_i_1_n_6 ;
  wire \add_ln157_reg_1309_reg[31]_i_1_n_5 ;
  wire \add_ln157_reg_1309_reg[31]_i_1_n_6 ;
  wire \add_ln157_reg_1309_reg[4]_i_1_n_3 ;
  wire \add_ln157_reg_1309_reg[4]_i_1_n_4 ;
  wire \add_ln157_reg_1309_reg[4]_i_1_n_5 ;
  wire \add_ln157_reg_1309_reg[4]_i_1_n_6 ;
  wire \add_ln157_reg_1309_reg[8]_i_1_n_3 ;
  wire \add_ln157_reg_1309_reg[8]_i_1_n_4 ;
  wire \add_ln157_reg_1309_reg[8]_i_1_n_5 ;
  wire \add_ln157_reg_1309_reg[8]_i_1_n_6 ;
  wire [30:0]add_ln158_fu_1108_p2;
  wire [30:0]add_ln158_reg_1319;
  wire \add_ln158_reg_1319[0]_i_10_n_3 ;
  wire \add_ln158_reg_1319[0]_i_11_n_3 ;
  wire \add_ln158_reg_1319[0]_i_12_n_3 ;
  wire \add_ln158_reg_1319[0]_i_13_n_3 ;
  wire \add_ln158_reg_1319[0]_i_14_n_3 ;
  wire \add_ln158_reg_1319[0]_i_15_n_3 ;
  wire \add_ln158_reg_1319[0]_i_4_n_3 ;
  wire \add_ln158_reg_1319[0]_i_5_n_3 ;
  wire \add_ln158_reg_1319[0]_i_6_n_3 ;
  wire \add_ln158_reg_1319[0]_i_8_n_3 ;
  wire \add_ln158_reg_1319[0]_i_9_n_3 ;
  wire \add_ln158_reg_1319[4]_i_5_n_3 ;
  wire \add_ln158_reg_1319_reg[0]_i_2_n_5 ;
  wire \add_ln158_reg_1319_reg[0]_i_2_n_6 ;
  wire \add_ln158_reg_1319_reg[0]_i_3_n_3 ;
  wire \add_ln158_reg_1319_reg[0]_i_3_n_4 ;
  wire \add_ln158_reg_1319_reg[0]_i_3_n_5 ;
  wire \add_ln158_reg_1319_reg[0]_i_3_n_6 ;
  wire \add_ln158_reg_1319_reg[0]_i_7_n_3 ;
  wire \add_ln158_reg_1319_reg[0]_i_7_n_4 ;
  wire \add_ln158_reg_1319_reg[0]_i_7_n_5 ;
  wire \add_ln158_reg_1319_reg[0]_i_7_n_6 ;
  wire \add_ln158_reg_1319_reg[12]_i_1_n_3 ;
  wire \add_ln158_reg_1319_reg[12]_i_1_n_4 ;
  wire \add_ln158_reg_1319_reg[12]_i_1_n_5 ;
  wire \add_ln158_reg_1319_reg[12]_i_1_n_6 ;
  wire \add_ln158_reg_1319_reg[16]_i_1_n_3 ;
  wire \add_ln158_reg_1319_reg[16]_i_1_n_4 ;
  wire \add_ln158_reg_1319_reg[16]_i_1_n_5 ;
  wire \add_ln158_reg_1319_reg[16]_i_1_n_6 ;
  wire \add_ln158_reg_1319_reg[20]_i_1_n_3 ;
  wire \add_ln158_reg_1319_reg[20]_i_1_n_4 ;
  wire \add_ln158_reg_1319_reg[20]_i_1_n_5 ;
  wire \add_ln158_reg_1319_reg[20]_i_1_n_6 ;
  wire \add_ln158_reg_1319_reg[24]_i_1_n_3 ;
  wire \add_ln158_reg_1319_reg[24]_i_1_n_4 ;
  wire \add_ln158_reg_1319_reg[24]_i_1_n_5 ;
  wire \add_ln158_reg_1319_reg[24]_i_1_n_6 ;
  wire \add_ln158_reg_1319_reg[28]_i_1_n_3 ;
  wire \add_ln158_reg_1319_reg[28]_i_1_n_4 ;
  wire \add_ln158_reg_1319_reg[28]_i_1_n_5 ;
  wire \add_ln158_reg_1319_reg[28]_i_1_n_6 ;
  wire \add_ln158_reg_1319_reg[30]_i_1_n_6 ;
  wire \add_ln158_reg_1319_reg[4]_i_1_n_3 ;
  wire \add_ln158_reg_1319_reg[4]_i_1_n_4 ;
  wire \add_ln158_reg_1319_reg[4]_i_1_n_5 ;
  wire \add_ln158_reg_1319_reg[4]_i_1_n_6 ;
  wire \add_ln158_reg_1319_reg[8]_i_1_n_3 ;
  wire \add_ln158_reg_1319_reg[8]_i_1_n_4 ;
  wire \add_ln158_reg_1319_reg[8]_i_1_n_5 ;
  wire \add_ln158_reg_1319_reg[8]_i_1_n_6 ;
  wire [31:0]add_ln178_fu_211_p2;
  wire [5:0]address1;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state9;
  wire [83:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm14_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_6;
  wire ap_enable_reg_pp0_iter1_7;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]buf_1_q0;
  wire [31:0]buf_2_q0;
  wire [5:0]buf_3_address0;
  wire [5:0]buf_3_address1;
  wire buf_3_ce0;
  wire [31:0]buf_3_q0;
  wire [31:0]buf_q0;
  wire [62:16]buff0_reg__1;
  wire [62:16]buff0_reg__1_8;
  wire cmp130_not29_fu_1055_p2;
  wire cmp130_not_mid1_fu_1050_p2;
  wire cmp132_not_fu_1114_p2;
  wire cmp132_not_reg_1324;
  wire \cmp132_not_reg_1324[0]_i_10_n_3 ;
  wire \cmp132_not_reg_1324[0]_i_11_n_3 ;
  wire \cmp132_not_reg_1324[0]_i_12_n_3 ;
  wire \cmp132_not_reg_1324[0]_i_13_n_3 ;
  wire \cmp132_not_reg_1324[0]_i_14_n_3 ;
  wire \cmp132_not_reg_1324[0]_i_3_n_3 ;
  wire \cmp132_not_reg_1324[0]_i_4_n_3 ;
  wire \cmp132_not_reg_1324[0]_i_5_n_3 ;
  wire \cmp132_not_reg_1324[0]_i_7_n_3 ;
  wire \cmp132_not_reg_1324[0]_i_8_n_3 ;
  wire \cmp132_not_reg_1324[0]_i_9_n_3 ;
  wire \cmp132_not_reg_1324_reg[0]_i_1_n_5 ;
  wire \cmp132_not_reg_1324_reg[0]_i_1_n_6 ;
  wire \cmp132_not_reg_1324_reg[0]_i_2_n_3 ;
  wire \cmp132_not_reg_1324_reg[0]_i_2_n_4 ;
  wire \cmp132_not_reg_1324_reg[0]_i_2_n_5 ;
  wire \cmp132_not_reg_1324_reg[0]_i_2_n_6 ;
  wire \cmp132_not_reg_1324_reg[0]_i_6_n_3 ;
  wire \cmp132_not_reg_1324_reg[0]_i_6_n_4 ;
  wire \cmp132_not_reg_1324_reg[0]_i_6_n_5 ;
  wire \cmp132_not_reg_1324_reg[0]_i_6_n_6 ;
  wire [30:0]grp_fu_861_p0;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_n_12;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_n_3;
  wire [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0;
  wire [4:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_21;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_22;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_23;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_24;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_25;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_26;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_27;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_28;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_29;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_30;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_31;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_32;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_33;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_34;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_35;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_36;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_37;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_38;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_39;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_40;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_41;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_42;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_43;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_44;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_45;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_46;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_47;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_48;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_49;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_50;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_51;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_52;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_53;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_54;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg;
  wire [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_24;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_25;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_26;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_27;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_28;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_29;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_30;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_31;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_32;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_33;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_34;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_35;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_36;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_37;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_38;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_39;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_40;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_41;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_42;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_43;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_44;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_45;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_46;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_47;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_48;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_49;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_50;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_51;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_52;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_53;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_54;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_55;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_56;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg;
  wire [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_address1;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_14;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_15;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_16;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_17;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_22;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_23;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_24;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_25;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_26;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_27;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_28;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_29;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_30;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_31;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_32;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_33;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_34;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_35;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_36;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_37;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_38;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_39;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_40;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_41;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_42;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_43;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_44;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_45;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_46;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_47;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_48;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_49;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_50;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_51;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_55;
  wire [32:32]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_n_4;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_n_6;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_n_7;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_n_8;
  wire [63:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TDATA;
  wire \icmp_ln153_reg_1174[0]_i_1_n_3 ;
  wire \icmp_ln153_reg_1174[0]_i_2_n_3 ;
  wire \icmp_ln153_reg_1174_reg_n_3_[0] ;
  wire icmp_ln155_fu_1014_p2;
  wire icmp_ln157_fu_1080_p2;
  wire icmp_ln160_fu_138_p22_in;
  wire [63:0]in_r_TDATA;
  wire [63:0]in_r_TDATA_int_regslice;
  wire in_r_TREADY;
  wire in_r_TVALID;
  wire in_r_TVALID_int_regslice;
  wire [62:0]indvar_flatten20_fu_246;
  wire indvar_flatten6_reg_786;
  wire \indvar_flatten6_reg_786_reg_n_3_[0] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[10] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[11] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[12] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[13] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[14] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[15] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[16] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[17] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[18] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[19] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[1] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[20] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[21] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[22] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[23] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[24] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[25] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[26] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[27] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[28] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[29] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[2] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[30] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[31] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[3] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[4] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[5] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[6] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[7] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[8] ;
  wire \indvar_flatten6_reg_786_reg_n_3_[9] ;
  wire mul_31ns_32ns_63_2_1_U33_n_3;
  wire mul_31ns_32ns_63_2_1_U33_n_4;
  wire mul_31ns_32ns_63_2_1_U33_n_5;
  wire mul_31ns_32ns_63_2_1_U33_n_53;
  wire mul_31ns_32ns_63_2_1_U33_n_54;
  wire mul_31ns_32ns_63_2_1_U33_n_55;
  wire mul_31ns_32ns_63_2_1_U33_n_56;
  wire mul_31ns_32ns_63_2_1_U33_n_57;
  wire mul_31ns_32ns_63_2_1_U33_n_58;
  wire mul_31ns_32ns_63_2_1_U33_n_59;
  wire mul_31ns_32ns_63_2_1_U33_n_60;
  wire mul_31ns_32ns_63_2_1_U33_n_61;
  wire mul_31ns_32ns_63_2_1_U33_n_62;
  wire mul_31ns_32ns_63_2_1_U33_n_63;
  wire mul_31ns_32ns_63_2_1_U33_n_64;
  wire mul_31ns_32ns_63_2_1_U33_n_65;
  wire mul_31ns_32ns_63_2_1_U33_n_66;
  wire mul_31ns_32ns_63_2_1_U33_n_67;
  wire mul_31ns_32ns_63_2_1_U33_n_68;
  wire mul_32ns_31ns_63_2_1_U34_n_50;
  wire mul_32ns_31ns_63_2_1_U34_n_51;
  wire mul_32ns_31ns_63_2_1_U34_n_52;
  wire mul_32ns_31ns_63_2_1_U34_n_53;
  wire mul_32ns_31ns_63_2_1_U34_n_54;
  wire mul_32ns_31ns_63_2_1_U34_n_55;
  wire mul_32ns_31ns_63_2_1_U34_n_56;
  wire mul_32ns_31ns_63_2_1_U34_n_57;
  wire mul_32ns_31ns_63_2_1_U34_n_58;
  wire mul_32ns_31ns_63_2_1_U34_n_59;
  wire mul_32ns_31ns_63_2_1_U34_n_60;
  wire mul_32ns_31ns_63_2_1_U34_n_61;
  wire mul_32ns_31ns_63_2_1_U34_n_62;
  wire mul_32ns_31ns_63_2_1_U34_n_63;
  wire mul_32ns_31ns_63_2_1_U34_n_64;
  wire mul_32ns_31ns_63_2_1_U34_n_65;
  wire [62:0]mul_ln154_1_reg_1273;
  wire [62:0]mul_ln154_reg_1268;
  wire [31:0]num_img_fu_242;
  wire [63:0]out_r_TDATA;
  wire [63:0]out_r_TDATA_int_regslice;
  wire out_r_TREADY;
  wire out_r_TREADY_int_regslice;
  wire out_r_TVALID;
  wire out_r_TVALID_int_regslice;
  wire [5:0]outch_fu_98;
  wire p_0_in;
  wire p_0_in0_out;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_2;
  wire p_0_in_3;
  wire p_0_in_4;
  wire p_0_in_5;
  wire [30:0]pool_out_bound_reg_1204;
  wire regslice_both_in_r_U_n_136;
  wire regslice_both_in_r_U_n_137;
  wire regslice_both_in_r_U_n_3;
  wire regslice_both_out_r_U_n_15;
  wire regslice_both_out_r_U_n_3;
  wire regslice_both_out_r_U_n_7;
  wire select_ln155_1_fu_1060_p3;
  wire select_ln155_1_reg_1291;
  wire \select_ln155_1_reg_1291[0]_i_10_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_11_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_13_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_14_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_15_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_16_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_18_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_19_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_20_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_21_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_22_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_23_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_24_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_25_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_26_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_27_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_28_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_29_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_5_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_6_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_7_n_3 ;
  wire \select_ln155_1_reg_1291[0]_i_9_n_3 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_12_n_3 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_12_n_4 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_12_n_5 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_12_n_6 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_17_n_3 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_17_n_4 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_17_n_5 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_17_n_6 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_2_n_5 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_2_n_6 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_3_n_5 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_3_n_6 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_4_n_3 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_4_n_4 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_4_n_5 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_4_n_6 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_8_n_3 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_8_n_4 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_8_n_5 ;
  wire \select_ln155_1_reg_1291_reg[0]_i_8_n_6 ;
  wire [31:0]select_ln155_2_fu_1068_p3;
  wire [31:0]select_ln155_2_reg_1296;
  wire \select_ln155_2_reg_1296[31]_i_10_n_3 ;
  wire \select_ln155_2_reg_1296[31]_i_11_n_3 ;
  wire \select_ln155_2_reg_1296[31]_i_12_n_3 ;
  wire \select_ln155_2_reg_1296[31]_i_13_n_3 ;
  wire \select_ln155_2_reg_1296[31]_i_14_n_3 ;
  wire \select_ln155_2_reg_1296[31]_i_15_n_3 ;
  wire \select_ln155_2_reg_1296[31]_i_16_n_3 ;
  wire \select_ln155_2_reg_1296[31]_i_5_n_3 ;
  wire \select_ln155_2_reg_1296[31]_i_6_n_3 ;
  wire \select_ln155_2_reg_1296[31]_i_7_n_3 ;
  wire \select_ln155_2_reg_1296[31]_i_9_n_3 ;
  wire \select_ln155_2_reg_1296_reg[12]_i_2_n_3 ;
  wire \select_ln155_2_reg_1296_reg[12]_i_2_n_4 ;
  wire \select_ln155_2_reg_1296_reg[12]_i_2_n_5 ;
  wire \select_ln155_2_reg_1296_reg[12]_i_2_n_6 ;
  wire \select_ln155_2_reg_1296_reg[16]_i_2_n_3 ;
  wire \select_ln155_2_reg_1296_reg[16]_i_2_n_4 ;
  wire \select_ln155_2_reg_1296_reg[16]_i_2_n_5 ;
  wire \select_ln155_2_reg_1296_reg[16]_i_2_n_6 ;
  wire \select_ln155_2_reg_1296_reg[20]_i_2_n_3 ;
  wire \select_ln155_2_reg_1296_reg[20]_i_2_n_4 ;
  wire \select_ln155_2_reg_1296_reg[20]_i_2_n_5 ;
  wire \select_ln155_2_reg_1296_reg[20]_i_2_n_6 ;
  wire \select_ln155_2_reg_1296_reg[24]_i_2_n_3 ;
  wire \select_ln155_2_reg_1296_reg[24]_i_2_n_4 ;
  wire \select_ln155_2_reg_1296_reg[24]_i_2_n_5 ;
  wire \select_ln155_2_reg_1296_reg[24]_i_2_n_6 ;
  wire \select_ln155_2_reg_1296_reg[28]_i_2_n_3 ;
  wire \select_ln155_2_reg_1296_reg[28]_i_2_n_4 ;
  wire \select_ln155_2_reg_1296_reg[28]_i_2_n_5 ;
  wire \select_ln155_2_reg_1296_reg[28]_i_2_n_6 ;
  wire \select_ln155_2_reg_1296_reg[31]_i_2_n_5 ;
  wire \select_ln155_2_reg_1296_reg[31]_i_2_n_6 ;
  wire \select_ln155_2_reg_1296_reg[31]_i_3_n_5 ;
  wire \select_ln155_2_reg_1296_reg[31]_i_3_n_6 ;
  wire \select_ln155_2_reg_1296_reg[31]_i_4_n_3 ;
  wire \select_ln155_2_reg_1296_reg[31]_i_4_n_4 ;
  wire \select_ln155_2_reg_1296_reg[31]_i_4_n_5 ;
  wire \select_ln155_2_reg_1296_reg[31]_i_4_n_6 ;
  wire \select_ln155_2_reg_1296_reg[31]_i_8_n_3 ;
  wire \select_ln155_2_reg_1296_reg[31]_i_8_n_4 ;
  wire \select_ln155_2_reg_1296_reg[31]_i_8_n_5 ;
  wire \select_ln155_2_reg_1296_reg[31]_i_8_n_6 ;
  wire \select_ln155_2_reg_1296_reg[4]_i_2_n_3 ;
  wire \select_ln155_2_reg_1296_reg[4]_i_2_n_4 ;
  wire \select_ln155_2_reg_1296_reg[4]_i_2_n_5 ;
  wire \select_ln155_2_reg_1296_reg[4]_i_2_n_6 ;
  wire \select_ln155_2_reg_1296_reg[8]_i_2_n_3 ;
  wire \select_ln155_2_reg_1296_reg[8]_i_2_n_4 ;
  wire \select_ln155_2_reg_1296_reg[8]_i_2_n_5 ;
  wire \select_ln155_2_reg_1296_reg[8]_i_2_n_6 ;
  wire [1:0]select_ln157_fu_1096_p3;
  wire [30:2]select_ln157_fu_1096_p3__0;
  wire [31:0]sub131_fu_986_p2;
  wire [31:0]sub131_reg_1247;
  wire \sub131_reg_1247[12]_i_2_n_3 ;
  wire \sub131_reg_1247[12]_i_3_n_3 ;
  wire \sub131_reg_1247[12]_i_4_n_3 ;
  wire \sub131_reg_1247[12]_i_5_n_3 ;
  wire \sub131_reg_1247[16]_i_2_n_3 ;
  wire \sub131_reg_1247[16]_i_3_n_3 ;
  wire \sub131_reg_1247[16]_i_4_n_3 ;
  wire \sub131_reg_1247[16]_i_5_n_3 ;
  wire \sub131_reg_1247[20]_i_2_n_3 ;
  wire \sub131_reg_1247[20]_i_3_n_3 ;
  wire \sub131_reg_1247[20]_i_4_n_3 ;
  wire \sub131_reg_1247[20]_i_5_n_3 ;
  wire \sub131_reg_1247[24]_i_2_n_3 ;
  wire \sub131_reg_1247[24]_i_3_n_3 ;
  wire \sub131_reg_1247[24]_i_4_n_3 ;
  wire \sub131_reg_1247[24]_i_5_n_3 ;
  wire \sub131_reg_1247[28]_i_2_n_3 ;
  wire \sub131_reg_1247[28]_i_3_n_3 ;
  wire \sub131_reg_1247[28]_i_4_n_3 ;
  wire \sub131_reg_1247[28]_i_5_n_3 ;
  wire \sub131_reg_1247[31]_i_2_n_3 ;
  wire \sub131_reg_1247[31]_i_3_n_3 ;
  wire \sub131_reg_1247[4]_i_2_n_3 ;
  wire \sub131_reg_1247[4]_i_3_n_3 ;
  wire \sub131_reg_1247[4]_i_4_n_3 ;
  wire \sub131_reg_1247[4]_i_5_n_3 ;
  wire \sub131_reg_1247[8]_i_2_n_3 ;
  wire \sub131_reg_1247[8]_i_3_n_3 ;
  wire \sub131_reg_1247[8]_i_4_n_3 ;
  wire \sub131_reg_1247[8]_i_5_n_3 ;
  wire \sub131_reg_1247_reg[12]_i_1_n_3 ;
  wire \sub131_reg_1247_reg[12]_i_1_n_4 ;
  wire \sub131_reg_1247_reg[12]_i_1_n_5 ;
  wire \sub131_reg_1247_reg[12]_i_1_n_6 ;
  wire \sub131_reg_1247_reg[16]_i_1_n_3 ;
  wire \sub131_reg_1247_reg[16]_i_1_n_4 ;
  wire \sub131_reg_1247_reg[16]_i_1_n_5 ;
  wire \sub131_reg_1247_reg[16]_i_1_n_6 ;
  wire \sub131_reg_1247_reg[20]_i_1_n_3 ;
  wire \sub131_reg_1247_reg[20]_i_1_n_4 ;
  wire \sub131_reg_1247_reg[20]_i_1_n_5 ;
  wire \sub131_reg_1247_reg[20]_i_1_n_6 ;
  wire \sub131_reg_1247_reg[24]_i_1_n_3 ;
  wire \sub131_reg_1247_reg[24]_i_1_n_4 ;
  wire \sub131_reg_1247_reg[24]_i_1_n_5 ;
  wire \sub131_reg_1247_reg[24]_i_1_n_6 ;
  wire \sub131_reg_1247_reg[28]_i_1_n_3 ;
  wire \sub131_reg_1247_reg[28]_i_1_n_4 ;
  wire \sub131_reg_1247_reg[28]_i_1_n_5 ;
  wire \sub131_reg_1247_reg[28]_i_1_n_6 ;
  wire \sub131_reg_1247_reg[31]_i_1_n_5 ;
  wire \sub131_reg_1247_reg[31]_i_1_n_6 ;
  wire \sub131_reg_1247_reg[4]_i_1_n_3 ;
  wire \sub131_reg_1247_reg[4]_i_1_n_4 ;
  wire \sub131_reg_1247_reg[4]_i_1_n_5 ;
  wire \sub131_reg_1247_reg[4]_i_1_n_6 ;
  wire \sub131_reg_1247_reg[8]_i_1_n_3 ;
  wire \sub131_reg_1247_reg[8]_i_1_n_4 ;
  wire \sub131_reg_1247_reg[8]_i_1_n_5 ;
  wire \sub131_reg_1247_reg[8]_i_1_n_6 ;
  wire [31:0]sub137_fu_992_p2;
  wire [31:0]sub137_reg_1253;
  wire \sub137_reg_1253[12]_i_2_n_3 ;
  wire \sub137_reg_1253[12]_i_3_n_3 ;
  wire \sub137_reg_1253[12]_i_4_n_3 ;
  wire \sub137_reg_1253[12]_i_5_n_3 ;
  wire \sub137_reg_1253[16]_i_2_n_3 ;
  wire \sub137_reg_1253[16]_i_3_n_3 ;
  wire \sub137_reg_1253[16]_i_4_n_3 ;
  wire \sub137_reg_1253[16]_i_5_n_3 ;
  wire \sub137_reg_1253[20]_i_2_n_3 ;
  wire \sub137_reg_1253[20]_i_3_n_3 ;
  wire \sub137_reg_1253[20]_i_4_n_3 ;
  wire \sub137_reg_1253[20]_i_5_n_3 ;
  wire \sub137_reg_1253[24]_i_2_n_3 ;
  wire \sub137_reg_1253[24]_i_3_n_3 ;
  wire \sub137_reg_1253[24]_i_4_n_3 ;
  wire \sub137_reg_1253[24]_i_5_n_3 ;
  wire \sub137_reg_1253[28]_i_2_n_3 ;
  wire \sub137_reg_1253[28]_i_3_n_3 ;
  wire \sub137_reg_1253[28]_i_4_n_3 ;
  wire \sub137_reg_1253[28]_i_5_n_3 ;
  wire \sub137_reg_1253[31]_i_2_n_3 ;
  wire \sub137_reg_1253[31]_i_3_n_3 ;
  wire \sub137_reg_1253[31]_i_4_n_3 ;
  wire \sub137_reg_1253[4]_i_2_n_3 ;
  wire \sub137_reg_1253[4]_i_3_n_3 ;
  wire \sub137_reg_1253[4]_i_4_n_3 ;
  wire \sub137_reg_1253[4]_i_5_n_3 ;
  wire \sub137_reg_1253[8]_i_2_n_3 ;
  wire \sub137_reg_1253[8]_i_3_n_3 ;
  wire \sub137_reg_1253[8]_i_4_n_3 ;
  wire \sub137_reg_1253[8]_i_5_n_3 ;
  wire \sub137_reg_1253_reg[12]_i_1_n_3 ;
  wire \sub137_reg_1253_reg[12]_i_1_n_4 ;
  wire \sub137_reg_1253_reg[12]_i_1_n_5 ;
  wire \sub137_reg_1253_reg[12]_i_1_n_6 ;
  wire \sub137_reg_1253_reg[16]_i_1_n_3 ;
  wire \sub137_reg_1253_reg[16]_i_1_n_4 ;
  wire \sub137_reg_1253_reg[16]_i_1_n_5 ;
  wire \sub137_reg_1253_reg[16]_i_1_n_6 ;
  wire \sub137_reg_1253_reg[20]_i_1_n_3 ;
  wire \sub137_reg_1253_reg[20]_i_1_n_4 ;
  wire \sub137_reg_1253_reg[20]_i_1_n_5 ;
  wire \sub137_reg_1253_reg[20]_i_1_n_6 ;
  wire \sub137_reg_1253_reg[24]_i_1_n_3 ;
  wire \sub137_reg_1253_reg[24]_i_1_n_4 ;
  wire \sub137_reg_1253_reg[24]_i_1_n_5 ;
  wire \sub137_reg_1253_reg[24]_i_1_n_6 ;
  wire \sub137_reg_1253_reg[28]_i_1_n_3 ;
  wire \sub137_reg_1253_reg[28]_i_1_n_4 ;
  wire \sub137_reg_1253_reg[28]_i_1_n_5 ;
  wire \sub137_reg_1253_reg[28]_i_1_n_6 ;
  wire \sub137_reg_1253_reg[31]_i_1_n_5 ;
  wire \sub137_reg_1253_reg[31]_i_1_n_6 ;
  wire \sub137_reg_1253_reg[4]_i_1_n_3 ;
  wire \sub137_reg_1253_reg[4]_i_1_n_4 ;
  wire \sub137_reg_1253_reg[4]_i_1_n_5 ;
  wire \sub137_reg_1253_reg[4]_i_1_n_6 ;
  wire \sub137_reg_1253_reg[8]_i_1_n_3 ;
  wire \sub137_reg_1253_reg[8]_i_1_n_4 ;
  wire \sub137_reg_1253_reg[8]_i_1_n_5 ;
  wire \sub137_reg_1253_reg[8]_i_1_n_6 ;
  wire [31:0]sub_fu_981_p2;
  wire [31:0]sub_reg_1241;
  wire \sub_reg_1241[12]_i_2_n_3 ;
  wire \sub_reg_1241[12]_i_3_n_3 ;
  wire \sub_reg_1241[12]_i_4_n_3 ;
  wire \sub_reg_1241[12]_i_5_n_3 ;
  wire \sub_reg_1241[16]_i_2_n_3 ;
  wire \sub_reg_1241[16]_i_3_n_3 ;
  wire \sub_reg_1241[16]_i_4_n_3 ;
  wire \sub_reg_1241[16]_i_5_n_3 ;
  wire \sub_reg_1241[20]_i_2_n_3 ;
  wire \sub_reg_1241[20]_i_3_n_3 ;
  wire \sub_reg_1241[20]_i_4_n_3 ;
  wire \sub_reg_1241[20]_i_5_n_3 ;
  wire \sub_reg_1241[24]_i_2_n_3 ;
  wire \sub_reg_1241[24]_i_3_n_3 ;
  wire \sub_reg_1241[24]_i_4_n_3 ;
  wire \sub_reg_1241[24]_i_5_n_3 ;
  wire \sub_reg_1241[28]_i_2_n_3 ;
  wire \sub_reg_1241[28]_i_3_n_3 ;
  wire \sub_reg_1241[28]_i_4_n_3 ;
  wire \sub_reg_1241[28]_i_5_n_3 ;
  wire \sub_reg_1241[31]_i_2_n_3 ;
  wire \sub_reg_1241[31]_i_3_n_3 ;
  wire \sub_reg_1241[31]_i_4_n_3 ;
  wire \sub_reg_1241[4]_i_2_n_3 ;
  wire \sub_reg_1241[4]_i_3_n_3 ;
  wire \sub_reg_1241[4]_i_4_n_3 ;
  wire \sub_reg_1241[4]_i_5_n_3 ;
  wire \sub_reg_1241[8]_i_2_n_3 ;
  wire \sub_reg_1241[8]_i_3_n_3 ;
  wire \sub_reg_1241[8]_i_4_n_3 ;
  wire \sub_reg_1241[8]_i_5_n_3 ;
  wire \sub_reg_1241_reg[12]_i_1_n_3 ;
  wire \sub_reg_1241_reg[12]_i_1_n_4 ;
  wire \sub_reg_1241_reg[12]_i_1_n_5 ;
  wire \sub_reg_1241_reg[12]_i_1_n_6 ;
  wire \sub_reg_1241_reg[16]_i_1_n_3 ;
  wire \sub_reg_1241_reg[16]_i_1_n_4 ;
  wire \sub_reg_1241_reg[16]_i_1_n_5 ;
  wire \sub_reg_1241_reg[16]_i_1_n_6 ;
  wire \sub_reg_1241_reg[20]_i_1_n_3 ;
  wire \sub_reg_1241_reg[20]_i_1_n_4 ;
  wire \sub_reg_1241_reg[20]_i_1_n_5 ;
  wire \sub_reg_1241_reg[20]_i_1_n_6 ;
  wire \sub_reg_1241_reg[24]_i_1_n_3 ;
  wire \sub_reg_1241_reg[24]_i_1_n_4 ;
  wire \sub_reg_1241_reg[24]_i_1_n_5 ;
  wire \sub_reg_1241_reg[24]_i_1_n_6 ;
  wire \sub_reg_1241_reg[28]_i_1_n_3 ;
  wire \sub_reg_1241_reg[28]_i_1_n_4 ;
  wire \sub_reg_1241_reg[28]_i_1_n_5 ;
  wire \sub_reg_1241_reg[28]_i_1_n_6 ;
  wire \sub_reg_1241_reg[31]_i_1_n_5 ;
  wire \sub_reg_1241_reg[31]_i_1_n_6 ;
  wire \sub_reg_1241_reg[4]_i_1_n_3 ;
  wire \sub_reg_1241_reg[4]_i_1_n_4 ;
  wire \sub_reg_1241_reg[4]_i_1_n_5 ;
  wire \sub_reg_1241_reg[4]_i_1_n_6 ;
  wire \sub_reg_1241_reg[8]_i_1_n_3 ;
  wire \sub_reg_1241_reg[8]_i_1_n_4 ;
  wire \sub_reg_1241_reg[8]_i_1_n_5 ;
  wire \sub_reg_1241_reg[8]_i_1_n_6 ;
  wire [30:0]tmp_1_fu_188_p11;
  wire [31:31]tmp_1_fu_188_p11__0;
  wire [32:1]tmp_3_reg_1258;
  wire [31:1]tmp_5_reg_1263;
  wire [1:0]trunc_ln158_reg_1314;
  wire [31:0]valIn_data_1_reg_1143;
  wire [31:0]valIn_data_2_reg_1149;
  wire [31:0]valIn_data_3_reg_1155;
  wire [31:0]valIn_data_4_reg_1160;
  wire [31:1]valIn_data_5_reg_1166;
  wire [31:0]valIn_data_reg_1137;
  wire [30:0]xp_reg_797;
  wire [30:0]yp_1_fu_1119_p2;
  wire [30:0]yp_fu_238;
  wire \yp_fu_238_reg[12]_i_1_n_3 ;
  wire \yp_fu_238_reg[12]_i_1_n_4 ;
  wire \yp_fu_238_reg[12]_i_1_n_5 ;
  wire \yp_fu_238_reg[12]_i_1_n_6 ;
  wire \yp_fu_238_reg[16]_i_1_n_3 ;
  wire \yp_fu_238_reg[16]_i_1_n_4 ;
  wire \yp_fu_238_reg[16]_i_1_n_5 ;
  wire \yp_fu_238_reg[16]_i_1_n_6 ;
  wire \yp_fu_238_reg[20]_i_1_n_3 ;
  wire \yp_fu_238_reg[20]_i_1_n_4 ;
  wire \yp_fu_238_reg[20]_i_1_n_5 ;
  wire \yp_fu_238_reg[20]_i_1_n_6 ;
  wire \yp_fu_238_reg[24]_i_1_n_3 ;
  wire \yp_fu_238_reg[24]_i_1_n_4 ;
  wire \yp_fu_238_reg[24]_i_1_n_5 ;
  wire \yp_fu_238_reg[24]_i_1_n_6 ;
  wire \yp_fu_238_reg[28]_i_1_n_3 ;
  wire \yp_fu_238_reg[28]_i_1_n_4 ;
  wire \yp_fu_238_reg[28]_i_1_n_5 ;
  wire \yp_fu_238_reg[28]_i_1_n_6 ;
  wire \yp_fu_238_reg[30]_i_1_n_6 ;
  wire \yp_fu_238_reg[4]_i_1_n_3 ;
  wire \yp_fu_238_reg[4]_i_1_n_4 ;
  wire \yp_fu_238_reg[4]_i_1_n_5 ;
  wire \yp_fu_238_reg[4]_i_1_n_6 ;
  wire \yp_fu_238_reg[8]_i_1_n_3 ;
  wire \yp_fu_238_reg[8]_i_1_n_4 ;
  wire \yp_fu_238_reg[8]_i_1_n_5 ;
  wire \yp_fu_238_reg[8]_i_1_n_6 ;
  wire [30:0]zext_ln156_reg_1301;
  wire \zext_ln156_reg_1301[30]_i_1_n_3 ;
  wire [3:1]\NLW_add_ln155_reg_1281_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln155_reg_1281_reg[62]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln157_reg_1309_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln157_reg_1309_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln158_reg_1319_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln158_reg_1319_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln158_reg_1319_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln158_reg_1319_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln158_reg_1319_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln158_reg_1319_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_cmp132_not_reg_1324_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp132_not_reg_1324_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp132_not_reg_1324_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp132_not_reg_1324_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_1291_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_1291_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_select_ln155_1_reg_1291_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_1291_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_select_ln155_1_reg_1291_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_1291_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_1291_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_1_reg_1291_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_select_ln155_2_reg_1296_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_select_ln155_2_reg_1296_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_select_ln155_2_reg_1296_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_2_reg_1296_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_2_reg_1296_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln155_2_reg_1296_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_sub131_reg_1247_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub131_reg_1247_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub137_reg_1253_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub137_reg_1253_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sub_reg_1241_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_1241_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_yp_fu_238_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_yp_fu_238_reg[30]_i_1_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[0] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[0]),
        .Q(IFMCH_curr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[10] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[10]),
        .Q(IFMCH_curr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[11] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[11]),
        .Q(IFMCH_curr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[12] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[12]),
        .Q(IFMCH_curr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[13] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[13]),
        .Q(IFMCH_curr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[14] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[14]),
        .Q(IFMCH_curr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[15] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[15]),
        .Q(IFMCH_curr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[16] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[16]),
        .Q(IFMCH_curr[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[17] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[17]),
        .Q(IFMCH_curr[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[18] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[18]),
        .Q(IFMCH_curr[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[19] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[19]),
        .Q(IFMCH_curr[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[1] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[1]),
        .Q(IFMCH_curr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[20] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[20]),
        .Q(IFMCH_curr[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[21] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[21]),
        .Q(IFMCH_curr[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[22] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[22]),
        .Q(IFMCH_curr[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[23] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[23]),
        .Q(IFMCH_curr[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[24] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[24]),
        .Q(IFMCH_curr[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[25] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[25]),
        .Q(IFMCH_curr[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[26] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[26]),
        .Q(IFMCH_curr[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[27] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[27]),
        .Q(IFMCH_curr[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[28] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[28]),
        .Q(IFMCH_curr[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[29] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[29]),
        .Q(IFMCH_curr[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[2] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[2]),
        .Q(IFMCH_curr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[30] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[30]),
        .Q(IFMCH_curr[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[31] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[31]),
        .Q(IFMCH_curr[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[3] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[3]),
        .Q(IFMCH_curr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[4] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[4]),
        .Q(IFMCH_curr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[5] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[5]),
        .Q(IFMCH_curr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[6] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[6]),
        .Q(IFMCH_curr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[7] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[7]),
        .Q(IFMCH_curr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[8] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[8]),
        .Q(IFMCH_curr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMCH_curr_reg[9] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_4_reg_1160[9]),
        .Q(IFMCH_curr[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[10] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[10]),
        .Q(grp_fu_861_p0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[11] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[11]),
        .Q(grp_fu_861_p0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[12] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[12]),
        .Q(grp_fu_861_p0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[13] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[13]),
        .Q(grp_fu_861_p0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[14] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[14]),
        .Q(grp_fu_861_p0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[15] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[15]),
        .Q(grp_fu_861_p0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[16] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[16]),
        .Q(grp_fu_861_p0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[17] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[17]),
        .Q(grp_fu_861_p0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[18] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[18]),
        .Q(grp_fu_861_p0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[19] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[19]),
        .Q(grp_fu_861_p0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[1] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[1]),
        .Q(grp_fu_861_p0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[20] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[20]),
        .Q(grp_fu_861_p0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[21] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[21]),
        .Q(grp_fu_861_p0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[22] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[22]),
        .Q(grp_fu_861_p0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[23] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[23]),
        .Q(grp_fu_861_p0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[24] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[24]),
        .Q(grp_fu_861_p0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[25] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[25]),
        .Q(grp_fu_861_p0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[26] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[26]),
        .Q(grp_fu_861_p0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[27] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[27]),
        .Q(grp_fu_861_p0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[28] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[28]),
        .Q(grp_fu_861_p0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[29] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[29]),
        .Q(grp_fu_861_p0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[2] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[2]),
        .Q(grp_fu_861_p0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[30] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[30]),
        .Q(grp_fu_861_p0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[31] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[31]),
        .Q(grp_fu_861_p0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[3] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[3]),
        .Q(grp_fu_861_p0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[4] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[4]),
        .Q(grp_fu_861_p0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[5] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[5]),
        .Q(grp_fu_861_p0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[6] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[6]),
        .Q(grp_fu_861_p0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[7] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[7]),
        .Q(grp_fu_861_p0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[8] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[8]),
        .Q(grp_fu_861_p0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \IFMDim_curr_reg[9] 
       (.C(ap_clk),
        .CE(IFMCH_curr0),
        .D(valIn_data_5_reg_1166[9]),
        .Q(grp_fu_861_p0[8]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[0]),
        .Q(KER_bound_reg_1236[0]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[10]),
        .Q(KER_bound_reg_1236[10]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[11]),
        .Q(KER_bound_reg_1236[11]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[12]),
        .Q(KER_bound_reg_1236[12]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[13]),
        .Q(KER_bound_reg_1236[13]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[14]),
        .Q(KER_bound_reg_1236[14]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[15]),
        .Q(KER_bound_reg_1236[15]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[16]),
        .Q(KER_bound_reg_1236[16]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[17]),
        .Q(KER_bound_reg_1236[17]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[18]),
        .Q(KER_bound_reg_1236[18]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[19]),
        .Q(KER_bound_reg_1236[19]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[1]),
        .Q(KER_bound_reg_1236[1]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[20]),
        .Q(KER_bound_reg_1236[20]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[21]),
        .Q(KER_bound_reg_1236[21]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[22]),
        .Q(KER_bound_reg_1236[22]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[23]),
        .Q(KER_bound_reg_1236[23]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[24]),
        .Q(KER_bound_reg_1236[24]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[25]),
        .Q(KER_bound_reg_1236[25]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[26]),
        .Q(KER_bound_reg_1236[26]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[27]),
        .Q(KER_bound_reg_1236[27]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[28]),
        .Q(KER_bound_reg_1236[28]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[29]),
        .Q(KER_bound_reg_1236[29]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[2]),
        .Q(KER_bound_reg_1236[2]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[30]),
        .Q(KER_bound_reg_1236[30]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[31]),
        .Q(KER_bound_reg_1236[31]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[3]),
        .Q(KER_bound_reg_1236[3]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[4]),
        .Q(KER_bound_reg_1236[4]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[5]),
        .Q(KER_bound_reg_1236[5]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[6]),
        .Q(KER_bound_reg_1236[6]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[7]),
        .Q(KER_bound_reg_1236[7]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[8]),
        .Q(KER_bound_reg_1236[8]),
        .R(1'b0));
  FDRE \KER_bound_reg_1236_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state74),
        .D(KER_bound_fu_974_p2[9]),
        .Q(KER_bound_reg_1236[9]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[0]),
        .Q(KER_size_0_reg_1178[0]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[10]),
        .Q(KER_size_0_reg_1178[10]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[11]),
        .Q(KER_size_0_reg_1178[11]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[12]),
        .Q(KER_size_0_reg_1178[12]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[13]),
        .Q(KER_size_0_reg_1178[13]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[14]),
        .Q(KER_size_0_reg_1178[14]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[15]),
        .Q(KER_size_0_reg_1178[15]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[16]),
        .Q(KER_size_0_reg_1178[16]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[17]),
        .Q(KER_size_0_reg_1178[17]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[18]),
        .Q(KER_size_0_reg_1178[18]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[19]),
        .Q(KER_size_0_reg_1178[19]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[1]),
        .Q(KER_size_0_reg_1178[1]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[20]),
        .Q(KER_size_0_reg_1178[20]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[21]),
        .Q(KER_size_0_reg_1178[21]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[22]),
        .Q(KER_size_0_reg_1178[22]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[23]),
        .Q(KER_size_0_reg_1178[23]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[24]),
        .Q(KER_size_0_reg_1178[24]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[25]),
        .Q(KER_size_0_reg_1178[25]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[26]),
        .Q(KER_size_0_reg_1178[26]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[27]),
        .Q(KER_size_0_reg_1178[27]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[28]),
        .Q(KER_size_0_reg_1178[28]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[29]),
        .Q(KER_size_0_reg_1178[29]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[2]),
        .Q(KER_size_0_reg_1178[2]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[30]),
        .Q(KER_size_0_reg_1178[30]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[31]),
        .Q(KER_size_0_reg_1178[31]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[3]),
        .Q(KER_size_0_reg_1178[3]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[4]),
        .Q(KER_size_0_reg_1178[4]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[5]),
        .Q(KER_size_0_reg_1178[5]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[6]),
        .Q(KER_size_0_reg_1178[6]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[7]),
        .Q(KER_size_0_reg_1178[7]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[8]),
        .Q(KER_size_0_reg_1178[8]),
        .R(1'b0));
  FDRE \KER_size_0_reg_1178_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(KER_size_0_fu_918_p2[9]),
        .Q(KER_size_0_reg_1178[9]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[0]),
        .Q(KER_size_1_reg_1231[0]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[10]),
        .Q(KER_size_1_reg_1231[10]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[11]),
        .Q(KER_size_1_reg_1231[11]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[12]),
        .Q(KER_size_1_reg_1231[12]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[13]),
        .Q(KER_size_1_reg_1231[13]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[14]),
        .Q(KER_size_1_reg_1231[14]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[15]),
        .Q(KER_size_1_reg_1231[15]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[16]),
        .Q(KER_size_1_reg_1231[16]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[17]),
        .Q(KER_size_1_reg_1231[17]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[18]),
        .Q(KER_size_1_reg_1231[18]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[19]),
        .Q(KER_size_1_reg_1231[19]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[1]),
        .Q(KER_size_1_reg_1231[1]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[20]),
        .Q(KER_size_1_reg_1231[20]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[21]),
        .Q(KER_size_1_reg_1231[21]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[22]),
        .Q(KER_size_1_reg_1231[22]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[23]),
        .Q(KER_size_1_reg_1231[23]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[24]),
        .Q(KER_size_1_reg_1231[24]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[25]),
        .Q(KER_size_1_reg_1231[25]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[26]),
        .Q(KER_size_1_reg_1231[26]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[27]),
        .Q(KER_size_1_reg_1231[27]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[28]),
        .Q(KER_size_1_reg_1231[28]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[29]),
        .Q(KER_size_1_reg_1231[29]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[2]),
        .Q(KER_size_1_reg_1231[2]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[30]),
        .Q(KER_size_1_reg_1231[30]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[31]),
        .Q(KER_size_1_reg_1231[31]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[3]),
        .Q(KER_size_1_reg_1231[3]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[4]),
        .Q(KER_size_1_reg_1231[4]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[5]),
        .Q(KER_size_1_reg_1231[5]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[6]),
        .Q(KER_size_1_reg_1231[6]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[7]),
        .Q(KER_size_1_reg_1231[7]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[8]),
        .Q(KER_size_1_reg_1231[8]),
        .R(1'b0));
  FDRE \KER_size_1_reg_1231_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state73),
        .D(KER_size_1_fu_970_p2[9]),
        .Q(KER_size_1_reg_1231[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_acc_RAM_2P_LUTRAM_1R1W acc_U
       (.E(acc_ce0),
        .O11(acc_q0),
        .Q({ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state72,ap_CS_fsm_state71,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state64,ap_CS_fsm_state63,ap_CS_fsm_state62,ap_CS_fsm_state61,ap_CS_fsm_state60,ap_CS_fsm_state59,ap_CS_fsm_state58,ap_CS_fsm_state57,ap_CS_fsm_state56,ap_CS_fsm_state55,ap_CS_fsm_state54,ap_CS_fsm_state53,ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .add_ln178_fu_211_p2(add_ln178_fu_211_p2),
        .\add_ln178_reg_262_reg[31] (tmp_1_fu_188_p11),
        .address1(address1),
        .\ap_CS_fsm_reg[10] (acc_U_n_40),
        .\ap_CS_fsm_reg[11] (acc_U_n_36),
        .\ap_CS_fsm_reg[12] (acc_U_n_51),
        .\ap_CS_fsm_reg[13] (acc_U_n_46),
        .\ap_CS_fsm_reg[14] (acc_U_n_37),
        .\ap_CS_fsm_reg[14]_0 (acc_U_n_49),
        .\ap_CS_fsm_reg[15] (acc_U_n_44),
        .\ap_CS_fsm_reg[15]_0 (acc_U_n_47),
        .\ap_CS_fsm_reg[17] (acc_U_n_41),
        .\ap_CS_fsm_reg[21] (acc_U_n_50),
        .\ap_CS_fsm_reg[22] (acc_U_n_48),
        .\ap_CS_fsm_reg[22]_0 (acc_U_n_84),
        .\ap_CS_fsm_reg[22]_1 (acc_U_n_85),
        .\ap_CS_fsm_reg[24] (acc_U_n_38),
        .\ap_CS_fsm_reg[24]_0 (acc_U_n_39),
        .\ap_CS_fsm_reg[25] (acc_U_n_52),
        .\ap_CS_fsm_reg[25]_0 (acc_U_n_55),
        .\ap_CS_fsm_reg[27] (acc_U_n_81),
        .\ap_CS_fsm_reg[28] (acc_U_n_80),
        .\ap_CS_fsm_reg[28]_0 (acc_U_n_82),
        .\ap_CS_fsm_reg[30] (acc_U_n_54),
        .\ap_CS_fsm_reg[34] (acc_U_n_79),
        .\ap_CS_fsm_reg[38] (acc_U_n_86),
        .\ap_CS_fsm_reg[40] (acc_U_n_53),
        .\ap_CS_fsm_reg[40]_0 (acc_U_n_61),
        .\ap_CS_fsm_reg[40]_1 (acc_U_n_66),
        .\ap_CS_fsm_reg[41] (acc_U_n_62),
        .\ap_CS_fsm_reg[41]_0 (acc_U_n_67),
        .\ap_CS_fsm_reg[43] (acc_U_n_43),
        .\ap_CS_fsm_reg[46] (acc_U_n_59),
        .\ap_CS_fsm_reg[48] (acc_U_n_57),
        .\ap_CS_fsm_reg[49] (acc_U_n_58),
        .\ap_CS_fsm_reg[50] (acc_U_n_78),
        .\ap_CS_fsm_reg[54] (acc_U_n_74),
        .\ap_CS_fsm_reg[54]_0 (acc_U_n_75),
        .\ap_CS_fsm_reg[57] (acc_U_n_60),
        .\ap_CS_fsm_reg[57]_0 (acc_U_n_68),
        .\ap_CS_fsm_reg[58] (acc_U_n_45),
        .\ap_CS_fsm_reg[58]_0 (acc_U_n_56),
        .\ap_CS_fsm_reg[58]_1 (acc_U_n_64),
        .\ap_CS_fsm_reg[58]_2 (acc_U_n_65),
        .\ap_CS_fsm_reg[59] (acc_U_n_63),
        .\ap_CS_fsm_reg[64] (acc_U_n_76),
        .\ap_CS_fsm_reg[65] (acc_U_n_71),
        .\ap_CS_fsm_reg[65]_0 (acc_U_n_77),
        .\ap_CS_fsm_reg[66] (acc_U_n_73),
        .\ap_CS_fsm_reg[68] (acc_U_n_69),
        .\ap_CS_fsm_reg[68]_0 (acc_U_n_70),
        .\ap_CS_fsm_reg[68]_1 (acc_U_n_72),
        .\ap_CS_fsm_reg[71] (acc_U_n_42),
        .\ap_CS_fsm_reg[82] (acc_U_n_35),
        .\ap_CS_fsm_reg[8] (acc_U_n_83),
        .ap_clk(ap_clk),
        .d1({grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_23,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_24,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_25,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_26,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_27,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_28,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_29,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_30,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_31,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_32,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_33,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_34,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_35,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_36,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_37,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_38,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_39,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_40,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_41,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_42,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_43,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_44,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_45,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_46,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_47,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_48,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_49,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_50,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_51,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_52,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_53,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_54}),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0),
        .p_0_in(p_0_in_4),
        .\q1_reg[31]_0 (acc_ce1),
        .tmp_1_fu_188_p11(tmp_1_fu_188_p11__0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln155_reg_1281[0]_i_1 
       (.I0(indvar_flatten20_fu_246[0]),
        .O(add_ln155_fu_1019_p2[0]));
  FDRE \add_ln155_reg_1281_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[0]),
        .Q(add_ln155_reg_1281[0]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[10]),
        .Q(add_ln155_reg_1281[10]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[11]),
        .Q(add_ln155_reg_1281[11]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[12]),
        .Q(add_ln155_reg_1281[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[12]_i_1 
       (.CI(\add_ln155_reg_1281_reg[8]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[12]_i_1_n_3 ,\add_ln155_reg_1281_reg[12]_i_1_n_4 ,\add_ln155_reg_1281_reg[12]_i_1_n_5 ,\add_ln155_reg_1281_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[12:9]),
        .S(indvar_flatten20_fu_246[12:9]));
  FDRE \add_ln155_reg_1281_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[13]),
        .Q(add_ln155_reg_1281[13]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[14]),
        .Q(add_ln155_reg_1281[14]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[15]),
        .Q(add_ln155_reg_1281[15]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[16]),
        .Q(add_ln155_reg_1281[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[16]_i_1 
       (.CI(\add_ln155_reg_1281_reg[12]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[16]_i_1_n_3 ,\add_ln155_reg_1281_reg[16]_i_1_n_4 ,\add_ln155_reg_1281_reg[16]_i_1_n_5 ,\add_ln155_reg_1281_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[16:13]),
        .S(indvar_flatten20_fu_246[16:13]));
  FDRE \add_ln155_reg_1281_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[17]),
        .Q(add_ln155_reg_1281[17]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[18]),
        .Q(add_ln155_reg_1281[18]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[19]),
        .Q(add_ln155_reg_1281[19]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[1]),
        .Q(add_ln155_reg_1281[1]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[20]),
        .Q(add_ln155_reg_1281[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[20]_i_1 
       (.CI(\add_ln155_reg_1281_reg[16]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[20]_i_1_n_3 ,\add_ln155_reg_1281_reg[20]_i_1_n_4 ,\add_ln155_reg_1281_reg[20]_i_1_n_5 ,\add_ln155_reg_1281_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[20:17]),
        .S(indvar_flatten20_fu_246[20:17]));
  FDRE \add_ln155_reg_1281_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[21]),
        .Q(add_ln155_reg_1281[21]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[22]),
        .Q(add_ln155_reg_1281[22]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[23]),
        .Q(add_ln155_reg_1281[23]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[24]),
        .Q(add_ln155_reg_1281[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[24]_i_1 
       (.CI(\add_ln155_reg_1281_reg[20]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[24]_i_1_n_3 ,\add_ln155_reg_1281_reg[24]_i_1_n_4 ,\add_ln155_reg_1281_reg[24]_i_1_n_5 ,\add_ln155_reg_1281_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[24:21]),
        .S(indvar_flatten20_fu_246[24:21]));
  FDRE \add_ln155_reg_1281_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[25]),
        .Q(add_ln155_reg_1281[25]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[26]),
        .Q(add_ln155_reg_1281[26]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[27]),
        .Q(add_ln155_reg_1281[27]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[28]),
        .Q(add_ln155_reg_1281[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[28]_i_1 
       (.CI(\add_ln155_reg_1281_reg[24]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[28]_i_1_n_3 ,\add_ln155_reg_1281_reg[28]_i_1_n_4 ,\add_ln155_reg_1281_reg[28]_i_1_n_5 ,\add_ln155_reg_1281_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[28:25]),
        .S(indvar_flatten20_fu_246[28:25]));
  FDRE \add_ln155_reg_1281_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[29]),
        .Q(add_ln155_reg_1281[29]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[2]),
        .Q(add_ln155_reg_1281[2]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[30]),
        .Q(add_ln155_reg_1281[30]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[31]),
        .Q(add_ln155_reg_1281[31]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[32]),
        .Q(add_ln155_reg_1281[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[32]_i_1 
       (.CI(\add_ln155_reg_1281_reg[28]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[32]_i_1_n_3 ,\add_ln155_reg_1281_reg[32]_i_1_n_4 ,\add_ln155_reg_1281_reg[32]_i_1_n_5 ,\add_ln155_reg_1281_reg[32]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[32:29]),
        .S(indvar_flatten20_fu_246[32:29]));
  FDRE \add_ln155_reg_1281_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[33]),
        .Q(add_ln155_reg_1281[33]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[34]),
        .Q(add_ln155_reg_1281[34]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[35]),
        .Q(add_ln155_reg_1281[35]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[36]),
        .Q(add_ln155_reg_1281[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[36]_i_1 
       (.CI(\add_ln155_reg_1281_reg[32]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[36]_i_1_n_3 ,\add_ln155_reg_1281_reg[36]_i_1_n_4 ,\add_ln155_reg_1281_reg[36]_i_1_n_5 ,\add_ln155_reg_1281_reg[36]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[36:33]),
        .S(indvar_flatten20_fu_246[36:33]));
  FDRE \add_ln155_reg_1281_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[37]),
        .Q(add_ln155_reg_1281[37]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[38]),
        .Q(add_ln155_reg_1281[38]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[39]),
        .Q(add_ln155_reg_1281[39]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[3]),
        .Q(add_ln155_reg_1281[3]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[40]),
        .Q(add_ln155_reg_1281[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[40]_i_1 
       (.CI(\add_ln155_reg_1281_reg[36]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[40]_i_1_n_3 ,\add_ln155_reg_1281_reg[40]_i_1_n_4 ,\add_ln155_reg_1281_reg[40]_i_1_n_5 ,\add_ln155_reg_1281_reg[40]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[40:37]),
        .S(indvar_flatten20_fu_246[40:37]));
  FDRE \add_ln155_reg_1281_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[41]),
        .Q(add_ln155_reg_1281[41]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[42]),
        .Q(add_ln155_reg_1281[42]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[43]),
        .Q(add_ln155_reg_1281[43]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[44]),
        .Q(add_ln155_reg_1281[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[44]_i_1 
       (.CI(\add_ln155_reg_1281_reg[40]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[44]_i_1_n_3 ,\add_ln155_reg_1281_reg[44]_i_1_n_4 ,\add_ln155_reg_1281_reg[44]_i_1_n_5 ,\add_ln155_reg_1281_reg[44]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[44:41]),
        .S(indvar_flatten20_fu_246[44:41]));
  FDRE \add_ln155_reg_1281_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[45]),
        .Q(add_ln155_reg_1281[45]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[46]),
        .Q(add_ln155_reg_1281[46]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[47]),
        .Q(add_ln155_reg_1281[47]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[48]),
        .Q(add_ln155_reg_1281[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[48]_i_1 
       (.CI(\add_ln155_reg_1281_reg[44]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[48]_i_1_n_3 ,\add_ln155_reg_1281_reg[48]_i_1_n_4 ,\add_ln155_reg_1281_reg[48]_i_1_n_5 ,\add_ln155_reg_1281_reg[48]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[48:45]),
        .S(indvar_flatten20_fu_246[48:45]));
  FDRE \add_ln155_reg_1281_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[49]),
        .Q(add_ln155_reg_1281[49]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[4]),
        .Q(add_ln155_reg_1281[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln155_reg_1281_reg[4]_i_1_n_3 ,\add_ln155_reg_1281_reg[4]_i_1_n_4 ,\add_ln155_reg_1281_reg[4]_i_1_n_5 ,\add_ln155_reg_1281_reg[4]_i_1_n_6 }),
        .CYINIT(indvar_flatten20_fu_246[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[4:1]),
        .S(indvar_flatten20_fu_246[4:1]));
  FDRE \add_ln155_reg_1281_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[50]),
        .Q(add_ln155_reg_1281[50]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[51]),
        .Q(add_ln155_reg_1281[51]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[52]),
        .Q(add_ln155_reg_1281[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[52]_i_1 
       (.CI(\add_ln155_reg_1281_reg[48]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[52]_i_1_n_3 ,\add_ln155_reg_1281_reg[52]_i_1_n_4 ,\add_ln155_reg_1281_reg[52]_i_1_n_5 ,\add_ln155_reg_1281_reg[52]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[52:49]),
        .S(indvar_flatten20_fu_246[52:49]));
  FDRE \add_ln155_reg_1281_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[53]),
        .Q(add_ln155_reg_1281[53]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[54]),
        .Q(add_ln155_reg_1281[54]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[55]),
        .Q(add_ln155_reg_1281[55]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[56]),
        .Q(add_ln155_reg_1281[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[56]_i_1 
       (.CI(\add_ln155_reg_1281_reg[52]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[56]_i_1_n_3 ,\add_ln155_reg_1281_reg[56]_i_1_n_4 ,\add_ln155_reg_1281_reg[56]_i_1_n_5 ,\add_ln155_reg_1281_reg[56]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[56:53]),
        .S(indvar_flatten20_fu_246[56:53]));
  FDRE \add_ln155_reg_1281_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[57]),
        .Q(add_ln155_reg_1281[57]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[58]),
        .Q(add_ln155_reg_1281[58]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[59]),
        .Q(add_ln155_reg_1281[59]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[5]),
        .Q(add_ln155_reg_1281[5]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[60]),
        .Q(add_ln155_reg_1281[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[60]_i_1 
       (.CI(\add_ln155_reg_1281_reg[56]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[60]_i_1_n_3 ,\add_ln155_reg_1281_reg[60]_i_1_n_4 ,\add_ln155_reg_1281_reg[60]_i_1_n_5 ,\add_ln155_reg_1281_reg[60]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[60:57]),
        .S(indvar_flatten20_fu_246[60:57]));
  FDRE \add_ln155_reg_1281_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[61]),
        .Q(add_ln155_reg_1281[61]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[62]),
        .Q(add_ln155_reg_1281[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[62]_i_1 
       (.CI(\add_ln155_reg_1281_reg[60]_i_1_n_3 ),
        .CO({\NLW_add_ln155_reg_1281_reg[62]_i_1_CO_UNCONNECTED [3:1],\add_ln155_reg_1281_reg[62]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln155_reg_1281_reg[62]_i_1_O_UNCONNECTED [3:2],add_ln155_fu_1019_p2[62:61]}),
        .S({1'b0,1'b0,indvar_flatten20_fu_246[62:61]}));
  FDRE \add_ln155_reg_1281_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[6]),
        .Q(add_ln155_reg_1281[6]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[7]),
        .Q(add_ln155_reg_1281[7]),
        .R(1'b0));
  FDRE \add_ln155_reg_1281_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[8]),
        .Q(add_ln155_reg_1281[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln155_reg_1281_reg[8]_i_1 
       (.CI(\add_ln155_reg_1281_reg[4]_i_1_n_3 ),
        .CO({\add_ln155_reg_1281_reg[8]_i_1_n_3 ,\add_ln155_reg_1281_reg[8]_i_1_n_4 ,\add_ln155_reg_1281_reg[8]_i_1_n_5 ,\add_ln155_reg_1281_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_fu_1019_p2[8:5]),
        .S(indvar_flatten20_fu_246[8:5]));
  FDRE \add_ln155_reg_1281_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(add_ln155_fu_1019_p2[9]),
        .Q(add_ln155_reg_1281[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln157_reg_1309[0]_i_1 
       (.I0(\indvar_flatten6_reg_786_reg_n_3_[0] ),
        .O(add_ln157_fu_1085_p2[0]));
  FDRE \add_ln157_reg_1309_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[0]),
        .Q(add_ln157_reg_1309[0]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[10]),
        .Q(add_ln157_reg_1309[10]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[11]),
        .Q(add_ln157_reg_1309[11]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[12]),
        .Q(add_ln157_reg_1309[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1309_reg[12]_i_1 
       (.CI(\add_ln157_reg_1309_reg[8]_i_1_n_3 ),
        .CO({\add_ln157_reg_1309_reg[12]_i_1_n_3 ,\add_ln157_reg_1309_reg[12]_i_1_n_4 ,\add_ln157_reg_1309_reg[12]_i_1_n_5 ,\add_ln157_reg_1309_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_1085_p2[12:9]),
        .S({\indvar_flatten6_reg_786_reg_n_3_[12] ,\indvar_flatten6_reg_786_reg_n_3_[11] ,\indvar_flatten6_reg_786_reg_n_3_[10] ,\indvar_flatten6_reg_786_reg_n_3_[9] }));
  FDRE \add_ln157_reg_1309_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[13]),
        .Q(add_ln157_reg_1309[13]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[14]),
        .Q(add_ln157_reg_1309[14]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[15]),
        .Q(add_ln157_reg_1309[15]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[16]),
        .Q(add_ln157_reg_1309[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1309_reg[16]_i_1 
       (.CI(\add_ln157_reg_1309_reg[12]_i_1_n_3 ),
        .CO({\add_ln157_reg_1309_reg[16]_i_1_n_3 ,\add_ln157_reg_1309_reg[16]_i_1_n_4 ,\add_ln157_reg_1309_reg[16]_i_1_n_5 ,\add_ln157_reg_1309_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_1085_p2[16:13]),
        .S({\indvar_flatten6_reg_786_reg_n_3_[16] ,\indvar_flatten6_reg_786_reg_n_3_[15] ,\indvar_flatten6_reg_786_reg_n_3_[14] ,\indvar_flatten6_reg_786_reg_n_3_[13] }));
  FDRE \add_ln157_reg_1309_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[17]),
        .Q(add_ln157_reg_1309[17]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[18]),
        .Q(add_ln157_reg_1309[18]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[19]),
        .Q(add_ln157_reg_1309[19]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[1]),
        .Q(add_ln157_reg_1309[1]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[20]),
        .Q(add_ln157_reg_1309[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1309_reg[20]_i_1 
       (.CI(\add_ln157_reg_1309_reg[16]_i_1_n_3 ),
        .CO({\add_ln157_reg_1309_reg[20]_i_1_n_3 ,\add_ln157_reg_1309_reg[20]_i_1_n_4 ,\add_ln157_reg_1309_reg[20]_i_1_n_5 ,\add_ln157_reg_1309_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_1085_p2[20:17]),
        .S({\indvar_flatten6_reg_786_reg_n_3_[20] ,\indvar_flatten6_reg_786_reg_n_3_[19] ,\indvar_flatten6_reg_786_reg_n_3_[18] ,\indvar_flatten6_reg_786_reg_n_3_[17] }));
  FDRE \add_ln157_reg_1309_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[21]),
        .Q(add_ln157_reg_1309[21]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[22]),
        .Q(add_ln157_reg_1309[22]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[23]),
        .Q(add_ln157_reg_1309[23]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[24]),
        .Q(add_ln157_reg_1309[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1309_reg[24]_i_1 
       (.CI(\add_ln157_reg_1309_reg[20]_i_1_n_3 ),
        .CO({\add_ln157_reg_1309_reg[24]_i_1_n_3 ,\add_ln157_reg_1309_reg[24]_i_1_n_4 ,\add_ln157_reg_1309_reg[24]_i_1_n_5 ,\add_ln157_reg_1309_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_1085_p2[24:21]),
        .S({\indvar_flatten6_reg_786_reg_n_3_[24] ,\indvar_flatten6_reg_786_reg_n_3_[23] ,\indvar_flatten6_reg_786_reg_n_3_[22] ,\indvar_flatten6_reg_786_reg_n_3_[21] }));
  FDRE \add_ln157_reg_1309_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[25]),
        .Q(add_ln157_reg_1309[25]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[26]),
        .Q(add_ln157_reg_1309[26]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[27]),
        .Q(add_ln157_reg_1309[27]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[28]),
        .Q(add_ln157_reg_1309[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1309_reg[28]_i_1 
       (.CI(\add_ln157_reg_1309_reg[24]_i_1_n_3 ),
        .CO({\add_ln157_reg_1309_reg[28]_i_1_n_3 ,\add_ln157_reg_1309_reg[28]_i_1_n_4 ,\add_ln157_reg_1309_reg[28]_i_1_n_5 ,\add_ln157_reg_1309_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_1085_p2[28:25]),
        .S({\indvar_flatten6_reg_786_reg_n_3_[28] ,\indvar_flatten6_reg_786_reg_n_3_[27] ,\indvar_flatten6_reg_786_reg_n_3_[26] ,\indvar_flatten6_reg_786_reg_n_3_[25] }));
  FDRE \add_ln157_reg_1309_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[29]),
        .Q(add_ln157_reg_1309[29]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[2]),
        .Q(add_ln157_reg_1309[2]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[30]),
        .Q(add_ln157_reg_1309[30]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[31]),
        .Q(add_ln157_reg_1309[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1309_reg[31]_i_1 
       (.CI(\add_ln157_reg_1309_reg[28]_i_1_n_3 ),
        .CO({\NLW_add_ln157_reg_1309_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln157_reg_1309_reg[31]_i_1_n_5 ,\add_ln157_reg_1309_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln157_reg_1309_reg[31]_i_1_O_UNCONNECTED [3],add_ln157_fu_1085_p2[31:29]}),
        .S({1'b0,\indvar_flatten6_reg_786_reg_n_3_[31] ,\indvar_flatten6_reg_786_reg_n_3_[30] ,\indvar_flatten6_reg_786_reg_n_3_[29] }));
  FDRE \add_ln157_reg_1309_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[3]),
        .Q(add_ln157_reg_1309[3]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[4]),
        .Q(add_ln157_reg_1309[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1309_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln157_reg_1309_reg[4]_i_1_n_3 ,\add_ln157_reg_1309_reg[4]_i_1_n_4 ,\add_ln157_reg_1309_reg[4]_i_1_n_5 ,\add_ln157_reg_1309_reg[4]_i_1_n_6 }),
        .CYINIT(\indvar_flatten6_reg_786_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_1085_p2[4:1]),
        .S({\indvar_flatten6_reg_786_reg_n_3_[4] ,\indvar_flatten6_reg_786_reg_n_3_[3] ,\indvar_flatten6_reg_786_reg_n_3_[2] ,\indvar_flatten6_reg_786_reg_n_3_[1] }));
  FDRE \add_ln157_reg_1309_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[5]),
        .Q(add_ln157_reg_1309[5]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[6]),
        .Q(add_ln157_reg_1309[6]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[7]),
        .Q(add_ln157_reg_1309[7]),
        .R(1'b0));
  FDRE \add_ln157_reg_1309_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[8]),
        .Q(add_ln157_reg_1309[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln157_reg_1309_reg[8]_i_1 
       (.CI(\add_ln157_reg_1309_reg[4]_i_1_n_3 ),
        .CO({\add_ln157_reg_1309_reg[8]_i_1_n_3 ,\add_ln157_reg_1309_reg[8]_i_1_n_4 ,\add_ln157_reg_1309_reg[8]_i_1_n_5 ,\add_ln157_reg_1309_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln157_fu_1085_p2[8:5]),
        .S({\indvar_flatten6_reg_786_reg_n_3_[8] ,\indvar_flatten6_reg_786_reg_n_3_[7] ,\indvar_flatten6_reg_786_reg_n_3_[6] ,\indvar_flatten6_reg_786_reg_n_3_[5] }));
  FDRE \add_ln157_reg_1309_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln157_fu_1085_p2[9]),
        .Q(add_ln157_reg_1309[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \add_ln158_reg_1319[0]_i_1 
       (.I0(p_0_in),
        .I1(xp_reg_797[0]),
        .O(add_ln158_fu_1108_p2[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1319[0]_i_10 
       (.I0(xp_reg_797[15]),
        .I1(pool_out_bound_reg_1204[15]),
        .I2(pool_out_bound_reg_1204[17]),
        .I3(xp_reg_797[17]),
        .I4(pool_out_bound_reg_1204[16]),
        .I5(xp_reg_797[16]),
        .O(\add_ln158_reg_1319[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1319[0]_i_11 
       (.I0(xp_reg_797[12]),
        .I1(pool_out_bound_reg_1204[12]),
        .I2(pool_out_bound_reg_1204[14]),
        .I3(xp_reg_797[14]),
        .I4(pool_out_bound_reg_1204[13]),
        .I5(xp_reg_797[13]),
        .O(\add_ln158_reg_1319[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1319[0]_i_12 
       (.I0(xp_reg_797[9]),
        .I1(pool_out_bound_reg_1204[9]),
        .I2(pool_out_bound_reg_1204[11]),
        .I3(xp_reg_797[11]),
        .I4(pool_out_bound_reg_1204[10]),
        .I5(xp_reg_797[10]),
        .O(\add_ln158_reg_1319[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1319[0]_i_13 
       (.I0(xp_reg_797[6]),
        .I1(pool_out_bound_reg_1204[6]),
        .I2(pool_out_bound_reg_1204[8]),
        .I3(xp_reg_797[8]),
        .I4(pool_out_bound_reg_1204[7]),
        .I5(xp_reg_797[7]),
        .O(\add_ln158_reg_1319[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1319[0]_i_14 
       (.I0(xp_reg_797[3]),
        .I1(pool_out_bound_reg_1204[3]),
        .I2(pool_out_bound_reg_1204[5]),
        .I3(xp_reg_797[5]),
        .I4(pool_out_bound_reg_1204[4]),
        .I5(xp_reg_797[4]),
        .O(\add_ln158_reg_1319[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1319[0]_i_15 
       (.I0(xp_reg_797[0]),
        .I1(pool_out_bound_reg_1204[0]),
        .I2(pool_out_bound_reg_1204[2]),
        .I3(xp_reg_797[2]),
        .I4(pool_out_bound_reg_1204[1]),
        .I5(xp_reg_797[1]),
        .O(\add_ln158_reg_1319[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln158_reg_1319[0]_i_4 
       (.I0(pool_out_bound_reg_1204[30]),
        .I1(xp_reg_797[30]),
        .O(\add_ln158_reg_1319[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1319[0]_i_5 
       (.I0(xp_reg_797[27]),
        .I1(pool_out_bound_reg_1204[27]),
        .I2(pool_out_bound_reg_1204[29]),
        .I3(xp_reg_797[29]),
        .I4(pool_out_bound_reg_1204[28]),
        .I5(xp_reg_797[28]),
        .O(\add_ln158_reg_1319[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1319[0]_i_6 
       (.I0(xp_reg_797[24]),
        .I1(pool_out_bound_reg_1204[24]),
        .I2(pool_out_bound_reg_1204[26]),
        .I3(xp_reg_797[26]),
        .I4(pool_out_bound_reg_1204[25]),
        .I5(xp_reg_797[25]),
        .O(\add_ln158_reg_1319[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1319[0]_i_8 
       (.I0(xp_reg_797[21]),
        .I1(pool_out_bound_reg_1204[21]),
        .I2(pool_out_bound_reg_1204[23]),
        .I3(xp_reg_797[23]),
        .I4(pool_out_bound_reg_1204[22]),
        .I5(xp_reg_797[22]),
        .O(\add_ln158_reg_1319[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \add_ln158_reg_1319[0]_i_9 
       (.I0(xp_reg_797[18]),
        .I1(pool_out_bound_reg_1204[18]),
        .I2(pool_out_bound_reg_1204[20]),
        .I3(xp_reg_797[20]),
        .I4(pool_out_bound_reg_1204[19]),
        .I5(xp_reg_797[19]),
        .O(\add_ln158_reg_1319[0]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[12]_i_2 
       (.I0(xp_reg_797[12]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[12]_i_3 
       (.I0(xp_reg_797[11]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[12]_i_4 
       (.I0(xp_reg_797[10]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[12]_i_5 
       (.I0(xp_reg_797[9]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[16]_i_2 
       (.I0(xp_reg_797[16]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[16]_i_3 
       (.I0(xp_reg_797[15]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[16]_i_4 
       (.I0(xp_reg_797[14]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[16]_i_5 
       (.I0(xp_reg_797[13]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[20]_i_2 
       (.I0(xp_reg_797[20]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[20]_i_3 
       (.I0(xp_reg_797[19]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[20]_i_4 
       (.I0(xp_reg_797[18]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[20]_i_5 
       (.I0(xp_reg_797[17]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[24]_i_2 
       (.I0(xp_reg_797[24]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[24]_i_3 
       (.I0(xp_reg_797[23]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[24]_i_4 
       (.I0(xp_reg_797[22]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[24]_i_5 
       (.I0(xp_reg_797[21]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[28]_i_2 
       (.I0(xp_reg_797[28]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[28]_i_3 
       (.I0(xp_reg_797[27]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[28]_i_4 
       (.I0(xp_reg_797[26]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[28]_i_5 
       (.I0(xp_reg_797[25]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[30]_i_2 
       (.I0(xp_reg_797[30]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[30]_i_3 
       (.I0(xp_reg_797[29]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[4]_i_2 
       (.I0(xp_reg_797[4]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[4]_i_3 
       (.I0(xp_reg_797[3]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[4]_i_4 
       (.I0(xp_reg_797[2]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[4]_i_5 
       (.I0(xp_reg_797[1]),
        .I1(p_0_in),
        .O(\add_ln158_reg_1319[4]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[8]_i_2 
       (.I0(xp_reg_797[8]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[8]_i_3 
       (.I0(xp_reg_797[7]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[8]_i_4 
       (.I0(xp_reg_797[6]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln158_reg_1319[8]_i_5 
       (.I0(xp_reg_797[5]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3__0[5]));
  FDRE \add_ln158_reg_1319_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[0]),
        .Q(add_ln158_reg_1319[0]),
        .R(1'b0));
  CARRY4 \add_ln158_reg_1319_reg[0]_i_2 
       (.CI(\add_ln158_reg_1319_reg[0]_i_3_n_3 ),
        .CO({\NLW_add_ln158_reg_1319_reg[0]_i_2_CO_UNCONNECTED [3],p_0_in,\add_ln158_reg_1319_reg[0]_i_2_n_5 ,\add_ln158_reg_1319_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln158_reg_1319_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\add_ln158_reg_1319[0]_i_4_n_3 ,\add_ln158_reg_1319[0]_i_5_n_3 ,\add_ln158_reg_1319[0]_i_6_n_3 }));
  CARRY4 \add_ln158_reg_1319_reg[0]_i_3 
       (.CI(\add_ln158_reg_1319_reg[0]_i_7_n_3 ),
        .CO({\add_ln158_reg_1319_reg[0]_i_3_n_3 ,\add_ln158_reg_1319_reg[0]_i_3_n_4 ,\add_ln158_reg_1319_reg[0]_i_3_n_5 ,\add_ln158_reg_1319_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln158_reg_1319_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\add_ln158_reg_1319[0]_i_8_n_3 ,\add_ln158_reg_1319[0]_i_9_n_3 ,\add_ln158_reg_1319[0]_i_10_n_3 ,\add_ln158_reg_1319[0]_i_11_n_3 }));
  CARRY4 \add_ln158_reg_1319_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\add_ln158_reg_1319_reg[0]_i_7_n_3 ,\add_ln158_reg_1319_reg[0]_i_7_n_4 ,\add_ln158_reg_1319_reg[0]_i_7_n_5 ,\add_ln158_reg_1319_reg[0]_i_7_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln158_reg_1319_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\add_ln158_reg_1319[0]_i_12_n_3 ,\add_ln158_reg_1319[0]_i_13_n_3 ,\add_ln158_reg_1319[0]_i_14_n_3 ,\add_ln158_reg_1319[0]_i_15_n_3 }));
  FDRE \add_ln158_reg_1319_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[10]),
        .Q(add_ln158_reg_1319[10]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[11]),
        .Q(add_ln158_reg_1319[11]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[12]),
        .Q(add_ln158_reg_1319[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1319_reg[12]_i_1 
       (.CI(\add_ln158_reg_1319_reg[8]_i_1_n_3 ),
        .CO({\add_ln158_reg_1319_reg[12]_i_1_n_3 ,\add_ln158_reg_1319_reg[12]_i_1_n_4 ,\add_ln158_reg_1319_reg[12]_i_1_n_5 ,\add_ln158_reg_1319_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_1108_p2[12:9]),
        .S(select_ln157_fu_1096_p3__0[12:9]));
  FDRE \add_ln158_reg_1319_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[13]),
        .Q(add_ln158_reg_1319[13]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[14]),
        .Q(add_ln158_reg_1319[14]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[15]),
        .Q(add_ln158_reg_1319[15]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[16]),
        .Q(add_ln158_reg_1319[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1319_reg[16]_i_1 
       (.CI(\add_ln158_reg_1319_reg[12]_i_1_n_3 ),
        .CO({\add_ln158_reg_1319_reg[16]_i_1_n_3 ,\add_ln158_reg_1319_reg[16]_i_1_n_4 ,\add_ln158_reg_1319_reg[16]_i_1_n_5 ,\add_ln158_reg_1319_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_1108_p2[16:13]),
        .S(select_ln157_fu_1096_p3__0[16:13]));
  FDRE \add_ln158_reg_1319_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[17]),
        .Q(add_ln158_reg_1319[17]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[18]),
        .Q(add_ln158_reg_1319[18]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[19]),
        .Q(add_ln158_reg_1319[19]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[1]),
        .Q(add_ln158_reg_1319[1]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[20]),
        .Q(add_ln158_reg_1319[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1319_reg[20]_i_1 
       (.CI(\add_ln158_reg_1319_reg[16]_i_1_n_3 ),
        .CO({\add_ln158_reg_1319_reg[20]_i_1_n_3 ,\add_ln158_reg_1319_reg[20]_i_1_n_4 ,\add_ln158_reg_1319_reg[20]_i_1_n_5 ,\add_ln158_reg_1319_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_1108_p2[20:17]),
        .S(select_ln157_fu_1096_p3__0[20:17]));
  FDRE \add_ln158_reg_1319_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[21]),
        .Q(add_ln158_reg_1319[21]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[22]),
        .Q(add_ln158_reg_1319[22]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[23]),
        .Q(add_ln158_reg_1319[23]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[24]),
        .Q(add_ln158_reg_1319[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1319_reg[24]_i_1 
       (.CI(\add_ln158_reg_1319_reg[20]_i_1_n_3 ),
        .CO({\add_ln158_reg_1319_reg[24]_i_1_n_3 ,\add_ln158_reg_1319_reg[24]_i_1_n_4 ,\add_ln158_reg_1319_reg[24]_i_1_n_5 ,\add_ln158_reg_1319_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_1108_p2[24:21]),
        .S(select_ln157_fu_1096_p3__0[24:21]));
  FDRE \add_ln158_reg_1319_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[25]),
        .Q(add_ln158_reg_1319[25]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[26]),
        .Q(add_ln158_reg_1319[26]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[27]),
        .Q(add_ln158_reg_1319[27]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[28]),
        .Q(add_ln158_reg_1319[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1319_reg[28]_i_1 
       (.CI(\add_ln158_reg_1319_reg[24]_i_1_n_3 ),
        .CO({\add_ln158_reg_1319_reg[28]_i_1_n_3 ,\add_ln158_reg_1319_reg[28]_i_1_n_4 ,\add_ln158_reg_1319_reg[28]_i_1_n_5 ,\add_ln158_reg_1319_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_1108_p2[28:25]),
        .S(select_ln157_fu_1096_p3__0[28:25]));
  FDRE \add_ln158_reg_1319_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[29]),
        .Q(add_ln158_reg_1319[29]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[2]),
        .Q(add_ln158_reg_1319[2]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[30]),
        .Q(add_ln158_reg_1319[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1319_reg[30]_i_1 
       (.CI(\add_ln158_reg_1319_reg[28]_i_1_n_3 ),
        .CO({\NLW_add_ln158_reg_1319_reg[30]_i_1_CO_UNCONNECTED [3:1],\add_ln158_reg_1319_reg[30]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln158_reg_1319_reg[30]_i_1_O_UNCONNECTED [3:2],add_ln158_fu_1108_p2[30:29]}),
        .S({1'b0,1'b0,select_ln157_fu_1096_p3__0[30:29]}));
  FDRE \add_ln158_reg_1319_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[3]),
        .Q(add_ln158_reg_1319[3]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[4]),
        .Q(add_ln158_reg_1319[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1319_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln158_reg_1319_reg[4]_i_1_n_3 ,\add_ln158_reg_1319_reg[4]_i_1_n_4 ,\add_ln158_reg_1319_reg[4]_i_1_n_5 ,\add_ln158_reg_1319_reg[4]_i_1_n_6 }),
        .CYINIT(select_ln157_fu_1096_p3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_1108_p2[4:1]),
        .S({select_ln157_fu_1096_p3__0[4:2],\add_ln158_reg_1319[4]_i_5_n_3 }));
  FDRE \add_ln158_reg_1319_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[5]),
        .Q(add_ln158_reg_1319[5]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[6]),
        .Q(add_ln158_reg_1319[6]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[7]),
        .Q(add_ln158_reg_1319[7]),
        .R(1'b0));
  FDRE \add_ln158_reg_1319_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[8]),
        .Q(add_ln158_reg_1319[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln158_reg_1319_reg[8]_i_1 
       (.CI(\add_ln158_reg_1319_reg[4]_i_1_n_3 ),
        .CO({\add_ln158_reg_1319_reg[8]_i_1_n_3 ,\add_ln158_reg_1319_reg[8]_i_1_n_4 ,\add_ln158_reg_1319_reg[8]_i_1_n_5 ,\add_ln158_reg_1319_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln158_fu_1108_p2[8:5]),
        .S(select_ln157_fu_1096_p3__0[8:5]));
  FDRE \add_ln158_reg_1319_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln158_fu_1108_p2[9]),
        .Q(add_ln158_reg_1319[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[72]_i_1 
       (.I0(ap_CS_fsm_state72),
        .I1(\icmp_ln153_reg_1174_reg_n_3_[0] ),
        .O(ap_NS_fsm[72]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[76]_i_1 
       (.I0(ap_CS_fsm_state72),
        .I1(\icmp_ln153_reg_1174_reg_n_3_[0] ),
        .O(ap_NS_fsm[76]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state29),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state32),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state33),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state36),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state39),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state40),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state41),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state49),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state56),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[72]),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[75]),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[76]),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[77]),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[78]),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[79]),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[80]),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[81]),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[82]),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[83]),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W buf_1_U
       (.ADDRA(buf_3_address0),
        .ADDRD(buf_3_address1),
        .E(buf_3_ce0),
        .O8(buf_1_q0),
        .Q(buf_q0),
        .\add_ln178_reg_262[31]_i_2 (buf_3_q0),
        .\add_ln178_reg_262[31]_i_2_0 (buf_2_q0),
        .\add_ln178_reg_262[3]_i_5 (trunc_ln158_reg_1314),
        .ap_clk(ap_clk),
        .d1({grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_24,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_25,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_26,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_27,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_28,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_29,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_30,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_31,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_32,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_33,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_34,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_35,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_36,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_37,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_38,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_39,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_40,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_41,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_42,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_43,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_44,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_45,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_46,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_47,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_48,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_49,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_50,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_51,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_52,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_53,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_54,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_55}),
        .p_0_in(p_0_in_1),
        .\q0_reg[30]_0 (tmp_1_fu_188_p11),
        .tmp_1_fu_188_p11(tmp_1_fu_188_p11__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W_0 buf_2_U
       (.ADDRA(buf_3_address0),
        .ADDRD(buf_3_address1),
        .E(buf_3_ce0),
        .O9(buf_2_q0),
        .ap_clk(ap_clk),
        .d1({grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_24,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_25,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_26,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_27,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_28,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_29,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_30,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_31,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_32,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_33,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_34,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_35,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_36,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_37,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_38,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_39,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_40,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_41,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_42,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_43,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_44,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_45,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_46,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_47,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_48,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_49,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_50,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_51,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_52,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_53,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_54,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_55}),
        .p_0_in(p_0_in_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W_1 buf_3_U
       (.ADDRA(buf_3_address0),
        .ADDRD(buf_3_address1),
        .E(buf_3_ce0),
        .O10(buf_3_q0),
        .ap_clk(ap_clk),
        .d1({grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_24,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_25,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_26,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_27,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_28,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_29,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_30,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_31,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_32,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_33,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_34,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_35,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_36,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_37,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_38,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_39,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_40,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_41,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_42,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_43,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_44,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_45,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_46,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_47,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_48,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_49,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_50,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_51,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_52,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_53,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_54,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_55}),
        .p_0_in(p_0_in_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W_2 buf_U
       (.ADDRA(buf_3_address0),
        .ADDRD(buf_3_address1),
        .E(buf_3_ce0),
        .ap_clk(ap_clk),
        .d1({grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_24,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_25,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_26,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_27,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_28,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_29,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_30,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_31,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_32,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_33,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_34,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_35,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_36,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_37,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_38,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_39,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_40,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_41,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_42,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_43,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_44,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_45,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_46,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_47,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_48,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_49,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_50,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_51,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_52,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_53,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_54,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_55}),
        .p_0_in(p_0_in_0),
        .q0(buf_q0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1324[0]_i_10 
       (.I0(zext_ln156_reg_1301[12]),
        .I1(sub131_reg_1247[12]),
        .I2(sub131_reg_1247[14]),
        .I3(zext_ln156_reg_1301[14]),
        .I4(sub131_reg_1247[13]),
        .I5(zext_ln156_reg_1301[13]),
        .O(\cmp132_not_reg_1324[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1324[0]_i_11 
       (.I0(zext_ln156_reg_1301[9]),
        .I1(sub131_reg_1247[9]),
        .I2(sub131_reg_1247[11]),
        .I3(zext_ln156_reg_1301[11]),
        .I4(sub131_reg_1247[10]),
        .I5(zext_ln156_reg_1301[10]),
        .O(\cmp132_not_reg_1324[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1324[0]_i_12 
       (.I0(zext_ln156_reg_1301[6]),
        .I1(sub131_reg_1247[6]),
        .I2(sub131_reg_1247[8]),
        .I3(zext_ln156_reg_1301[8]),
        .I4(sub131_reg_1247[7]),
        .I5(zext_ln156_reg_1301[7]),
        .O(\cmp132_not_reg_1324[0]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1324[0]_i_13 
       (.I0(zext_ln156_reg_1301[3]),
        .I1(sub131_reg_1247[3]),
        .I2(sub131_reg_1247[5]),
        .I3(zext_ln156_reg_1301[5]),
        .I4(sub131_reg_1247[4]),
        .I5(zext_ln156_reg_1301[4]),
        .O(\cmp132_not_reg_1324[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1324[0]_i_14 
       (.I0(zext_ln156_reg_1301[0]),
        .I1(sub131_reg_1247[0]),
        .I2(sub131_reg_1247[2]),
        .I3(zext_ln156_reg_1301[2]),
        .I4(sub131_reg_1247[1]),
        .I5(zext_ln156_reg_1301[1]),
        .O(\cmp132_not_reg_1324[0]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'h09)) 
    \cmp132_not_reg_1324[0]_i_3 
       (.I0(zext_ln156_reg_1301[30]),
        .I1(sub131_reg_1247[30]),
        .I2(sub131_reg_1247[31]),
        .O(\cmp132_not_reg_1324[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1324[0]_i_4 
       (.I0(zext_ln156_reg_1301[27]),
        .I1(sub131_reg_1247[27]),
        .I2(sub131_reg_1247[29]),
        .I3(zext_ln156_reg_1301[29]),
        .I4(sub131_reg_1247[28]),
        .I5(zext_ln156_reg_1301[28]),
        .O(\cmp132_not_reg_1324[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1324[0]_i_5 
       (.I0(zext_ln156_reg_1301[24]),
        .I1(sub131_reg_1247[24]),
        .I2(sub131_reg_1247[26]),
        .I3(zext_ln156_reg_1301[26]),
        .I4(sub131_reg_1247[25]),
        .I5(zext_ln156_reg_1301[25]),
        .O(\cmp132_not_reg_1324[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1324[0]_i_7 
       (.I0(zext_ln156_reg_1301[21]),
        .I1(sub131_reg_1247[21]),
        .I2(sub131_reg_1247[23]),
        .I3(zext_ln156_reg_1301[23]),
        .I4(sub131_reg_1247[22]),
        .I5(zext_ln156_reg_1301[22]),
        .O(\cmp132_not_reg_1324[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1324[0]_i_8 
       (.I0(zext_ln156_reg_1301[18]),
        .I1(sub131_reg_1247[18]),
        .I2(sub131_reg_1247[20]),
        .I3(zext_ln156_reg_1301[20]),
        .I4(sub131_reg_1247[19]),
        .I5(zext_ln156_reg_1301[19]),
        .O(\cmp132_not_reg_1324[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \cmp132_not_reg_1324[0]_i_9 
       (.I0(zext_ln156_reg_1301[15]),
        .I1(sub131_reg_1247[15]),
        .I2(sub131_reg_1247[17]),
        .I3(zext_ln156_reg_1301[17]),
        .I4(sub131_reg_1247[16]),
        .I5(zext_ln156_reg_1301[16]),
        .O(\cmp132_not_reg_1324[0]_i_9_n_3 ));
  FDRE \cmp132_not_reg_1324_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(cmp132_not_fu_1114_p2),
        .Q(cmp132_not_reg_1324),
        .R(1'b0));
  CARRY4 \cmp132_not_reg_1324_reg[0]_i_1 
       (.CI(\cmp132_not_reg_1324_reg[0]_i_2_n_3 ),
        .CO({\NLW_cmp132_not_reg_1324_reg[0]_i_1_CO_UNCONNECTED [3],cmp132_not_fu_1114_p2,\cmp132_not_reg_1324_reg[0]_i_1_n_5 ,\cmp132_not_reg_1324_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp132_not_reg_1324_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\cmp132_not_reg_1324[0]_i_3_n_3 ,\cmp132_not_reg_1324[0]_i_4_n_3 ,\cmp132_not_reg_1324[0]_i_5_n_3 }));
  CARRY4 \cmp132_not_reg_1324_reg[0]_i_2 
       (.CI(\cmp132_not_reg_1324_reg[0]_i_6_n_3 ),
        .CO({\cmp132_not_reg_1324_reg[0]_i_2_n_3 ,\cmp132_not_reg_1324_reg[0]_i_2_n_4 ,\cmp132_not_reg_1324_reg[0]_i_2_n_5 ,\cmp132_not_reg_1324_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp132_not_reg_1324_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp132_not_reg_1324[0]_i_7_n_3 ,\cmp132_not_reg_1324[0]_i_8_n_3 ,\cmp132_not_reg_1324[0]_i_9_n_3 ,\cmp132_not_reg_1324[0]_i_10_n_3 }));
  CARRY4 \cmp132_not_reg_1324_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\cmp132_not_reg_1324_reg[0]_i_6_n_3 ,\cmp132_not_reg_1324_reg[0]_i_6_n_4 ,\cmp132_not_reg_1324_reg[0]_i_6_n_5 ,\cmp132_not_reg_1324_reg[0]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_cmp132_not_reg_1324_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\cmp132_not_reg_1324[0]_i_11_n_3 ,\cmp132_not_reg_1324[0]_i_12_n_3 ,\cmp132_not_reg_1324[0]_i_13_n_3 ,\cmp132_not_reg_1324[0]_i_14_n_3 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808
       (.ADDRD(buf_3_address1),
        .D(ap_NS_fsm[10:9]),
        .Q({ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .ack_in(out_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[82] (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_n_3),
        .\ap_CS_fsm_reg[8] (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1),
        .\q0_reg[30] (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_n_12),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825
       (.ADDRA({buf_3_address0[5],buf_3_address0[1]}),
        .CO(icmp_ln160_fu_138_p22_in),
        .D(ap_NS_fsm[80:79]),
        .E(acc_ce0),
        .O11(acc_q0),
        .Q(IFMCH_curr),
        .\acc_addr_reg_263_reg[4]_0 ({grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1[4:2],grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1[0]}),
        .address1({address1[5],address1[1]}),
        .\ap_CS_fsm_reg[82]_i_2 ({\indvar_flatten6_reg_786_reg_n_3_[31] ,\indvar_flatten6_reg_786_reg_n_3_[30] ,\indvar_flatten6_reg_786_reg_n_3_[29] ,\indvar_flatten6_reg_786_reg_n_3_[28] ,\indvar_flatten6_reg_786_reg_n_3_[27] ,\indvar_flatten6_reg_786_reg_n_3_[26] ,\indvar_flatten6_reg_786_reg_n_3_[25] ,\indvar_flatten6_reg_786_reg_n_3_[24] ,\indvar_flatten6_reg_786_reg_n_3_[23] ,\indvar_flatten6_reg_786_reg_n_3_[22] ,\indvar_flatten6_reg_786_reg_n_3_[21] ,\indvar_flatten6_reg_786_reg_n_3_[20] ,\indvar_flatten6_reg_786_reg_n_3_[19] ,\indvar_flatten6_reg_786_reg_n_3_[18] ,\indvar_flatten6_reg_786_reg_n_3_[17] ,\indvar_flatten6_reg_786_reg_n_3_[16] ,\indvar_flatten6_reg_786_reg_n_3_[15] ,\indvar_flatten6_reg_786_reg_n_3_[14] ,\indvar_flatten6_reg_786_reg_n_3_[13] ,\indvar_flatten6_reg_786_reg_n_3_[12] ,\indvar_flatten6_reg_786_reg_n_3_[11] ,\indvar_flatten6_reg_786_reg_n_3_[10] ,\indvar_flatten6_reg_786_reg_n_3_[9] ,\indvar_flatten6_reg_786_reg_n_3_[8] ,\indvar_flatten6_reg_786_reg_n_3_[7] ,\indvar_flatten6_reg_786_reg_n_3_[6] ,\indvar_flatten6_reg_786_reg_n_3_[5] ,\indvar_flatten6_reg_786_reg_n_3_[4] ,\indvar_flatten6_reg_786_reg_n_3_[3] ,\indvar_flatten6_reg_786_reg_n_3_[2] ,\indvar_flatten6_reg_786_reg_n_3_[1] ,\indvar_flatten6_reg_786_reg_n_3_[0] }),
        .\ap_CS_fsm_reg[82]_i_2_0 (tmp_5_reg_1263),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_22),
        .ap_enable_reg_pp0_iter2_reg_0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_21),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\ch_1_fu_60_reg[6]_i_4 (tmp_3_reg_1258),
        .d1({grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_23,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_24,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_25,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_26,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_27,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_28,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_29,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_30,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_31,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_32,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_33,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_34,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_35,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_36,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_37,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_38,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_39,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_40,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_41,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_42,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_43,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_44,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_45,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_46,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_47,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_48,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_49,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_50,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_51,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_52,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_53,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_54}),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg),
        .in_r_TDATA_int_regslice(in_r_TDATA_int_regslice[31:0]),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .\q0_reg[31] ({ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state80,ap_CS_fsm_state79,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .\q0_reg[31]_0 (acc_U_n_69),
        .\q0_reg[31]_1 (acc_U_n_63),
        .\q0_reg[31]_2 (acc_U_n_52),
        .\q0_reg[31]_3 (acc_U_n_80),
        .\q0_reg[31]_4 (acc_U_n_56),
        .\q0_reg[31]_5 (acc_U_n_35),
        .\q0_reg[31]_6 (acc_U_n_66),
        .\q0_reg[31]_7 (acc_U_n_86),
        .\q0_reg[31]_8 (acc_U_n_38),
        .\q0_reg[31]_9 (acc_U_n_42),
        .ram_reg_0_63_0_0_i_19_0(acc_U_n_83),
        .ram_reg_0_63_0_0_i_4_0(acc_U_n_37),
        .ram_reg_0_63_0_0_i_4_1(acc_U_n_48),
        .ram_reg_0_63_0_0_i_4_2(acc_U_n_39),
        .\tmp_5_reg_1263_reg[31] (icmp_ln157_fu_1080_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_22),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851
       (.ADDRA(buf_3_address0),
        .CO(p_0_in_5),
        .D({ap_NS_fsm[81],ap_NS_fsm[78]}),
        .E(ap_NS_fsm12_out),
        .Q({ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state81,ap_CS_fsm_state78,ap_CS_fsm_state41,ap_CS_fsm_state24,ap_CS_fsm_state10,ap_CS_fsm_state9}),
        .SR(indvar_flatten6_reg_786),
        .add_ln178_fu_211_p2(add_ln178_fu_211_p2),
        .address1({address1[4:2],address1[0]}),
        .\ap_CS_fsm_reg[78]_i_2 (indvar_flatten20_fu_246),
        .\ap_CS_fsm_reg[78]_i_2_0 (mul_ln154_1_reg_1273),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d1({grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_24,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_25,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_26,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_27,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_28,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_29,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_30,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_31,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_32,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_33,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_34,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_35,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_36,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_37,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_38,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_39,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_40,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_41,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_42,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_43,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_44,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_45,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_46,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_47,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_48,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_49,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_50,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_51,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_52,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_53,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_54,grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_55}),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_56),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1),
        .\indvar_flatten20_fu_246_reg[62] (icmp_ln155_fu_1014_p2),
        .p_0_in(p_0_in_3),
        .p_0_in_0(p_0_in_2),
        .p_0_in_1(p_0_in_1),
        .p_0_in_2(p_0_in_0),
        .\q0_reg[30] (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_14),
        .\q0_reg[30]_0 (trunc_ln158_reg_1314),
        .\q0_reg[30]_1 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_15),
        .\q0_reg[30]_2 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_16),
        .\q0_reg[30]_3 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_17),
        .\q0_reg[30]_4 (outch_fu_98),
        .\q0_reg[31] (acc_U_n_64),
        .\q0_reg[31]_0 (acc_U_n_63),
        .\q0_reg[31]_1 (acc_U_n_62),
        .\q0_reg[31]_10 (acc_U_n_77),
        .\q0_reg[31]_11 (acc_U_n_72),
        .\q0_reg[31]_12 (acc_U_n_52),
        .\q0_reg[31]_13 (acc_U_n_61),
        .\q0_reg[31]_2 (acc_U_n_60),
        .\q0_reg[31]_3 (acc_U_n_70),
        .\q0_reg[31]_4 (acc_U_n_53),
        .\q0_reg[31]_5 (acc_U_n_65),
        .\q0_reg[31]_6 (acc_U_n_39),
        .\q0_reg[31]_7 (acc_U_n_71),
        .\q0_reg[31]_8 (acc_U_n_58),
        .\q0_reg[31]_9 (acc_U_n_75),
        .ram_reg_0_63_0_0_i_15(acc_U_n_46),
        .ram_reg_0_63_0_0_i_24(acc_U_n_40),
        .ram_reg_0_63_0_0_i_24_0(acc_U_n_51),
        .ram_reg_0_63_0_0_i_24_1(acc_U_n_37),
        .ram_reg_0_63_0_0_i_3(acc_U_n_49),
        .ram_reg_0_63_0_0_i_3_0(acc_U_n_84),
        .ram_reg_0_63_0_0_i_3_1(acc_U_n_36),
        .ram_reg_0_63_0_0_i_3_2(acc_U_n_81),
        .ram_reg_0_63_0_0_i_5(acc_U_n_41),
        .ram_reg_0_63_0_0_i_5_0(acc_U_n_85),
        .ram_reg_0_63_0_0_i_5_1(acc_U_n_82),
        .ram_reg_0_63_0_0_i_6(acc_U_n_50),
        .ram_reg_0_63_0_0_i_6_0(acc_U_n_47),
        .ram_reg_0_63_0_0_i_7(acc_U_n_35),
        .ram_reg_0_63_0_0_i_7_0({grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1[4:2],grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1[0]}),
        .ram_reg_0_63_0_0_i_7_1(acc_U_n_38),
        .ram_reg_0_63_0_0_i_7_2(acc_U_n_55),
        .ram_reg_0_63_0_0_i_7_3(acc_U_n_86));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_n_56),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834
       (.\B_V_data_1_payload_A_reg[29] (regslice_both_in_r_U_n_3),
        .\B_V_data_1_payload_A_reg[31] (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TDATA[31:0]),
        .CO(p_0_in_5),
        .D({ap_NS_fsm[82],ap_NS_fsm[77]}),
        .E(buf_3_ce0),
        .O10(buf_3_q0),
        .O8(buf_1_q0),
        .O9(buf_2_q0),
        .Q(IFMCH_curr),
        .ack_in(out_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[78] (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_55),
        .\ap_CS_fsm_reg[82] (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_14),
        .\ap_CS_fsm_reg[82]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_15),
        .\ap_CS_fsm_reg[82]_1 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_16),
        .\ap_CS_fsm_reg[82]_2 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_17),
        .\ap_CS_fsm_reg[82]_3 (icmp_ln157_fu_1080_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_6),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg_0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_23),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buf_1_addr_reg_541_reg[5]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_address1),
        .cmp132_not_reg_1324(cmp132_not_reg_1324),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA),
        .in_r_TDATA_int_regslice(in_r_TDATA_int_regslice[31:29]),
        .\indvar_flatten13_fu_106_reg[0]_0 ({ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state79,ap_CS_fsm_state77}),
        .\outch_fu_98_reg[5]_0 (outch_fu_98),
        .\outch_fu_98_reg[6]_i_4_0 (mul_ln154_reg_1268),
        .p_0_in(p_0_in_4),
        .q0(buf_q0),
        .\q0_reg[31] (regslice_both_out_r_U_n_7),
        .ram_reg_0_63_0_2_i_4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_n_3),
        .select_ln155_1_reg_1291(select_ln155_1_reg_1291),
        .\tmp_1_reg_564_reg[0]_0 (out_r_TDATA_int_regslice[31:29]),
        .\tmp_6_reg_569_reg[0]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_22),
        .\tmp_7_reg_574_reg[10]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_33),
        .\tmp_7_reg_574_reg[11]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_34),
        .\tmp_7_reg_574_reg[12]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_35),
        .\tmp_7_reg_574_reg[13]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_36),
        .\tmp_7_reg_574_reg[14]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_37),
        .\tmp_7_reg_574_reg[15]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_38),
        .\tmp_7_reg_574_reg[16]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_39),
        .\tmp_7_reg_574_reg[17]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_40),
        .\tmp_7_reg_574_reg[18]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_41),
        .\tmp_7_reg_574_reg[19]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_42),
        .\tmp_7_reg_574_reg[1]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_24),
        .\tmp_7_reg_574_reg[20]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_43),
        .\tmp_7_reg_574_reg[21]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_44),
        .\tmp_7_reg_574_reg[22]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_45),
        .\tmp_7_reg_574_reg[23]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_46),
        .\tmp_7_reg_574_reg[24]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_47),
        .\tmp_7_reg_574_reg[25]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_48),
        .\tmp_7_reg_574_reg[26]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_49),
        .\tmp_7_reg_574_reg[27]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_50),
        .\tmp_7_reg_574_reg[28]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_51),
        .\tmp_7_reg_574_reg[2]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_25),
        .\tmp_7_reg_574_reg[3]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_26),
        .\tmp_7_reg_574_reg[4]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_27),
        .\tmp_7_reg_574_reg[5]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_28),
        .\tmp_7_reg_574_reg[6]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_29),
        .\tmp_7_reg_574_reg[7]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_30),
        .\tmp_7_reg_574_reg[8]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_31),
        .\tmp_7_reg_574_reg[9]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_32),
        .\valOut_last_reg_559_reg[0]_i_2_0 (sub131_reg_1247),
        .\valOut_last_reg_559_reg[0]_i_3_0 (sub137_reg_1253));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_55),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13 grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816
       (.D(ap_NS_fsm[75]),
        .Q({ap_CS_fsm_state81,ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state72,ap_CS_fsm_state71,ap_CS_fsm_state64,ap_CS_fsm_state63,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state4}),
        .ack_in(out_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[30] (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_n_6),
        .\ap_CS_fsm_reg[75] (regslice_both_out_r_U_n_3),
        .\ap_CS_fsm_reg[83] (acc_U_n_54),
        .\ap_CS_fsm_reg[83]_0 (acc_U_n_78),
        .\ap_CS_fsm_reg[83]_1 (acc_U_n_41),
        .\ap_CS_fsm_reg[83]_2 (acc_U_n_57),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_7),
        .ap_enable_reg_pp0_iter1_reg_0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_n_4),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_n_8),
        .\i_fu_32_reg[31]_i_4 (KER_bound_reg_1236),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .\in_r_read_reg_90_reg[63]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TDATA),
        .\in_r_read_reg_90_reg[63]_1 (in_r_TDATA_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_n_8),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    \icmp_ln153_reg_1174[0]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(\icmp_ln153_reg_1174_reg_n_3_[0] ),
        .I2(\icmp_ln153_reg_1174[0]_i_2_n_3 ),
        .I3(mul_31ns_32ns_63_2_1_U33_n_5),
        .O(\icmp_ln153_reg_1174[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \icmp_ln153_reg_1174[0]_i_2 
       (.I0(mul_31ns_32ns_63_2_1_U33_n_4),
        .I1(valIn_data_reg_1137[0]),
        .I2(valIn_data_reg_1137[31]),
        .I3(ap_CS_fsm_state9),
        .I4(valIn_data_reg_1137[1]),
        .I5(mul_31ns_32ns_63_2_1_U33_n_3),
        .O(\icmp_ln153_reg_1174[0]_i_2_n_3 ));
  FDRE \icmp_ln153_reg_1174_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln153_reg_1174[0]_i_1_n_3 ),
        .Q(\icmp_ln153_reg_1174_reg_n_3_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten20_fu_246[62]_i_1 
       (.I0(ap_CS_fsm_state79),
        .I1(icmp_ln157_fu_1080_p2),
        .O(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[0]),
        .Q(indvar_flatten20_fu_246[0]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[10]),
        .Q(indvar_flatten20_fu_246[10]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[11]),
        .Q(indvar_flatten20_fu_246[11]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[12]),
        .Q(indvar_flatten20_fu_246[12]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[13]),
        .Q(indvar_flatten20_fu_246[13]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[14]),
        .Q(indvar_flatten20_fu_246[14]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[15]),
        .Q(indvar_flatten20_fu_246[15]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[16]),
        .Q(indvar_flatten20_fu_246[16]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[17]),
        .Q(indvar_flatten20_fu_246[17]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[18]),
        .Q(indvar_flatten20_fu_246[18]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[19]),
        .Q(indvar_flatten20_fu_246[19]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[1]),
        .Q(indvar_flatten20_fu_246[1]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[20]),
        .Q(indvar_flatten20_fu_246[20]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[21]),
        .Q(indvar_flatten20_fu_246[21]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[22]),
        .Q(indvar_flatten20_fu_246[22]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[23]),
        .Q(indvar_flatten20_fu_246[23]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[24]),
        .Q(indvar_flatten20_fu_246[24]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[25]),
        .Q(indvar_flatten20_fu_246[25]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[26]),
        .Q(indvar_flatten20_fu_246[26]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[27]),
        .Q(indvar_flatten20_fu_246[27]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[28]),
        .Q(indvar_flatten20_fu_246[28]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[29]),
        .Q(indvar_flatten20_fu_246[29]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[2]),
        .Q(indvar_flatten20_fu_246[2]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[30]),
        .Q(indvar_flatten20_fu_246[30]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[31]),
        .Q(indvar_flatten20_fu_246[31]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[32]),
        .Q(indvar_flatten20_fu_246[32]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[33]),
        .Q(indvar_flatten20_fu_246[33]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[34]),
        .Q(indvar_flatten20_fu_246[34]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[35]),
        .Q(indvar_flatten20_fu_246[35]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[36]),
        .Q(indvar_flatten20_fu_246[36]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[37]),
        .Q(indvar_flatten20_fu_246[37]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[38]),
        .Q(indvar_flatten20_fu_246[38]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[39]),
        .Q(indvar_flatten20_fu_246[39]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[3]),
        .Q(indvar_flatten20_fu_246[3]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[40]),
        .Q(indvar_flatten20_fu_246[40]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[41]),
        .Q(indvar_flatten20_fu_246[41]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[42]),
        .Q(indvar_flatten20_fu_246[42]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[43]),
        .Q(indvar_flatten20_fu_246[43]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[44]),
        .Q(indvar_flatten20_fu_246[44]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[45]),
        .Q(indvar_flatten20_fu_246[45]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[46]),
        .Q(indvar_flatten20_fu_246[46]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[47]),
        .Q(indvar_flatten20_fu_246[47]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[48]),
        .Q(indvar_flatten20_fu_246[48]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[49]),
        .Q(indvar_flatten20_fu_246[49]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[4]),
        .Q(indvar_flatten20_fu_246[4]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[50]),
        .Q(indvar_flatten20_fu_246[50]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[51]),
        .Q(indvar_flatten20_fu_246[51]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[52]),
        .Q(indvar_flatten20_fu_246[52]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[53]),
        .Q(indvar_flatten20_fu_246[53]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[54]),
        .Q(indvar_flatten20_fu_246[54]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[55]),
        .Q(indvar_flatten20_fu_246[55]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[56]),
        .Q(indvar_flatten20_fu_246[56]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[57]),
        .Q(indvar_flatten20_fu_246[57]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[58]),
        .Q(indvar_flatten20_fu_246[58]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[59]),
        .Q(indvar_flatten20_fu_246[59]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[5]),
        .Q(indvar_flatten20_fu_246[5]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[60]),
        .Q(indvar_flatten20_fu_246[60]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[61]),
        .Q(indvar_flatten20_fu_246[61]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[62]),
        .Q(indvar_flatten20_fu_246[62]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[6]),
        .Q(indvar_flatten20_fu_246[6]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[7]),
        .Q(indvar_flatten20_fu_246[7]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[8]),
        .Q(indvar_flatten20_fu_246[8]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten20_fu_246_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(add_ln155_reg_1281[9]),
        .Q(indvar_flatten20_fu_246[9]),
        .R(ap_NS_fsm[76]));
  FDRE \indvar_flatten6_reg_786_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[0]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[0] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[10]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[10] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[11]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[11] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[12]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[12] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[13]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[13] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[14]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[14] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[15]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[15] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[16]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[16] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[17]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[17] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[18]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[18] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[19]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[19] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[1]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[1] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[20]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[20] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[21]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[21] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[22]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[22] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[23]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[23] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[24]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[24] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[25]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[25] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[26]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[26] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[27]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[27] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[28]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[28] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[29]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[29] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[2]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[2] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[30]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[30] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[31]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[31] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[3]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[3] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[4]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[4] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[5]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[5] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[6]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[6] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[7]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[7] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[8]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[8] ),
        .R(indvar_flatten6_reg_786));
  FDRE \indvar_flatten6_reg_786_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln157_reg_1309[9]),
        .Q(\indvar_flatten6_reg_786_reg_n_3_[9] ),
        .R(indvar_flatten6_reg_786));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_mul_31ns_32ns_63_2_1 mul_31ns_32ns_63_2_1_U33
       (.D({buff0_reg__1,mul_31ns_32ns_63_2_1_U33_n_53,mul_31ns_32ns_63_2_1_U33_n_54,mul_31ns_32ns_63_2_1_U33_n_55,mul_31ns_32ns_63_2_1_U33_n_56,mul_31ns_32ns_63_2_1_U33_n_57,mul_31ns_32ns_63_2_1_U33_n_58,mul_31ns_32ns_63_2_1_U33_n_59,mul_31ns_32ns_63_2_1_U33_n_60,mul_31ns_32ns_63_2_1_U33_n_61,mul_31ns_32ns_63_2_1_U33_n_62,mul_31ns_32ns_63_2_1_U33_n_63,mul_31ns_32ns_63_2_1_U33_n_64,mul_31ns_32ns_63_2_1_U33_n_65,mul_31ns_32ns_63_2_1_U33_n_66,mul_31ns_32ns_63_2_1_U33_n_67,mul_31ns_32ns_63_2_1_U33_n_68}),
        .IFMCH_curr0(IFMCH_curr0),
        .\IFMCH_curr[31]_i_2_0 (valIn_data_reg_1137[30:2]),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .ap_clk(ap_clk),
        .tmp_product_0(in_r_TDATA_int_regslice[31:0]),
        .\valIn_data_reg_1137_reg[14] (mul_31ns_32ns_63_2_1_U33_n_4),
        .\valIn_data_reg_1137_reg[18] (mul_31ns_32ns_63_2_1_U33_n_5),
        .\valIn_data_reg_1137_reg[9] (mul_31ns_32ns_63_2_1_U33_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_mul_32ns_31ns_63_2_1 mul_32ns_31ns_63_2_1_U34
       (.D({buff0_reg__1_8,mul_32ns_31ns_63_2_1_U34_n_50,mul_32ns_31ns_63_2_1_U34_n_51,mul_32ns_31ns_63_2_1_U34_n_52,mul_32ns_31ns_63_2_1_U34_n_53,mul_32ns_31ns_63_2_1_U34_n_54,mul_32ns_31ns_63_2_1_U34_n_55,mul_32ns_31ns_63_2_1_U34_n_56,mul_32ns_31ns_63_2_1_U34_n_57,mul_32ns_31ns_63_2_1_U34_n_58,mul_32ns_31ns_63_2_1_U34_n_59,mul_32ns_31ns_63_2_1_U34_n_60,mul_32ns_31ns_63_2_1_U34_n_61,mul_32ns_31ns_63_2_1_U34_n_62,mul_32ns_31ns_63_2_1_U34_n_63,mul_32ns_31ns_63_2_1_U34_n_64,mul_32ns_31ns_63_2_1_U34_n_65}),
        .IFMCH_curr0(IFMCH_curr0),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .buff0_reg_0(in_r_TDATA_int_regslice[31:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_mul_32s_32s_32_1_1 mul_32s_32s_32_1_1_U35
       (.D(KER_size_0_fu_918_p2),
        .\KER_size_0_reg_1178[31]_i_31_0 (valIn_data_2_reg_1149),
        .Q(valIn_data_4_reg_1160));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_mul_32s_32s_32_1_1_3 mul_32s_32s_32_1_1_U36
       (.D(KER_size_1_fu_970_p2),
        .\KER_size_1_reg_1231[31]_i_31_0 (valIn_data_2_reg_1149),
        .Q(KER_size_0_reg_1178));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_mul_32s_32s_32_1_1_4 mul_32s_32s_32_1_1_U37
       (.D(KER_bound_fu_974_p2),
        .\KER_bound_reg_1236[31]_i_31_0 (valIn_data_3_reg_1155),
        .Q(KER_size_1_reg_1231));
  FDRE \mul_ln154_1_reg_1273_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_65),
        .Q(mul_ln154_1_reg_1273[0]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_55),
        .Q(mul_ln154_1_reg_1273[10]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_54),
        .Q(mul_ln154_1_reg_1273[11]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_53),
        .Q(mul_ln154_1_reg_1273[12]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_52),
        .Q(mul_ln154_1_reg_1273[13]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_51),
        .Q(mul_ln154_1_reg_1273[14]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_50),
        .Q(mul_ln154_1_reg_1273[15]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[16]),
        .Q(mul_ln154_1_reg_1273[16]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[17]),
        .Q(mul_ln154_1_reg_1273[17]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[18]),
        .Q(mul_ln154_1_reg_1273[18]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[19]),
        .Q(mul_ln154_1_reg_1273[19]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_64),
        .Q(mul_ln154_1_reg_1273[1]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[20]),
        .Q(mul_ln154_1_reg_1273[20]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[21]),
        .Q(mul_ln154_1_reg_1273[21]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[22]),
        .Q(mul_ln154_1_reg_1273[22]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[23]),
        .Q(mul_ln154_1_reg_1273[23]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[24]),
        .Q(mul_ln154_1_reg_1273[24]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[25]),
        .Q(mul_ln154_1_reg_1273[25]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[26]),
        .Q(mul_ln154_1_reg_1273[26]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[27]),
        .Q(mul_ln154_1_reg_1273[27]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[28]),
        .Q(mul_ln154_1_reg_1273[28]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[29]),
        .Q(mul_ln154_1_reg_1273[29]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_63),
        .Q(mul_ln154_1_reg_1273[2]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[30]),
        .Q(mul_ln154_1_reg_1273[30]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[31]),
        .Q(mul_ln154_1_reg_1273[31]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[32]),
        .Q(mul_ln154_1_reg_1273[32]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[33]),
        .Q(mul_ln154_1_reg_1273[33]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[34]),
        .Q(mul_ln154_1_reg_1273[34]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[35]),
        .Q(mul_ln154_1_reg_1273[35]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[36]),
        .Q(mul_ln154_1_reg_1273[36]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[37]),
        .Q(mul_ln154_1_reg_1273[37]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[38]),
        .Q(mul_ln154_1_reg_1273[38]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[39]),
        .Q(mul_ln154_1_reg_1273[39]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_62),
        .Q(mul_ln154_1_reg_1273[3]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[40]),
        .Q(mul_ln154_1_reg_1273[40]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[41]),
        .Q(mul_ln154_1_reg_1273[41]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[42]),
        .Q(mul_ln154_1_reg_1273[42]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[43]),
        .Q(mul_ln154_1_reg_1273[43]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[44]),
        .Q(mul_ln154_1_reg_1273[44]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[45]),
        .Q(mul_ln154_1_reg_1273[45]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[46]),
        .Q(mul_ln154_1_reg_1273[46]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[47]),
        .Q(mul_ln154_1_reg_1273[47]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[48]),
        .Q(mul_ln154_1_reg_1273[48]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[49]),
        .Q(mul_ln154_1_reg_1273[49]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_61),
        .Q(mul_ln154_1_reg_1273[4]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[50]),
        .Q(mul_ln154_1_reg_1273[50]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[51]),
        .Q(mul_ln154_1_reg_1273[51]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[52]),
        .Q(mul_ln154_1_reg_1273[52]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[53]),
        .Q(mul_ln154_1_reg_1273[53]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[54]),
        .Q(mul_ln154_1_reg_1273[54]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[55]),
        .Q(mul_ln154_1_reg_1273[55]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[56]),
        .Q(mul_ln154_1_reg_1273[56]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[57]),
        .Q(mul_ln154_1_reg_1273[57]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[58]),
        .Q(mul_ln154_1_reg_1273[58]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[59]),
        .Q(mul_ln154_1_reg_1273[59]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_60),
        .Q(mul_ln154_1_reg_1273[5]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[60]),
        .Q(mul_ln154_1_reg_1273[60]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[61]),
        .Q(mul_ln154_1_reg_1273[61]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1_8[62]),
        .Q(mul_ln154_1_reg_1273[62]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_59),
        .Q(mul_ln154_1_reg_1273[6]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_58),
        .Q(mul_ln154_1_reg_1273[7]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_57),
        .Q(mul_ln154_1_reg_1273[8]),
        .R(1'b0));
  FDRE \mul_ln154_1_reg_1273_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_32ns_31ns_63_2_1_U34_n_56),
        .Q(mul_ln154_1_reg_1273[9]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_68),
        .Q(mul_ln154_reg_1268[0]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_58),
        .Q(mul_ln154_reg_1268[10]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_57),
        .Q(mul_ln154_reg_1268[11]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_56),
        .Q(mul_ln154_reg_1268[12]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_55),
        .Q(mul_ln154_reg_1268[13]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_54),
        .Q(mul_ln154_reg_1268[14]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_53),
        .Q(mul_ln154_reg_1268[15]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[16]),
        .Q(mul_ln154_reg_1268[16]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[17]),
        .Q(mul_ln154_reg_1268[17]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[18]),
        .Q(mul_ln154_reg_1268[18]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[19]),
        .Q(mul_ln154_reg_1268[19]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_67),
        .Q(mul_ln154_reg_1268[1]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[20]),
        .Q(mul_ln154_reg_1268[20]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[21]),
        .Q(mul_ln154_reg_1268[21]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[22]),
        .Q(mul_ln154_reg_1268[22]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[23]),
        .Q(mul_ln154_reg_1268[23]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[24]),
        .Q(mul_ln154_reg_1268[24]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[25]),
        .Q(mul_ln154_reg_1268[25]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[26]),
        .Q(mul_ln154_reg_1268[26]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[27]),
        .Q(mul_ln154_reg_1268[27]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[28]),
        .Q(mul_ln154_reg_1268[28]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[29]),
        .Q(mul_ln154_reg_1268[29]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_66),
        .Q(mul_ln154_reg_1268[2]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[30]),
        .Q(mul_ln154_reg_1268[30]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[31]),
        .Q(mul_ln154_reg_1268[31]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[32]),
        .Q(mul_ln154_reg_1268[32]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[33]),
        .Q(mul_ln154_reg_1268[33]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[34]),
        .Q(mul_ln154_reg_1268[34]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[35]),
        .Q(mul_ln154_reg_1268[35]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[36]),
        .Q(mul_ln154_reg_1268[36]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[37]),
        .Q(mul_ln154_reg_1268[37]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[38]),
        .Q(mul_ln154_reg_1268[38]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[39]),
        .Q(mul_ln154_reg_1268[39]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_65),
        .Q(mul_ln154_reg_1268[3]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[40]),
        .Q(mul_ln154_reg_1268[40]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[41]),
        .Q(mul_ln154_reg_1268[41]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[42]),
        .Q(mul_ln154_reg_1268[42]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[43]),
        .Q(mul_ln154_reg_1268[43]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[44]),
        .Q(mul_ln154_reg_1268[44]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[45]),
        .Q(mul_ln154_reg_1268[45]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[46]),
        .Q(mul_ln154_reg_1268[46]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[47]),
        .Q(mul_ln154_reg_1268[47]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[48]),
        .Q(mul_ln154_reg_1268[48]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[49]),
        .Q(mul_ln154_reg_1268[49]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_64),
        .Q(mul_ln154_reg_1268[4]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[50]),
        .Q(mul_ln154_reg_1268[50]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[51]),
        .Q(mul_ln154_reg_1268[51]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[52]),
        .Q(mul_ln154_reg_1268[52]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[53]),
        .Q(mul_ln154_reg_1268[53]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[54]),
        .Q(mul_ln154_reg_1268[54]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[55]),
        .Q(mul_ln154_reg_1268[55]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[56]),
        .Q(mul_ln154_reg_1268[56]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[57]),
        .Q(mul_ln154_reg_1268[57]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[58]),
        .Q(mul_ln154_reg_1268[58]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[59]),
        .Q(mul_ln154_reg_1268[59]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_63),
        .Q(mul_ln154_reg_1268[5]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[60]),
        .Q(mul_ln154_reg_1268[60]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[61]),
        .Q(mul_ln154_reg_1268[61]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(buff0_reg__1[62]),
        .Q(mul_ln154_reg_1268[62]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_62),
        .Q(mul_ln154_reg_1268[6]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_61),
        .Q(mul_ln154_reg_1268[7]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_60),
        .Q(mul_ln154_reg_1268[8]),
        .R(1'b0));
  FDRE \mul_ln154_reg_1268_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(mul_31ns_32ns_63_2_1_U33_n_59),
        .Q(mul_ln154_reg_1268[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[0]),
        .Q(num_img_fu_242[0]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[10]),
        .Q(num_img_fu_242[10]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[11]),
        .Q(num_img_fu_242[11]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[12]),
        .Q(num_img_fu_242[12]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[13]),
        .Q(num_img_fu_242[13]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[14]),
        .Q(num_img_fu_242[14]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[15]),
        .Q(num_img_fu_242[15]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[16]),
        .Q(num_img_fu_242[16]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[17]),
        .Q(num_img_fu_242[17]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[18]),
        .Q(num_img_fu_242[18]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[19]),
        .Q(num_img_fu_242[19]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[1]),
        .Q(num_img_fu_242[1]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[20]),
        .Q(num_img_fu_242[20]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[21]),
        .Q(num_img_fu_242[21]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[22]),
        .Q(num_img_fu_242[22]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[23]),
        .Q(num_img_fu_242[23]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[24]),
        .Q(num_img_fu_242[24]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[25]),
        .Q(num_img_fu_242[25]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[26]),
        .Q(num_img_fu_242[26]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[27]),
        .Q(num_img_fu_242[27]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[28]),
        .Q(num_img_fu_242[28]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[29]),
        .Q(num_img_fu_242[29]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[2]),
        .Q(num_img_fu_242[2]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[30]),
        .Q(num_img_fu_242[30]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[31]),
        .Q(num_img_fu_242[31]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[3]),
        .Q(num_img_fu_242[3]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[4]),
        .Q(num_img_fu_242[4]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[5]),
        .Q(num_img_fu_242[5]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[6]),
        .Q(num_img_fu_242[6]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[7]),
        .Q(num_img_fu_242[7]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[8]),
        .Q(num_img_fu_242[8]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \num_img_fu_242_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(select_ln155_2_reg_1296[9]),
        .Q(num_img_fu_242[9]),
        .R(ap_NS_fsm[76]));
  FDRE \pool_out_bound_reg_1204_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[0]),
        .Q(pool_out_bound_reg_1204[0]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[10]),
        .Q(pool_out_bound_reg_1204[10]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[11]),
        .Q(pool_out_bound_reg_1204[11]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[12]),
        .Q(pool_out_bound_reg_1204[12]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[13]),
        .Q(pool_out_bound_reg_1204[13]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[14]),
        .Q(pool_out_bound_reg_1204[14]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[15]),
        .Q(pool_out_bound_reg_1204[15]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[16]),
        .Q(pool_out_bound_reg_1204[16]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[17]),
        .Q(pool_out_bound_reg_1204[17]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[18]),
        .Q(pool_out_bound_reg_1204[18]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[19]),
        .Q(pool_out_bound_reg_1204[19]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[1]),
        .Q(pool_out_bound_reg_1204[1]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[20]),
        .Q(pool_out_bound_reg_1204[20]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[21]),
        .Q(pool_out_bound_reg_1204[21]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[22]),
        .Q(pool_out_bound_reg_1204[22]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[23]),
        .Q(pool_out_bound_reg_1204[23]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[24]),
        .Q(pool_out_bound_reg_1204[24]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[25]),
        .Q(pool_out_bound_reg_1204[25]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[26]),
        .Q(pool_out_bound_reg_1204[26]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[27]),
        .Q(pool_out_bound_reg_1204[27]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[28]),
        .Q(pool_out_bound_reg_1204[28]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[29]),
        .Q(pool_out_bound_reg_1204[29]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[2]),
        .Q(pool_out_bound_reg_1204[2]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[30]),
        .Q(pool_out_bound_reg_1204[30]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[3]),
        .Q(pool_out_bound_reg_1204[3]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[4]),
        .Q(pool_out_bound_reg_1204[4]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[5]),
        .Q(pool_out_bound_reg_1204[5]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[6]),
        .Q(pool_out_bound_reg_1204[6]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[7]),
        .Q(pool_out_bound_reg_1204[7]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[8]),
        .Q(pool_out_bound_reg_1204[8]),
        .R(1'b0));
  FDRE \pool_out_bound_reg_1204_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(grp_fu_861_p0[9]),
        .Q(pool_out_bound_reg_1204[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_regslice_both regslice_both_in_r_U
       (.\B_V_data_1_payload_A_reg[0]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_22),
        .\B_V_data_1_payload_A_reg[0]_1 (regslice_both_out_r_U_n_15),
        .\B_V_data_1_payload_A_reg[10]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_33),
        .\B_V_data_1_payload_A_reg[11]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_34),
        .\B_V_data_1_payload_A_reg[12]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_35),
        .\B_V_data_1_payload_A_reg[13]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_36),
        .\B_V_data_1_payload_A_reg[14]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_37),
        .\B_V_data_1_payload_A_reg[15]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_38),
        .\B_V_data_1_payload_A_reg[16]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_39),
        .\B_V_data_1_payload_A_reg[17]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_40),
        .\B_V_data_1_payload_A_reg[18]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_41),
        .\B_V_data_1_payload_A_reg[19]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_42),
        .\B_V_data_1_payload_A_reg[1]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_24),
        .\B_V_data_1_payload_A_reg[20]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_43),
        .\B_V_data_1_payload_A_reg[21]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_44),
        .\B_V_data_1_payload_A_reg[22]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_45),
        .\B_V_data_1_payload_A_reg[23]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_46),
        .\B_V_data_1_payload_A_reg[24]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_47),
        .\B_V_data_1_payload_A_reg[25]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_48),
        .\B_V_data_1_payload_A_reg[26]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_49),
        .\B_V_data_1_payload_A_reg[27]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_50),
        .\B_V_data_1_payload_A_reg[28]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_51),
        .\B_V_data_1_payload_A_reg[2]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_25),
        .\B_V_data_1_payload_A_reg[32]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_23),
        .\B_V_data_1_payload_A_reg[3]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_26),
        .\B_V_data_1_payload_A_reg[4]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_27),
        .\B_V_data_1_payload_A_reg[5]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_28),
        .\B_V_data_1_payload_A_reg[63]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_out_r_TDATA[63:32]),
        .\B_V_data_1_payload_A_reg[6]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_29),
        .\B_V_data_1_payload_A_reg[7]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_30),
        .\B_V_data_1_payload_A_reg[8]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_31),
        .\B_V_data_1_payload_A_reg[9]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_n_32),
        .\B_V_data_1_payload_B_reg[63]_0 (in_r_TDATA_int_regslice),
        .B_V_data_1_sel_rd_reg_0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_n_4),
        .\B_V_data_1_state_reg[0]_0 ({ap_NS_fsm[8],ap_NS_fsm[6:4],ap_NS_fsm[1]}),
        .\B_V_data_1_state_reg[0]_1 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_n_7),
        .\B_V_data_1_state_reg[1]_0 (in_r_TREADY),
        .CO(icmp_ln160_fu_138_p22_in),
        .D({out_r_TDATA_int_regslice[63:32],out_r_TDATA_int_regslice[28:0]}),
        .Q({ap_CS_fsm_state84,ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state81,ap_CS_fsm_state80,ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state74,ap_CS_fsm_state73,ap_CS_fsm_state72,ap_CS_fsm_state71,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .ack_in(out_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[1] (acc_U_n_45),
        .\ap_CS_fsm_reg[1]_0 (acc_U_n_44),
        .\ap_CS_fsm_reg[1]_1 (acc_U_n_43),
        .\ap_CS_fsm_reg[1]_2 (acc_U_n_68),
        .\ap_CS_fsm_reg[1]_3 (acc_U_n_67),
        .\ap_CS_fsm_reg[24] (regslice_both_in_r_U_n_136),
        .\ap_CS_fsm_reg[2] (regslice_both_in_r_U_n_3),
        .\ap_CS_fsm_reg[4] (regslice_both_in_r_U_n_137),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA),
        .in_r_TDATA(in_r_TDATA),
        .in_r_TVALID(in_r_TVALID),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .out_r_TVALID_int_regslice(out_r_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_regslice_both_5 regslice_both_out_r_U
       (.\B_V_data_1_payload_A_reg[63]_0 (out_r_TDATA_int_regslice),
        .\B_V_data_1_state_reg[0]_0 (out_r_TVALID),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_out_r_U_n_3),
        .D(ap_NS_fsm[10]),
        .E(IFMCH_curr0),
        .Q({ap_CS_fsm_state84,ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state80,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state74,ap_CS_fsm_state73,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state62,ap_CS_fsm_state61,ap_CS_fsm_state60,ap_CS_fsm_state48,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state24,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .ack_in(out_r_TREADY_int_regslice),
        .\ap_CS_fsm_reg[59] ({ap_NS_fsm[83],ap_NS_fsm[7],ap_NS_fsm[3:2],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[6] (regslice_both_out_r_U_n_15),
        .\ap_CS_fsm_reg[79] (regslice_both_out_r_U_n_7),
        .\ap_CS_fsm_reg[83] (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_n_6),
        .\ap_CS_fsm_reg[83]_0 (acc_U_n_64),
        .\ap_CS_fsm_reg[83]_1 (acc_U_n_73),
        .\ap_CS_fsm_reg[83]_10 (acc_U_n_59),
        .\ap_CS_fsm_reg[83]_2 (icmp_ln155_fu_1014_p2),
        .\ap_CS_fsm_reg[83]_3 (acc_U_n_76),
        .\ap_CS_fsm_reg[83]_4 (regslice_both_in_r_U_n_136),
        .\ap_CS_fsm_reg[83]_5 (acc_U_n_74),
        .\ap_CS_fsm_reg[83]_6 (acc_U_n_40),
        .\ap_CS_fsm_reg[83]_7 (acc_U_n_79),
        .\ap_CS_fsm_reg[83]_8 (regslice_both_in_r_U_n_137),
        .\ap_CS_fsm_reg[83]_9 (acc_U_n_85),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_7),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_6),
        .ap_enable_reg_pp0_iter1_reg(acc_ce1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .out_r_TDATA(out_r_TDATA),
        .out_r_TREADY(out_r_TREADY),
        .out_r_TVALID_int_regslice(out_r_TVALID_int_regslice),
        .\q1_reg[31] (acc_U_n_42),
        .\q1_reg[31]_0 (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_n_21),
        .\q1_reg[31]_1 (acc_U_n_35),
        .tmp_product(mul_31ns_32ns_63_2_1_U33_n_5),
        .tmp_product_0(mul_31ns_32ns_63_2_1_U33_n_4),
        .tmp_product_1(mul_31ns_32ns_63_2_1_U33_n_3),
        .tmp_product_2({valIn_data_reg_1137[31],valIn_data_reg_1137[1:0]}));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln155_1_reg_1291[0]_i_1 
       (.I0(cmp130_not_mid1_fu_1050_p2),
        .I1(p_0_in0_out),
        .I2(cmp130_not29_fu_1055_p2),
        .O(select_ln155_1_fu_1060_p3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_10 
       (.I0(num_img_fu_242[27]),
        .I1(sub_reg_1241[27]),
        .I2(sub_reg_1241[29]),
        .I3(num_img_fu_242[29]),
        .I4(sub_reg_1241[28]),
        .I5(num_img_fu_242[28]),
        .O(\select_ln155_1_reg_1291[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_11 
       (.I0(num_img_fu_242[24]),
        .I1(sub_reg_1241[24]),
        .I2(sub_reg_1241[26]),
        .I3(num_img_fu_242[26]),
        .I4(sub_reg_1241[25]),
        .I5(num_img_fu_242[25]),
        .O(\select_ln155_1_reg_1291[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_13 
       (.I0(add_ln155_1_fu_1044_p2[21]),
        .I1(sub_reg_1241[21]),
        .I2(sub_reg_1241[23]),
        .I3(add_ln155_1_fu_1044_p2[23]),
        .I4(sub_reg_1241[22]),
        .I5(add_ln155_1_fu_1044_p2[22]),
        .O(\select_ln155_1_reg_1291[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_14 
       (.I0(add_ln155_1_fu_1044_p2[18]),
        .I1(sub_reg_1241[18]),
        .I2(sub_reg_1241[20]),
        .I3(add_ln155_1_fu_1044_p2[20]),
        .I4(sub_reg_1241[19]),
        .I5(add_ln155_1_fu_1044_p2[19]),
        .O(\select_ln155_1_reg_1291[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_15 
       (.I0(add_ln155_1_fu_1044_p2[15]),
        .I1(sub_reg_1241[15]),
        .I2(sub_reg_1241[17]),
        .I3(add_ln155_1_fu_1044_p2[17]),
        .I4(sub_reg_1241[16]),
        .I5(add_ln155_1_fu_1044_p2[16]),
        .O(\select_ln155_1_reg_1291[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_16 
       (.I0(add_ln155_1_fu_1044_p2[12]),
        .I1(sub_reg_1241[12]),
        .I2(sub_reg_1241[14]),
        .I3(add_ln155_1_fu_1044_p2[14]),
        .I4(sub_reg_1241[13]),
        .I5(add_ln155_1_fu_1044_p2[13]),
        .O(\select_ln155_1_reg_1291[0]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_18 
       (.I0(num_img_fu_242[21]),
        .I1(sub_reg_1241[21]),
        .I2(sub_reg_1241[23]),
        .I3(num_img_fu_242[23]),
        .I4(sub_reg_1241[22]),
        .I5(num_img_fu_242[22]),
        .O(\select_ln155_1_reg_1291[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_19 
       (.I0(num_img_fu_242[18]),
        .I1(sub_reg_1241[18]),
        .I2(sub_reg_1241[20]),
        .I3(num_img_fu_242[20]),
        .I4(sub_reg_1241[19]),
        .I5(num_img_fu_242[19]),
        .O(\select_ln155_1_reg_1291[0]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_20 
       (.I0(num_img_fu_242[15]),
        .I1(sub_reg_1241[15]),
        .I2(sub_reg_1241[17]),
        .I3(num_img_fu_242[17]),
        .I4(sub_reg_1241[16]),
        .I5(num_img_fu_242[16]),
        .O(\select_ln155_1_reg_1291[0]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_21 
       (.I0(num_img_fu_242[12]),
        .I1(sub_reg_1241[12]),
        .I2(sub_reg_1241[14]),
        .I3(num_img_fu_242[14]),
        .I4(sub_reg_1241[13]),
        .I5(num_img_fu_242[13]),
        .O(\select_ln155_1_reg_1291[0]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_22 
       (.I0(add_ln155_1_fu_1044_p2[9]),
        .I1(sub_reg_1241[9]),
        .I2(sub_reg_1241[11]),
        .I3(add_ln155_1_fu_1044_p2[11]),
        .I4(sub_reg_1241[10]),
        .I5(add_ln155_1_fu_1044_p2[10]),
        .O(\select_ln155_1_reg_1291[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_23 
       (.I0(add_ln155_1_fu_1044_p2[6]),
        .I1(sub_reg_1241[6]),
        .I2(sub_reg_1241[8]),
        .I3(add_ln155_1_fu_1044_p2[8]),
        .I4(sub_reg_1241[7]),
        .I5(add_ln155_1_fu_1044_p2[7]),
        .O(\select_ln155_1_reg_1291[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_24 
       (.I0(add_ln155_1_fu_1044_p2[3]),
        .I1(sub_reg_1241[3]),
        .I2(sub_reg_1241[5]),
        .I3(add_ln155_1_fu_1044_p2[5]),
        .I4(sub_reg_1241[4]),
        .I5(add_ln155_1_fu_1044_p2[4]),
        .O(\select_ln155_1_reg_1291[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \select_ln155_1_reg_1291[0]_i_25 
       (.I0(sub_reg_1241[0]),
        .I1(num_img_fu_242[0]),
        .I2(sub_reg_1241[2]),
        .I3(add_ln155_1_fu_1044_p2[2]),
        .I4(sub_reg_1241[1]),
        .I5(add_ln155_1_fu_1044_p2[1]),
        .O(\select_ln155_1_reg_1291[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_26 
       (.I0(num_img_fu_242[9]),
        .I1(sub_reg_1241[9]),
        .I2(sub_reg_1241[11]),
        .I3(num_img_fu_242[11]),
        .I4(sub_reg_1241[10]),
        .I5(num_img_fu_242[10]),
        .O(\select_ln155_1_reg_1291[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_27 
       (.I0(num_img_fu_242[6]),
        .I1(sub_reg_1241[6]),
        .I2(sub_reg_1241[8]),
        .I3(num_img_fu_242[8]),
        .I4(sub_reg_1241[7]),
        .I5(num_img_fu_242[7]),
        .O(\select_ln155_1_reg_1291[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_28 
       (.I0(num_img_fu_242[3]),
        .I1(sub_reg_1241[3]),
        .I2(sub_reg_1241[5]),
        .I3(num_img_fu_242[5]),
        .I4(sub_reg_1241[4]),
        .I5(num_img_fu_242[4]),
        .O(\select_ln155_1_reg_1291[0]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_29 
       (.I0(num_img_fu_242[0]),
        .I1(sub_reg_1241[0]),
        .I2(sub_reg_1241[2]),
        .I3(num_img_fu_242[2]),
        .I4(sub_reg_1241[1]),
        .I5(num_img_fu_242[1]),
        .O(\select_ln155_1_reg_1291[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln155_1_reg_1291[0]_i_5 
       (.I0(add_ln155_1_fu_1044_p2[30]),
        .I1(sub_reg_1241[30]),
        .I2(add_ln155_1_fu_1044_p2[31]),
        .I3(sub_reg_1241[31]),
        .O(\select_ln155_1_reg_1291[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_6 
       (.I0(add_ln155_1_fu_1044_p2[27]),
        .I1(sub_reg_1241[27]),
        .I2(sub_reg_1241[29]),
        .I3(add_ln155_1_fu_1044_p2[29]),
        .I4(sub_reg_1241[28]),
        .I5(add_ln155_1_fu_1044_p2[28]),
        .O(\select_ln155_1_reg_1291[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_1_reg_1291[0]_i_7 
       (.I0(add_ln155_1_fu_1044_p2[24]),
        .I1(sub_reg_1241[24]),
        .I2(sub_reg_1241[26]),
        .I3(add_ln155_1_fu_1044_p2[26]),
        .I4(sub_reg_1241[25]),
        .I5(add_ln155_1_fu_1044_p2[25]),
        .O(\select_ln155_1_reg_1291[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln155_1_reg_1291[0]_i_9 
       (.I0(num_img_fu_242[30]),
        .I1(sub_reg_1241[30]),
        .I2(num_img_fu_242[31]),
        .I3(sub_reg_1241[31]),
        .O(\select_ln155_1_reg_1291[0]_i_9_n_3 ));
  FDRE \select_ln155_1_reg_1291_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_1_fu_1060_p3),
        .Q(select_ln155_1_reg_1291),
        .R(1'b0));
  CARRY4 \select_ln155_1_reg_1291_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\select_ln155_1_reg_1291_reg[0]_i_12_n_3 ,\select_ln155_1_reg_1291_reg[0]_i_12_n_4 ,\select_ln155_1_reg_1291_reg[0]_i_12_n_5 ,\select_ln155_1_reg_1291_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_1291_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\select_ln155_1_reg_1291[0]_i_22_n_3 ,\select_ln155_1_reg_1291[0]_i_23_n_3 ,\select_ln155_1_reg_1291[0]_i_24_n_3 ,\select_ln155_1_reg_1291[0]_i_25_n_3 }));
  CARRY4 \select_ln155_1_reg_1291_reg[0]_i_17 
       (.CI(1'b0),
        .CO({\select_ln155_1_reg_1291_reg[0]_i_17_n_3 ,\select_ln155_1_reg_1291_reg[0]_i_17_n_4 ,\select_ln155_1_reg_1291_reg[0]_i_17_n_5 ,\select_ln155_1_reg_1291_reg[0]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_1291_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\select_ln155_1_reg_1291[0]_i_26_n_3 ,\select_ln155_1_reg_1291[0]_i_27_n_3 ,\select_ln155_1_reg_1291[0]_i_28_n_3 ,\select_ln155_1_reg_1291[0]_i_29_n_3 }));
  CARRY4 \select_ln155_1_reg_1291_reg[0]_i_2 
       (.CI(\select_ln155_1_reg_1291_reg[0]_i_4_n_3 ),
        .CO({\NLW_select_ln155_1_reg_1291_reg[0]_i_2_CO_UNCONNECTED [3],cmp130_not_mid1_fu_1050_p2,\select_ln155_1_reg_1291_reg[0]_i_2_n_5 ,\select_ln155_1_reg_1291_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_1291_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\select_ln155_1_reg_1291[0]_i_5_n_3 ,\select_ln155_1_reg_1291[0]_i_6_n_3 ,\select_ln155_1_reg_1291[0]_i_7_n_3 }));
  CARRY4 \select_ln155_1_reg_1291_reg[0]_i_3 
       (.CI(\select_ln155_1_reg_1291_reg[0]_i_8_n_3 ),
        .CO({\NLW_select_ln155_1_reg_1291_reg[0]_i_3_CO_UNCONNECTED [3],cmp130_not29_fu_1055_p2,\select_ln155_1_reg_1291_reg[0]_i_3_n_5 ,\select_ln155_1_reg_1291_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_1291_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\select_ln155_1_reg_1291[0]_i_9_n_3 ,\select_ln155_1_reg_1291[0]_i_10_n_3 ,\select_ln155_1_reg_1291[0]_i_11_n_3 }));
  CARRY4 \select_ln155_1_reg_1291_reg[0]_i_4 
       (.CI(\select_ln155_1_reg_1291_reg[0]_i_12_n_3 ),
        .CO({\select_ln155_1_reg_1291_reg[0]_i_4_n_3 ,\select_ln155_1_reg_1291_reg[0]_i_4_n_4 ,\select_ln155_1_reg_1291_reg[0]_i_4_n_5 ,\select_ln155_1_reg_1291_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_1291_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln155_1_reg_1291[0]_i_13_n_3 ,\select_ln155_1_reg_1291[0]_i_14_n_3 ,\select_ln155_1_reg_1291[0]_i_15_n_3 ,\select_ln155_1_reg_1291[0]_i_16_n_3 }));
  CARRY4 \select_ln155_1_reg_1291_reg[0]_i_8 
       (.CI(\select_ln155_1_reg_1291_reg[0]_i_17_n_3 ),
        .CO({\select_ln155_1_reg_1291_reg[0]_i_8_n_3 ,\select_ln155_1_reg_1291_reg[0]_i_8_n_4 ,\select_ln155_1_reg_1291_reg[0]_i_8_n_5 ,\select_ln155_1_reg_1291_reg[0]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_select_ln155_1_reg_1291_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\select_ln155_1_reg_1291[0]_i_18_n_3 ,\select_ln155_1_reg_1291[0]_i_19_n_3 ,\select_ln155_1_reg_1291[0]_i_20_n_3 ,\select_ln155_1_reg_1291[0]_i_21_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln155_2_reg_1296[0]_i_1 
       (.I0(num_img_fu_242[0]),
        .I1(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[10]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[10]),
        .I1(num_img_fu_242[10]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[11]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[11]),
        .I1(num_img_fu_242[11]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[12]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[12]),
        .I1(num_img_fu_242[12]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[13]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[13]),
        .I1(num_img_fu_242[13]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[14]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[14]),
        .I1(num_img_fu_242[14]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[15]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[15]),
        .I1(num_img_fu_242[15]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[16]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[16]),
        .I1(num_img_fu_242[16]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[17]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[17]),
        .I1(num_img_fu_242[17]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[18]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[18]),
        .I1(num_img_fu_242[18]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[19]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[19]),
        .I1(num_img_fu_242[19]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[1]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[1]),
        .I1(num_img_fu_242[1]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[20]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[20]),
        .I1(num_img_fu_242[20]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[21]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[21]),
        .I1(num_img_fu_242[21]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[22]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[22]),
        .I1(num_img_fu_242[22]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[23]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[23]),
        .I1(num_img_fu_242[23]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[24]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[24]),
        .I1(num_img_fu_242[24]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[25]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[25]),
        .I1(num_img_fu_242[25]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[26]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[26]),
        .I1(num_img_fu_242[26]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[27]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[27]),
        .I1(num_img_fu_242[27]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[28]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[28]),
        .I1(num_img_fu_242[28]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[29]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[29]),
        .I1(num_img_fu_242[29]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[2]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[2]),
        .I1(num_img_fu_242[2]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[30]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[30]),
        .I1(num_img_fu_242[30]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[31]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[31]),
        .I1(num_img_fu_242[31]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[31]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1296[31]_i_10 
       (.I0(yp_fu_238[18]),
        .I1(pool_out_bound_reg_1204[18]),
        .I2(pool_out_bound_reg_1204[20]),
        .I3(yp_fu_238[20]),
        .I4(pool_out_bound_reg_1204[19]),
        .I5(yp_fu_238[19]),
        .O(\select_ln155_2_reg_1296[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1296[31]_i_11 
       (.I0(yp_fu_238[15]),
        .I1(pool_out_bound_reg_1204[15]),
        .I2(pool_out_bound_reg_1204[17]),
        .I3(yp_fu_238[17]),
        .I4(pool_out_bound_reg_1204[16]),
        .I5(yp_fu_238[16]),
        .O(\select_ln155_2_reg_1296[31]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1296[31]_i_12 
       (.I0(yp_fu_238[12]),
        .I1(pool_out_bound_reg_1204[12]),
        .I2(pool_out_bound_reg_1204[14]),
        .I3(yp_fu_238[14]),
        .I4(pool_out_bound_reg_1204[13]),
        .I5(yp_fu_238[13]),
        .O(\select_ln155_2_reg_1296[31]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1296[31]_i_13 
       (.I0(yp_fu_238[9]),
        .I1(pool_out_bound_reg_1204[9]),
        .I2(pool_out_bound_reg_1204[11]),
        .I3(yp_fu_238[11]),
        .I4(pool_out_bound_reg_1204[10]),
        .I5(yp_fu_238[10]),
        .O(\select_ln155_2_reg_1296[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1296[31]_i_14 
       (.I0(yp_fu_238[6]),
        .I1(pool_out_bound_reg_1204[6]),
        .I2(pool_out_bound_reg_1204[8]),
        .I3(yp_fu_238[8]),
        .I4(pool_out_bound_reg_1204[7]),
        .I5(yp_fu_238[7]),
        .O(\select_ln155_2_reg_1296[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1296[31]_i_15 
       (.I0(yp_fu_238[3]),
        .I1(pool_out_bound_reg_1204[3]),
        .I2(pool_out_bound_reg_1204[5]),
        .I3(yp_fu_238[5]),
        .I4(pool_out_bound_reg_1204[4]),
        .I5(yp_fu_238[4]),
        .O(\select_ln155_2_reg_1296[31]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1296[31]_i_16 
       (.I0(yp_fu_238[0]),
        .I1(pool_out_bound_reg_1204[0]),
        .I2(pool_out_bound_reg_1204[2]),
        .I3(yp_fu_238[2]),
        .I4(pool_out_bound_reg_1204[1]),
        .I5(yp_fu_238[1]),
        .O(\select_ln155_2_reg_1296[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln155_2_reg_1296[31]_i_5 
       (.I0(pool_out_bound_reg_1204[30]),
        .I1(yp_fu_238[30]),
        .O(\select_ln155_2_reg_1296[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1296[31]_i_6 
       (.I0(yp_fu_238[27]),
        .I1(pool_out_bound_reg_1204[27]),
        .I2(pool_out_bound_reg_1204[29]),
        .I3(yp_fu_238[29]),
        .I4(pool_out_bound_reg_1204[28]),
        .I5(yp_fu_238[28]),
        .O(\select_ln155_2_reg_1296[31]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1296[31]_i_7 
       (.I0(yp_fu_238[24]),
        .I1(pool_out_bound_reg_1204[24]),
        .I2(pool_out_bound_reg_1204[26]),
        .I3(yp_fu_238[26]),
        .I4(pool_out_bound_reg_1204[25]),
        .I5(yp_fu_238[25]),
        .O(\select_ln155_2_reg_1296[31]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln155_2_reg_1296[31]_i_9 
       (.I0(yp_fu_238[21]),
        .I1(pool_out_bound_reg_1204[21]),
        .I2(pool_out_bound_reg_1204[23]),
        .I3(yp_fu_238[23]),
        .I4(pool_out_bound_reg_1204[22]),
        .I5(yp_fu_238[22]),
        .O(\select_ln155_2_reg_1296[31]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[3]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[3]),
        .I1(num_img_fu_242[3]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[4]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[4]),
        .I1(num_img_fu_242[4]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[5]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[5]),
        .I1(num_img_fu_242[5]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[6]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[6]),
        .I1(num_img_fu_242[6]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[7]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[7]),
        .I1(num_img_fu_242[7]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[8]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[8]),
        .I1(num_img_fu_242[8]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln155_2_reg_1296[9]_i_1 
       (.I0(add_ln155_1_fu_1044_p2[9]),
        .I1(num_img_fu_242[9]),
        .I2(p_0_in0_out),
        .O(select_ln155_2_fu_1068_p3[9]));
  FDRE \select_ln155_2_reg_1296_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[0]),
        .Q(select_ln155_2_reg_1296[0]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[10]),
        .Q(select_ln155_2_reg_1296[10]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[11]),
        .Q(select_ln155_2_reg_1296[11]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[12]),
        .Q(select_ln155_2_reg_1296[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1296_reg[12]_i_2 
       (.CI(\select_ln155_2_reg_1296_reg[8]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1296_reg[12]_i_2_n_3 ,\select_ln155_2_reg_1296_reg[12]_i_2_n_4 ,\select_ln155_2_reg_1296_reg[12]_i_2_n_5 ,\select_ln155_2_reg_1296_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_1044_p2[12:9]),
        .S(num_img_fu_242[12:9]));
  FDRE \select_ln155_2_reg_1296_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[13]),
        .Q(select_ln155_2_reg_1296[13]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[14]),
        .Q(select_ln155_2_reg_1296[14]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[15]),
        .Q(select_ln155_2_reg_1296[15]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[16]),
        .Q(select_ln155_2_reg_1296[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1296_reg[16]_i_2 
       (.CI(\select_ln155_2_reg_1296_reg[12]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1296_reg[16]_i_2_n_3 ,\select_ln155_2_reg_1296_reg[16]_i_2_n_4 ,\select_ln155_2_reg_1296_reg[16]_i_2_n_5 ,\select_ln155_2_reg_1296_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_1044_p2[16:13]),
        .S(num_img_fu_242[16:13]));
  FDRE \select_ln155_2_reg_1296_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[17]),
        .Q(select_ln155_2_reg_1296[17]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[18]),
        .Q(select_ln155_2_reg_1296[18]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[19]),
        .Q(select_ln155_2_reg_1296[19]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[1]),
        .Q(select_ln155_2_reg_1296[1]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[20]),
        .Q(select_ln155_2_reg_1296[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1296_reg[20]_i_2 
       (.CI(\select_ln155_2_reg_1296_reg[16]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1296_reg[20]_i_2_n_3 ,\select_ln155_2_reg_1296_reg[20]_i_2_n_4 ,\select_ln155_2_reg_1296_reg[20]_i_2_n_5 ,\select_ln155_2_reg_1296_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_1044_p2[20:17]),
        .S(num_img_fu_242[20:17]));
  FDRE \select_ln155_2_reg_1296_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[21]),
        .Q(select_ln155_2_reg_1296[21]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[22]),
        .Q(select_ln155_2_reg_1296[22]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[23]),
        .Q(select_ln155_2_reg_1296[23]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[24]),
        .Q(select_ln155_2_reg_1296[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1296_reg[24]_i_2 
       (.CI(\select_ln155_2_reg_1296_reg[20]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1296_reg[24]_i_2_n_3 ,\select_ln155_2_reg_1296_reg[24]_i_2_n_4 ,\select_ln155_2_reg_1296_reg[24]_i_2_n_5 ,\select_ln155_2_reg_1296_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_1044_p2[24:21]),
        .S(num_img_fu_242[24:21]));
  FDRE \select_ln155_2_reg_1296_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[25]),
        .Q(select_ln155_2_reg_1296[25]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[26]),
        .Q(select_ln155_2_reg_1296[26]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[27]),
        .Q(select_ln155_2_reg_1296[27]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[28]),
        .Q(select_ln155_2_reg_1296[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1296_reg[28]_i_2 
       (.CI(\select_ln155_2_reg_1296_reg[24]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1296_reg[28]_i_2_n_3 ,\select_ln155_2_reg_1296_reg[28]_i_2_n_4 ,\select_ln155_2_reg_1296_reg[28]_i_2_n_5 ,\select_ln155_2_reg_1296_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_1044_p2[28:25]),
        .S(num_img_fu_242[28:25]));
  FDRE \select_ln155_2_reg_1296_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[29]),
        .Q(select_ln155_2_reg_1296[29]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[2]),
        .Q(select_ln155_2_reg_1296[2]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[30]),
        .Q(select_ln155_2_reg_1296[30]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[31]),
        .Q(select_ln155_2_reg_1296[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1296_reg[31]_i_2 
       (.CI(\select_ln155_2_reg_1296_reg[28]_i_2_n_3 ),
        .CO({\NLW_select_ln155_2_reg_1296_reg[31]_i_2_CO_UNCONNECTED [3:2],\select_ln155_2_reg_1296_reg[31]_i_2_n_5 ,\select_ln155_2_reg_1296_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln155_2_reg_1296_reg[31]_i_2_O_UNCONNECTED [3],add_ln155_1_fu_1044_p2[31:29]}),
        .S({1'b0,num_img_fu_242[31:29]}));
  CARRY4 \select_ln155_2_reg_1296_reg[31]_i_3 
       (.CI(\select_ln155_2_reg_1296_reg[31]_i_4_n_3 ),
        .CO({\NLW_select_ln155_2_reg_1296_reg[31]_i_3_CO_UNCONNECTED [3],p_0_in0_out,\select_ln155_2_reg_1296_reg[31]_i_3_n_5 ,\select_ln155_2_reg_1296_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln155_2_reg_1296_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\select_ln155_2_reg_1296[31]_i_5_n_3 ,\select_ln155_2_reg_1296[31]_i_6_n_3 ,\select_ln155_2_reg_1296[31]_i_7_n_3 }));
  CARRY4 \select_ln155_2_reg_1296_reg[31]_i_4 
       (.CI(\select_ln155_2_reg_1296_reg[31]_i_8_n_3 ),
        .CO({\select_ln155_2_reg_1296_reg[31]_i_4_n_3 ,\select_ln155_2_reg_1296_reg[31]_i_4_n_4 ,\select_ln155_2_reg_1296_reg[31]_i_4_n_5 ,\select_ln155_2_reg_1296_reg[31]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln155_2_reg_1296_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln155_2_reg_1296[31]_i_9_n_3 ,\select_ln155_2_reg_1296[31]_i_10_n_3 ,\select_ln155_2_reg_1296[31]_i_11_n_3 ,\select_ln155_2_reg_1296[31]_i_12_n_3 }));
  CARRY4 \select_ln155_2_reg_1296_reg[31]_i_8 
       (.CI(1'b0),
        .CO({\select_ln155_2_reg_1296_reg[31]_i_8_n_3 ,\select_ln155_2_reg_1296_reg[31]_i_8_n_4 ,\select_ln155_2_reg_1296_reg[31]_i_8_n_5 ,\select_ln155_2_reg_1296_reg[31]_i_8_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln155_2_reg_1296_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\select_ln155_2_reg_1296[31]_i_13_n_3 ,\select_ln155_2_reg_1296[31]_i_14_n_3 ,\select_ln155_2_reg_1296[31]_i_15_n_3 ,\select_ln155_2_reg_1296[31]_i_16_n_3 }));
  FDRE \select_ln155_2_reg_1296_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[3]),
        .Q(select_ln155_2_reg_1296[3]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[4]),
        .Q(select_ln155_2_reg_1296[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1296_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\select_ln155_2_reg_1296_reg[4]_i_2_n_3 ,\select_ln155_2_reg_1296_reg[4]_i_2_n_4 ,\select_ln155_2_reg_1296_reg[4]_i_2_n_5 ,\select_ln155_2_reg_1296_reg[4]_i_2_n_6 }),
        .CYINIT(num_img_fu_242[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_1044_p2[4:1]),
        .S(num_img_fu_242[4:1]));
  FDRE \select_ln155_2_reg_1296_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[5]),
        .Q(select_ln155_2_reg_1296[5]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[6]),
        .Q(select_ln155_2_reg_1296[6]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[7]),
        .Q(select_ln155_2_reg_1296[7]),
        .R(1'b0));
  FDRE \select_ln155_2_reg_1296_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[8]),
        .Q(select_ln155_2_reg_1296[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln155_2_reg_1296_reg[8]_i_2 
       (.CI(\select_ln155_2_reg_1296_reg[4]_i_2_n_3 ),
        .CO({\select_ln155_2_reg_1296_reg[8]_i_2_n_3 ,\select_ln155_2_reg_1296_reg[8]_i_2_n_4 ,\select_ln155_2_reg_1296_reg[8]_i_2_n_5 ,\select_ln155_2_reg_1296_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln155_1_fu_1044_p2[8:5]),
        .S(num_img_fu_242[8:5]));
  FDRE \select_ln155_2_reg_1296_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(select_ln155_2_fu_1068_p3[9]),
        .Q(select_ln155_2_reg_1296[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[0]_i_1 
       (.I0(pool_out_bound_reg_1204[0]),
        .O(sub131_fu_986_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[12]_i_2 
       (.I0(pool_out_bound_reg_1204[12]),
        .O(\sub131_reg_1247[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[12]_i_3 
       (.I0(pool_out_bound_reg_1204[11]),
        .O(\sub131_reg_1247[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[12]_i_4 
       (.I0(pool_out_bound_reg_1204[10]),
        .O(\sub131_reg_1247[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[12]_i_5 
       (.I0(pool_out_bound_reg_1204[9]),
        .O(\sub131_reg_1247[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[16]_i_2 
       (.I0(pool_out_bound_reg_1204[16]),
        .O(\sub131_reg_1247[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[16]_i_3 
       (.I0(pool_out_bound_reg_1204[15]),
        .O(\sub131_reg_1247[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[16]_i_4 
       (.I0(pool_out_bound_reg_1204[14]),
        .O(\sub131_reg_1247[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[16]_i_5 
       (.I0(pool_out_bound_reg_1204[13]),
        .O(\sub131_reg_1247[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[20]_i_2 
       (.I0(pool_out_bound_reg_1204[20]),
        .O(\sub131_reg_1247[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[20]_i_3 
       (.I0(pool_out_bound_reg_1204[19]),
        .O(\sub131_reg_1247[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[20]_i_4 
       (.I0(pool_out_bound_reg_1204[18]),
        .O(\sub131_reg_1247[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[20]_i_5 
       (.I0(pool_out_bound_reg_1204[17]),
        .O(\sub131_reg_1247[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[24]_i_2 
       (.I0(pool_out_bound_reg_1204[24]),
        .O(\sub131_reg_1247[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[24]_i_3 
       (.I0(pool_out_bound_reg_1204[23]),
        .O(\sub131_reg_1247[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[24]_i_4 
       (.I0(pool_out_bound_reg_1204[22]),
        .O(\sub131_reg_1247[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[24]_i_5 
       (.I0(pool_out_bound_reg_1204[21]),
        .O(\sub131_reg_1247[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[28]_i_2 
       (.I0(pool_out_bound_reg_1204[28]),
        .O(\sub131_reg_1247[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[28]_i_3 
       (.I0(pool_out_bound_reg_1204[27]),
        .O(\sub131_reg_1247[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[28]_i_4 
       (.I0(pool_out_bound_reg_1204[26]),
        .O(\sub131_reg_1247[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[28]_i_5 
       (.I0(pool_out_bound_reg_1204[25]),
        .O(\sub131_reg_1247[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[31]_i_2 
       (.I0(pool_out_bound_reg_1204[30]),
        .O(\sub131_reg_1247[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[31]_i_3 
       (.I0(pool_out_bound_reg_1204[29]),
        .O(\sub131_reg_1247[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[4]_i_2 
       (.I0(pool_out_bound_reg_1204[4]),
        .O(\sub131_reg_1247[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[4]_i_3 
       (.I0(pool_out_bound_reg_1204[3]),
        .O(\sub131_reg_1247[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[4]_i_4 
       (.I0(pool_out_bound_reg_1204[2]),
        .O(\sub131_reg_1247[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[4]_i_5 
       (.I0(pool_out_bound_reg_1204[1]),
        .O(\sub131_reg_1247[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[8]_i_2 
       (.I0(pool_out_bound_reg_1204[8]),
        .O(\sub131_reg_1247[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[8]_i_3 
       (.I0(pool_out_bound_reg_1204[7]),
        .O(\sub131_reg_1247[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[8]_i_4 
       (.I0(pool_out_bound_reg_1204[6]),
        .O(\sub131_reg_1247[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub131_reg_1247[8]_i_5 
       (.I0(pool_out_bound_reg_1204[5]),
        .O(\sub131_reg_1247[8]_i_5_n_3 ));
  FDRE \sub131_reg_1247_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[0]),
        .Q(sub131_reg_1247[0]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[10]),
        .Q(sub131_reg_1247[10]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[11]),
        .Q(sub131_reg_1247[11]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[12]),
        .Q(sub131_reg_1247[12]),
        .R(1'b0));
  CARRY4 \sub131_reg_1247_reg[12]_i_1 
       (.CI(\sub131_reg_1247_reg[8]_i_1_n_3 ),
        .CO({\sub131_reg_1247_reg[12]_i_1_n_3 ,\sub131_reg_1247_reg[12]_i_1_n_4 ,\sub131_reg_1247_reg[12]_i_1_n_5 ,\sub131_reg_1247_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_1204[12:9]),
        .O(sub131_fu_986_p2[12:9]),
        .S({\sub131_reg_1247[12]_i_2_n_3 ,\sub131_reg_1247[12]_i_3_n_3 ,\sub131_reg_1247[12]_i_4_n_3 ,\sub131_reg_1247[12]_i_5_n_3 }));
  FDRE \sub131_reg_1247_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[13]),
        .Q(sub131_reg_1247[13]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[14]),
        .Q(sub131_reg_1247[14]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[15]),
        .Q(sub131_reg_1247[15]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[16]),
        .Q(sub131_reg_1247[16]),
        .R(1'b0));
  CARRY4 \sub131_reg_1247_reg[16]_i_1 
       (.CI(\sub131_reg_1247_reg[12]_i_1_n_3 ),
        .CO({\sub131_reg_1247_reg[16]_i_1_n_3 ,\sub131_reg_1247_reg[16]_i_1_n_4 ,\sub131_reg_1247_reg[16]_i_1_n_5 ,\sub131_reg_1247_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_1204[16:13]),
        .O(sub131_fu_986_p2[16:13]),
        .S({\sub131_reg_1247[16]_i_2_n_3 ,\sub131_reg_1247[16]_i_3_n_3 ,\sub131_reg_1247[16]_i_4_n_3 ,\sub131_reg_1247[16]_i_5_n_3 }));
  FDRE \sub131_reg_1247_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[17]),
        .Q(sub131_reg_1247[17]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[18]),
        .Q(sub131_reg_1247[18]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[19]),
        .Q(sub131_reg_1247[19]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[1]),
        .Q(sub131_reg_1247[1]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[20]),
        .Q(sub131_reg_1247[20]),
        .R(1'b0));
  CARRY4 \sub131_reg_1247_reg[20]_i_1 
       (.CI(\sub131_reg_1247_reg[16]_i_1_n_3 ),
        .CO({\sub131_reg_1247_reg[20]_i_1_n_3 ,\sub131_reg_1247_reg[20]_i_1_n_4 ,\sub131_reg_1247_reg[20]_i_1_n_5 ,\sub131_reg_1247_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_1204[20:17]),
        .O(sub131_fu_986_p2[20:17]),
        .S({\sub131_reg_1247[20]_i_2_n_3 ,\sub131_reg_1247[20]_i_3_n_3 ,\sub131_reg_1247[20]_i_4_n_3 ,\sub131_reg_1247[20]_i_5_n_3 }));
  FDRE \sub131_reg_1247_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[21]),
        .Q(sub131_reg_1247[21]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[22]),
        .Q(sub131_reg_1247[22]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[23]),
        .Q(sub131_reg_1247[23]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[24]),
        .Q(sub131_reg_1247[24]),
        .R(1'b0));
  CARRY4 \sub131_reg_1247_reg[24]_i_1 
       (.CI(\sub131_reg_1247_reg[20]_i_1_n_3 ),
        .CO({\sub131_reg_1247_reg[24]_i_1_n_3 ,\sub131_reg_1247_reg[24]_i_1_n_4 ,\sub131_reg_1247_reg[24]_i_1_n_5 ,\sub131_reg_1247_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_1204[24:21]),
        .O(sub131_fu_986_p2[24:21]),
        .S({\sub131_reg_1247[24]_i_2_n_3 ,\sub131_reg_1247[24]_i_3_n_3 ,\sub131_reg_1247[24]_i_4_n_3 ,\sub131_reg_1247[24]_i_5_n_3 }));
  FDRE \sub131_reg_1247_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[25]),
        .Q(sub131_reg_1247[25]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[26]),
        .Q(sub131_reg_1247[26]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[27]),
        .Q(sub131_reg_1247[27]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[28]),
        .Q(sub131_reg_1247[28]),
        .R(1'b0));
  CARRY4 \sub131_reg_1247_reg[28]_i_1 
       (.CI(\sub131_reg_1247_reg[24]_i_1_n_3 ),
        .CO({\sub131_reg_1247_reg[28]_i_1_n_3 ,\sub131_reg_1247_reg[28]_i_1_n_4 ,\sub131_reg_1247_reg[28]_i_1_n_5 ,\sub131_reg_1247_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_1204[28:25]),
        .O(sub131_fu_986_p2[28:25]),
        .S({\sub131_reg_1247[28]_i_2_n_3 ,\sub131_reg_1247[28]_i_3_n_3 ,\sub131_reg_1247[28]_i_4_n_3 ,\sub131_reg_1247[28]_i_5_n_3 }));
  FDRE \sub131_reg_1247_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[29]),
        .Q(sub131_reg_1247[29]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[2]),
        .Q(sub131_reg_1247[2]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[30]),
        .Q(sub131_reg_1247[30]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[31]),
        .Q(sub131_reg_1247[31]),
        .R(1'b0));
  CARRY4 \sub131_reg_1247_reg[31]_i_1 
       (.CI(\sub131_reg_1247_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub131_reg_1247_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub131_reg_1247_reg[31]_i_1_n_5 ,\sub131_reg_1247_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pool_out_bound_reg_1204[30:29]}),
        .O({\NLW_sub131_reg_1247_reg[31]_i_1_O_UNCONNECTED [3],sub131_fu_986_p2[31:29]}),
        .S({1'b0,1'b1,\sub131_reg_1247[31]_i_2_n_3 ,\sub131_reg_1247[31]_i_3_n_3 }));
  FDRE \sub131_reg_1247_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[3]),
        .Q(sub131_reg_1247[3]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[4]),
        .Q(sub131_reg_1247[4]),
        .R(1'b0));
  CARRY4 \sub131_reg_1247_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub131_reg_1247_reg[4]_i_1_n_3 ,\sub131_reg_1247_reg[4]_i_1_n_4 ,\sub131_reg_1247_reg[4]_i_1_n_5 ,\sub131_reg_1247_reg[4]_i_1_n_6 }),
        .CYINIT(pool_out_bound_reg_1204[0]),
        .DI(pool_out_bound_reg_1204[4:1]),
        .O(sub131_fu_986_p2[4:1]),
        .S({\sub131_reg_1247[4]_i_2_n_3 ,\sub131_reg_1247[4]_i_3_n_3 ,\sub131_reg_1247[4]_i_4_n_3 ,\sub131_reg_1247[4]_i_5_n_3 }));
  FDRE \sub131_reg_1247_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[5]),
        .Q(sub131_reg_1247[5]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[6]),
        .Q(sub131_reg_1247[6]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[7]),
        .Q(sub131_reg_1247[7]),
        .R(1'b0));
  FDRE \sub131_reg_1247_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[8]),
        .Q(sub131_reg_1247[8]),
        .R(1'b0));
  CARRY4 \sub131_reg_1247_reg[8]_i_1 
       (.CI(\sub131_reg_1247_reg[4]_i_1_n_3 ),
        .CO({\sub131_reg_1247_reg[8]_i_1_n_3 ,\sub131_reg_1247_reg[8]_i_1_n_4 ,\sub131_reg_1247_reg[8]_i_1_n_5 ,\sub131_reg_1247_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(pool_out_bound_reg_1204[8:5]),
        .O(sub131_fu_986_p2[8:5]),
        .S({\sub131_reg_1247[8]_i_2_n_3 ,\sub131_reg_1247[8]_i_3_n_3 ,\sub131_reg_1247[8]_i_4_n_3 ,\sub131_reg_1247[8]_i_5_n_3 }));
  FDRE \sub131_reg_1247_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub131_fu_986_p2[9]),
        .Q(sub131_reg_1247[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[0]_i_1 
       (.I0(IFMCH_curr[0]),
        .O(sub137_fu_992_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[12]_i_2 
       (.I0(IFMCH_curr[12]),
        .O(\sub137_reg_1253[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[12]_i_3 
       (.I0(IFMCH_curr[11]),
        .O(\sub137_reg_1253[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[12]_i_4 
       (.I0(IFMCH_curr[10]),
        .O(\sub137_reg_1253[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[12]_i_5 
       (.I0(IFMCH_curr[9]),
        .O(\sub137_reg_1253[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[16]_i_2 
       (.I0(IFMCH_curr[16]),
        .O(\sub137_reg_1253[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[16]_i_3 
       (.I0(IFMCH_curr[15]),
        .O(\sub137_reg_1253[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[16]_i_4 
       (.I0(IFMCH_curr[14]),
        .O(\sub137_reg_1253[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[16]_i_5 
       (.I0(IFMCH_curr[13]),
        .O(\sub137_reg_1253[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[20]_i_2 
       (.I0(IFMCH_curr[20]),
        .O(\sub137_reg_1253[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[20]_i_3 
       (.I0(IFMCH_curr[19]),
        .O(\sub137_reg_1253[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[20]_i_4 
       (.I0(IFMCH_curr[18]),
        .O(\sub137_reg_1253[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[20]_i_5 
       (.I0(IFMCH_curr[17]),
        .O(\sub137_reg_1253[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[24]_i_2 
       (.I0(IFMCH_curr[24]),
        .O(\sub137_reg_1253[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[24]_i_3 
       (.I0(IFMCH_curr[23]),
        .O(\sub137_reg_1253[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[24]_i_4 
       (.I0(IFMCH_curr[22]),
        .O(\sub137_reg_1253[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[24]_i_5 
       (.I0(IFMCH_curr[21]),
        .O(\sub137_reg_1253[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[28]_i_2 
       (.I0(IFMCH_curr[28]),
        .O(\sub137_reg_1253[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[28]_i_3 
       (.I0(IFMCH_curr[27]),
        .O(\sub137_reg_1253[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[28]_i_4 
       (.I0(IFMCH_curr[26]),
        .O(\sub137_reg_1253[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[28]_i_5 
       (.I0(IFMCH_curr[25]),
        .O(\sub137_reg_1253[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[31]_i_2 
       (.I0(IFMCH_curr[31]),
        .O(\sub137_reg_1253[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[31]_i_3 
       (.I0(IFMCH_curr[30]),
        .O(\sub137_reg_1253[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[31]_i_4 
       (.I0(IFMCH_curr[29]),
        .O(\sub137_reg_1253[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[4]_i_2 
       (.I0(IFMCH_curr[4]),
        .O(\sub137_reg_1253[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[4]_i_3 
       (.I0(IFMCH_curr[3]),
        .O(\sub137_reg_1253[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[4]_i_4 
       (.I0(IFMCH_curr[2]),
        .O(\sub137_reg_1253[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[4]_i_5 
       (.I0(IFMCH_curr[1]),
        .O(\sub137_reg_1253[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[8]_i_2 
       (.I0(IFMCH_curr[8]),
        .O(\sub137_reg_1253[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[8]_i_3 
       (.I0(IFMCH_curr[7]),
        .O(\sub137_reg_1253[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[8]_i_4 
       (.I0(IFMCH_curr[6]),
        .O(\sub137_reg_1253[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub137_reg_1253[8]_i_5 
       (.I0(IFMCH_curr[5]),
        .O(\sub137_reg_1253[8]_i_5_n_3 ));
  FDRE \sub137_reg_1253_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[0]),
        .Q(sub137_reg_1253[0]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[10]),
        .Q(sub137_reg_1253[10]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[11]),
        .Q(sub137_reg_1253[11]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[12]),
        .Q(sub137_reg_1253[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_1253_reg[12]_i_1 
       (.CI(\sub137_reg_1253_reg[8]_i_1_n_3 ),
        .CO({\sub137_reg_1253_reg[12]_i_1_n_3 ,\sub137_reg_1253_reg[12]_i_1_n_4 ,\sub137_reg_1253_reg[12]_i_1_n_5 ,\sub137_reg_1253_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[12:9]),
        .O(sub137_fu_992_p2[12:9]),
        .S({\sub137_reg_1253[12]_i_2_n_3 ,\sub137_reg_1253[12]_i_3_n_3 ,\sub137_reg_1253[12]_i_4_n_3 ,\sub137_reg_1253[12]_i_5_n_3 }));
  FDRE \sub137_reg_1253_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[13]),
        .Q(sub137_reg_1253[13]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[14]),
        .Q(sub137_reg_1253[14]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[15]),
        .Q(sub137_reg_1253[15]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[16]),
        .Q(sub137_reg_1253[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_1253_reg[16]_i_1 
       (.CI(\sub137_reg_1253_reg[12]_i_1_n_3 ),
        .CO({\sub137_reg_1253_reg[16]_i_1_n_3 ,\sub137_reg_1253_reg[16]_i_1_n_4 ,\sub137_reg_1253_reg[16]_i_1_n_5 ,\sub137_reg_1253_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[16:13]),
        .O(sub137_fu_992_p2[16:13]),
        .S({\sub137_reg_1253[16]_i_2_n_3 ,\sub137_reg_1253[16]_i_3_n_3 ,\sub137_reg_1253[16]_i_4_n_3 ,\sub137_reg_1253[16]_i_5_n_3 }));
  FDRE \sub137_reg_1253_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[17]),
        .Q(sub137_reg_1253[17]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[18]),
        .Q(sub137_reg_1253[18]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[19]),
        .Q(sub137_reg_1253[19]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[1]),
        .Q(sub137_reg_1253[1]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[20]),
        .Q(sub137_reg_1253[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_1253_reg[20]_i_1 
       (.CI(\sub137_reg_1253_reg[16]_i_1_n_3 ),
        .CO({\sub137_reg_1253_reg[20]_i_1_n_3 ,\sub137_reg_1253_reg[20]_i_1_n_4 ,\sub137_reg_1253_reg[20]_i_1_n_5 ,\sub137_reg_1253_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[20:17]),
        .O(sub137_fu_992_p2[20:17]),
        .S({\sub137_reg_1253[20]_i_2_n_3 ,\sub137_reg_1253[20]_i_3_n_3 ,\sub137_reg_1253[20]_i_4_n_3 ,\sub137_reg_1253[20]_i_5_n_3 }));
  FDRE \sub137_reg_1253_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[21]),
        .Q(sub137_reg_1253[21]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[22]),
        .Q(sub137_reg_1253[22]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[23]),
        .Q(sub137_reg_1253[23]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[24]),
        .Q(sub137_reg_1253[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_1253_reg[24]_i_1 
       (.CI(\sub137_reg_1253_reg[20]_i_1_n_3 ),
        .CO({\sub137_reg_1253_reg[24]_i_1_n_3 ,\sub137_reg_1253_reg[24]_i_1_n_4 ,\sub137_reg_1253_reg[24]_i_1_n_5 ,\sub137_reg_1253_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[24:21]),
        .O(sub137_fu_992_p2[24:21]),
        .S({\sub137_reg_1253[24]_i_2_n_3 ,\sub137_reg_1253[24]_i_3_n_3 ,\sub137_reg_1253[24]_i_4_n_3 ,\sub137_reg_1253[24]_i_5_n_3 }));
  FDRE \sub137_reg_1253_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[25]),
        .Q(sub137_reg_1253[25]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[26]),
        .Q(sub137_reg_1253[26]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[27]),
        .Q(sub137_reg_1253[27]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[28]),
        .Q(sub137_reg_1253[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_1253_reg[28]_i_1 
       (.CI(\sub137_reg_1253_reg[24]_i_1_n_3 ),
        .CO({\sub137_reg_1253_reg[28]_i_1_n_3 ,\sub137_reg_1253_reg[28]_i_1_n_4 ,\sub137_reg_1253_reg[28]_i_1_n_5 ,\sub137_reg_1253_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[28:25]),
        .O(sub137_fu_992_p2[28:25]),
        .S({\sub137_reg_1253[28]_i_2_n_3 ,\sub137_reg_1253[28]_i_3_n_3 ,\sub137_reg_1253[28]_i_4_n_3 ,\sub137_reg_1253[28]_i_5_n_3 }));
  FDRE \sub137_reg_1253_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[29]),
        .Q(sub137_reg_1253[29]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[2]),
        .Q(sub137_reg_1253[2]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[30]),
        .Q(sub137_reg_1253[30]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[31]),
        .Q(sub137_reg_1253[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_1253_reg[31]_i_1 
       (.CI(\sub137_reg_1253_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub137_reg_1253_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub137_reg_1253_reg[31]_i_1_n_5 ,\sub137_reg_1253_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,IFMCH_curr[30:29]}),
        .O({\NLW_sub137_reg_1253_reg[31]_i_1_O_UNCONNECTED [3],sub137_fu_992_p2[31:29]}),
        .S({1'b0,\sub137_reg_1253[31]_i_2_n_3 ,\sub137_reg_1253[31]_i_3_n_3 ,\sub137_reg_1253[31]_i_4_n_3 }));
  FDRE \sub137_reg_1253_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[3]),
        .Q(sub137_reg_1253[3]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[4]),
        .Q(sub137_reg_1253[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_1253_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub137_reg_1253_reg[4]_i_1_n_3 ,\sub137_reg_1253_reg[4]_i_1_n_4 ,\sub137_reg_1253_reg[4]_i_1_n_5 ,\sub137_reg_1253_reg[4]_i_1_n_6 }),
        .CYINIT(IFMCH_curr[0]),
        .DI(IFMCH_curr[4:1]),
        .O(sub137_fu_992_p2[4:1]),
        .S({\sub137_reg_1253[4]_i_2_n_3 ,\sub137_reg_1253[4]_i_3_n_3 ,\sub137_reg_1253[4]_i_4_n_3 ,\sub137_reg_1253[4]_i_5_n_3 }));
  FDRE \sub137_reg_1253_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[5]),
        .Q(sub137_reg_1253[5]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[6]),
        .Q(sub137_reg_1253[6]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[7]),
        .Q(sub137_reg_1253[7]),
        .R(1'b0));
  FDRE \sub137_reg_1253_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[8]),
        .Q(sub137_reg_1253[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub137_reg_1253_reg[8]_i_1 
       (.CI(\sub137_reg_1253_reg[4]_i_1_n_3 ),
        .CO({\sub137_reg_1253_reg[8]_i_1_n_3 ,\sub137_reg_1253_reg[8]_i_1_n_4 ,\sub137_reg_1253_reg[8]_i_1_n_5 ,\sub137_reg_1253_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(IFMCH_curr[8:5]),
        .O(sub137_fu_992_p2[8:5]),
        .S({\sub137_reg_1253[8]_i_2_n_3 ,\sub137_reg_1253[8]_i_3_n_3 ,\sub137_reg_1253[8]_i_4_n_3 ,\sub137_reg_1253[8]_i_5_n_3 }));
  FDRE \sub137_reg_1253_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub137_fu_992_p2[9]),
        .Q(sub137_reg_1253[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[0]_i_1 
       (.I0(valIn_data_1_reg_1143[0]),
        .O(sub_fu_981_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[12]_i_2 
       (.I0(valIn_data_1_reg_1143[12]),
        .O(\sub_reg_1241[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[12]_i_3 
       (.I0(valIn_data_1_reg_1143[11]),
        .O(\sub_reg_1241[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[12]_i_4 
       (.I0(valIn_data_1_reg_1143[10]),
        .O(\sub_reg_1241[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[12]_i_5 
       (.I0(valIn_data_1_reg_1143[9]),
        .O(\sub_reg_1241[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[16]_i_2 
       (.I0(valIn_data_1_reg_1143[16]),
        .O(\sub_reg_1241[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[16]_i_3 
       (.I0(valIn_data_1_reg_1143[15]),
        .O(\sub_reg_1241[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[16]_i_4 
       (.I0(valIn_data_1_reg_1143[14]),
        .O(\sub_reg_1241[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[16]_i_5 
       (.I0(valIn_data_1_reg_1143[13]),
        .O(\sub_reg_1241[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[20]_i_2 
       (.I0(valIn_data_1_reg_1143[20]),
        .O(\sub_reg_1241[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[20]_i_3 
       (.I0(valIn_data_1_reg_1143[19]),
        .O(\sub_reg_1241[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[20]_i_4 
       (.I0(valIn_data_1_reg_1143[18]),
        .O(\sub_reg_1241[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[20]_i_5 
       (.I0(valIn_data_1_reg_1143[17]),
        .O(\sub_reg_1241[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[24]_i_2 
       (.I0(valIn_data_1_reg_1143[24]),
        .O(\sub_reg_1241[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[24]_i_3 
       (.I0(valIn_data_1_reg_1143[23]),
        .O(\sub_reg_1241[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[24]_i_4 
       (.I0(valIn_data_1_reg_1143[22]),
        .O(\sub_reg_1241[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[24]_i_5 
       (.I0(valIn_data_1_reg_1143[21]),
        .O(\sub_reg_1241[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[28]_i_2 
       (.I0(valIn_data_1_reg_1143[28]),
        .O(\sub_reg_1241[28]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[28]_i_3 
       (.I0(valIn_data_1_reg_1143[27]),
        .O(\sub_reg_1241[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[28]_i_4 
       (.I0(valIn_data_1_reg_1143[26]),
        .O(\sub_reg_1241[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[28]_i_5 
       (.I0(valIn_data_1_reg_1143[25]),
        .O(\sub_reg_1241[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[31]_i_2 
       (.I0(valIn_data_1_reg_1143[31]),
        .O(\sub_reg_1241[31]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[31]_i_3 
       (.I0(valIn_data_1_reg_1143[30]),
        .O(\sub_reg_1241[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[31]_i_4 
       (.I0(valIn_data_1_reg_1143[29]),
        .O(\sub_reg_1241[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[4]_i_2 
       (.I0(valIn_data_1_reg_1143[4]),
        .O(\sub_reg_1241[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[4]_i_3 
       (.I0(valIn_data_1_reg_1143[3]),
        .O(\sub_reg_1241[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[4]_i_4 
       (.I0(valIn_data_1_reg_1143[2]),
        .O(\sub_reg_1241[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[4]_i_5 
       (.I0(valIn_data_1_reg_1143[1]),
        .O(\sub_reg_1241[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[8]_i_2 
       (.I0(valIn_data_1_reg_1143[8]),
        .O(\sub_reg_1241[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[8]_i_3 
       (.I0(valIn_data_1_reg_1143[7]),
        .O(\sub_reg_1241[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[8]_i_4 
       (.I0(valIn_data_1_reg_1143[6]),
        .O(\sub_reg_1241[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_1241[8]_i_5 
       (.I0(valIn_data_1_reg_1143[5]),
        .O(\sub_reg_1241[8]_i_5_n_3 ));
  FDRE \sub_reg_1241_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[0]),
        .Q(sub_reg_1241[0]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[10]),
        .Q(sub_reg_1241[10]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[11]),
        .Q(sub_reg_1241[11]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[12]),
        .Q(sub_reg_1241[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1241_reg[12]_i_1 
       (.CI(\sub_reg_1241_reg[8]_i_1_n_3 ),
        .CO({\sub_reg_1241_reg[12]_i_1_n_3 ,\sub_reg_1241_reg[12]_i_1_n_4 ,\sub_reg_1241_reg[12]_i_1_n_5 ,\sub_reg_1241_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_1143[12:9]),
        .O(sub_fu_981_p2[12:9]),
        .S({\sub_reg_1241[12]_i_2_n_3 ,\sub_reg_1241[12]_i_3_n_3 ,\sub_reg_1241[12]_i_4_n_3 ,\sub_reg_1241[12]_i_5_n_3 }));
  FDRE \sub_reg_1241_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[13]),
        .Q(sub_reg_1241[13]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[14]),
        .Q(sub_reg_1241[14]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[15]),
        .Q(sub_reg_1241[15]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[16]),
        .Q(sub_reg_1241[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1241_reg[16]_i_1 
       (.CI(\sub_reg_1241_reg[12]_i_1_n_3 ),
        .CO({\sub_reg_1241_reg[16]_i_1_n_3 ,\sub_reg_1241_reg[16]_i_1_n_4 ,\sub_reg_1241_reg[16]_i_1_n_5 ,\sub_reg_1241_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_1143[16:13]),
        .O(sub_fu_981_p2[16:13]),
        .S({\sub_reg_1241[16]_i_2_n_3 ,\sub_reg_1241[16]_i_3_n_3 ,\sub_reg_1241[16]_i_4_n_3 ,\sub_reg_1241[16]_i_5_n_3 }));
  FDRE \sub_reg_1241_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[17]),
        .Q(sub_reg_1241[17]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[18]),
        .Q(sub_reg_1241[18]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[19]),
        .Q(sub_reg_1241[19]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[1]),
        .Q(sub_reg_1241[1]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[20]),
        .Q(sub_reg_1241[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1241_reg[20]_i_1 
       (.CI(\sub_reg_1241_reg[16]_i_1_n_3 ),
        .CO({\sub_reg_1241_reg[20]_i_1_n_3 ,\sub_reg_1241_reg[20]_i_1_n_4 ,\sub_reg_1241_reg[20]_i_1_n_5 ,\sub_reg_1241_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_1143[20:17]),
        .O(sub_fu_981_p2[20:17]),
        .S({\sub_reg_1241[20]_i_2_n_3 ,\sub_reg_1241[20]_i_3_n_3 ,\sub_reg_1241[20]_i_4_n_3 ,\sub_reg_1241[20]_i_5_n_3 }));
  FDRE \sub_reg_1241_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[21]),
        .Q(sub_reg_1241[21]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[22]),
        .Q(sub_reg_1241[22]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[23]),
        .Q(sub_reg_1241[23]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[24]),
        .Q(sub_reg_1241[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1241_reg[24]_i_1 
       (.CI(\sub_reg_1241_reg[20]_i_1_n_3 ),
        .CO({\sub_reg_1241_reg[24]_i_1_n_3 ,\sub_reg_1241_reg[24]_i_1_n_4 ,\sub_reg_1241_reg[24]_i_1_n_5 ,\sub_reg_1241_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_1143[24:21]),
        .O(sub_fu_981_p2[24:21]),
        .S({\sub_reg_1241[24]_i_2_n_3 ,\sub_reg_1241[24]_i_3_n_3 ,\sub_reg_1241[24]_i_4_n_3 ,\sub_reg_1241[24]_i_5_n_3 }));
  FDRE \sub_reg_1241_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[25]),
        .Q(sub_reg_1241[25]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[26]),
        .Q(sub_reg_1241[26]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[27]),
        .Q(sub_reg_1241[27]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[28]),
        .Q(sub_reg_1241[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1241_reg[28]_i_1 
       (.CI(\sub_reg_1241_reg[24]_i_1_n_3 ),
        .CO({\sub_reg_1241_reg[28]_i_1_n_3 ,\sub_reg_1241_reg[28]_i_1_n_4 ,\sub_reg_1241_reg[28]_i_1_n_5 ,\sub_reg_1241_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_1143[28:25]),
        .O(sub_fu_981_p2[28:25]),
        .S({\sub_reg_1241[28]_i_2_n_3 ,\sub_reg_1241[28]_i_3_n_3 ,\sub_reg_1241[28]_i_4_n_3 ,\sub_reg_1241[28]_i_5_n_3 }));
  FDRE \sub_reg_1241_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[29]),
        .Q(sub_reg_1241[29]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[2]),
        .Q(sub_reg_1241[2]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[30]),
        .Q(sub_reg_1241[30]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[31]),
        .Q(sub_reg_1241[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1241_reg[31]_i_1 
       (.CI(\sub_reg_1241_reg[28]_i_1_n_3 ),
        .CO({\NLW_sub_reg_1241_reg[31]_i_1_CO_UNCONNECTED [3:2],\sub_reg_1241_reg[31]_i_1_n_5 ,\sub_reg_1241_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,valIn_data_1_reg_1143[30:29]}),
        .O({\NLW_sub_reg_1241_reg[31]_i_1_O_UNCONNECTED [3],sub_fu_981_p2[31:29]}),
        .S({1'b0,\sub_reg_1241[31]_i_2_n_3 ,\sub_reg_1241[31]_i_3_n_3 ,\sub_reg_1241[31]_i_4_n_3 }));
  FDRE \sub_reg_1241_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[3]),
        .Q(sub_reg_1241[3]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[4]),
        .Q(sub_reg_1241[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1241_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_1241_reg[4]_i_1_n_3 ,\sub_reg_1241_reg[4]_i_1_n_4 ,\sub_reg_1241_reg[4]_i_1_n_5 ,\sub_reg_1241_reg[4]_i_1_n_6 }),
        .CYINIT(valIn_data_1_reg_1143[0]),
        .DI(valIn_data_1_reg_1143[4:1]),
        .O(sub_fu_981_p2[4:1]),
        .S({\sub_reg_1241[4]_i_2_n_3 ,\sub_reg_1241[4]_i_3_n_3 ,\sub_reg_1241[4]_i_4_n_3 ,\sub_reg_1241[4]_i_5_n_3 }));
  FDRE \sub_reg_1241_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[5]),
        .Q(sub_reg_1241[5]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[6]),
        .Q(sub_reg_1241[6]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[7]),
        .Q(sub_reg_1241[7]),
        .R(1'b0));
  FDRE \sub_reg_1241_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[8]),
        .Q(sub_reg_1241[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_1241_reg[8]_i_1 
       (.CI(\sub_reg_1241_reg[4]_i_1_n_3 ),
        .CO({\sub_reg_1241_reg[8]_i_1_n_3 ,\sub_reg_1241_reg[8]_i_1_n_4 ,\sub_reg_1241_reg[8]_i_1_n_5 ,\sub_reg_1241_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(valIn_data_1_reg_1143[8:5]),
        .O(sub_fu_981_p2[8:5]),
        .S({\sub_reg_1241[8]_i_2_n_3 ,\sub_reg_1241[8]_i_3_n_3 ,\sub_reg_1241[8]_i_4_n_3 ,\sub_reg_1241[8]_i_5_n_3 }));
  FDRE \sub_reg_1241_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(sub_fu_981_p2[9]),
        .Q(sub_reg_1241[9]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[9]),
        .Q(tmp_3_reg_1258[10]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[10]),
        .Q(tmp_3_reg_1258[11]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[11]),
        .Q(tmp_3_reg_1258[12]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[12]),
        .Q(tmp_3_reg_1258[13]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[13]),
        .Q(tmp_3_reg_1258[14]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[14]),
        .Q(tmp_3_reg_1258[15]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[15]),
        .Q(tmp_3_reg_1258[16]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[16]),
        .Q(tmp_3_reg_1258[17]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[17]),
        .Q(tmp_3_reg_1258[18]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[18]),
        .Q(tmp_3_reg_1258[19]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[0]),
        .Q(tmp_3_reg_1258[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[19]),
        .Q(tmp_3_reg_1258[20]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[20]),
        .Q(tmp_3_reg_1258[21]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[21]),
        .Q(tmp_3_reg_1258[22]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[22]),
        .Q(tmp_3_reg_1258[23]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[23]),
        .Q(tmp_3_reg_1258[24]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[24]),
        .Q(tmp_3_reg_1258[25]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[25]),
        .Q(tmp_3_reg_1258[26]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[26]),
        .Q(tmp_3_reg_1258[27]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[27]),
        .Q(tmp_3_reg_1258[28]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[28]),
        .Q(tmp_3_reg_1258[29]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[1]),
        .Q(tmp_3_reg_1258[2]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[29]),
        .Q(tmp_3_reg_1258[30]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[30]),
        .Q(tmp_3_reg_1258[31]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[31]),
        .Q(tmp_3_reg_1258[32]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[2]),
        .Q(tmp_3_reg_1258[3]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[3]),
        .Q(tmp_3_reg_1258[4]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[4]),
        .Q(tmp_3_reg_1258[5]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[5]),
        .Q(tmp_3_reg_1258[6]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[6]),
        .Q(tmp_3_reg_1258[7]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[7]),
        .Q(tmp_3_reg_1258[8]),
        .R(1'b0));
  FDRE \tmp_3_reg_1258_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(IFMCH_curr[8]),
        .Q(tmp_3_reg_1258[9]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[9]),
        .Q(tmp_5_reg_1263[10]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[10]),
        .Q(tmp_5_reg_1263[11]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[11]),
        .Q(tmp_5_reg_1263[12]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[12]),
        .Q(tmp_5_reg_1263[13]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[13]),
        .Q(tmp_5_reg_1263[14]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[14]),
        .Q(tmp_5_reg_1263[15]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[15]),
        .Q(tmp_5_reg_1263[16]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[16]),
        .Q(tmp_5_reg_1263[17]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[17]),
        .Q(tmp_5_reg_1263[18]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[18]),
        .Q(tmp_5_reg_1263[19]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[0]),
        .Q(tmp_5_reg_1263[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[19]),
        .Q(tmp_5_reg_1263[20]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[20]),
        .Q(tmp_5_reg_1263[21]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[21]),
        .Q(tmp_5_reg_1263[22]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[22]),
        .Q(tmp_5_reg_1263[23]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[23]),
        .Q(tmp_5_reg_1263[24]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[24]),
        .Q(tmp_5_reg_1263[25]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[25]),
        .Q(tmp_5_reg_1263[26]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[26]),
        .Q(tmp_5_reg_1263[27]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[27]),
        .Q(tmp_5_reg_1263[28]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[28]),
        .Q(tmp_5_reg_1263[29]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[1]),
        .Q(tmp_5_reg_1263[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[29]),
        .Q(tmp_5_reg_1263[30]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[30]),
        .Q(tmp_5_reg_1263[31]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[2]),
        .Q(tmp_5_reg_1263[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[3]),
        .Q(tmp_5_reg_1263[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[4]),
        .Q(tmp_5_reg_1263[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[5]),
        .Q(tmp_5_reg_1263[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[6]),
        .Q(tmp_5_reg_1263[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[7]),
        .Q(tmp_5_reg_1263[8]),
        .R(1'b0));
  FDRE \tmp_5_reg_1263_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state77),
        .D(pool_out_bound_reg_1204[8]),
        .Q(tmp_5_reg_1263[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln158_reg_1314[0]_i_1 
       (.I0(xp_reg_797[0]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln158_reg_1314[1]_i_1 
       (.I0(xp_reg_797[1]),
        .I1(p_0_in),
        .O(select_ln157_fu_1096_p3[1]));
  FDRE \trunc_ln158_reg_1314_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(select_ln157_fu_1096_p3[0]),
        .Q(trunc_ln158_reg_1314[0]),
        .R(1'b0));
  FDRE \trunc_ln158_reg_1314_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(select_ln157_fu_1096_p3[1]),
        .Q(trunc_ln158_reg_1314[1]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_1_reg_1143[0]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_1_reg_1143[10]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_1_reg_1143[11]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_1_reg_1143[12]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_1_reg_1143[13]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_1_reg_1143[14]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_1_reg_1143[15]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_1_reg_1143[16]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_1_reg_1143[17]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_1_reg_1143[18]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_1_reg_1143[19]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_1_reg_1143[1]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_1_reg_1143[20]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_1_reg_1143[21]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_1_reg_1143[22]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_1_reg_1143[23]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_1_reg_1143[24]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_1_reg_1143[25]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_1_reg_1143[26]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_1_reg_1143[27]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_1_reg_1143[28]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_1_reg_1143[29]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_1_reg_1143[2]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_1_reg_1143[30]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_1_reg_1143[31]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_1_reg_1143[3]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_1_reg_1143[4]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_1_reg_1143[5]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_1_reg_1143[6]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_1_reg_1143[7]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_1_reg_1143[8]),
        .R(1'b0));
  FDRE \valIn_data_1_reg_1143_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_1_reg_1143[9]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_2_reg_1149[0]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_2_reg_1149[10]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_2_reg_1149[11]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_2_reg_1149[12]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_2_reg_1149[13]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_2_reg_1149[14]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_2_reg_1149[15]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_2_reg_1149[16]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_2_reg_1149[17]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_2_reg_1149[18]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_2_reg_1149[19]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_2_reg_1149[1]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_2_reg_1149[20]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_2_reg_1149[21]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_2_reg_1149[22]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_2_reg_1149[23]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_2_reg_1149[24]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_2_reg_1149[25]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_2_reg_1149[26]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_2_reg_1149[27]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_2_reg_1149[28]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_2_reg_1149[29]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_2_reg_1149[2]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_2_reg_1149[30]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_2_reg_1149[31]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_2_reg_1149[3]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_2_reg_1149[4]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_2_reg_1149[5]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_2_reg_1149[6]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_2_reg_1149[7]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_2_reg_1149[8]),
        .R(1'b0));
  FDRE \valIn_data_2_reg_1149_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_2_reg_1149[9]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_3_reg_1155[0]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_3_reg_1155[10]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_3_reg_1155[11]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_3_reg_1155[12]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_3_reg_1155[13]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_3_reg_1155[14]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_3_reg_1155[15]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_3_reg_1155[16]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_3_reg_1155[17]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_3_reg_1155[18]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_3_reg_1155[19]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_3_reg_1155[1]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_3_reg_1155[20]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_3_reg_1155[21]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_3_reg_1155[22]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_3_reg_1155[23]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_3_reg_1155[24]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_3_reg_1155[25]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_3_reg_1155[26]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_3_reg_1155[27]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_3_reg_1155[28]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_3_reg_1155[29]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_3_reg_1155[2]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_3_reg_1155[30]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_3_reg_1155[31]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_3_reg_1155[3]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_3_reg_1155[4]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_3_reg_1155[5]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_3_reg_1155[6]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_3_reg_1155[7]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_3_reg_1155[8]),
        .R(1'b0));
  FDRE \valIn_data_3_reg_1155_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_3_reg_1155[9]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_4_reg_1160[0]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_4_reg_1160[10]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_4_reg_1160[11]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_4_reg_1160[12]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_4_reg_1160[13]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_4_reg_1160[14]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_4_reg_1160[15]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_4_reg_1160[16]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_4_reg_1160[17]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_4_reg_1160[18]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_4_reg_1160[19]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_4_reg_1160[1]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_4_reg_1160[20]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_4_reg_1160[21]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_4_reg_1160[22]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_4_reg_1160[23]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_4_reg_1160[24]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_4_reg_1160[25]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_4_reg_1160[26]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_4_reg_1160[27]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_4_reg_1160[28]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_4_reg_1160[29]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_4_reg_1160[2]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_4_reg_1160[30]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_4_reg_1160[31]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_4_reg_1160[3]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_4_reg_1160[4]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_4_reg_1160[5]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_4_reg_1160[6]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_4_reg_1160[7]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_4_reg_1160[8]),
        .R(1'b0));
  FDRE \valIn_data_4_reg_1160_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_4_reg_1160[9]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_5_reg_1166[10]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_5_reg_1166[11]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_5_reg_1166[12]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_5_reg_1166[13]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_5_reg_1166[14]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_5_reg_1166[15]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_5_reg_1166[16]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_5_reg_1166[17]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_5_reg_1166[18]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_5_reg_1166[19]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_5_reg_1166[1]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_5_reg_1166[20]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_5_reg_1166[21]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_5_reg_1166[22]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_5_reg_1166[23]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_5_reg_1166[24]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_5_reg_1166[25]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_5_reg_1166[26]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_5_reg_1166[27]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_5_reg_1166[28]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_5_reg_1166[29]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_5_reg_1166[2]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_5_reg_1166[30]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_5_reg_1166[31]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_5_reg_1166[3]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_5_reg_1166[4]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_5_reg_1166[5]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_5_reg_1166[6]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_5_reg_1166[7]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_5_reg_1166[8]),
        .R(1'b0));
  FDRE \valIn_data_5_reg_1166_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_5_reg_1166[9]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(valIn_data_reg_1137[0]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(valIn_data_reg_1137[10]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(valIn_data_reg_1137[11]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(valIn_data_reg_1137[12]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(valIn_data_reg_1137[13]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(valIn_data_reg_1137[14]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(valIn_data_reg_1137[15]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(valIn_data_reg_1137[16]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(valIn_data_reg_1137[17]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(valIn_data_reg_1137[18]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(valIn_data_reg_1137[19]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(valIn_data_reg_1137[1]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(valIn_data_reg_1137[20]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(valIn_data_reg_1137[21]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(valIn_data_reg_1137[22]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(valIn_data_reg_1137[23]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(valIn_data_reg_1137[24]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(valIn_data_reg_1137[25]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(valIn_data_reg_1137[26]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(valIn_data_reg_1137[27]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(valIn_data_reg_1137[28]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(valIn_data_reg_1137[29]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(valIn_data_reg_1137[2]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(valIn_data_reg_1137[30]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(valIn_data_reg_1137[31]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(valIn_data_reg_1137[3]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(valIn_data_reg_1137[4]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(valIn_data_reg_1137[5]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(valIn_data_reg_1137[6]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(valIn_data_reg_1137[7]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(valIn_data_reg_1137[8]),
        .R(1'b0));
  FDRE \valIn_data_reg_1137_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(valIn_data_reg_1137[9]),
        .R(1'b0));
  FDRE \xp_reg_797_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[0]),
        .Q(xp_reg_797[0]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[10]),
        .Q(xp_reg_797[10]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[11]),
        .Q(xp_reg_797[11]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[12]),
        .Q(xp_reg_797[12]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[13]),
        .Q(xp_reg_797[13]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[14]),
        .Q(xp_reg_797[14]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[15]),
        .Q(xp_reg_797[15]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[16]),
        .Q(xp_reg_797[16]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[17]),
        .Q(xp_reg_797[17]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[18]),
        .Q(xp_reg_797[18]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[19]),
        .Q(xp_reg_797[19]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[1]),
        .Q(xp_reg_797[1]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[20]),
        .Q(xp_reg_797[20]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[21]),
        .Q(xp_reg_797[21]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[22]),
        .Q(xp_reg_797[22]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[23]),
        .Q(xp_reg_797[23]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[24]),
        .Q(xp_reg_797[24]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[25]),
        .Q(xp_reg_797[25]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[26]),
        .Q(xp_reg_797[26]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[27]),
        .Q(xp_reg_797[27]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[28]),
        .Q(xp_reg_797[28]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[29]),
        .Q(xp_reg_797[29]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[2]),
        .Q(xp_reg_797[2]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[30]),
        .Q(xp_reg_797[30]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[3]),
        .Q(xp_reg_797[3]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[4]),
        .Q(xp_reg_797[4]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[5]),
        .Q(xp_reg_797[5]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[6]),
        .Q(xp_reg_797[6]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[7]),
        .Q(xp_reg_797[7]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[8]),
        .Q(xp_reg_797[8]),
        .R(indvar_flatten6_reg_786));
  FDRE \xp_reg_797_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln158_reg_1319[9]),
        .Q(xp_reg_797[9]),
        .R(indvar_flatten6_reg_786));
  LUT1 #(
    .INIT(2'h1)) 
    \yp_fu_238[0]_i_1 
       (.I0(zext_ln156_reg_1301[0]),
        .O(yp_1_fu_1119_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[0]),
        .Q(yp_fu_238[0]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[10]),
        .Q(yp_fu_238[10]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[11]),
        .Q(yp_fu_238[11]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[12]),
        .Q(yp_fu_238[12]),
        .R(ap_NS_fsm[76]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_238_reg[12]_i_1 
       (.CI(\yp_fu_238_reg[8]_i_1_n_3 ),
        .CO({\yp_fu_238_reg[12]_i_1_n_3 ,\yp_fu_238_reg[12]_i_1_n_4 ,\yp_fu_238_reg[12]_i_1_n_5 ,\yp_fu_238_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_1119_p2[12:9]),
        .S(zext_ln156_reg_1301[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[13]),
        .Q(yp_fu_238[13]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[14]),
        .Q(yp_fu_238[14]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[15]),
        .Q(yp_fu_238[15]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[16]),
        .Q(yp_fu_238[16]),
        .R(ap_NS_fsm[76]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_238_reg[16]_i_1 
       (.CI(\yp_fu_238_reg[12]_i_1_n_3 ),
        .CO({\yp_fu_238_reg[16]_i_1_n_3 ,\yp_fu_238_reg[16]_i_1_n_4 ,\yp_fu_238_reg[16]_i_1_n_5 ,\yp_fu_238_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_1119_p2[16:13]),
        .S(zext_ln156_reg_1301[16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[17]),
        .Q(yp_fu_238[17]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[18]),
        .Q(yp_fu_238[18]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[19]),
        .Q(yp_fu_238[19]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[1]),
        .Q(yp_fu_238[1]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[20]),
        .Q(yp_fu_238[20]),
        .R(ap_NS_fsm[76]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_238_reg[20]_i_1 
       (.CI(\yp_fu_238_reg[16]_i_1_n_3 ),
        .CO({\yp_fu_238_reg[20]_i_1_n_3 ,\yp_fu_238_reg[20]_i_1_n_4 ,\yp_fu_238_reg[20]_i_1_n_5 ,\yp_fu_238_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_1119_p2[20:17]),
        .S(zext_ln156_reg_1301[20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[21]),
        .Q(yp_fu_238[21]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[22]),
        .Q(yp_fu_238[22]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[23]),
        .Q(yp_fu_238[23]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[24]),
        .Q(yp_fu_238[24]),
        .R(ap_NS_fsm[76]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_238_reg[24]_i_1 
       (.CI(\yp_fu_238_reg[20]_i_1_n_3 ),
        .CO({\yp_fu_238_reg[24]_i_1_n_3 ,\yp_fu_238_reg[24]_i_1_n_4 ,\yp_fu_238_reg[24]_i_1_n_5 ,\yp_fu_238_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_1119_p2[24:21]),
        .S(zext_ln156_reg_1301[24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[25]),
        .Q(yp_fu_238[25]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[26]),
        .Q(yp_fu_238[26]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[27]),
        .Q(yp_fu_238[27]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[28]),
        .Q(yp_fu_238[28]),
        .R(ap_NS_fsm[76]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_238_reg[28]_i_1 
       (.CI(\yp_fu_238_reg[24]_i_1_n_3 ),
        .CO({\yp_fu_238_reg[28]_i_1_n_3 ,\yp_fu_238_reg[28]_i_1_n_4 ,\yp_fu_238_reg[28]_i_1_n_5 ,\yp_fu_238_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_1119_p2[28:25]),
        .S(zext_ln156_reg_1301[28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[29]),
        .Q(yp_fu_238[29]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[2]),
        .Q(yp_fu_238[2]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[30]),
        .Q(yp_fu_238[30]),
        .R(ap_NS_fsm[76]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_238_reg[30]_i_1 
       (.CI(\yp_fu_238_reg[28]_i_1_n_3 ),
        .CO({\NLW_yp_fu_238_reg[30]_i_1_CO_UNCONNECTED [3:1],\yp_fu_238_reg[30]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_yp_fu_238_reg[30]_i_1_O_UNCONNECTED [3:2],yp_1_fu_1119_p2[30:29]}),
        .S({1'b0,1'b0,zext_ln156_reg_1301[30:29]}));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[3]),
        .Q(yp_fu_238[3]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[4]),
        .Q(yp_fu_238[4]),
        .R(ap_NS_fsm[76]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_238_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\yp_fu_238_reg[4]_i_1_n_3 ,\yp_fu_238_reg[4]_i_1_n_4 ,\yp_fu_238_reg[4]_i_1_n_5 ,\yp_fu_238_reg[4]_i_1_n_6 }),
        .CYINIT(zext_ln156_reg_1301[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_1119_p2[4:1]),
        .S(zext_ln156_reg_1301[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[5]),
        .Q(yp_fu_238[5]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[6]),
        .Q(yp_fu_238[6]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[7]),
        .Q(yp_fu_238[7]),
        .R(ap_NS_fsm[76]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[8]),
        .Q(yp_fu_238[8]),
        .R(ap_NS_fsm[76]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \yp_fu_238_reg[8]_i_1 
       (.CI(\yp_fu_238_reg[4]_i_1_n_3 ),
        .CO({\yp_fu_238_reg[8]_i_1_n_3 ,\yp_fu_238_reg[8]_i_1_n_4 ,\yp_fu_238_reg[8]_i_1_n_5 ,\yp_fu_238_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(yp_1_fu_1119_p2[8:5]),
        .S(zext_ln156_reg_1301[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \yp_fu_238_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(yp_1_fu_1119_p2[9]),
        .Q(yp_fu_238[9]),
        .R(ap_NS_fsm[76]));
  LUT2 #(
    .INIT(4'h8)) 
    \zext_ln156_reg_1301[30]_i_1 
       (.I0(p_0_in0_out),
        .I1(ap_CS_fsm_state78),
        .O(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[0]),
        .Q(zext_ln156_reg_1301[0]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[10]),
        .Q(zext_ln156_reg_1301[10]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[11]),
        .Q(zext_ln156_reg_1301[11]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[12]),
        .Q(zext_ln156_reg_1301[12]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[13]),
        .Q(zext_ln156_reg_1301[13]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[14]),
        .Q(zext_ln156_reg_1301[14]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[15]),
        .Q(zext_ln156_reg_1301[15]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[16]),
        .Q(zext_ln156_reg_1301[16]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[17]),
        .Q(zext_ln156_reg_1301[17]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[18]),
        .Q(zext_ln156_reg_1301[18]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[19]),
        .Q(zext_ln156_reg_1301[19]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[1]),
        .Q(zext_ln156_reg_1301[1]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[20]),
        .Q(zext_ln156_reg_1301[20]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[21]),
        .Q(zext_ln156_reg_1301[21]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[22]),
        .Q(zext_ln156_reg_1301[22]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[23]),
        .Q(zext_ln156_reg_1301[23]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[24]),
        .Q(zext_ln156_reg_1301[24]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[25]),
        .Q(zext_ln156_reg_1301[25]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[26]),
        .Q(zext_ln156_reg_1301[26]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[27]),
        .Q(zext_ln156_reg_1301[27]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[28]),
        .Q(zext_ln156_reg_1301[28]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[29]),
        .Q(zext_ln156_reg_1301[29]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[2]),
        .Q(zext_ln156_reg_1301[2]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[30]),
        .Q(zext_ln156_reg_1301[30]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[3]),
        .Q(zext_ln156_reg_1301[3]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[4]),
        .Q(zext_ln156_reg_1301[4]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[5]),
        .Q(zext_ln156_reg_1301[5]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[6]),
        .Q(zext_ln156_reg_1301[6]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[7]),
        .Q(zext_ln156_reg_1301[7]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[8]),
        .Q(zext_ln156_reg_1301[8]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
  FDRE \zext_ln156_reg_1301_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state78),
        .D(yp_fu_238[9]),
        .Q(zext_ln156_reg_1301[9]),
        .R(\zext_ln156_reg_1301[30]_i_1_n_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_acc_RAM_2P_LUTRAM_1R1W
   (add_ln178_fu_211_p2,
    \ap_CS_fsm_reg[82] ,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[24]_0 ,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[71] ,
    \ap_CS_fsm_reg[43] ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[58] ,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[21] ,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[40] ,
    \ap_CS_fsm_reg[30] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[58]_0 ,
    \ap_CS_fsm_reg[48] ,
    \ap_CS_fsm_reg[49] ,
    \ap_CS_fsm_reg[46] ,
    \ap_CS_fsm_reg[57] ,
    \ap_CS_fsm_reg[40]_0 ,
    \ap_CS_fsm_reg[41] ,
    \ap_CS_fsm_reg[59] ,
    \ap_CS_fsm_reg[58]_1 ,
    \ap_CS_fsm_reg[58]_2 ,
    \ap_CS_fsm_reg[40]_1 ,
    \ap_CS_fsm_reg[41]_0 ,
    \ap_CS_fsm_reg[57]_0 ,
    \ap_CS_fsm_reg[68] ,
    \ap_CS_fsm_reg[68]_0 ,
    \ap_CS_fsm_reg[65] ,
    \ap_CS_fsm_reg[68]_1 ,
    \ap_CS_fsm_reg[66] ,
    \ap_CS_fsm_reg[54] ,
    \ap_CS_fsm_reg[54]_0 ,
    \ap_CS_fsm_reg[64] ,
    \ap_CS_fsm_reg[65]_0 ,
    \ap_CS_fsm_reg[50] ,
    \ap_CS_fsm_reg[34] ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[28]_0 ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[22]_1 ,
    \ap_CS_fsm_reg[38] ,
    O11,
    tmp_1_fu_188_p11,
    \add_ln178_reg_262_reg[31] ,
    Q,
    ap_clk,
    d1,
    p_0_in,
    address1,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0,
    E,
    \q1_reg[31]_0 );
  output [31:0]add_ln178_fu_211_p2;
  output \ap_CS_fsm_reg[82] ;
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[24] ;
  output \ap_CS_fsm_reg[24]_0 ;
  output \ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[17] ;
  output \ap_CS_fsm_reg[71] ;
  output \ap_CS_fsm_reg[43] ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[58] ;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[21] ;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[40] ;
  output \ap_CS_fsm_reg[30] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output \ap_CS_fsm_reg[58]_0 ;
  output \ap_CS_fsm_reg[48] ;
  output \ap_CS_fsm_reg[49] ;
  output \ap_CS_fsm_reg[46] ;
  output \ap_CS_fsm_reg[57] ;
  output \ap_CS_fsm_reg[40]_0 ;
  output \ap_CS_fsm_reg[41] ;
  output \ap_CS_fsm_reg[59] ;
  output \ap_CS_fsm_reg[58]_1 ;
  output \ap_CS_fsm_reg[58]_2 ;
  output \ap_CS_fsm_reg[40]_1 ;
  output \ap_CS_fsm_reg[41]_0 ;
  output \ap_CS_fsm_reg[57]_0 ;
  output \ap_CS_fsm_reg[68] ;
  output \ap_CS_fsm_reg[68]_0 ;
  output \ap_CS_fsm_reg[65] ;
  output \ap_CS_fsm_reg[68]_1 ;
  output \ap_CS_fsm_reg[66] ;
  output \ap_CS_fsm_reg[54] ;
  output \ap_CS_fsm_reg[54]_0 ;
  output \ap_CS_fsm_reg[64] ;
  output \ap_CS_fsm_reg[65]_0 ;
  output \ap_CS_fsm_reg[50] ;
  output \ap_CS_fsm_reg[34] ;
  output \ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[27] ;
  output \ap_CS_fsm_reg[28]_0 ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[22]_0 ;
  output \ap_CS_fsm_reg[22]_1 ;
  output \ap_CS_fsm_reg[38] ;
  output [31:0]O11;
  input [0:0]tmp_1_fu_188_p11;
  input [30:0]\add_ln178_reg_262_reg[31] ;
  input [65:0]Q;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [5:0]address1;
  input [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0;
  input [0:0]E;
  input [0:0]\q1_reg[31]_0 ;

  wire [0:0]E;
  wire [31:0]O11;
  wire [65:0]Q;
  wire [31:0]acc_q1;
  wire [31:0]add_ln178_fu_211_p2;
  wire \add_ln178_reg_262[11]_i_2_n_3 ;
  wire \add_ln178_reg_262[11]_i_3_n_3 ;
  wire \add_ln178_reg_262[11]_i_4_n_3 ;
  wire \add_ln178_reg_262[11]_i_5_n_3 ;
  wire \add_ln178_reg_262[15]_i_2_n_3 ;
  wire \add_ln178_reg_262[15]_i_3_n_3 ;
  wire \add_ln178_reg_262[15]_i_4_n_3 ;
  wire \add_ln178_reg_262[15]_i_5_n_3 ;
  wire \add_ln178_reg_262[19]_i_2_n_3 ;
  wire \add_ln178_reg_262[19]_i_3_n_3 ;
  wire \add_ln178_reg_262[19]_i_4_n_3 ;
  wire \add_ln178_reg_262[19]_i_5_n_3 ;
  wire \add_ln178_reg_262[23]_i_2_n_3 ;
  wire \add_ln178_reg_262[23]_i_3_n_3 ;
  wire \add_ln178_reg_262[23]_i_4_n_3 ;
  wire \add_ln178_reg_262[23]_i_5_n_3 ;
  wire \add_ln178_reg_262[27]_i_2_n_3 ;
  wire \add_ln178_reg_262[27]_i_3_n_3 ;
  wire \add_ln178_reg_262[27]_i_4_n_3 ;
  wire \add_ln178_reg_262[27]_i_5_n_3 ;
  wire \add_ln178_reg_262[31]_i_2_n_3 ;
  wire \add_ln178_reg_262[31]_i_3_n_3 ;
  wire \add_ln178_reg_262[31]_i_4_n_3 ;
  wire \add_ln178_reg_262[31]_i_5_n_3 ;
  wire \add_ln178_reg_262[3]_i_2_n_3 ;
  wire \add_ln178_reg_262[3]_i_3_n_3 ;
  wire \add_ln178_reg_262[3]_i_4_n_3 ;
  wire \add_ln178_reg_262[3]_i_5_n_3 ;
  wire \add_ln178_reg_262[7]_i_2_n_3 ;
  wire \add_ln178_reg_262[7]_i_3_n_3 ;
  wire \add_ln178_reg_262[7]_i_4_n_3 ;
  wire \add_ln178_reg_262[7]_i_5_n_3 ;
  wire \add_ln178_reg_262_reg[11]_i_1_n_3 ;
  wire \add_ln178_reg_262_reg[11]_i_1_n_4 ;
  wire \add_ln178_reg_262_reg[11]_i_1_n_5 ;
  wire \add_ln178_reg_262_reg[11]_i_1_n_6 ;
  wire \add_ln178_reg_262_reg[15]_i_1_n_3 ;
  wire \add_ln178_reg_262_reg[15]_i_1_n_4 ;
  wire \add_ln178_reg_262_reg[15]_i_1_n_5 ;
  wire \add_ln178_reg_262_reg[15]_i_1_n_6 ;
  wire \add_ln178_reg_262_reg[19]_i_1_n_3 ;
  wire \add_ln178_reg_262_reg[19]_i_1_n_4 ;
  wire \add_ln178_reg_262_reg[19]_i_1_n_5 ;
  wire \add_ln178_reg_262_reg[19]_i_1_n_6 ;
  wire \add_ln178_reg_262_reg[23]_i_1_n_3 ;
  wire \add_ln178_reg_262_reg[23]_i_1_n_4 ;
  wire \add_ln178_reg_262_reg[23]_i_1_n_5 ;
  wire \add_ln178_reg_262_reg[23]_i_1_n_6 ;
  wire \add_ln178_reg_262_reg[27]_i_1_n_3 ;
  wire \add_ln178_reg_262_reg[27]_i_1_n_4 ;
  wire \add_ln178_reg_262_reg[27]_i_1_n_5 ;
  wire \add_ln178_reg_262_reg[27]_i_1_n_6 ;
  wire [30:0]\add_ln178_reg_262_reg[31] ;
  wire \add_ln178_reg_262_reg[31]_i_1_n_4 ;
  wire \add_ln178_reg_262_reg[31]_i_1_n_5 ;
  wire \add_ln178_reg_262_reg[31]_i_1_n_6 ;
  wire \add_ln178_reg_262_reg[3]_i_1_n_3 ;
  wire \add_ln178_reg_262_reg[3]_i_1_n_4 ;
  wire \add_ln178_reg_262_reg[3]_i_1_n_5 ;
  wire \add_ln178_reg_262_reg[3]_i_1_n_6 ;
  wire \add_ln178_reg_262_reg[7]_i_1_n_3 ;
  wire \add_ln178_reg_262_reg[7]_i_1_n_4 ;
  wire \add_ln178_reg_262_reg[7]_i_1_n_5 ;
  wire \add_ln178_reg_262_reg[7]_i_1_n_6 ;
  wire [5:0]address1;
  wire \ap_CS_fsm[1]_i_17_n_3 ;
  wire \ap_CS_fsm[1]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire \ap_CS_fsm_reg[22]_1 ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[28]_0 ;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[34] ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[40] ;
  wire \ap_CS_fsm_reg[40]_0 ;
  wire \ap_CS_fsm_reg[40]_1 ;
  wire \ap_CS_fsm_reg[41] ;
  wire \ap_CS_fsm_reg[41]_0 ;
  wire \ap_CS_fsm_reg[43] ;
  wire \ap_CS_fsm_reg[46] ;
  wire \ap_CS_fsm_reg[48] ;
  wire \ap_CS_fsm_reg[49] ;
  wire \ap_CS_fsm_reg[50] ;
  wire \ap_CS_fsm_reg[54] ;
  wire \ap_CS_fsm_reg[54]_0 ;
  wire \ap_CS_fsm_reg[57] ;
  wire \ap_CS_fsm_reg[57]_0 ;
  wire \ap_CS_fsm_reg[58] ;
  wire \ap_CS_fsm_reg[58]_0 ;
  wire \ap_CS_fsm_reg[58]_1 ;
  wire \ap_CS_fsm_reg[58]_2 ;
  wire \ap_CS_fsm_reg[59] ;
  wire \ap_CS_fsm_reg[64] ;
  wire \ap_CS_fsm_reg[65] ;
  wire \ap_CS_fsm_reg[65]_0 ;
  wire \ap_CS_fsm_reg[66] ;
  wire \ap_CS_fsm_reg[68] ;
  wire \ap_CS_fsm_reg[68]_0 ;
  wire \ap_CS_fsm_reg[68]_1 ;
  wire \ap_CS_fsm_reg[71] ;
  wire \ap_CS_fsm_reg[82] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire [31:0]d1;
  wire [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0;
  wire p_0_in;
  wire [31:0]q10;
  wire [0:0]\q1_reg[31]_0 ;
  wire ram_reg_0_63_0_0_i_40_n_3;
  wire ram_reg_0_63_0_0_i_41_n_3;
  wire ram_reg_0_63_0_0_i_47_n_3;
  wire ram_reg_0_63_0_0_i_48_n_3;
  wire ram_reg_0_63_0_0_i_54_n_3;
  wire ram_reg_0_63_0_0_i_55_n_3;
  wire ram_reg_0_63_0_0_i_56_n_3;
  wire ram_reg_0_63_0_0_i_57_n_3;
  wire ram_reg_0_63_0_0_i_61_n_3;
  wire ram_reg_0_63_0_0_i_62_n_3;
  wire ram_reg_0_63_0_0_i_63_n_3;
  wire ram_reg_0_63_0_0_i_64_n_3;
  wire ram_reg_0_63_0_0_i_68_n_3;
  wire ram_reg_0_63_0_0_i_71_n_3;
  wire ram_reg_0_63_0_0_i_72_n_3;
  wire ram_reg_0_63_0_0_i_73_n_3;
  wire ram_reg_0_63_0_0_i_74_n_3;
  wire ram_reg_0_63_0_0_i_75_n_3;
  wire ram_reg_0_63_0_0_i_76_n_3;
  wire ram_reg_0_63_0_0_i_77_n_3;
  wire ram_reg_0_63_0_0_i_79_n_3;
  wire ram_reg_0_63_0_0_i_80_n_3;
  wire ram_reg_0_63_0_0_n_3;
  wire ram_reg_0_63_10_10_n_3;
  wire ram_reg_0_63_11_11_n_3;
  wire ram_reg_0_63_12_12_n_3;
  wire ram_reg_0_63_13_13_n_3;
  wire ram_reg_0_63_14_14_n_3;
  wire ram_reg_0_63_15_15_n_3;
  wire ram_reg_0_63_16_16_n_3;
  wire ram_reg_0_63_17_17_n_3;
  wire ram_reg_0_63_18_18_n_3;
  wire ram_reg_0_63_19_19_n_3;
  wire ram_reg_0_63_1_1_n_3;
  wire ram_reg_0_63_20_20_n_3;
  wire ram_reg_0_63_21_21_n_3;
  wire ram_reg_0_63_22_22_n_3;
  wire ram_reg_0_63_23_23_n_3;
  wire ram_reg_0_63_24_24_n_3;
  wire ram_reg_0_63_25_25_n_3;
  wire ram_reg_0_63_26_26_n_3;
  wire ram_reg_0_63_27_27_n_3;
  wire ram_reg_0_63_28_28_n_3;
  wire ram_reg_0_63_29_29_n_3;
  wire ram_reg_0_63_2_2_n_3;
  wire ram_reg_0_63_30_30_n_3;
  wire ram_reg_0_63_31_31_n_3;
  wire ram_reg_0_63_3_3_n_3;
  wire ram_reg_0_63_4_4_n_3;
  wire ram_reg_0_63_5_5_n_3;
  wire ram_reg_0_63_6_6_n_3;
  wire ram_reg_0_63_7_7_n_3;
  wire ram_reg_0_63_8_8_n_3;
  wire ram_reg_0_63_9_9_n_3;
  wire [0:0]tmp_1_fu_188_p11;
  wire [3:3]\NLW_add_ln178_reg_262_reg[31]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[11]_i_2 
       (.I0(acc_q1[11]),
        .I1(\add_ln178_reg_262_reg[31] [11]),
        .O(\add_ln178_reg_262[11]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[11]_i_3 
       (.I0(acc_q1[10]),
        .I1(\add_ln178_reg_262_reg[31] [10]),
        .O(\add_ln178_reg_262[11]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[11]_i_4 
       (.I0(acc_q1[9]),
        .I1(\add_ln178_reg_262_reg[31] [9]),
        .O(\add_ln178_reg_262[11]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[11]_i_5 
       (.I0(acc_q1[8]),
        .I1(\add_ln178_reg_262_reg[31] [8]),
        .O(\add_ln178_reg_262[11]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[15]_i_2 
       (.I0(acc_q1[15]),
        .I1(\add_ln178_reg_262_reg[31] [15]),
        .O(\add_ln178_reg_262[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[15]_i_3 
       (.I0(acc_q1[14]),
        .I1(\add_ln178_reg_262_reg[31] [14]),
        .O(\add_ln178_reg_262[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[15]_i_4 
       (.I0(acc_q1[13]),
        .I1(\add_ln178_reg_262_reg[31] [13]),
        .O(\add_ln178_reg_262[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[15]_i_5 
       (.I0(acc_q1[12]),
        .I1(\add_ln178_reg_262_reg[31] [12]),
        .O(\add_ln178_reg_262[15]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[19]_i_2 
       (.I0(acc_q1[19]),
        .I1(\add_ln178_reg_262_reg[31] [19]),
        .O(\add_ln178_reg_262[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[19]_i_3 
       (.I0(acc_q1[18]),
        .I1(\add_ln178_reg_262_reg[31] [18]),
        .O(\add_ln178_reg_262[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[19]_i_4 
       (.I0(acc_q1[17]),
        .I1(\add_ln178_reg_262_reg[31] [17]),
        .O(\add_ln178_reg_262[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[19]_i_5 
       (.I0(acc_q1[16]),
        .I1(\add_ln178_reg_262_reg[31] [16]),
        .O(\add_ln178_reg_262[19]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[23]_i_2 
       (.I0(acc_q1[23]),
        .I1(\add_ln178_reg_262_reg[31] [23]),
        .O(\add_ln178_reg_262[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[23]_i_3 
       (.I0(acc_q1[22]),
        .I1(\add_ln178_reg_262_reg[31] [22]),
        .O(\add_ln178_reg_262[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[23]_i_4 
       (.I0(acc_q1[21]),
        .I1(\add_ln178_reg_262_reg[31] [21]),
        .O(\add_ln178_reg_262[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[23]_i_5 
       (.I0(acc_q1[20]),
        .I1(\add_ln178_reg_262_reg[31] [20]),
        .O(\add_ln178_reg_262[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[27]_i_2 
       (.I0(acc_q1[27]),
        .I1(\add_ln178_reg_262_reg[31] [27]),
        .O(\add_ln178_reg_262[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[27]_i_3 
       (.I0(acc_q1[26]),
        .I1(\add_ln178_reg_262_reg[31] [26]),
        .O(\add_ln178_reg_262[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[27]_i_4 
       (.I0(acc_q1[25]),
        .I1(\add_ln178_reg_262_reg[31] [25]),
        .O(\add_ln178_reg_262[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[27]_i_5 
       (.I0(acc_q1[24]),
        .I1(\add_ln178_reg_262_reg[31] [24]),
        .O(\add_ln178_reg_262[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[31]_i_2 
       (.I0(acc_q1[31]),
        .I1(tmp_1_fu_188_p11),
        .O(\add_ln178_reg_262[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[31]_i_3 
       (.I0(acc_q1[30]),
        .I1(\add_ln178_reg_262_reg[31] [30]),
        .O(\add_ln178_reg_262[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[31]_i_4 
       (.I0(acc_q1[29]),
        .I1(\add_ln178_reg_262_reg[31] [29]),
        .O(\add_ln178_reg_262[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[31]_i_5 
       (.I0(acc_q1[28]),
        .I1(\add_ln178_reg_262_reg[31] [28]),
        .O(\add_ln178_reg_262[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[3]_i_2 
       (.I0(acc_q1[3]),
        .I1(\add_ln178_reg_262_reg[31] [3]),
        .O(\add_ln178_reg_262[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[3]_i_3 
       (.I0(acc_q1[2]),
        .I1(\add_ln178_reg_262_reg[31] [2]),
        .O(\add_ln178_reg_262[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[3]_i_4 
       (.I0(acc_q1[1]),
        .I1(\add_ln178_reg_262_reg[31] [1]),
        .O(\add_ln178_reg_262[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[3]_i_5 
       (.I0(acc_q1[0]),
        .I1(\add_ln178_reg_262_reg[31] [0]),
        .O(\add_ln178_reg_262[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[7]_i_2 
       (.I0(acc_q1[7]),
        .I1(\add_ln178_reg_262_reg[31] [7]),
        .O(\add_ln178_reg_262[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[7]_i_3 
       (.I0(acc_q1[6]),
        .I1(\add_ln178_reg_262_reg[31] [6]),
        .O(\add_ln178_reg_262[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[7]_i_4 
       (.I0(acc_q1[5]),
        .I1(\add_ln178_reg_262_reg[31] [5]),
        .O(\add_ln178_reg_262[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln178_reg_262[7]_i_5 
       (.I0(acc_q1[4]),
        .I1(\add_ln178_reg_262_reg[31] [4]),
        .O(\add_ln178_reg_262[7]_i_5_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_262_reg[11]_i_1 
       (.CI(\add_ln178_reg_262_reg[7]_i_1_n_3 ),
        .CO({\add_ln178_reg_262_reg[11]_i_1_n_3 ,\add_ln178_reg_262_reg[11]_i_1_n_4 ,\add_ln178_reg_262_reg[11]_i_1_n_5 ,\add_ln178_reg_262_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[11:8]),
        .O(add_ln178_fu_211_p2[11:8]),
        .S({\add_ln178_reg_262[11]_i_2_n_3 ,\add_ln178_reg_262[11]_i_3_n_3 ,\add_ln178_reg_262[11]_i_4_n_3 ,\add_ln178_reg_262[11]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_262_reg[15]_i_1 
       (.CI(\add_ln178_reg_262_reg[11]_i_1_n_3 ),
        .CO({\add_ln178_reg_262_reg[15]_i_1_n_3 ,\add_ln178_reg_262_reg[15]_i_1_n_4 ,\add_ln178_reg_262_reg[15]_i_1_n_5 ,\add_ln178_reg_262_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[15:12]),
        .O(add_ln178_fu_211_p2[15:12]),
        .S({\add_ln178_reg_262[15]_i_2_n_3 ,\add_ln178_reg_262[15]_i_3_n_3 ,\add_ln178_reg_262[15]_i_4_n_3 ,\add_ln178_reg_262[15]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_262_reg[19]_i_1 
       (.CI(\add_ln178_reg_262_reg[15]_i_1_n_3 ),
        .CO({\add_ln178_reg_262_reg[19]_i_1_n_3 ,\add_ln178_reg_262_reg[19]_i_1_n_4 ,\add_ln178_reg_262_reg[19]_i_1_n_5 ,\add_ln178_reg_262_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[19:16]),
        .O(add_ln178_fu_211_p2[19:16]),
        .S({\add_ln178_reg_262[19]_i_2_n_3 ,\add_ln178_reg_262[19]_i_3_n_3 ,\add_ln178_reg_262[19]_i_4_n_3 ,\add_ln178_reg_262[19]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_262_reg[23]_i_1 
       (.CI(\add_ln178_reg_262_reg[19]_i_1_n_3 ),
        .CO({\add_ln178_reg_262_reg[23]_i_1_n_3 ,\add_ln178_reg_262_reg[23]_i_1_n_4 ,\add_ln178_reg_262_reg[23]_i_1_n_5 ,\add_ln178_reg_262_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[23:20]),
        .O(add_ln178_fu_211_p2[23:20]),
        .S({\add_ln178_reg_262[23]_i_2_n_3 ,\add_ln178_reg_262[23]_i_3_n_3 ,\add_ln178_reg_262[23]_i_4_n_3 ,\add_ln178_reg_262[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_262_reg[27]_i_1 
       (.CI(\add_ln178_reg_262_reg[23]_i_1_n_3 ),
        .CO({\add_ln178_reg_262_reg[27]_i_1_n_3 ,\add_ln178_reg_262_reg[27]_i_1_n_4 ,\add_ln178_reg_262_reg[27]_i_1_n_5 ,\add_ln178_reg_262_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[27:24]),
        .O(add_ln178_fu_211_p2[27:24]),
        .S({\add_ln178_reg_262[27]_i_2_n_3 ,\add_ln178_reg_262[27]_i_3_n_3 ,\add_ln178_reg_262[27]_i_4_n_3 ,\add_ln178_reg_262[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_262_reg[31]_i_1 
       (.CI(\add_ln178_reg_262_reg[27]_i_1_n_3 ),
        .CO({\NLW_add_ln178_reg_262_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln178_reg_262_reg[31]_i_1_n_4 ,\add_ln178_reg_262_reg[31]_i_1_n_5 ,\add_ln178_reg_262_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,acc_q1[30:28]}),
        .O(add_ln178_fu_211_p2[31:28]),
        .S({\add_ln178_reg_262[31]_i_2_n_3 ,\add_ln178_reg_262[31]_i_3_n_3 ,\add_ln178_reg_262[31]_i_4_n_3 ,\add_ln178_reg_262[31]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_262_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln178_reg_262_reg[3]_i_1_n_3 ,\add_ln178_reg_262_reg[3]_i_1_n_4 ,\add_ln178_reg_262_reg[3]_i_1_n_5 ,\add_ln178_reg_262_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[3:0]),
        .O(add_ln178_fu_211_p2[3:0]),
        .S({\add_ln178_reg_262[3]_i_2_n_3 ,\add_ln178_reg_262[3]_i_3_n_3 ,\add_ln178_reg_262[3]_i_4_n_3 ,\add_ln178_reg_262[3]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln178_reg_262_reg[7]_i_1 
       (.CI(\add_ln178_reg_262_reg[3]_i_1_n_3 ),
        .CO({\add_ln178_reg_262_reg[7]_i_1_n_3 ,\add_ln178_reg_262_reg[7]_i_1_n_4 ,\add_ln178_reg_262_reg[7]_i_1_n_5 ,\add_ln178_reg_262_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(acc_q1[7:4]),
        .O(add_ln178_fu_211_p2[7:4]),
        .S({\add_ln178_reg_262[7]_i_2_n_3 ,\add_ln178_reg_262[7]_i_3_n_3 ,\add_ln178_reg_262[7]_i_4_n_3 ,\add_ln178_reg_262[7]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(Q[49]),
        .I1(Q[48]),
        .I2(\ap_CS_fsm_reg[66] ),
        .I3(Q[61]),
        .I4(Q[60]),
        .I5(\ap_CS_fsm_reg[54] ),
        .O(\ap_CS_fsm_reg[57]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(\ap_CS_fsm_reg[50] ),
        .I1(Q[33]),
        .I2(Q[30]),
        .I3(Q[31]),
        .I4(Q[32]),
        .I5(\ap_CS_fsm[1]_i_17_n_3 ),
        .O(\ap_CS_fsm_reg[41]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\ap_CS_fsm_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_17 
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(\ap_CS_fsm[1]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_7_n_3 ),
        .I1(Q[50]),
        .I2(\ap_CS_fsm_reg[30] ),
        .I3(Q[25]),
        .I4(Q[24]),
        .O(\ap_CS_fsm_reg[58] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(Q[52]),
        .I1(Q[53]),
        .I2(Q[55]),
        .I3(Q[54]),
        .I4(\ap_CS_fsm_reg[64] ),
        .I5(Q[51]),
        .O(\ap_CS_fsm[1]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(Q[35]),
        .I1(Q[34]),
        .I2(Q[39]),
        .I3(Q[41]),
        .I4(Q[40]),
        .I5(\ap_CS_fsm_reg[46] ),
        .O(\ap_CS_fsm_reg[43] ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[83]_i_11 
       (.I0(Q[58]),
        .I1(Q[59]),
        .O(\ap_CS_fsm_reg[66] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[83]_i_13 
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(Q[13]),
        .O(\ap_CS_fsm_reg[22]_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[83]_i_14 
       (.I0(Q[38]),
        .I1(Q[36]),
        .I2(Q[37]),
        .O(\ap_CS_fsm_reg[46] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[83]_i_15 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[21]),
        .I3(Q[19]),
        .I4(Q[18]),
        .I5(Q[20]),
        .O(\ap_CS_fsm_reg[30] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[83]_i_16 
       (.I0(Q[42]),
        .I1(Q[43]),
        .I2(Q[45]),
        .I3(Q[44]),
        .O(\ap_CS_fsm_reg[50] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[83]_i_17 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[11]),
        .I3(Q[10]),
        .O(\ap_CS_fsm_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[83]_i_19 
       (.I0(Q[40]),
        .I1(Q[41]),
        .O(\ap_CS_fsm_reg[48] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[83]_i_23 
       (.I0(Q[46]),
        .I1(Q[47]),
        .O(\ap_CS_fsm_reg[54] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[83]_i_24 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[83]_i_25 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(Q[29]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(\ap_CS_fsm_reg[34] ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[83]_i_9 
       (.I0(Q[56]),
        .I1(Q[57]),
        .O(\ap_CS_fsm_reg[64] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_0_0_n_3),
        .Q(O11[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_10_10_n_3),
        .Q(O11[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_11_11_n_3),
        .Q(O11[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_12_12_n_3),
        .Q(O11[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_13_13_n_3),
        .Q(O11[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_14_14_n_3),
        .Q(O11[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_15_15_n_3),
        .Q(O11[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_16_16_n_3),
        .Q(O11[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_17_17_n_3),
        .Q(O11[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_18_18_n_3),
        .Q(O11[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_19_19_n_3),
        .Q(O11[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_1_1_n_3),
        .Q(O11[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_20_20_n_3),
        .Q(O11[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_21_21_n_3),
        .Q(O11[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_22_22_n_3),
        .Q(O11[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_23_23_n_3),
        .Q(O11[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_24_24_n_3),
        .Q(O11[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_25_25_n_3),
        .Q(O11[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_26_26_n_3),
        .Q(O11[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_27_27_n_3),
        .Q(O11[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_28_28_n_3),
        .Q(O11[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_29_29_n_3),
        .Q(O11[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_2_2_n_3),
        .Q(O11[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_30_30_n_3),
        .Q(O11[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_31_31_n_3),
        .Q(O11[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_3_3_n_3),
        .Q(O11[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_4_4_n_3),
        .Q(O11[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_5_5_n_3),
        .Q(O11[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_6_6_n_3),
        .Q(O11[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_7_7_n_3),
        .Q(O11[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_8_8_n_3),
        .Q(O11[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_9_9_n_3),
        .Q(O11[9]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[0]),
        .Q(acc_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[10]),
        .Q(acc_q1[10]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[11]),
        .Q(acc_q1[11]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[12]),
        .Q(acc_q1[12]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[13]),
        .Q(acc_q1[13]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[14]),
        .Q(acc_q1[14]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[15]),
        .Q(acc_q1[15]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[16]),
        .Q(acc_q1[16]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[17]),
        .Q(acc_q1[17]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[18]),
        .Q(acc_q1[18]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[19]),
        .Q(acc_q1[19]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[1]),
        .Q(acc_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[20]),
        .Q(acc_q1[20]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[21]),
        .Q(acc_q1[21]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[22]),
        .Q(acc_q1[22]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[23]),
        .Q(acc_q1[23]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[24]),
        .Q(acc_q1[24]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[25]),
        .Q(acc_q1[25]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[26]),
        .Q(acc_q1[26]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[27]),
        .Q(acc_q1[27]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[28]),
        .Q(acc_q1[28]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[29]),
        .Q(acc_q1[29]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[2]),
        .Q(acc_q1[2]),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[30]),
        .Q(acc_q1[30]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[31]),
        .Q(acc_q1[31]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[3]),
        .Q(acc_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[4]),
        .Q(acc_q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[5]),
        .Q(acc_q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[6]),
        .Q(acc_q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[7]),
        .Q(acc_q1[7]),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[8]),
        .Q(acc_q1[8]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(\q1_reg[31]_0 ),
        .D(q10[9]),
        .Q(acc_q1[9]),
        .R(1'b0));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1D ram_reg_0_63_0_0
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[0]),
        .DPO(ram_reg_0_63_0_0_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFF00F1)) 
    ram_reg_0_63_0_0_i_13
       (.I0(ram_reg_0_63_0_0_i_47_n_3),
        .I1(Q[60]),
        .I2(Q[61]),
        .I3(Q[62]),
        .I4(Q[63]),
        .O(\ap_CS_fsm_reg[68]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_0_63_0_0_i_14
       (.I0(Q[51]),
        .I1(Q[57]),
        .I2(Q[56]),
        .I3(ram_reg_0_63_0_0_i_48_n_3),
        .I4(\ap_CS_fsm_reg[68]_1 ),
        .I5(\ap_CS_fsm_reg[66] ),
        .O(\ap_CS_fsm_reg[59] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_0_63_0_0_i_16
       (.I0(Q[32]),
        .I1(Q[31]),
        .I2(Q[30]),
        .I3(\ap_CS_fsm_reg[34] ),
        .I4(\ap_CS_fsm_reg[41] ),
        .I5(\ap_CS_fsm_reg[57] ),
        .O(\ap_CS_fsm_reg[40] ));
  LUT6 #(
    .INIT(64'h4545004500450045)) 
    ram_reg_0_63_0_0_i_17
       (.I0(ram_reg_0_63_0_0_i_54_n_3),
        .I1(Q[50]),
        .I2(Q[49]),
        .I3(\ap_CS_fsm_reg[57] ),
        .I4(ram_reg_0_63_0_0_i_55_n_3),
        .I5(ram_reg_0_63_0_0_i_56_n_3),
        .O(\ap_CS_fsm_reg[58]_2 ));
  LUT5 #(
    .INIT(32'hFFFFFF01)) 
    ram_reg_0_63_0_0_i_18
       (.I0(ram_reg_0_63_0_0_i_57_n_3),
        .I1(Q[60]),
        .I2(Q[61]),
        .I3(Q[62]),
        .I4(Q[63]),
        .O(\ap_CS_fsm_reg[68] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    ram_reg_0_63_0_0_i_20
       (.I0(\ap_CS_fsm_reg[40] ),
        .I1(\ap_CS_fsm_reg[30] ),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ap_CS_fsm_reg[25] ));
  LUT6 #(
    .INIT(64'hFCFDFCFDFCFDFCFC)) 
    ram_reg_0_63_0_0_i_21
       (.I0(Q[20]),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[21]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(\ap_CS_fsm_reg[28] ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBABABBBA)) 
    ram_reg_0_63_0_0_i_22
       (.I0(Q[50]),
        .I1(ram_reg_0_63_0_0_i_61_n_3),
        .I2(ram_reg_0_63_0_0_i_62_n_3),
        .I3(ram_reg_0_63_0_0_i_63_n_3),
        .I4(\ap_CS_fsm_reg[48] ),
        .I5(ram_reg_0_63_0_0_i_64_n_3),
        .O(\ap_CS_fsm_reg[58]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    ram_reg_0_63_0_0_i_23
       (.I0(\ap_CS_fsm_reg[68]_1 ),
        .I1(Q[57]),
        .I2(Q[56]),
        .I3(Q[59]),
        .I4(Q[58]),
        .I5(ram_reg_0_63_0_0_i_48_n_3),
        .O(\ap_CS_fsm_reg[65] ));
  LUT6 #(
    .INIT(64'h1110FFFF00000000)) 
    ram_reg_0_63_0_0_i_25
       (.I0(Q[41]),
        .I1(Q[40]),
        .I2(\ap_CS_fsm_reg[46] ),
        .I3(Q[39]),
        .I4(ram_reg_0_63_0_0_i_68_n_3),
        .I5(\ap_CS_fsm_reg[57] ),
        .O(\ap_CS_fsm_reg[49] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    ram_reg_0_63_0_0_i_26
       (.I0(Q[46]),
        .I1(Q[45]),
        .I2(Q[47]),
        .I3(Q[44]),
        .I4(\ap_CS_fsm_reg[58]_1 ),
        .O(\ap_CS_fsm_reg[54]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_63_0_0_i_27
       (.I0(Q[57]),
        .I1(Q[56]),
        .I2(Q[59]),
        .I3(Q[58]),
        .O(\ap_CS_fsm_reg[65]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_63_0_0_i_28
       (.I0(Q[60]),
        .I1(Q[61]),
        .I2(Q[62]),
        .I3(Q[63]),
        .O(\ap_CS_fsm_reg[68]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    ram_reg_0_63_0_0_i_29
       (.I0(Q[16]),
        .I1(Q[17]),
        .I2(\ap_CS_fsm_reg[30] ),
        .I3(Q[15]),
        .O(\ap_CS_fsm_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF10000)) 
    ram_reg_0_63_0_0_i_31
       (.I0(\ap_CS_fsm_reg[41] ),
        .I1(Q[32]),
        .I2(\ap_CS_fsm_reg[48] ),
        .I3(ram_reg_0_63_0_0_i_64_n_3),
        .I4(\ap_CS_fsm_reg[59] ),
        .I5(\ap_CS_fsm_reg[58]_1 ),
        .O(\ap_CS_fsm_reg[40]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_63_0_0_i_32
       (.I0(Q[50]),
        .I1(Q[48]),
        .I2(Q[49]),
        .O(\ap_CS_fsm_reg[58]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_63_0_0_i_34
       (.I0(Q[33]),
        .I1(\ap_CS_fsm_reg[43] ),
        .O(\ap_CS_fsm_reg[41] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_63_0_0_i_35
       (.I0(Q[49]),
        .I1(Q[48]),
        .I2(Q[50]),
        .I3(ram_reg_0_63_0_0_i_64_n_3),
        .O(\ap_CS_fsm_reg[57] ));
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_0_63_0_0_i_36
       (.I0(\ap_CS_fsm_reg[59] ),
        .I1(\ap_CS_fsm_reg[57] ),
        .I2(Q[32]),
        .I3(\ap_CS_fsm_reg[41] ),
        .O(\ap_CS_fsm_reg[40]_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_63_0_0_i_37
       (.I0(\ap_CS_fsm_reg[34] ),
        .I1(Q[30]),
        .I2(Q[31]),
        .O(\ap_CS_fsm_reg[38] ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_63_0_0_i_38
       (.I0(Q[65]),
        .I1(Q[64]),
        .O(\ap_CS_fsm_reg[82] ));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_0_63_0_0_i_39
       (.I0(\ap_CS_fsm_reg[24]_0 ),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\ap_CS_fsm_reg[10] ),
        .O(\ap_CS_fsm_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_63_0_0_i_40
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(ram_reg_0_63_0_0_i_40_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_63_0_0_i_41
       (.I0(\ap_CS_fsm_reg[41]_0 ),
        .I1(Q[62]),
        .I2(ram_reg_0_63_0_0_i_71_n_3),
        .I3(Q[13]),
        .I4(Q[12]),
        .I5(\ap_CS_fsm_reg[57]_0 ),
        .O(ram_reg_0_63_0_0_i_41_n_3));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    ram_reg_0_63_0_0_i_47
       (.I0(ram_reg_0_63_0_0_i_72_n_3),
        .I1(Q[57]),
        .I2(Q[58]),
        .I3(Q[59]),
        .O(ram_reg_0_63_0_0_i_47_n_3));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_63_0_0_i_48
       (.I0(Q[54]),
        .I1(Q[55]),
        .I2(Q[53]),
        .I3(Q[52]),
        .O(ram_reg_0_63_0_0_i_48_n_3));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    ram_reg_0_63_0_0_i_49
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(\ap_CS_fsm_reg[17] ),
        .O(\ap_CS_fsm_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hBABBBABABABBBABB)) 
    ram_reg_0_63_0_0_i_50
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\ap_CS_fsm_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    ram_reg_0_63_0_0_i_51
       (.I0(\ap_CS_fsm_reg[14] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\ap_CS_fsm_reg[11] ));
  LUT6 #(
    .INIT(64'h0055000500550001)) 
    ram_reg_0_63_0_0_i_53
       (.I0(ram_reg_0_63_0_0_i_73_n_3),
        .I1(Q[19]),
        .I2(Q[21]),
        .I3(Q[23]),
        .I4(Q[22]),
        .I5(Q[20]),
        .O(\ap_CS_fsm_reg[27] ));
  LUT6 #(
    .INIT(64'h5505550555005504)) 
    ram_reg_0_63_0_0_i_54
       (.I0(\ap_CS_fsm_reg[58]_1 ),
        .I1(Q[43]),
        .I2(Q[46]),
        .I3(Q[47]),
        .I4(Q[44]),
        .I5(Q[45]),
        .O(ram_reg_0_63_0_0_i_54_n_3));
  LUT5 #(
    .INIT(32'hEFEFEFEE)) 
    ram_reg_0_63_0_0_i_55
       (.I0(\ap_CS_fsm_reg[41] ),
        .I1(Q[32]),
        .I2(Q[31]),
        .I3(Q[30]),
        .I4(ram_reg_0_63_0_0_i_74_n_3),
        .O(ram_reg_0_63_0_0_i_55_n_3));
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    ram_reg_0_63_0_0_i_56
       (.I0(Q[33]),
        .I1(Q[34]),
        .I2(Q[35]),
        .I3(ram_reg_0_63_0_0_i_75_n_3),
        .I4(ram_reg_0_63_0_0_i_76_n_3),
        .O(ram_reg_0_63_0_0_i_56_n_3));
  LUT6 #(
    .INIT(64'h00000000FFFF00FD)) 
    ram_reg_0_63_0_0_i_57
       (.I0(Q[51]),
        .I1(Q[53]),
        .I2(Q[52]),
        .I3(ram_reg_0_63_0_0_i_77_n_3),
        .I4(\ap_CS_fsm_reg[64] ),
        .I5(\ap_CS_fsm_reg[66] ),
        .O(ram_reg_0_63_0_0_i_57_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_63_0_0_i_58
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(\ap_CS_fsm_reg[17] ),
        .O(\ap_CS_fsm_reg[14] ));
  LUT6 #(
    .INIT(64'hBBBABBBABBBABBBB)) 
    ram_reg_0_63_0_0_i_60
       (.I0(Q[14]),
        .I1(ram_reg_0_63_0_0_i_79_n_3),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\ap_CS_fsm_reg[22] ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_0_63_0_0_i_61
       (.I0(Q[48]),
        .I1(Q[49]),
        .I2(Q[46]),
        .I3(Q[47]),
        .I4(Q[44]),
        .I5(Q[45]),
        .O(ram_reg_0_63_0_0_i_61_n_3));
  LUT5 #(
    .INIT(32'h000000FE)) 
    ram_reg_0_63_0_0_i_62
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(ram_reg_0_63_0_0_i_80_n_3),
        .I3(\ap_CS_fsm_reg[41] ),
        .I4(Q[32]),
        .O(ram_reg_0_63_0_0_i_62_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    ram_reg_0_63_0_0_i_63
       (.I0(Q[37]),
        .I1(Q[36]),
        .I2(Q[34]),
        .I3(Q[35]),
        .I4(Q[39]),
        .I5(Q[38]),
        .O(ram_reg_0_63_0_0_i_63_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_63_0_0_i_64
       (.I0(Q[44]),
        .I1(Q[45]),
        .I2(Q[43]),
        .I3(Q[42]),
        .I4(Q[47]),
        .I5(Q[46]),
        .O(ram_reg_0_63_0_0_i_64_n_3));
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_63_0_0_i_66
       (.I0(\ap_CS_fsm_reg[30] ),
        .I1(Q[17]),
        .I2(Q[16]),
        .O(\ap_CS_fsm_reg[25]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_63_0_0_i_67
       (.I0(Q[20]),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[21]),
        .O(\ap_CS_fsm_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEF)) 
    ram_reg_0_63_0_0_i_68
       (.I0(\ap_CS_fsm_reg[41] ),
        .I1(Q[32]),
        .I2(Q[31]),
        .I3(Q[30]),
        .I4(Q[29]),
        .I5(Q[28]),
        .O(ram_reg_0_63_0_0_i_68_n_3));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_63_0_0_i_69
       (.I0(\ap_CS_fsm_reg[17] ),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[14]),
        .O(\ap_CS_fsm_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_63_0_0_i_70
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\ap_CS_fsm_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_63_0_0_i_71
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(ram_reg_0_63_0_0_i_71_n_3));
  LUT6 #(
    .INIT(64'hBABBBABABABBBABB)) 
    ram_reg_0_63_0_0_i_72
       (.I0(Q[56]),
        .I1(Q[55]),
        .I2(Q[54]),
        .I3(Q[53]),
        .I4(Q[52]),
        .I5(Q[51]),
        .O(ram_reg_0_63_0_0_i_72_n_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    ram_reg_0_63_0_0_i_73
       (.I0(\ap_CS_fsm_reg[30] ),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[15]),
        .O(ram_reg_0_63_0_0_i_73_n_3));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h45444545)) 
    ram_reg_0_63_0_0_i_74
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(Q[25]),
        .O(ram_reg_0_63_0_0_i_74_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_63_0_0_i_75
       (.I0(Q[37]),
        .I1(Q[36]),
        .I2(Q[38]),
        .I3(Q[40]),
        .I4(Q[41]),
        .I5(Q[39]),
        .O(ram_reg_0_63_0_0_i_75_n_3));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    ram_reg_0_63_0_0_i_76
       (.I0(Q[41]),
        .I1(Q[40]),
        .I2(Q[39]),
        .I3(Q[38]),
        .I4(Q[37]),
        .O(ram_reg_0_63_0_0_i_76_n_3));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_63_0_0_i_77
       (.I0(Q[55]),
        .I1(Q[54]),
        .O(ram_reg_0_63_0_0_i_77_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_63_0_0_i_78
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[8] ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_63_0_0_i_79
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(ram_reg_0_63_0_0_i_79_n_3));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_0_63_0_0_i_80
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(Q[26]),
        .I5(Q[27]),
        .O(ram_reg_0_63_0_0_i_80_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_63_0_0_i_81
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\ap_CS_fsm_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_0_63_0_0_i_9
       (.I0(Q[63]),
        .I1(\ap_CS_fsm_reg[43] ),
        .I2(\ap_CS_fsm_reg[15] ),
        .I3(ram_reg_0_63_0_0_i_40_n_3),
        .I4(\ap_CS_fsm_reg[58] ),
        .I5(ram_reg_0_63_0_0_i_41_n_3),
        .O(\ap_CS_fsm_reg[71] ));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1D ram_reg_0_63_10_10
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[10]),
        .DPO(ram_reg_0_63_10_10_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1D ram_reg_0_63_11_11
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[11]),
        .DPO(ram_reg_0_63_11_11_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1D ram_reg_0_63_12_12
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[12]),
        .DPO(ram_reg_0_63_12_12_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1D ram_reg_0_63_13_13
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[13]),
        .DPO(ram_reg_0_63_13_13_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1D ram_reg_0_63_14_14
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[14]),
        .DPO(ram_reg_0_63_14_14_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1D ram_reg_0_63_15_15
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[15]),
        .DPO(ram_reg_0_63_15_15_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM64X1D ram_reg_0_63_16_16
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[16]),
        .DPO(ram_reg_0_63_16_16_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM64X1D ram_reg_0_63_17_17
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[17]),
        .DPO(ram_reg_0_63_17_17_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM64X1D ram_reg_0_63_18_18
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[18]),
        .DPO(ram_reg_0_63_18_18_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM64X1D ram_reg_0_63_19_19
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[19]),
        .DPO(ram_reg_0_63_19_19_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1D ram_reg_0_63_1_1
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[1]),
        .DPO(ram_reg_0_63_1_1_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM64X1D ram_reg_0_63_20_20
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[20]),
        .DPO(ram_reg_0_63_20_20_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM64X1D ram_reg_0_63_21_21
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[21]),
        .DPO(ram_reg_0_63_21_21_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM64X1D ram_reg_0_63_22_22
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[22]),
        .DPO(ram_reg_0_63_22_22_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM64X1D ram_reg_0_63_23_23
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[23]),
        .DPO(ram_reg_0_63_23_23_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM64X1D ram_reg_0_63_24_24
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[24]),
        .DPO(ram_reg_0_63_24_24_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM64X1D ram_reg_0_63_25_25
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[25]),
        .DPO(ram_reg_0_63_25_25_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM64X1D ram_reg_0_63_26_26
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[26]),
        .DPO(ram_reg_0_63_26_26_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM64X1D ram_reg_0_63_27_27
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[27]),
        .DPO(ram_reg_0_63_27_27_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM64X1D ram_reg_0_63_28_28
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[28]),
        .DPO(ram_reg_0_63_28_28_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM64X1D ram_reg_0_63_29_29
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[29]),
        .DPO(ram_reg_0_63_29_29_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1D ram_reg_0_63_2_2
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[2]),
        .DPO(ram_reg_0_63_2_2_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM64X1D ram_reg_0_63_30_30
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[30]),
        .DPO(ram_reg_0_63_30_30_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM64X1D ram_reg_0_63_31_31
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[31]),
        .DPO(ram_reg_0_63_31_31_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1D ram_reg_0_63_3_3
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[3]),
        .DPO(ram_reg_0_63_3_3_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1D ram_reg_0_63_4_4
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[4]),
        .DPO(ram_reg_0_63_4_4_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1D ram_reg_0_63_5_5
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[5]),
        .DPO(ram_reg_0_63_5_5_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D ram_reg_0_63_6_6
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[6]),
        .DPO(ram_reg_0_63_6_6_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D ram_reg_0_63_7_7
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[7]),
        .DPO(ram_reg_0_63_7_7_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1D ram_reg_0_63_8_8
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[8]),
        .DPO(ram_reg_0_63_8_8_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "acc_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1D ram_reg_0_63_9_9
       (.A0(address1[0]),
        .A1(address1[1]),
        .A2(address1[2]),
        .A3(address1[3]),
        .A4(address1[4]),
        .A5(address1[5]),
        .D(d1[9]),
        .DPO(ram_reg_0_63_9_9_n_3),
        .DPRA0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .DPRA1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .DPRA2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .DPRA3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .DPRA4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .DPRA5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W
   (tmp_1_fu_188_p11,
    O8,
    \q0_reg[30]_0 ,
    Q,
    \add_ln178_reg_262[31]_i_2 ,
    \add_ln178_reg_262[3]_i_5 ,
    \add_ln178_reg_262[31]_i_2_0 ,
    ap_clk,
    d1,
    p_0_in,
    ADDRA,
    ADDRD,
    E);
  output [0:0]tmp_1_fu_188_p11;
  output [31:0]O8;
  output [30:0]\q0_reg[30]_0 ;
  input [31:0]Q;
  input [31:0]\add_ln178_reg_262[31]_i_2 ;
  input [1:0]\add_ln178_reg_262[3]_i_5 ;
  input [31:0]\add_ln178_reg_262[31]_i_2_0 ;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [5:0]ADDRA;
  input [5:0]ADDRD;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [5:0]ADDRD;
  wire [0:0]E;
  wire [31:0]O8;
  wire [31:0]Q;
  wire [31:0]\add_ln178_reg_262[31]_i_2 ;
  wire [31:0]\add_ln178_reg_262[31]_i_2_0 ;
  wire [1:0]\add_ln178_reg_262[3]_i_5 ;
  wire ap_clk;
  wire [31:0]d1;
  wire p_0_in;
  wire [30:0]\q0_reg[30]_0 ;
  wire ram_reg_0_63_0_2_n_3;
  wire ram_reg_0_63_0_2_n_4;
  wire ram_reg_0_63_0_2_n_5;
  wire ram_reg_0_63_12_14_n_3;
  wire ram_reg_0_63_12_14_n_4;
  wire ram_reg_0_63_12_14_n_5;
  wire ram_reg_0_63_15_17_n_3;
  wire ram_reg_0_63_15_17_n_4;
  wire ram_reg_0_63_15_17_n_5;
  wire ram_reg_0_63_18_20_n_3;
  wire ram_reg_0_63_18_20_n_4;
  wire ram_reg_0_63_18_20_n_5;
  wire ram_reg_0_63_21_23_n_3;
  wire ram_reg_0_63_21_23_n_4;
  wire ram_reg_0_63_21_23_n_5;
  wire ram_reg_0_63_24_26_n_3;
  wire ram_reg_0_63_24_26_n_4;
  wire ram_reg_0_63_24_26_n_5;
  wire ram_reg_0_63_27_29_n_3;
  wire ram_reg_0_63_27_29_n_4;
  wire ram_reg_0_63_27_29_n_5;
  wire ram_reg_0_63_30_31_n_3;
  wire ram_reg_0_63_30_31_n_4;
  wire ram_reg_0_63_3_5_n_3;
  wire ram_reg_0_63_3_5_n_4;
  wire ram_reg_0_63_3_5_n_5;
  wire ram_reg_0_63_6_8_n_3;
  wire ram_reg_0_63_6_8_n_4;
  wire ram_reg_0_63_6_8_n_5;
  wire ram_reg_0_63_9_11_n_3;
  wire ram_reg_0_63_9_11_n_4;
  wire ram_reg_0_63_9_11_n_5;
  wire [0:0]tmp_1_fu_188_p11;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_30_31_DOC_UNCONNECTED;
  wire NLW_ram_reg_0_63_30_31_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[11]_i_6 
       (.I0(O8[11]),
        .I1(Q[11]),
        .I2(\add_ln178_reg_262[31]_i_2 [11]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [11]),
        .O(\q0_reg[30]_0 [11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[11]_i_7 
       (.I0(O8[10]),
        .I1(Q[10]),
        .I2(\add_ln178_reg_262[31]_i_2 [10]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [10]),
        .O(\q0_reg[30]_0 [10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[11]_i_8 
       (.I0(O8[9]),
        .I1(Q[9]),
        .I2(\add_ln178_reg_262[31]_i_2 [9]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [9]),
        .O(\q0_reg[30]_0 [9]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[11]_i_9 
       (.I0(O8[8]),
        .I1(Q[8]),
        .I2(\add_ln178_reg_262[31]_i_2 [8]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [8]),
        .O(\q0_reg[30]_0 [8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[15]_i_6 
       (.I0(O8[15]),
        .I1(Q[15]),
        .I2(\add_ln178_reg_262[31]_i_2 [15]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [15]),
        .O(\q0_reg[30]_0 [15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[15]_i_7 
       (.I0(O8[14]),
        .I1(Q[14]),
        .I2(\add_ln178_reg_262[31]_i_2 [14]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [14]),
        .O(\q0_reg[30]_0 [14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[15]_i_8 
       (.I0(O8[13]),
        .I1(Q[13]),
        .I2(\add_ln178_reg_262[31]_i_2 [13]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [13]),
        .O(\q0_reg[30]_0 [13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[15]_i_9 
       (.I0(O8[12]),
        .I1(Q[12]),
        .I2(\add_ln178_reg_262[31]_i_2 [12]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [12]),
        .O(\q0_reg[30]_0 [12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[19]_i_6 
       (.I0(O8[19]),
        .I1(Q[19]),
        .I2(\add_ln178_reg_262[31]_i_2 [19]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [19]),
        .O(\q0_reg[30]_0 [19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[19]_i_7 
       (.I0(O8[18]),
        .I1(Q[18]),
        .I2(\add_ln178_reg_262[31]_i_2 [18]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [18]),
        .O(\q0_reg[30]_0 [18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[19]_i_8 
       (.I0(O8[17]),
        .I1(Q[17]),
        .I2(\add_ln178_reg_262[31]_i_2 [17]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [17]),
        .O(\q0_reg[30]_0 [17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[19]_i_9 
       (.I0(O8[16]),
        .I1(Q[16]),
        .I2(\add_ln178_reg_262[31]_i_2 [16]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [16]),
        .O(\q0_reg[30]_0 [16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[23]_i_6 
       (.I0(O8[23]),
        .I1(Q[23]),
        .I2(\add_ln178_reg_262[31]_i_2 [23]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [23]),
        .O(\q0_reg[30]_0 [23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[23]_i_7 
       (.I0(O8[22]),
        .I1(Q[22]),
        .I2(\add_ln178_reg_262[31]_i_2 [22]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [22]),
        .O(\q0_reg[30]_0 [22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[23]_i_8 
       (.I0(O8[21]),
        .I1(Q[21]),
        .I2(\add_ln178_reg_262[31]_i_2 [21]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [21]),
        .O(\q0_reg[30]_0 [21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[23]_i_9 
       (.I0(O8[20]),
        .I1(Q[20]),
        .I2(\add_ln178_reg_262[31]_i_2 [20]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [20]),
        .O(\q0_reg[30]_0 [20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[27]_i_6 
       (.I0(O8[27]),
        .I1(Q[27]),
        .I2(\add_ln178_reg_262[31]_i_2 [27]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [27]),
        .O(\q0_reg[30]_0 [27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[27]_i_7 
       (.I0(O8[26]),
        .I1(Q[26]),
        .I2(\add_ln178_reg_262[31]_i_2 [26]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [26]),
        .O(\q0_reg[30]_0 [26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[27]_i_8 
       (.I0(O8[25]),
        .I1(Q[25]),
        .I2(\add_ln178_reg_262[31]_i_2 [25]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [25]),
        .O(\q0_reg[30]_0 [25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[27]_i_9 
       (.I0(O8[24]),
        .I1(Q[24]),
        .I2(\add_ln178_reg_262[31]_i_2 [24]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [24]),
        .O(\q0_reg[30]_0 [24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[31]_i_6 
       (.I0(O8[31]),
        .I1(Q[31]),
        .I2(\add_ln178_reg_262[31]_i_2 [31]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [31]),
        .O(tmp_1_fu_188_p11));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[31]_i_7 
       (.I0(O8[30]),
        .I1(Q[30]),
        .I2(\add_ln178_reg_262[31]_i_2 [30]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [30]),
        .O(\q0_reg[30]_0 [30]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[31]_i_8 
       (.I0(O8[29]),
        .I1(Q[29]),
        .I2(\add_ln178_reg_262[31]_i_2 [29]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [29]),
        .O(\q0_reg[30]_0 [29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[31]_i_9 
       (.I0(O8[28]),
        .I1(Q[28]),
        .I2(\add_ln178_reg_262[31]_i_2 [28]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [28]),
        .O(\q0_reg[30]_0 [28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[3]_i_6 
       (.I0(O8[3]),
        .I1(Q[3]),
        .I2(\add_ln178_reg_262[31]_i_2 [3]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [3]),
        .O(\q0_reg[30]_0 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[3]_i_7 
       (.I0(O8[2]),
        .I1(Q[2]),
        .I2(\add_ln178_reg_262[31]_i_2 [2]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [2]),
        .O(\q0_reg[30]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[3]_i_8 
       (.I0(O8[1]),
        .I1(Q[1]),
        .I2(\add_ln178_reg_262[31]_i_2 [1]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [1]),
        .O(\q0_reg[30]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[3]_i_9 
       (.I0(O8[0]),
        .I1(Q[0]),
        .I2(\add_ln178_reg_262[31]_i_2 [0]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [0]),
        .O(\q0_reg[30]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[7]_i_6 
       (.I0(O8[7]),
        .I1(Q[7]),
        .I2(\add_ln178_reg_262[31]_i_2 [7]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [7]),
        .O(\q0_reg[30]_0 [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[7]_i_7 
       (.I0(O8[6]),
        .I1(Q[6]),
        .I2(\add_ln178_reg_262[31]_i_2 [6]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [6]),
        .O(\q0_reg[30]_0 [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[7]_i_8 
       (.I0(O8[5]),
        .I1(Q[5]),
        .I2(\add_ln178_reg_262[31]_i_2 [5]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [5]),
        .O(\q0_reg[30]_0 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \add_ln178_reg_262[7]_i_9 
       (.I0(O8[4]),
        .I1(Q[4]),
        .I2(\add_ln178_reg_262[31]_i_2 [4]),
        .I3(\add_ln178_reg_262[3]_i_5 [1]),
        .I4(\add_ln178_reg_262[3]_i_5 [0]),
        .I5(\add_ln178_reg_262[31]_i_2_0 [4]),
        .O(\q0_reg[30]_0 [4]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_0_2_n_3),
        .Q(O8[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_9_11_n_4),
        .Q(O8[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_9_11_n_5),
        .Q(O8[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_12_14_n_3),
        .Q(O8[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_12_14_n_4),
        .Q(O8[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_12_14_n_5),
        .Q(O8[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_15_17_n_3),
        .Q(O8[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_15_17_n_4),
        .Q(O8[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_15_17_n_5),
        .Q(O8[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_18_20_n_3),
        .Q(O8[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_18_20_n_4),
        .Q(O8[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_0_2_n_4),
        .Q(O8[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_18_20_n_5),
        .Q(O8[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_21_23_n_3),
        .Q(O8[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_21_23_n_4),
        .Q(O8[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_21_23_n_5),
        .Q(O8[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_24_26_n_3),
        .Q(O8[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_24_26_n_4),
        .Q(O8[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_24_26_n_5),
        .Q(O8[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_27_29_n_3),
        .Q(O8[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_27_29_n_4),
        .Q(O8[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_27_29_n_5),
        .Q(O8[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_0_2_n_5),
        .Q(O8[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_30_31_n_3),
        .Q(O8[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_30_31_n_4),
        .Q(O8[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_3_5_n_3),
        .Q(O8[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_3_5_n_4),
        .Q(O8[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_3_5_n_5),
        .Q(O8[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_6_8_n_3),
        .Q(O8[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_6_8_n_4),
        .Q(O8[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_6_8_n_5),
        .Q(O8[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_9_11_n_3),
        .Q(O8[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[0]),
        .DIB(d1[1]),
        .DIC(d1[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_3),
        .DOB(ram_reg_0_63_0_2_n_4),
        .DOC(ram_reg_0_63_0_2_n_5),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M ram_reg_0_63_12_14
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[12]),
        .DIB(d1[13]),
        .DIC(d1[14]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_12_14_n_3),
        .DOB(ram_reg_0_63_12_14_n_4),
        .DOC(ram_reg_0_63_12_14_n_5),
        .DOD(NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M ram_reg_0_63_15_17
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[15]),
        .DIB(d1[16]),
        .DIC(d1[17]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_15_17_n_3),
        .DOB(ram_reg_0_63_15_17_n_4),
        .DOC(ram_reg_0_63_15_17_n_5),
        .DOD(NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M ram_reg_0_63_18_20
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[18]),
        .DIB(d1[19]),
        .DIC(d1[20]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_18_20_n_3),
        .DOB(ram_reg_0_63_18_20_n_4),
        .DOC(ram_reg_0_63_18_20_n_5),
        .DOD(NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M ram_reg_0_63_21_23
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[21]),
        .DIB(d1[22]),
        .DIC(d1[23]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_21_23_n_3),
        .DOB(ram_reg_0_63_21_23_n_4),
        .DOC(ram_reg_0_63_21_23_n_5),
        .DOD(NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_63_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M ram_reg_0_63_24_26
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[24]),
        .DIB(d1[25]),
        .DIC(d1[26]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_24_26_n_3),
        .DOB(ram_reg_0_63_24_26_n_4),
        .DOC(ram_reg_0_63_24_26_n_5),
        .DOD(NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_63_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M ram_reg_0_63_27_29
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[27]),
        .DIB(d1[28]),
        .DIC(d1[29]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_27_29_n_3),
        .DOB(ram_reg_0_63_27_29_n_4),
        .DOC(ram_reg_0_63_27_29_n_5),
        .DOD(NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_63_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M ram_reg_0_63_30_31
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[30]),
        .DIB(d1[31]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(ram_reg_0_63_30_31_n_3),
        .DOB(ram_reg_0_63_30_31_n_4),
        .DOC(NLW_ram_reg_0_63_30_31_DOC_UNCONNECTED),
        .DOD(NLW_ram_reg_0_63_30_31_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[3]),
        .DIB(d1[4]),
        .DIC(d1[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_3),
        .DOB(ram_reg_0_63_3_5_n_4),
        .DOC(ram_reg_0_63_3_5_n_5),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M ram_reg_0_63_6_8
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[6]),
        .DIB(d1[7]),
        .DIC(d1[8]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_6_8_n_3),
        .DOB(ram_reg_0_63_6_8_n_4),
        .DOC(ram_reg_0_63_6_8_n_5),
        .DOD(NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_1_U/ram_reg_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M ram_reg_0_63_9_11
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[9]),
        .DIB(d1[10]),
        .DIC(d1[11]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_9_11_n_3),
        .DOB(ram_reg_0_63_9_11_n_4),
        .DOC(ram_reg_0_63_9_11_n_5),
        .DOD(NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W_0
   (O9,
    ap_clk,
    d1,
    p_0_in,
    ADDRA,
    ADDRD,
    E);
  output [31:0]O9;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [5:0]ADDRA;
  input [5:0]ADDRD;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [5:0]ADDRD;
  wire [0:0]E;
  wire [31:0]O9;
  wire ap_clk;
  wire [31:0]d1;
  wire p_0_in;
  wire ram_reg_0_63_0_2_n_3;
  wire ram_reg_0_63_0_2_n_4;
  wire ram_reg_0_63_0_2_n_5;
  wire ram_reg_0_63_12_14_n_3;
  wire ram_reg_0_63_12_14_n_4;
  wire ram_reg_0_63_12_14_n_5;
  wire ram_reg_0_63_15_17_n_3;
  wire ram_reg_0_63_15_17_n_4;
  wire ram_reg_0_63_15_17_n_5;
  wire ram_reg_0_63_18_20_n_3;
  wire ram_reg_0_63_18_20_n_4;
  wire ram_reg_0_63_18_20_n_5;
  wire ram_reg_0_63_21_23_n_3;
  wire ram_reg_0_63_21_23_n_4;
  wire ram_reg_0_63_21_23_n_5;
  wire ram_reg_0_63_24_26_n_3;
  wire ram_reg_0_63_24_26_n_4;
  wire ram_reg_0_63_24_26_n_5;
  wire ram_reg_0_63_27_29_n_3;
  wire ram_reg_0_63_27_29_n_4;
  wire ram_reg_0_63_27_29_n_5;
  wire ram_reg_0_63_30_31_n_3;
  wire ram_reg_0_63_30_31_n_4;
  wire ram_reg_0_63_3_5_n_3;
  wire ram_reg_0_63_3_5_n_4;
  wire ram_reg_0_63_3_5_n_5;
  wire ram_reg_0_63_6_8_n_3;
  wire ram_reg_0_63_6_8_n_4;
  wire ram_reg_0_63_6_8_n_5;
  wire ram_reg_0_63_9_11_n_3;
  wire ram_reg_0_63_9_11_n_4;
  wire ram_reg_0_63_9_11_n_5;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_30_31_DOC_UNCONNECTED;
  wire NLW_ram_reg_0_63_30_31_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_0_2_n_3),
        .Q(O9[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_9_11_n_4),
        .Q(O9[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_9_11_n_5),
        .Q(O9[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_12_14_n_3),
        .Q(O9[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_12_14_n_4),
        .Q(O9[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_12_14_n_5),
        .Q(O9[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_15_17_n_3),
        .Q(O9[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_15_17_n_4),
        .Q(O9[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_15_17_n_5),
        .Q(O9[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_18_20_n_3),
        .Q(O9[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_18_20_n_4),
        .Q(O9[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_0_2_n_4),
        .Q(O9[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_18_20_n_5),
        .Q(O9[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_21_23_n_3),
        .Q(O9[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_21_23_n_4),
        .Q(O9[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_21_23_n_5),
        .Q(O9[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_24_26_n_3),
        .Q(O9[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_24_26_n_4),
        .Q(O9[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_24_26_n_5),
        .Q(O9[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_27_29_n_3),
        .Q(O9[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_27_29_n_4),
        .Q(O9[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_27_29_n_5),
        .Q(O9[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_0_2_n_5),
        .Q(O9[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_30_31_n_3),
        .Q(O9[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_30_31_n_4),
        .Q(O9[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_3_5_n_3),
        .Q(O9[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_3_5_n_4),
        .Q(O9[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_3_5_n_5),
        .Q(O9[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_6_8_n_3),
        .Q(O9[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_6_8_n_4),
        .Q(O9[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_6_8_n_5),
        .Q(O9[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_9_11_n_3),
        .Q(O9[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[0]),
        .DIB(d1[1]),
        .DIC(d1[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_3),
        .DOB(ram_reg_0_63_0_2_n_4),
        .DOC(ram_reg_0_63_0_2_n_5),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M ram_reg_0_63_12_14
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[12]),
        .DIB(d1[13]),
        .DIC(d1[14]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_12_14_n_3),
        .DOB(ram_reg_0_63_12_14_n_4),
        .DOC(ram_reg_0_63_12_14_n_5),
        .DOD(NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M ram_reg_0_63_15_17
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[15]),
        .DIB(d1[16]),
        .DIC(d1[17]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_15_17_n_3),
        .DOB(ram_reg_0_63_15_17_n_4),
        .DOC(ram_reg_0_63_15_17_n_5),
        .DOD(NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M ram_reg_0_63_18_20
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[18]),
        .DIB(d1[19]),
        .DIC(d1[20]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_18_20_n_3),
        .DOB(ram_reg_0_63_18_20_n_4),
        .DOC(ram_reg_0_63_18_20_n_5),
        .DOD(NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M ram_reg_0_63_21_23
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[21]),
        .DIB(d1[22]),
        .DIC(d1[23]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_21_23_n_3),
        .DOB(ram_reg_0_63_21_23_n_4),
        .DOC(ram_reg_0_63_21_23_n_5),
        .DOD(NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_63_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M ram_reg_0_63_24_26
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[24]),
        .DIB(d1[25]),
        .DIC(d1[26]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_24_26_n_3),
        .DOB(ram_reg_0_63_24_26_n_4),
        .DOC(ram_reg_0_63_24_26_n_5),
        .DOD(NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_63_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M ram_reg_0_63_27_29
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[27]),
        .DIB(d1[28]),
        .DIC(d1[29]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_27_29_n_3),
        .DOB(ram_reg_0_63_27_29_n_4),
        .DOC(ram_reg_0_63_27_29_n_5),
        .DOD(NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_63_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M ram_reg_0_63_30_31
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[30]),
        .DIB(d1[31]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(ram_reg_0_63_30_31_n_3),
        .DOB(ram_reg_0_63_30_31_n_4),
        .DOC(NLW_ram_reg_0_63_30_31_DOC_UNCONNECTED),
        .DOD(NLW_ram_reg_0_63_30_31_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[3]),
        .DIB(d1[4]),
        .DIC(d1[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_3),
        .DOB(ram_reg_0_63_3_5_n_4),
        .DOC(ram_reg_0_63_3_5_n_5),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M ram_reg_0_63_6_8
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[6]),
        .DIB(d1[7]),
        .DIC(d1[8]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_6_8_n_3),
        .DOB(ram_reg_0_63_6_8_n_4),
        .DOC(ram_reg_0_63_6_8_n_5),
        .DOD(NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_2_U/ram_reg_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M ram_reg_0_63_9_11
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[9]),
        .DIB(d1[10]),
        .DIC(d1[11]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_9_11_n_3),
        .DOB(ram_reg_0_63_9_11_n_4),
        .DOC(ram_reg_0_63_9_11_n_5),
        .DOD(NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W_1
   (O10,
    ap_clk,
    d1,
    p_0_in,
    ADDRA,
    ADDRD,
    E);
  output [31:0]O10;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [5:0]ADDRA;
  input [5:0]ADDRD;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [5:0]ADDRD;
  wire [0:0]E;
  wire [31:0]O10;
  wire ap_clk;
  wire [31:0]d1;
  wire p_0_in;
  wire ram_reg_0_63_0_2_n_3;
  wire ram_reg_0_63_0_2_n_4;
  wire ram_reg_0_63_0_2_n_5;
  wire ram_reg_0_63_12_14_n_3;
  wire ram_reg_0_63_12_14_n_4;
  wire ram_reg_0_63_12_14_n_5;
  wire ram_reg_0_63_15_17_n_3;
  wire ram_reg_0_63_15_17_n_4;
  wire ram_reg_0_63_15_17_n_5;
  wire ram_reg_0_63_18_20_n_3;
  wire ram_reg_0_63_18_20_n_4;
  wire ram_reg_0_63_18_20_n_5;
  wire ram_reg_0_63_21_23_n_3;
  wire ram_reg_0_63_21_23_n_4;
  wire ram_reg_0_63_21_23_n_5;
  wire ram_reg_0_63_24_26_n_3;
  wire ram_reg_0_63_24_26_n_4;
  wire ram_reg_0_63_24_26_n_5;
  wire ram_reg_0_63_27_29_n_3;
  wire ram_reg_0_63_27_29_n_4;
  wire ram_reg_0_63_27_29_n_5;
  wire ram_reg_0_63_30_31_n_3;
  wire ram_reg_0_63_30_31_n_4;
  wire ram_reg_0_63_3_5_n_3;
  wire ram_reg_0_63_3_5_n_4;
  wire ram_reg_0_63_3_5_n_5;
  wire ram_reg_0_63_6_8_n_3;
  wire ram_reg_0_63_6_8_n_4;
  wire ram_reg_0_63_6_8_n_5;
  wire ram_reg_0_63_9_11_n_3;
  wire ram_reg_0_63_9_11_n_4;
  wire ram_reg_0_63_9_11_n_5;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_30_31_DOC_UNCONNECTED;
  wire NLW_ram_reg_0_63_30_31_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_0_2_n_3),
        .Q(O10[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_9_11_n_4),
        .Q(O10[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_9_11_n_5),
        .Q(O10[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_12_14_n_3),
        .Q(O10[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_12_14_n_4),
        .Q(O10[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_12_14_n_5),
        .Q(O10[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_15_17_n_3),
        .Q(O10[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_15_17_n_4),
        .Q(O10[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_15_17_n_5),
        .Q(O10[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_18_20_n_3),
        .Q(O10[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_18_20_n_4),
        .Q(O10[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_0_2_n_4),
        .Q(O10[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_18_20_n_5),
        .Q(O10[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_21_23_n_3),
        .Q(O10[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_21_23_n_4),
        .Q(O10[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_21_23_n_5),
        .Q(O10[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_24_26_n_3),
        .Q(O10[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_24_26_n_4),
        .Q(O10[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_24_26_n_5),
        .Q(O10[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_27_29_n_3),
        .Q(O10[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_27_29_n_4),
        .Q(O10[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_27_29_n_5),
        .Q(O10[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_0_2_n_5),
        .Q(O10[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_30_31_n_3),
        .Q(O10[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_30_31_n_4),
        .Q(O10[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_3_5_n_3),
        .Q(O10[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_3_5_n_4),
        .Q(O10[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_3_5_n_5),
        .Q(O10[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_6_8_n_3),
        .Q(O10[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_6_8_n_4),
        .Q(O10[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_6_8_n_5),
        .Q(O10[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(ram_reg_0_63_9_11_n_3),
        .Q(O10[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[0]),
        .DIB(d1[1]),
        .DIC(d1[2]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_0_2_n_3),
        .DOB(ram_reg_0_63_0_2_n_4),
        .DOC(ram_reg_0_63_0_2_n_5),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M ram_reg_0_63_12_14
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[12]),
        .DIB(d1[13]),
        .DIC(d1[14]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_12_14_n_3),
        .DOB(ram_reg_0_63_12_14_n_4),
        .DOC(ram_reg_0_63_12_14_n_5),
        .DOD(NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M ram_reg_0_63_15_17
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[15]),
        .DIB(d1[16]),
        .DIC(d1[17]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_15_17_n_3),
        .DOB(ram_reg_0_63_15_17_n_4),
        .DOC(ram_reg_0_63_15_17_n_5),
        .DOD(NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M ram_reg_0_63_18_20
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[18]),
        .DIB(d1[19]),
        .DIC(d1[20]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_18_20_n_3),
        .DOB(ram_reg_0_63_18_20_n_4),
        .DOC(ram_reg_0_63_18_20_n_5),
        .DOD(NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M ram_reg_0_63_21_23
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[21]),
        .DIB(d1[22]),
        .DIC(d1[23]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_21_23_n_3),
        .DOB(ram_reg_0_63_21_23_n_4),
        .DOC(ram_reg_0_63_21_23_n_5),
        .DOD(NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_63_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M ram_reg_0_63_24_26
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[24]),
        .DIB(d1[25]),
        .DIC(d1[26]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_24_26_n_3),
        .DOB(ram_reg_0_63_24_26_n_4),
        .DOC(ram_reg_0_63_24_26_n_5),
        .DOD(NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_63_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M ram_reg_0_63_27_29
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[27]),
        .DIB(d1[28]),
        .DIC(d1[29]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_27_29_n_3),
        .DOB(ram_reg_0_63_27_29_n_4),
        .DOC(ram_reg_0_63_27_29_n_5),
        .DOD(NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_63_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M ram_reg_0_63_30_31
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[30]),
        .DIB(d1[31]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(ram_reg_0_63_30_31_n_3),
        .DOB(ram_reg_0_63_30_31_n_4),
        .DOC(NLW_ram_reg_0_63_30_31_DOC_UNCONNECTED),
        .DOD(NLW_ram_reg_0_63_30_31_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[3]),
        .DIB(d1[4]),
        .DIC(d1[5]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_3_5_n_3),
        .DOB(ram_reg_0_63_3_5_n_4),
        .DOC(ram_reg_0_63_3_5_n_5),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M ram_reg_0_63_6_8
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[6]),
        .DIB(d1[7]),
        .DIC(d1[8]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_6_8_n_3),
        .DOB(ram_reg_0_63_6_8_n_4),
        .DOC(ram_reg_0_63_6_8_n_5),
        .DOD(NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_3_U/ram_reg_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M ram_reg_0_63_9_11
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[9]),
        .DIB(d1[10]),
        .DIC(d1[11]),
        .DID(1'b0),
        .DOA(ram_reg_0_63_9_11_n_3),
        .DOB(ram_reg_0_63_9_11_n_4),
        .DOC(ram_reg_0_63_9_11_n_5),
        .DOD(NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_buf_RAM_2P_LUTRAM_1R1W_2
   (q0,
    ap_clk,
    d1,
    p_0_in,
    ADDRA,
    ADDRD,
    E);
  output [31:0]q0;
  input ap_clk;
  input [31:0]d1;
  input p_0_in;
  input [5:0]ADDRA;
  input [5:0]ADDRD;
  input [0:0]E;

  wire [5:0]ADDRA;
  wire [5:0]ADDRD;
  wire [0:0]E;
  wire ap_clk;
  wire [31:0]d1;
  wire p_0_in;
  wire [31:0]q0;
  wire [31:0]q00;
  wire NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_30_31_DOC_UNCONNECTED;
  wire NLW_ram_reg_0_63_30_31_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(q0[10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(q0[11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(q0[12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(q0[13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(q0[14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(q0[15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[16]),
        .Q(q0[16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[17]),
        .Q(q0[17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[18]),
        .Q(q0[18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[19]),
        .Q(q0[19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[20]),
        .Q(q0[20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[21]),
        .Q(q0[21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[22]),
        .Q(q0[22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[23]),
        .Q(q0[23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[24]),
        .Q(q0[24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[25]),
        .Q(q0[25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[26]),
        .Q(q0[26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[27]),
        .Q(q0[27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[28]),
        .Q(q0[28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[29]),
        .Q(q0[29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[30]),
        .Q(q0[30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[31]),
        .Q(q0[31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(q0[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(q0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M ram_reg_0_63_0_2
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[0]),
        .DIB(d1[1]),
        .DIC(d1[2]),
        .DID(1'b0),
        .DOA(q00[0]),
        .DOB(q00[1]),
        .DOC(q00[2]),
        .DOD(NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_63_12_14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "14" *) 
  RAM64M ram_reg_0_63_12_14
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[12]),
        .DIB(d1[13]),
        .DIC(d1[14]),
        .DID(1'b0),
        .DOA(q00[12]),
        .DOB(q00[13]),
        .DOC(q00[14]),
        .DOD(NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_63_15_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "17" *) 
  RAM64M ram_reg_0_63_15_17
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[15]),
        .DIB(d1[16]),
        .DIC(d1[17]),
        .DID(1'b0),
        .DOA(q00[15]),
        .DOB(q00[16]),
        .DOC(q00[17]),
        .DOD(NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_63_18_20" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "20" *) 
  RAM64M ram_reg_0_63_18_20
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[18]),
        .DIB(d1[19]),
        .DIC(d1[20]),
        .DID(1'b0),
        .DOA(q00[18]),
        .DOB(q00[19]),
        .DOC(q00[20]),
        .DOD(NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_63_21_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "23" *) 
  RAM64M ram_reg_0_63_21_23
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[21]),
        .DIB(d1[22]),
        .DIC(d1[23]),
        .DID(1'b0),
        .DOA(q00[21]),
        .DOB(q00[22]),
        .DOC(q00[23]),
        .DOD(NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_63_24_26" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "26" *) 
  RAM64M ram_reg_0_63_24_26
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[24]),
        .DIB(d1[25]),
        .DIC(d1[26]),
        .DID(1'b0),
        .DOA(q00[24]),
        .DOB(q00[25]),
        .DOC(q00[26]),
        .DOD(NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_63_27_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "29" *) 
  RAM64M ram_reg_0_63_27_29
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[27]),
        .DIB(d1[28]),
        .DIC(d1[29]),
        .DID(1'b0),
        .DOA(q00[27]),
        .DOB(q00[28]),
        .DOC(q00[29]),
        .DOD(NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_63_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM64M ram_reg_0_63_30_31
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[30]),
        .DIB(d1[31]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(q00[30]),
        .DOB(q00[31]),
        .DOC(NLW_ram_reg_0_63_30_31_DOC_UNCONNECTED),
        .DOD(NLW_ram_reg_0_63_30_31_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M ram_reg_0_63_3_5
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[3]),
        .DIB(d1[4]),
        .DIC(d1[5]),
        .DID(1'b0),
        .DOA(q00[3]),
        .DOB(q00[4]),
        .DOC(q00[5]),
        .DOD(NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_63_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM64M ram_reg_0_63_6_8
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[6]),
        .DIB(d1[7]),
        .DIC(d1[8]),
        .DID(1'b0),
        .DOA(q00[6]),
        .DOB(q00[7]),
        .DOC(q00[8]),
        .DOD(NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "buf_U/ram_reg_0_63_9_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "11" *) 
  RAM64M ram_reg_0_63_9_11
       (.ADDRA(ADDRA),
        .ADDRB(ADDRA),
        .ADDRC(ADDRA),
        .ADDRD(ADDRD),
        .DIA(d1[9]),
        .DIB(d1[10]),
        .DIC(d1[11]),
        .DID(1'b0),
        .DOA(q00[9]),
        .DOB(q00[10]),
        .DOC(q00[11]),
        .DOD(NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init
   (ap_rst_n_0,
    E,
    \B_V_data_1_state_reg[0] ,
    SR,
    D,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg,
    \ap_CS_fsm_reg[74] ,
    \ap_CS_fsm_reg[30] ,
    ap_enable_reg_pp0_iter1_reg,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1,
    \ap_CS_fsm_reg[75] ,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg,
    in_r_TVALID_int_regslice,
    Q,
    ack_in,
    \i_fu_32_reg[31] ,
    \i_fu_32_reg[31]_i_4_0 ,
    \ap_CS_fsm_reg[83] ,
    \ap_CS_fsm_reg[83]_0 ,
    \ap_CS_fsm_reg[83]_1 ,
    \ap_CS_fsm_reg[83]_2 );
  output ap_rst_n_0;
  output [0:0]E;
  output [0:0]\B_V_data_1_state_reg[0] ;
  output [0:0]SR;
  output [31:0]D;
  output grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg;
  output [0:0]\ap_CS_fsm_reg[74] ;
  output \ap_CS_fsm_reg[30] ;
  output ap_enable_reg_pp0_iter1_reg;
  output grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1;
  input \ap_CS_fsm_reg[75] ;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg;
  input in_r_TVALID_int_regslice;
  input [9:0]Q;
  input ack_in;
  input [31:0]\i_fu_32_reg[31] ;
  input [31:0]\i_fu_32_reg[31]_i_4_0 ;
  input \ap_CS_fsm_reg[83] ;
  input \ap_CS_fsm_reg[83]_0 ;
  input \ap_CS_fsm_reg[83]_1 ;
  input \ap_CS_fsm_reg[83]_2 ;

  wire [0:0]\B_V_data_1_state_reg[0] ;
  wire [31:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ack_in;
  wire \ap_CS_fsm[83]_i_18_n_3 ;
  wire \ap_CS_fsm[83]_i_20_n_3 ;
  wire \ap_CS_fsm[83]_i_27_n_3 ;
  wire \ap_CS_fsm[83]_i_28_n_3 ;
  wire \ap_CS_fsm_reg[30] ;
  wire [0:0]\ap_CS_fsm_reg[74] ;
  wire \ap_CS_fsm_reg[75] ;
  wire \ap_CS_fsm_reg[83] ;
  wire \ap_CS_fsm_reg[83]_0 ;
  wire \ap_CS_fsm_reg[83]_1 ;
  wire \ap_CS_fsm_reg[83]_2 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_3;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [31:0]ap_sig_allocacmp_i_1;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_0;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1;
  wire \i_fu_32[31]_i_10_n_3 ;
  wire \i_fu_32[31]_i_11_n_3 ;
  wire \i_fu_32[31]_i_13_n_3 ;
  wire \i_fu_32[31]_i_14_n_3 ;
  wire \i_fu_32[31]_i_15_n_3 ;
  wire \i_fu_32[31]_i_16_n_3 ;
  wire \i_fu_32[31]_i_17_n_3 ;
  wire \i_fu_32[31]_i_18_n_3 ;
  wire \i_fu_32[31]_i_19_n_3 ;
  wire \i_fu_32[31]_i_20_n_3 ;
  wire \i_fu_32[31]_i_21_n_3 ;
  wire \i_fu_32[31]_i_22_n_3 ;
  wire \i_fu_32[31]_i_23_n_3 ;
  wire \i_fu_32[31]_i_24_n_3 ;
  wire \i_fu_32[31]_i_25_n_3 ;
  wire \i_fu_32[31]_i_26_n_3 ;
  wire \i_fu_32[31]_i_27_n_3 ;
  wire \i_fu_32[31]_i_28_n_3 ;
  wire \i_fu_32[31]_i_29_n_3 ;
  wire \i_fu_32[31]_i_30_n_3 ;
  wire \i_fu_32[31]_i_9_n_3 ;
  wire \i_fu_32_reg[12]_i_1_n_3 ;
  wire \i_fu_32_reg[12]_i_1_n_4 ;
  wire \i_fu_32_reg[12]_i_1_n_5 ;
  wire \i_fu_32_reg[12]_i_1_n_6 ;
  wire \i_fu_32_reg[16]_i_1_n_3 ;
  wire \i_fu_32_reg[16]_i_1_n_4 ;
  wire \i_fu_32_reg[16]_i_1_n_5 ;
  wire \i_fu_32_reg[16]_i_1_n_6 ;
  wire \i_fu_32_reg[20]_i_1_n_3 ;
  wire \i_fu_32_reg[20]_i_1_n_4 ;
  wire \i_fu_32_reg[20]_i_1_n_5 ;
  wire \i_fu_32_reg[20]_i_1_n_6 ;
  wire \i_fu_32_reg[24]_i_1_n_3 ;
  wire \i_fu_32_reg[24]_i_1_n_4 ;
  wire \i_fu_32_reg[24]_i_1_n_5 ;
  wire \i_fu_32_reg[24]_i_1_n_6 ;
  wire \i_fu_32_reg[28]_i_1_n_3 ;
  wire \i_fu_32_reg[28]_i_1_n_4 ;
  wire \i_fu_32_reg[28]_i_1_n_5 ;
  wire \i_fu_32_reg[28]_i_1_n_6 ;
  wire [31:0]\i_fu_32_reg[31] ;
  wire \i_fu_32_reg[31]_i_12_n_3 ;
  wire \i_fu_32_reg[31]_i_12_n_4 ;
  wire \i_fu_32_reg[31]_i_12_n_5 ;
  wire \i_fu_32_reg[31]_i_12_n_6 ;
  wire \i_fu_32_reg[31]_i_3_n_5 ;
  wire \i_fu_32_reg[31]_i_3_n_6 ;
  wire [31:0]\i_fu_32_reg[31]_i_4_0 ;
  wire \i_fu_32_reg[31]_i_4_n_5 ;
  wire \i_fu_32_reg[31]_i_4_n_6 ;
  wire \i_fu_32_reg[31]_i_8_n_3 ;
  wire \i_fu_32_reg[31]_i_8_n_4 ;
  wire \i_fu_32_reg[31]_i_8_n_5 ;
  wire \i_fu_32_reg[31]_i_8_n_6 ;
  wire \i_fu_32_reg[4]_i_1_n_3 ;
  wire \i_fu_32_reg[4]_i_1_n_4 ;
  wire \i_fu_32_reg[4]_i_1_n_5 ;
  wire \i_fu_32_reg[4]_i_1_n_6 ;
  wire \i_fu_32_reg[8]_i_1_n_3 ;
  wire \i_fu_32_reg[8]_i_1_n_4 ;
  wire \i_fu_32_reg[8]_i_1_n_5 ;
  wire \i_fu_32_reg[8]_i_1_n_6 ;
  wire icmp_ln214_fu_63_p2;
  wire in_r_TVALID_int_regslice;
  wire [3:0]\NLW_i_fu_32_reg[31]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_i_fu_32_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_32_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_32_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_32_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_i_fu_32_reg[31]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8080808080800080)) 
    \B_V_data_1_state[0]_i_3 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1),
        .I1(Q[8]),
        .I2(ack_in),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(icmp_ln214_fu_63_p2),
        .I5(in_r_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h2022000000000000)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(icmp_ln214_fu_63_p2),
        .I2(ack_in),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1),
        .I4(in_r_TVALID_int_regslice),
        .I5(Q[8]),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hBFAABFFFAAAAAAAA)) 
    \ap_CS_fsm[75]_i_1 
       (.I0(Q[7]),
        .I1(\ap_CS_fsm_reg[75] ),
        .I2(icmp_ln214_fu_63_p2),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[8]),
        .O(\ap_CS_fsm_reg[74] ));
  LUT6 #(
    .INIT(64'h1DDD00001D1D0000)) 
    \ap_CS_fsm[83]_i_18 
       (.I0(ap_done_cache),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I2(icmp_ln214_fu_63_p2),
        .I3(ack_in),
        .I4(Q[8]),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1),
        .O(\ap_CS_fsm[83]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[83]_i_20 
       (.I0(\ap_CS_fsm[83]_i_27_n_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[9]),
        .I5(\ap_CS_fsm[83]_i_28_n_3 ),
        .O(\ap_CS_fsm[83]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[83]_i_27 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\ap_CS_fsm[83]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[83]_i_28 
       (.I0(Q[6]),
        .I1(Q[5]),
        .O(\ap_CS_fsm[83]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \ap_CS_fsm[83]_i_6 
       (.I0(\ap_CS_fsm_reg[83] ),
        .I1(\ap_CS_fsm_reg[83]_0 ),
        .I2(\ap_CS_fsm_reg[83]_1 ),
        .I3(\ap_CS_fsm[83]_i_18_n_3 ),
        .I4(\ap_CS_fsm_reg[83]_2 ),
        .I5(\ap_CS_fsm[83]_i_20_n_3 ),
        .O(\ap_CS_fsm_reg[30] ));
  LUT6 #(
    .INIT(64'h80AAFFFF80AA0000)) 
    ap_done_cache_i_1__0
       (.I0(icmp_ln214_fu_63_p2),
        .I1(ack_in),
        .I2(Q[8]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0808A80808088808)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1),
        .I2(\ap_CS_fsm_reg[75] ),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(icmp_ln214_fu_63_p2),
        .I5(in_r_TVALID_int_regslice),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hDFFFFFFFD5D55555)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(icmp_ln214_fu_63_p2),
        .I2(\ap_CS_fsm_reg[75] ),
        .I3(in_r_TVALID_int_regslice),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0888AAAA)) 
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_i_1
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1),
        .I2(Q[8]),
        .I3(ack_in),
        .I4(icmp_ln214_fu_63_p2),
        .I5(Q[7]),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_0));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_32[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_32_reg[31] [0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[12]_i_2 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [12]),
        .O(ap_sig_allocacmp_i_1[12]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[12]_i_3 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [11]),
        .O(ap_sig_allocacmp_i_1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[12]_i_4 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [10]),
        .O(ap_sig_allocacmp_i_1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[12]_i_5 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [9]),
        .O(ap_sig_allocacmp_i_1[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[16]_i_2 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [16]),
        .O(ap_sig_allocacmp_i_1[16]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[16]_i_3 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [15]),
        .O(ap_sig_allocacmp_i_1[15]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[16]_i_4 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [14]),
        .O(ap_sig_allocacmp_i_1[14]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[16]_i_5 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [13]),
        .O(ap_sig_allocacmp_i_1[13]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[20]_i_2 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [20]),
        .O(ap_sig_allocacmp_i_1[20]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[20]_i_3 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [19]),
        .O(ap_sig_allocacmp_i_1[19]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[20]_i_4 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [18]),
        .O(ap_sig_allocacmp_i_1[18]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[20]_i_5 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [17]),
        .O(ap_sig_allocacmp_i_1[17]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[24]_i_2 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [24]),
        .O(ap_sig_allocacmp_i_1[24]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[24]_i_3 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [23]),
        .O(ap_sig_allocacmp_i_1[23]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[24]_i_4 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [22]),
        .O(ap_sig_allocacmp_i_1[22]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[24]_i_5 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [21]),
        .O(ap_sig_allocacmp_i_1[21]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[28]_i_2 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [28]),
        .O(ap_sig_allocacmp_i_1[28]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[28]_i_3 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [27]),
        .O(ap_sig_allocacmp_i_1[27]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[28]_i_4 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [26]),
        .O(ap_sig_allocacmp_i_1[26]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[28]_i_5 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [25]),
        .O(ap_sig_allocacmp_i_1[25]));
  LUT6 #(
    .INIT(64'hA222000000000000)) 
    \i_fu_32[31]_i_1 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1),
        .I2(Q[8]),
        .I3(ack_in),
        .I4(icmp_ln214_fu_63_p2),
        .I5(ap_loop_init_int),
        .O(SR));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_10 
       (.I0(\i_fu_32_reg[31]_i_4_0 [28]),
        .I1(\i_fu_32_reg[31]_i_4_0 [27]),
        .I2(\i_fu_32_reg[31]_i_4_0 [29]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_17_n_3 ),
        .O(\i_fu_32[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_11 
       (.I0(\i_fu_32_reg[31]_i_4_0 [25]),
        .I1(\i_fu_32_reg[31]_i_4_0 [24]),
        .I2(\i_fu_32_reg[31]_i_4_0 [26]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_18_n_3 ),
        .O(\i_fu_32[31]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_13 
       (.I0(\i_fu_32_reg[31]_i_4_0 [22]),
        .I1(\i_fu_32_reg[31]_i_4_0 [21]),
        .I2(\i_fu_32_reg[31]_i_4_0 [23]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_23_n_3 ),
        .O(\i_fu_32[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_14 
       (.I0(\i_fu_32_reg[31]_i_4_0 [19]),
        .I1(\i_fu_32_reg[31]_i_4_0 [18]),
        .I2(\i_fu_32_reg[31]_i_4_0 [20]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_24_n_3 ),
        .O(\i_fu_32[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_15 
       (.I0(\i_fu_32_reg[31]_i_4_0 [16]),
        .I1(\i_fu_32_reg[31]_i_4_0 [15]),
        .I2(\i_fu_32_reg[31]_i_4_0 [17]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_25_n_3 ),
        .O(\i_fu_32[31]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_16 
       (.I0(\i_fu_32_reg[31]_i_4_0 [13]),
        .I1(\i_fu_32_reg[31]_i_4_0 [12]),
        .I2(\i_fu_32_reg[31]_i_4_0 [14]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_26_n_3 ),
        .O(\i_fu_32[31]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_17 
       (.I0(\i_fu_32_reg[31] [29]),
        .I1(\i_fu_32_reg[31]_i_4_0 [28]),
        .I2(\i_fu_32_reg[31] [27]),
        .I3(\i_fu_32_reg[31]_i_4_0 [27]),
        .I4(\i_fu_32_reg[31] [28]),
        .I5(\i_fu_32_reg[31]_i_4_0 [29]),
        .O(\i_fu_32[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_18 
       (.I0(\i_fu_32_reg[31] [26]),
        .I1(\i_fu_32_reg[31]_i_4_0 [25]),
        .I2(\i_fu_32_reg[31] [24]),
        .I3(\i_fu_32_reg[31]_i_4_0 [24]),
        .I4(\i_fu_32_reg[31] [25]),
        .I5(\i_fu_32_reg[31]_i_4_0 [26]),
        .O(\i_fu_32[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_19 
       (.I0(\i_fu_32_reg[31]_i_4_0 [10]),
        .I1(\i_fu_32_reg[31]_i_4_0 [9]),
        .I2(\i_fu_32_reg[31]_i_4_0 [11]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_27_n_3 ),
        .O(\i_fu_32[31]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0000A22200000000)) 
    \i_fu_32[31]_i_2 
       (.I0(in_r_TVALID_int_regslice),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1),
        .I2(Q[8]),
        .I3(ack_in),
        .I4(icmp_ln214_fu_63_p2),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_20 
       (.I0(\i_fu_32_reg[31]_i_4_0 [7]),
        .I1(\i_fu_32_reg[31]_i_4_0 [6]),
        .I2(\i_fu_32_reg[31]_i_4_0 [8]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_28_n_3 ),
        .O(\i_fu_32[31]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_21 
       (.I0(\i_fu_32_reg[31]_i_4_0 [4]),
        .I1(\i_fu_32_reg[31]_i_4_0 [3]),
        .I2(\i_fu_32_reg[31]_i_4_0 [5]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_29_n_3 ),
        .O(\i_fu_32[31]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    \i_fu_32[31]_i_22 
       (.I0(\i_fu_32_reg[31]_i_4_0 [1]),
        .I1(\i_fu_32_reg[31]_i_4_0 [0]),
        .I2(\i_fu_32_reg[31]_i_4_0 [2]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\i_fu_32[31]_i_30_n_3 ),
        .O(\i_fu_32[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_23 
       (.I0(\i_fu_32_reg[31] [23]),
        .I1(\i_fu_32_reg[31]_i_4_0 [22]),
        .I2(\i_fu_32_reg[31] [21]),
        .I3(\i_fu_32_reg[31]_i_4_0 [21]),
        .I4(\i_fu_32_reg[31] [22]),
        .I5(\i_fu_32_reg[31]_i_4_0 [23]),
        .O(\i_fu_32[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_24 
       (.I0(\i_fu_32_reg[31] [20]),
        .I1(\i_fu_32_reg[31]_i_4_0 [19]),
        .I2(\i_fu_32_reg[31] [18]),
        .I3(\i_fu_32_reg[31]_i_4_0 [18]),
        .I4(\i_fu_32_reg[31] [19]),
        .I5(\i_fu_32_reg[31]_i_4_0 [20]),
        .O(\i_fu_32[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_25 
       (.I0(\i_fu_32_reg[31] [17]),
        .I1(\i_fu_32_reg[31]_i_4_0 [16]),
        .I2(\i_fu_32_reg[31] [15]),
        .I3(\i_fu_32_reg[31]_i_4_0 [15]),
        .I4(\i_fu_32_reg[31] [16]),
        .I5(\i_fu_32_reg[31]_i_4_0 [17]),
        .O(\i_fu_32[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_26 
       (.I0(\i_fu_32_reg[31] [14]),
        .I1(\i_fu_32_reg[31]_i_4_0 [13]),
        .I2(\i_fu_32_reg[31] [12]),
        .I3(\i_fu_32_reg[31]_i_4_0 [12]),
        .I4(\i_fu_32_reg[31] [13]),
        .I5(\i_fu_32_reg[31]_i_4_0 [14]),
        .O(\i_fu_32[31]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_27 
       (.I0(\i_fu_32_reg[31] [11]),
        .I1(\i_fu_32_reg[31]_i_4_0 [10]),
        .I2(\i_fu_32_reg[31] [9]),
        .I3(\i_fu_32_reg[31]_i_4_0 [9]),
        .I4(\i_fu_32_reg[31] [10]),
        .I5(\i_fu_32_reg[31]_i_4_0 [11]),
        .O(\i_fu_32[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_28 
       (.I0(\i_fu_32_reg[31] [8]),
        .I1(\i_fu_32_reg[31]_i_4_0 [7]),
        .I2(\i_fu_32_reg[31] [6]),
        .I3(\i_fu_32_reg[31]_i_4_0 [6]),
        .I4(\i_fu_32_reg[31] [7]),
        .I5(\i_fu_32_reg[31]_i_4_0 [8]),
        .O(\i_fu_32[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_29 
       (.I0(\i_fu_32_reg[31] [5]),
        .I1(\i_fu_32_reg[31]_i_4_0 [4]),
        .I2(\i_fu_32_reg[31] [3]),
        .I3(\i_fu_32_reg[31]_i_4_0 [3]),
        .I4(\i_fu_32_reg[31] [4]),
        .I5(\i_fu_32_reg[31]_i_4_0 [5]),
        .O(\i_fu_32[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \i_fu_32[31]_i_30 
       (.I0(\i_fu_32_reg[31] [2]),
        .I1(\i_fu_32_reg[31]_i_4_0 [1]),
        .I2(\i_fu_32_reg[31] [0]),
        .I3(\i_fu_32_reg[31]_i_4_0 [0]),
        .I4(\i_fu_32_reg[31] [1]),
        .I5(\i_fu_32_reg[31]_i_4_0 [2]),
        .O(\i_fu_32[31]_i_30_n_3 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[31]_i_5 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [31]),
        .O(ap_sig_allocacmp_i_1[31]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[31]_i_6 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [30]),
        .O(ap_sig_allocacmp_i_1[30]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[31]_i_7 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [29]),
        .O(ap_sig_allocacmp_i_1[29]));
  LUT6 #(
    .INIT(64'h700000700788008F)) 
    \i_fu_32[31]_i_9 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [31]),
        .I3(\i_fu_32_reg[31]_i_4_0 [30]),
        .I4(\i_fu_32_reg[31] [30]),
        .I5(\i_fu_32_reg[31]_i_4_0 [31]),
        .O(\i_fu_32[31]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_2 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [0]),
        .O(ap_sig_allocacmp_i_1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_3 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [4]),
        .O(ap_sig_allocacmp_i_1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_4 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [3]),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_5 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [2]),
        .O(ap_sig_allocacmp_i_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[4]_i_6 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [1]),
        .O(ap_sig_allocacmp_i_1[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[8]_i_2 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [8]),
        .O(ap_sig_allocacmp_i_1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[8]_i_3 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [7]),
        .O(ap_sig_allocacmp_i_1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[8]_i_4 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [6]),
        .O(ap_sig_allocacmp_i_1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \i_fu_32[8]_i_5 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\i_fu_32_reg[31] [5]),
        .O(ap_sig_allocacmp_i_1[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[12]_i_1 
       (.CI(\i_fu_32_reg[8]_i_1_n_3 ),
        .CO({\i_fu_32_reg[12]_i_1_n_3 ,\i_fu_32_reg[12]_i_1_n_4 ,\i_fu_32_reg[12]_i_1_n_5 ,\i_fu_32_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S(ap_sig_allocacmp_i_1[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[16]_i_1 
       (.CI(\i_fu_32_reg[12]_i_1_n_3 ),
        .CO({\i_fu_32_reg[16]_i_1_n_3 ,\i_fu_32_reg[16]_i_1_n_4 ,\i_fu_32_reg[16]_i_1_n_5 ,\i_fu_32_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[16:13]),
        .S(ap_sig_allocacmp_i_1[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[20]_i_1 
       (.CI(\i_fu_32_reg[16]_i_1_n_3 ),
        .CO({\i_fu_32_reg[20]_i_1_n_3 ,\i_fu_32_reg[20]_i_1_n_4 ,\i_fu_32_reg[20]_i_1_n_5 ,\i_fu_32_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[20:17]),
        .S(ap_sig_allocacmp_i_1[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[24]_i_1 
       (.CI(\i_fu_32_reg[20]_i_1_n_3 ),
        .CO({\i_fu_32_reg[24]_i_1_n_3 ,\i_fu_32_reg[24]_i_1_n_4 ,\i_fu_32_reg[24]_i_1_n_5 ,\i_fu_32_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[24:21]),
        .S(ap_sig_allocacmp_i_1[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[28]_i_1 
       (.CI(\i_fu_32_reg[24]_i_1_n_3 ),
        .CO({\i_fu_32_reg[28]_i_1_n_3 ,\i_fu_32_reg[28]_i_1_n_4 ,\i_fu_32_reg[28]_i_1_n_5 ,\i_fu_32_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[28:25]),
        .S(ap_sig_allocacmp_i_1[28:25]));
  CARRY4 \i_fu_32_reg[31]_i_12 
       (.CI(1'b0),
        .CO({\i_fu_32_reg[31]_i_12_n_3 ,\i_fu_32_reg[31]_i_12_n_4 ,\i_fu_32_reg[31]_i_12_n_5 ,\i_fu_32_reg[31]_i_12_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_32_reg[31]_i_12_O_UNCONNECTED [3:0]),
        .S({\i_fu_32[31]_i_19_n_3 ,\i_fu_32[31]_i_20_n_3 ,\i_fu_32[31]_i_21_n_3 ,\i_fu_32[31]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[31]_i_3 
       (.CI(\i_fu_32_reg[28]_i_1_n_3 ),
        .CO({\NLW_i_fu_32_reg[31]_i_3_CO_UNCONNECTED [3:2],\i_fu_32_reg[31]_i_3_n_5 ,\i_fu_32_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_32_reg[31]_i_3_O_UNCONNECTED [3],D[31:29]}),
        .S({1'b0,ap_sig_allocacmp_i_1[31:29]}));
  CARRY4 \i_fu_32_reg[31]_i_4 
       (.CI(\i_fu_32_reg[31]_i_8_n_3 ),
        .CO({\NLW_i_fu_32_reg[31]_i_4_CO_UNCONNECTED [3],icmp_ln214_fu_63_p2,\i_fu_32_reg[31]_i_4_n_5 ,\i_fu_32_reg[31]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_32_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\i_fu_32[31]_i_9_n_3 ,\i_fu_32[31]_i_10_n_3 ,\i_fu_32[31]_i_11_n_3 }));
  CARRY4 \i_fu_32_reg[31]_i_8 
       (.CI(\i_fu_32_reg[31]_i_12_n_3 ),
        .CO({\i_fu_32_reg[31]_i_8_n_3 ,\i_fu_32_reg[31]_i_8_n_4 ,\i_fu_32_reg[31]_i_8_n_5 ,\i_fu_32_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_i_fu_32_reg[31]_i_8_O_UNCONNECTED [3:0]),
        .S({\i_fu_32[31]_i_13_n_3 ,\i_fu_32[31]_i_14_n_3 ,\i_fu_32[31]_i_15_n_3 ,\i_fu_32[31]_i_16_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_32_reg[4]_i_1_n_3 ,\i_fu_32_reg[4]_i_1_n_4 ,\i_fu_32_reg[4]_i_1_n_5 ,\i_fu_32_reg[4]_i_1_n_6 }),
        .CYINIT(ap_sig_allocacmp_i_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S(ap_sig_allocacmp_i_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_32_reg[8]_i_1 
       (.CI(\i_fu_32_reg[4]_i_1_n_3 ),
        .CO({\i_fu_32_reg[8]_i_1_n_3 ,\i_fu_32_reg[8]_i_1_n_4 ,\i_fu_32_reg[8]_i_1_n_5 ,\i_fu_32_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S(ap_sig_allocacmp_i_1[8:5]));
  LUT6 #(
    .INIT(64'hEF000000EFEFEFEF)) 
    \in_r_read_reg_90[63]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(icmp_ln214_fu_63_p2),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .I3(ack_in),
        .I4(Q[8]),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1),
        .O(\B_V_data_1_state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init_6
   (indvar_flatten13_fu_106,
    D,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg,
    \indvar_flatten13_fu_106_reg[0] ,
    ack_in,
    \indvar_flatten13_fu_106_reg[0]_0 ,
    \ap_CS_fsm_reg[82] ,
    ap_done_reg1);
  output indvar_flatten13_fu_106;
  output [1:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg;
  input [2:0]\indvar_flatten13_fu_106_reg[0] ;
  input ack_in;
  input \indvar_flatten13_fu_106_reg[0]_0 ;
  input [0:0]\ap_CS_fsm_reg[82] ;
  input ap_done_reg1;

  wire [1:0]D;
  wire ack_in;
  wire [0:0]\ap_CS_fsm_reg[82] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_3;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg;
  wire indvar_flatten13_fu_106;
  wire [2:0]\indvar_flatten13_fu_106_reg[0] ;
  wire \indvar_flatten13_fu_106_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hFFBABABAAAAAAAAA)) 
    \ap_CS_fsm[77]_i_1 
       (.I0(\indvar_flatten13_fu_106_reg[0] [0]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .I5(\indvar_flatten13_fu_106_reg[0] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h88B888B8888888B8)) 
    \ap_CS_fsm[82]_i_1 
       (.I0(\ap_CS_fsm_reg[82] ),
        .I1(\indvar_flatten13_fu_106_reg[0] [1]),
        .I2(\indvar_flatten13_fu_106_reg[0] [2]),
        .I3(ap_done_reg1),
        .I4(ap_done_cache),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h80AAFFFF80AA80AA)) 
    ap_done_cache_i_1__2
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(\indvar_flatten13_fu_106_reg[0] [2]),
        .I2(ack_in),
        .I3(\indvar_flatten13_fu_106_reg[0]_0 ),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFFFD5D5)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \outch_fu_98[6]_i_1 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg),
        .I1(\indvar_flatten13_fu_106_reg[0] [2]),
        .I2(ack_in),
        .I3(\indvar_flatten13_fu_106_reg[0]_0 ),
        .I4(ap_loop_init_int),
        .O(indvar_flatten13_fu_106));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init_7
   (ap_rst_n_0,
    address1,
    ADDRA,
    SR,
    \indvar_flatten20_fu_246_reg[62] ,
    D,
    E,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg_0,
    add_ln171_fu_168_p2,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address0,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg_1,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_ready,
    ap_clk,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg,
    \q0_reg[31] ,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    Q,
    \q0_reg[31]_2 ,
    ram_reg_0_63_0_0_i_7_0,
    ram_reg_0_63_0_0_i_7_1,
    ram_reg_0_63_0_0_i_7_2,
    ram_reg_0_63_0_0_i_7_3,
    ram_reg_0_63_0_0_i_7_4,
    \ch_fu_58_reg[4] ,
    \q0_reg[30] ,
    CO,
    \q0_reg[31]_3 ,
    \q0_reg[31]_4 ,
    \q0_reg[31]_5 ,
    ram_reg_0_63_0_0_i_3_0,
    ram_reg_0_63_0_0_i_3_1,
    ram_reg_0_63_0_0_i_3_2,
    \q0_reg[31]_6 ,
    ram_reg_0_63_0_0_i_3_3,
    ram_reg_0_63_0_0_i_15_0,
    \ch_fu_58_reg[4]_0 ,
    \ch_fu_58_reg[4]_1 ,
    \q0_reg[31]_7 ,
    \q0_reg[31]_8 ,
    \q0_reg[31]_9 ,
    ram_reg_0_63_0_0_i_5_0,
    ram_reg_0_63_0_0_i_5_1,
    ram_reg_0_63_0_0_i_5_2,
    ram_reg_0_63_0_0_i_24_0,
    ram_reg_0_63_0_0_i_24_1,
    ram_reg_0_63_0_0_i_24_2,
    \ch_fu_58_reg[4]_2 ,
    \q0_reg[31]_10 ,
    \q0_reg[31]_11 ,
    \q0_reg[31]_12 ,
    \q0_reg[31]_13 ,
    \ch_fu_58_reg[4]_3 ,
    \ch_fu_58_reg[6] ,
    \ap_CS_fsm_reg[78]_i_2_0 ,
    \ap_CS_fsm_reg[78]_i_2_1 ,
    ram_reg_0_63_0_0_i_6_0,
    ram_reg_0_63_0_0_i_6_1,
    \ch_fu_58_reg[6]_0 ,
    ap_rst_n,
    \ch_fu_58_reg[6]_1 ,
    \ch_fu_58_reg[6]_2 );
  output ap_rst_n_0;
  output [3:0]address1;
  output [5:0]ADDRA;
  output [0:0]SR;
  output [0:0]\indvar_flatten20_fu_246_reg[62] ;
  output [1:0]D;
  output [0:0]E;
  output grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg;
  output grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg_0;
  output [6:0]add_ln171_fu_168_p2;
  output [0:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address0;
  output grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg_1;
  output grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_ready;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg;
  input \q0_reg[31] ;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input [6:0]Q;
  input \q0_reg[31]_2 ;
  input ram_reg_0_63_0_0_i_7_0;
  input [3:0]ram_reg_0_63_0_0_i_7_1;
  input ram_reg_0_63_0_0_i_7_2;
  input ram_reg_0_63_0_0_i_7_3;
  input ram_reg_0_63_0_0_i_7_4;
  input \ch_fu_58_reg[4] ;
  input [5:0]\q0_reg[30] ;
  input [0:0]CO;
  input \q0_reg[31]_3 ;
  input \q0_reg[31]_4 ;
  input \q0_reg[31]_5 ;
  input ram_reg_0_63_0_0_i_3_0;
  input ram_reg_0_63_0_0_i_3_1;
  input ram_reg_0_63_0_0_i_3_2;
  input \q0_reg[31]_6 ;
  input ram_reg_0_63_0_0_i_3_3;
  input ram_reg_0_63_0_0_i_15_0;
  input \ch_fu_58_reg[4]_0 ;
  input \ch_fu_58_reg[4]_1 ;
  input \q0_reg[31]_7 ;
  input \q0_reg[31]_8 ;
  input \q0_reg[31]_9 ;
  input ram_reg_0_63_0_0_i_5_0;
  input ram_reg_0_63_0_0_i_5_1;
  input ram_reg_0_63_0_0_i_5_2;
  input ram_reg_0_63_0_0_i_24_0;
  input ram_reg_0_63_0_0_i_24_1;
  input ram_reg_0_63_0_0_i_24_2;
  input \ch_fu_58_reg[4]_2 ;
  input \q0_reg[31]_10 ;
  input \q0_reg[31]_11 ;
  input \q0_reg[31]_12 ;
  input \q0_reg[31]_13 ;
  input \ch_fu_58_reg[4]_3 ;
  input \ch_fu_58_reg[6] ;
  input [62:0]\ap_CS_fsm_reg[78]_i_2_0 ;
  input [62:0]\ap_CS_fsm_reg[78]_i_2_1 ;
  input ram_reg_0_63_0_0_i_6_0;
  input ram_reg_0_63_0_0_i_6_1;
  input \ch_fu_58_reg[6]_0 ;
  input ap_rst_n;
  input \ch_fu_58_reg[6]_1 ;
  input \ch_fu_58_reg[6]_2 ;

  wire [5:0]ADDRA;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]add_ln171_fu_168_p2;
  wire [3:0]address1;
  wire \ap_CS_fsm[78]_i_11_n_3 ;
  wire \ap_CS_fsm[78]_i_12_n_3 ;
  wire \ap_CS_fsm[78]_i_13_n_3 ;
  wire \ap_CS_fsm[78]_i_14_n_3 ;
  wire \ap_CS_fsm[78]_i_16_n_3 ;
  wire \ap_CS_fsm[78]_i_17_n_3 ;
  wire \ap_CS_fsm[78]_i_18_n_3 ;
  wire \ap_CS_fsm[78]_i_19_n_3 ;
  wire \ap_CS_fsm[78]_i_21_n_3 ;
  wire \ap_CS_fsm[78]_i_22_n_3 ;
  wire \ap_CS_fsm[78]_i_23_n_3 ;
  wire \ap_CS_fsm[78]_i_24_n_3 ;
  wire \ap_CS_fsm[78]_i_25_n_3 ;
  wire \ap_CS_fsm[78]_i_26_n_3 ;
  wire \ap_CS_fsm[78]_i_27_n_3 ;
  wire \ap_CS_fsm[78]_i_28_n_3 ;
  wire \ap_CS_fsm[78]_i_4_n_3 ;
  wire \ap_CS_fsm[78]_i_6_n_3 ;
  wire \ap_CS_fsm[78]_i_7_n_3 ;
  wire \ap_CS_fsm[78]_i_8_n_3 ;
  wire \ap_CS_fsm[78]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[78]_i_10_n_3 ;
  wire \ap_CS_fsm_reg[78]_i_10_n_4 ;
  wire \ap_CS_fsm_reg[78]_i_10_n_5 ;
  wire \ap_CS_fsm_reg[78]_i_10_n_6 ;
  wire \ap_CS_fsm_reg[78]_i_15_n_3 ;
  wire \ap_CS_fsm_reg[78]_i_15_n_4 ;
  wire \ap_CS_fsm_reg[78]_i_15_n_5 ;
  wire \ap_CS_fsm_reg[78]_i_15_n_6 ;
  wire \ap_CS_fsm_reg[78]_i_20_n_3 ;
  wire \ap_CS_fsm_reg[78]_i_20_n_4 ;
  wire \ap_CS_fsm_reg[78]_i_20_n_5 ;
  wire \ap_CS_fsm_reg[78]_i_20_n_6 ;
  wire [62:0]\ap_CS_fsm_reg[78]_i_2_0 ;
  wire [62:0]\ap_CS_fsm_reg[78]_i_2_1 ;
  wire \ap_CS_fsm_reg[78]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[78]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[78]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[78]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[78]_i_5_n_3 ;
  wire \ap_CS_fsm_reg[78]_i_5_n_4 ;
  wire \ap_CS_fsm_reg[78]_i_5_n_5 ;
  wire \ap_CS_fsm_reg[78]_i_5_n_6 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_3;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \ch_fu_58[4]_i_2_n_3 ;
  wire \ch_fu_58_reg[4] ;
  wire \ch_fu_58_reg[4]_0 ;
  wire \ch_fu_58_reg[4]_1 ;
  wire \ch_fu_58_reg[4]_2 ;
  wire \ch_fu_58_reg[4]_3 ;
  wire \ch_fu_58_reg[6] ;
  wire \ch_fu_58_reg[6]_0 ;
  wire \ch_fu_58_reg[6]_1 ;
  wire \ch_fu_58_reg[6]_2 ;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_ready;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg_0;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg_1;
  wire [0:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address0;
  wire [0:0]\indvar_flatten20_fu_246_reg[62] ;
  wire [5:0]\q0_reg[30] ;
  wire \q0_reg[31] ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_10 ;
  wire \q0_reg[31]_11 ;
  wire \q0_reg[31]_12 ;
  wire \q0_reg[31]_13 ;
  wire \q0_reg[31]_2 ;
  wire \q0_reg[31]_3 ;
  wire \q0_reg[31]_4 ;
  wire \q0_reg[31]_5 ;
  wire \q0_reg[31]_6 ;
  wire \q0_reg[31]_7 ;
  wire \q0_reg[31]_8 ;
  wire \q0_reg[31]_9 ;
  wire ram_reg_0_63_0_0_i_15_0;
  wire ram_reg_0_63_0_0_i_15_n_3;
  wire ram_reg_0_63_0_0_i_24_0;
  wire ram_reg_0_63_0_0_i_24_1;
  wire ram_reg_0_63_0_0_i_24_2;
  wire ram_reg_0_63_0_0_i_24_n_3;
  wire ram_reg_0_63_0_0_i_30_n_3;
  wire ram_reg_0_63_0_0_i_33_n_3;
  wire ram_reg_0_63_0_0_i_3_0;
  wire ram_reg_0_63_0_0_i_3_1;
  wire ram_reg_0_63_0_0_i_3_2;
  wire ram_reg_0_63_0_0_i_3_3;
  wire ram_reg_0_63_0_0_i_52_n_3;
  wire ram_reg_0_63_0_0_i_5_0;
  wire ram_reg_0_63_0_0_i_5_1;
  wire ram_reg_0_63_0_0_i_5_2;
  wire ram_reg_0_63_0_0_i_65_n_3;
  wire ram_reg_0_63_0_0_i_6_0;
  wire ram_reg_0_63_0_0_i_6_1;
  wire ram_reg_0_63_0_0_i_7_0;
  wire [3:0]ram_reg_0_63_0_0_i_7_1;
  wire ram_reg_0_63_0_0_i_7_2;
  wire ram_reg_0_63_0_0_i_7_3;
  wire ram_reg_0_63_0_0_i_7_4;
  wire [3:0]\NLW_ap_CS_fsm_reg[78]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[78]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[78]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[78]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[78]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[78]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[78]_i_5_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h7444744474747444)) 
    \ap_CS_fsm[78]_i_1 
       (.I0(\indvar_flatten20_fu_246_reg[62] ),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_done_cache),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_11 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [46]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [46]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [45]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [45]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [47]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [47]),
        .O(\ap_CS_fsm[78]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_12 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [43]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [43]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [42]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [42]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [44]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [44]),
        .O(\ap_CS_fsm[78]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_13 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [39]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [39]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [40]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [40]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [41]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [41]),
        .O(\ap_CS_fsm[78]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_14 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [36]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [36]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [37]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [37]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [38]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [38]),
        .O(\ap_CS_fsm[78]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_16 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [33]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [33]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [34]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [34]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [35]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [35]),
        .O(\ap_CS_fsm[78]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_17 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [30]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [30]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [31]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [31]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [32]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [32]),
        .O(\ap_CS_fsm[78]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_18 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [28]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [28]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [27]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [27]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [29]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [29]),
        .O(\ap_CS_fsm[78]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_19 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [24]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [24]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [25]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [25]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [26]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [26]),
        .O(\ap_CS_fsm[78]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_21 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [21]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [22]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [23]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [23]),
        .O(\ap_CS_fsm[78]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_22 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [18]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [18]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [19]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [20]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [20]),
        .O(\ap_CS_fsm[78]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_23 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [15]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [16]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [17]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [17]),
        .O(\ap_CS_fsm[78]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_24 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [13]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [12]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [12]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [14]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [14]),
        .O(\ap_CS_fsm[78]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_25 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [9]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [10]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [10]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [11]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [11]),
        .O(\ap_CS_fsm[78]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_26 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [6]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [6]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [7]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [7]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [8]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [8]),
        .O(\ap_CS_fsm[78]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_27 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [3]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [4]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [4]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [5]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [5]),
        .O(\ap_CS_fsm[78]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_28 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [0]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [0]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [1]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [1]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [2]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [2]),
        .O(\ap_CS_fsm[78]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_4 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [62]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [62]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [60]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [60]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [61]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [61]),
        .O(\ap_CS_fsm[78]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_6 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [57]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [57]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [58]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [58]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [59]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [59]),
        .O(\ap_CS_fsm[78]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_7 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [54]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [54]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [55]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [55]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [56]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [56]),
        .O(\ap_CS_fsm[78]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_8 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [51]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [51]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [52]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [52]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [53]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [53]),
        .O(\ap_CS_fsm[78]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[78]_i_9 
       (.I0(\ap_CS_fsm_reg[78]_i_2_0 [48]),
        .I1(\ap_CS_fsm_reg[78]_i_2_1 [48]),
        .I2(\ap_CS_fsm_reg[78]_i_2_0 [49]),
        .I3(\ap_CS_fsm_reg[78]_i_2_1 [49]),
        .I4(\ap_CS_fsm_reg[78]_i_2_1 [50]),
        .I5(\ap_CS_fsm_reg[78]_i_2_0 [50]),
        .O(\ap_CS_fsm[78]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[81]_i_1 
       (.I0(Q[5]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(Q[6]),
        .O(D[1]));
  CARRY4 \ap_CS_fsm_reg[78]_i_10 
       (.CI(\ap_CS_fsm_reg[78]_i_15_n_3 ),
        .CO({\ap_CS_fsm_reg[78]_i_10_n_3 ,\ap_CS_fsm_reg[78]_i_10_n_4 ,\ap_CS_fsm_reg[78]_i_10_n_5 ,\ap_CS_fsm_reg[78]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[78]_i_10_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[78]_i_16_n_3 ,\ap_CS_fsm[78]_i_17_n_3 ,\ap_CS_fsm[78]_i_18_n_3 ,\ap_CS_fsm[78]_i_19_n_3 }));
  CARRY4 \ap_CS_fsm_reg[78]_i_15 
       (.CI(\ap_CS_fsm_reg[78]_i_20_n_3 ),
        .CO({\ap_CS_fsm_reg[78]_i_15_n_3 ,\ap_CS_fsm_reg[78]_i_15_n_4 ,\ap_CS_fsm_reg[78]_i_15_n_5 ,\ap_CS_fsm_reg[78]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[78]_i_15_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[78]_i_21_n_3 ,\ap_CS_fsm[78]_i_22_n_3 ,\ap_CS_fsm[78]_i_23_n_3 ,\ap_CS_fsm[78]_i_24_n_3 }));
  CARRY4 \ap_CS_fsm_reg[78]_i_2 
       (.CI(\ap_CS_fsm_reg[78]_i_3_n_3 ),
        .CO({\NLW_ap_CS_fsm_reg[78]_i_2_CO_UNCONNECTED [3:1],\indvar_flatten20_fu_246_reg[62] }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[78]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[78]_i_4_n_3 }));
  CARRY4 \ap_CS_fsm_reg[78]_i_20 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[78]_i_20_n_3 ,\ap_CS_fsm_reg[78]_i_20_n_4 ,\ap_CS_fsm_reg[78]_i_20_n_5 ,\ap_CS_fsm_reg[78]_i_20_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[78]_i_20_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[78]_i_25_n_3 ,\ap_CS_fsm[78]_i_26_n_3 ,\ap_CS_fsm[78]_i_27_n_3 ,\ap_CS_fsm[78]_i_28_n_3 }));
  CARRY4 \ap_CS_fsm_reg[78]_i_3 
       (.CI(\ap_CS_fsm_reg[78]_i_5_n_3 ),
        .CO({\ap_CS_fsm_reg[78]_i_3_n_3 ,\ap_CS_fsm_reg[78]_i_3_n_4 ,\ap_CS_fsm_reg[78]_i_3_n_5 ,\ap_CS_fsm_reg[78]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[78]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[78]_i_6_n_3 ,\ap_CS_fsm[78]_i_7_n_3 ,\ap_CS_fsm[78]_i_8_n_3 ,\ap_CS_fsm[78]_i_9_n_3 }));
  CARRY4 \ap_CS_fsm_reg[78]_i_5 
       (.CI(\ap_CS_fsm_reg[78]_i_10_n_3 ),
        .CO({\ap_CS_fsm_reg[78]_i_5_n_3 ,\ap_CS_fsm_reg[78]_i_5_n_4 ,\ap_CS_fsm_reg[78]_i_5_n_5 ,\ap_CS_fsm_reg[78]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[78]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[78]_i_11_n_3 ,\ap_CS_fsm[78]_i_12_n_3 ,\ap_CS_fsm[78]_i_13_n_3 ,\ap_CS_fsm[78]_i_14_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__3
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I2(\ch_fu_58_reg[6]_0 ),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \buf_1_addr_reg_239[0]_i_1 
       (.I0(\ch_fu_58_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \buf_1_addr_reg_239[5]_i_1 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ch_fu_58[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\ch_fu_58_reg[4]_0 ),
        .O(add_ln171_fu_168_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \ch_fu_58[1]_i_1 
       (.I0(\ch_fu_58_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_58_reg[4]_0 ),
        .O(add_ln171_fu_168_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \ch_fu_58[2]_i_1 
       (.I0(\ch_fu_58_reg[4]_0 ),
        .I1(\ch_fu_58_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .I3(\ch_fu_58_reg[4]_2 ),
        .O(add_ln171_fu_168_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \ch_fu_58[3]_i_1 
       (.I0(\ch_fu_58_reg[4]_1 ),
        .I1(\ch_fu_58_reg[4]_0 ),
        .I2(\ch_fu_58_reg[4]_2 ),
        .I3(ap_loop_init_int),
        .I4(\ch_fu_58_reg[4]_3 ),
        .O(add_ln171_fu_168_p2[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \ch_fu_58[4]_i_1 
       (.I0(\ch_fu_58_reg[4]_2 ),
        .I1(\ch_fu_58_reg[4]_0 ),
        .I2(\ch_fu_58_reg[4]_1 ),
        .I3(\ch_fu_58_reg[4]_3 ),
        .I4(\ch_fu_58[4]_i_2_n_3 ),
        .I5(\ch_fu_58_reg[4] ),
        .O(add_ln171_fu_168_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ch_fu_58[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .O(\ch_fu_58[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \ch_fu_58[5]_i_1 
       (.I0(\ch_fu_58_reg[6]_1 ),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_58_reg[6] ),
        .O(add_ln171_fu_168_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \ch_fu_58[6]_i_1 
       (.I0(\ch_fu_58_reg[6]_0 ),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0D02)) 
    \ch_fu_58[6]_i_2 
       (.I0(\ch_fu_58_reg[6] ),
        .I1(\ch_fu_58_reg[6]_1 ),
        .I2(ap_loop_init_int),
        .I3(\ch_fu_58_reg[6]_2 ),
        .O(add_ln171_fu_168_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_i_1
       (.I0(\ch_fu_58_reg[6]_0 ),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[5]),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000404444444444)) 
    \indvar_flatten6_reg_786[31]_i_1 
       (.I0(\indvar_flatten20_fu_246_reg[62] ),
        .I1(Q[4]),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I3(ap_done_cache),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(Q[6]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \indvar_flatten6_reg_786[31]_i_2 
       (.I0(Q[6]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    ram_reg_0_63_0_0_i_15
       (.I0(ram_reg_0_63_0_0_i_3_0),
        .I1(ram_reg_0_63_0_0_i_3_1),
        .I2(ram_reg_0_63_0_0_i_3_2),
        .I3(ram_reg_0_63_0_0_i_52_n_3),
        .I4(\q0_reg[31]_6 ),
        .I5(ram_reg_0_63_0_0_i_3_3),
        .O(ram_reg_0_63_0_0_i_15_n_3));
  LUT6 #(
    .INIT(64'h00F8000000F8FFFF)) 
    ram_reg_0_63_0_0_i_24
       (.I0(ram_reg_0_63_0_0_i_5_0),
        .I1(ram_reg_0_63_0_0_i_5_1),
        .I2(ram_reg_0_63_0_0_i_65_n_3),
        .I3(Q[2]),
        .I4(ram_reg_0_63_0_0_i_7_3),
        .I5(ram_reg_0_63_0_0_i_5_2),
        .O(ram_reg_0_63_0_0_i_24_n_3));
  LUT5 #(
    .INIT(32'hAAAEEEEE)) 
    ram_reg_0_63_0_0_i_3
       (.I0(\q0_reg[31]_3 ),
        .I1(\q0_reg[31]_0 ),
        .I2(ram_reg_0_63_0_0_i_15_n_3),
        .I3(\q0_reg[31]_4 ),
        .I4(\q0_reg[31]_5 ),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'h5555110555555555)) 
    ram_reg_0_63_0_0_i_30
       (.I0(ram_reg_0_63_0_0_i_6_0),
        .I1(ADDRA[3]),
        .I2(ram_reg_0_63_0_0_i_7_1[2]),
        .I3(ram_reg_0_63_0_0_i_7_0),
        .I4(ram_reg_0_63_0_0_i_6_1),
        .I5(ram_reg_0_63_0_0_i_24_0),
        .O(ram_reg_0_63_0_0_i_30_n_3));
  LUT6 #(
    .INIT(64'h00000000FF470000)) 
    ram_reg_0_63_0_0_i_33
       (.I0(ADDRA[4]),
        .I1(ram_reg_0_63_0_0_i_7_0),
        .I2(ram_reg_0_63_0_0_i_7_1[3]),
        .I3(ram_reg_0_63_0_0_i_7_2),
        .I4(ram_reg_0_63_0_0_i_7_3),
        .I5(ram_reg_0_63_0_0_i_7_4),
        .O(ram_reg_0_63_0_0_i_33_n_3));
  LUT6 #(
    .INIT(64'hEEEEAAAEEEEEEEEE)) 
    ram_reg_0_63_0_0_i_5
       (.I0(\q0_reg[31]_7 ),
        .I1(\q0_reg[31]_0 ),
        .I2(ram_reg_0_63_0_0_i_24_n_3),
        .I3(\q0_reg[31]_4 ),
        .I4(\q0_reg[31]_8 ),
        .I5(\q0_reg[31]_9 ),
        .O(address1[1]));
  LUT6 #(
    .INIT(64'h0000FFFFFF47FFFF)) 
    ram_reg_0_63_0_0_i_52
       (.I0(ADDRA[0]),
        .I1(ram_reg_0_63_0_0_i_7_0),
        .I2(ram_reg_0_63_0_0_i_7_1[0]),
        .I3(Q[0]),
        .I4(ram_reg_0_63_0_0_i_15_0),
        .I5(Q[1]),
        .O(ram_reg_0_63_0_0_i_52_n_3));
  LUT6 #(
    .INIT(64'hFFFFEEFEEEEEEEEE)) 
    ram_reg_0_63_0_0_i_6
       (.I0(\q0_reg[31]_10 ),
        .I1(\q0_reg[31]_11 ),
        .I2(\q0_reg[31]_6 ),
        .I3(ram_reg_0_63_0_0_i_30_n_3),
        .I4(\q0_reg[31]_12 ),
        .I5(\q0_reg[31]_13 ),
        .O(address1[2]));
  LUT6 #(
    .INIT(64'h0000000047FF0000)) 
    ram_reg_0_63_0_0_i_65
       (.I0(ADDRA[2]),
        .I1(ram_reg_0_63_0_0_i_7_0),
        .I2(ram_reg_0_63_0_0_i_7_1[1]),
        .I3(ram_reg_0_63_0_0_i_24_0),
        .I4(ram_reg_0_63_0_0_i_24_1),
        .I5(ram_reg_0_63_0_0_i_24_2),
        .O(ram_reg_0_63_0_0_i_65_n_3));
  LUT6 #(
    .INIT(64'hBBBBBBBFBBBBBBBB)) 
    ram_reg_0_63_0_0_i_7
       (.I0(\q0_reg[31] ),
        .I1(\q0_reg[31]_0 ),
        .I2(ram_reg_0_63_0_0_i_33_n_3),
        .I3(\q0_reg[31]_1 ),
        .I4(Q[3]),
        .I5(\q0_reg[31]_2 ),
        .O(address1[3]));
  LUT6 #(
    .INIT(64'h2A002A002AFF2A00)) 
    ram_reg_0_63_0_2_i_10
       (.I0(\ch_fu_58_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I3(Q[6]),
        .I4(\q0_reg[30] [0]),
        .I5(CO),
        .O(ADDRA[0]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_63_0_2_i_5
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_58_reg[6] ),
        .I3(Q[6]),
        .I4(\q0_reg[30] [5]),
        .I5(CO),
        .O(ADDRA[5]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_63_0_2_i_6
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_58_reg[4] ),
        .I3(Q[6]),
        .I4(\q0_reg[30] [4]),
        .I5(CO),
        .O(ADDRA[4]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_63_0_2_i_7
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_58_reg[4]_3 ),
        .I3(Q[6]),
        .I4(\q0_reg[30] [3]),
        .I5(CO),
        .O(ADDRA[3]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_63_0_2_i_8
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_58_reg[4]_2 ),
        .I3(Q[6]),
        .I4(\q0_reg[30] [2]),
        .I5(CO),
        .O(ADDRA[2]));
  LUT6 #(
    .INIT(64'h7000700070FF7000)) 
    ram_reg_0_63_0_2_i_9
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\ch_fu_58_reg[4]_1 ),
        .I3(Q[6]),
        .I4(\q0_reg[30] [1]),
        .I5(CO),
        .O(ADDRA[1]));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init_8
   (CO,
    D,
    \tmp_5_reg_1263_reg[31] ,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg_reg,
    \reuse_addr_reg_fu_52_reg[8] ,
    ap_clk,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg,
    \ap_CS_fsm_reg[82]_i_2_0 ,
    \ap_CS_fsm_reg[82]_i_2_1 ,
    \ap_CS_fsm_reg[79] ,
    in_r_TVALID_int_regslice,
    \ch_1_fu_60_reg[6]_i_4_0 ,
    out,
    \ap_CS_fsm_reg[79]_0 ,
    \reuse_addr_reg_fu_52_reg[8]_0 ,
    ap_rst_n);
  output [0:0]CO;
  output [1:0]D;
  output [0:0]\tmp_5_reg_1263_reg[31] ;
  output grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg_reg;
  output \reuse_addr_reg_fu_52_reg[8] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg;
  input [31:0]\ap_CS_fsm_reg[82]_i_2_0 ;
  input [30:0]\ap_CS_fsm_reg[82]_i_2_1 ;
  input [1:0]\ap_CS_fsm_reg[79] ;
  input in_r_TVALID_int_regslice;
  input [31:0]\ch_1_fu_60_reg[6]_i_4_0 ;
  input [32:0]out;
  input \ap_CS_fsm_reg[79]_0 ;
  input \reuse_addr_reg_fu_52_reg[8]_0 ;
  input ap_rst_n;

  wire [0:0]CO;
  wire [1:0]D;
  wire \ap_CS_fsm[82]_i_10_n_3 ;
  wire \ap_CS_fsm[82]_i_11_n_3 ;
  wire \ap_CS_fsm[82]_i_12_n_3 ;
  wire \ap_CS_fsm[82]_i_13_n_3 ;
  wire \ap_CS_fsm[82]_i_14_n_3 ;
  wire \ap_CS_fsm[82]_i_15_n_3 ;
  wire \ap_CS_fsm[82]_i_16_n_3 ;
  wire \ap_CS_fsm[82]_i_5_n_3 ;
  wire \ap_CS_fsm[82]_i_6_n_3 ;
  wire \ap_CS_fsm[82]_i_7_n_3 ;
  wire \ap_CS_fsm[82]_i_9_n_3 ;
  wire [1:0]\ap_CS_fsm_reg[79] ;
  wire \ap_CS_fsm_reg[79]_0 ;
  wire [31:0]\ap_CS_fsm_reg[82]_i_2_0 ;
  wire [30:0]\ap_CS_fsm_reg[82]_i_2_1 ;
  wire \ap_CS_fsm_reg[82]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[82]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[82]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[82]_i_4_n_4 ;
  wire \ap_CS_fsm_reg[82]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[82]_i_4_n_6 ;
  wire \ap_CS_fsm_reg[82]_i_8_n_3 ;
  wire \ap_CS_fsm_reg[82]_i_8_n_4 ;
  wire \ap_CS_fsm_reg[82]_i_8_n_5 ;
  wire \ap_CS_fsm_reg[82]_i_8_n_6 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_3;
  wire ap_done_cache_reg_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \ch_1_fu_60[6]_i_10_n_3 ;
  wire \ch_1_fu_60[6]_i_16_n_3 ;
  wire \ch_1_fu_60[6]_i_17_n_3 ;
  wire \ch_1_fu_60[6]_i_18_n_3 ;
  wire \ch_1_fu_60[6]_i_19_n_3 ;
  wire \ch_1_fu_60[6]_i_25_n_3 ;
  wire \ch_1_fu_60[6]_i_26_n_3 ;
  wire \ch_1_fu_60[6]_i_27_n_3 ;
  wire \ch_1_fu_60[6]_i_28_n_3 ;
  wire \ch_1_fu_60[6]_i_8_n_3 ;
  wire \ch_1_fu_60[6]_i_9_n_3 ;
  wire \ch_1_fu_60_reg[6]_i_15_n_3 ;
  wire \ch_1_fu_60_reg[6]_i_15_n_4 ;
  wire \ch_1_fu_60_reg[6]_i_15_n_5 ;
  wire \ch_1_fu_60_reg[6]_i_15_n_6 ;
  wire [31:0]\ch_1_fu_60_reg[6]_i_4_0 ;
  wire \ch_1_fu_60_reg[6]_i_4_n_5 ;
  wire \ch_1_fu_60_reg[6]_i_4_n_6 ;
  wire \ch_1_fu_60_reg[6]_i_7_n_3 ;
  wire \ch_1_fu_60_reg[6]_i_7_n_4 ;
  wire \ch_1_fu_60_reg[6]_i_7_n_5 ;
  wire \ch_1_fu_60_reg[6]_i_7_n_6 ;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg_reg;
  wire in_r_TVALID_int_regslice;
  wire [32:0]out;
  wire \reuse_addr_reg_fu_52_reg[8] ;
  wire \reuse_addr_reg_fu_52_reg[8]_0 ;
  wire [0:0]\tmp_5_reg_1263_reg[31] ;
  wire [3:3]\NLW_ap_CS_fsm_reg[82]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[82]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[82]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[82]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[6]_i_15_O_UNCONNECTED ;
  wire [3:3]\NLW_ch_1_fu_60_reg[6]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[6]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[6]_i_7_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2222222272722272)) 
    \ap_CS_fsm[79]_i_1 
       (.I0(\ap_CS_fsm_reg[79] [0]),
        .I1(\tmp_5_reg_1263_reg[31] ),
        .I2(\ap_CS_fsm_reg[79] [1]),
        .I3(ap_done_cache),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg),
        .I5(\ap_CS_fsm_reg[79]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAA080808)) 
    \ap_CS_fsm[80]_i_1 
       (.I0(\ap_CS_fsm_reg[79] [1]),
        .I1(ap_done_cache),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg),
        .I3(ap_done_cache_reg_0),
        .I4(CO),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[82]_i_10 
       (.I0(\ap_CS_fsm_reg[82]_i_2_0 [18]),
        .I1(\ap_CS_fsm_reg[82]_i_2_1 [17]),
        .I2(\ap_CS_fsm_reg[82]_i_2_0 [19]),
        .I3(\ap_CS_fsm_reg[82]_i_2_1 [18]),
        .I4(\ap_CS_fsm_reg[82]_i_2_1 [19]),
        .I5(\ap_CS_fsm_reg[82]_i_2_0 [20]),
        .O(\ap_CS_fsm[82]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[82]_i_11 
       (.I0(\ap_CS_fsm_reg[82]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[82]_i_2_1 [14]),
        .I2(\ap_CS_fsm_reg[82]_i_2_0 [16]),
        .I3(\ap_CS_fsm_reg[82]_i_2_1 [15]),
        .I4(\ap_CS_fsm_reg[82]_i_2_1 [16]),
        .I5(\ap_CS_fsm_reg[82]_i_2_0 [17]),
        .O(\ap_CS_fsm[82]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[82]_i_12 
       (.I0(\ap_CS_fsm_reg[82]_i_2_0 [12]),
        .I1(\ap_CS_fsm_reg[82]_i_2_1 [11]),
        .I2(\ap_CS_fsm_reg[82]_i_2_0 [13]),
        .I3(\ap_CS_fsm_reg[82]_i_2_1 [12]),
        .I4(\ap_CS_fsm_reg[82]_i_2_1 [13]),
        .I5(\ap_CS_fsm_reg[82]_i_2_0 [14]),
        .O(\ap_CS_fsm[82]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[82]_i_13 
       (.I0(\ap_CS_fsm_reg[82]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[82]_i_2_1 [8]),
        .I2(\ap_CS_fsm_reg[82]_i_2_0 [10]),
        .I3(\ap_CS_fsm_reg[82]_i_2_1 [9]),
        .I4(\ap_CS_fsm_reg[82]_i_2_1 [10]),
        .I5(\ap_CS_fsm_reg[82]_i_2_0 [11]),
        .O(\ap_CS_fsm[82]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[82]_i_14 
       (.I0(\ap_CS_fsm_reg[82]_i_2_0 [6]),
        .I1(\ap_CS_fsm_reg[82]_i_2_1 [5]),
        .I2(\ap_CS_fsm_reg[82]_i_2_0 [7]),
        .I3(\ap_CS_fsm_reg[82]_i_2_1 [6]),
        .I4(\ap_CS_fsm_reg[82]_i_2_1 [7]),
        .I5(\ap_CS_fsm_reg[82]_i_2_0 [8]),
        .O(\ap_CS_fsm[82]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[82]_i_15 
       (.I0(\ap_CS_fsm_reg[82]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[82]_i_2_1 [2]),
        .I2(\ap_CS_fsm_reg[82]_i_2_0 [4]),
        .I3(\ap_CS_fsm_reg[82]_i_2_1 [3]),
        .I4(\ap_CS_fsm_reg[82]_i_2_1 [4]),
        .I5(\ap_CS_fsm_reg[82]_i_2_0 [5]),
        .O(\ap_CS_fsm[82]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \ap_CS_fsm[82]_i_16 
       (.I0(\ap_CS_fsm_reg[82]_i_2_0 [0]),
        .I1(\ap_CS_fsm_reg[82]_i_2_0 [1]),
        .I2(\ap_CS_fsm_reg[82]_i_2_1 [0]),
        .I3(\ap_CS_fsm_reg[82]_i_2_0 [2]),
        .I4(\ap_CS_fsm_reg[82]_i_2_1 [1]),
        .O(\ap_CS_fsm[82]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[82]_i_5 
       (.I0(\ap_CS_fsm_reg[82]_i_2_1 [30]),
        .I1(\ap_CS_fsm_reg[82]_i_2_0 [31]),
        .I2(\ap_CS_fsm_reg[82]_i_2_1 [29]),
        .I3(\ap_CS_fsm_reg[82]_i_2_0 [30]),
        .O(\ap_CS_fsm[82]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[82]_i_6 
       (.I0(\ap_CS_fsm_reg[82]_i_2_0 [28]),
        .I1(\ap_CS_fsm_reg[82]_i_2_1 [27]),
        .I2(\ap_CS_fsm_reg[82]_i_2_0 [27]),
        .I3(\ap_CS_fsm_reg[82]_i_2_1 [26]),
        .I4(\ap_CS_fsm_reg[82]_i_2_1 [28]),
        .I5(\ap_CS_fsm_reg[82]_i_2_0 [29]),
        .O(\ap_CS_fsm[82]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[82]_i_7 
       (.I0(\ap_CS_fsm_reg[82]_i_2_0 [24]),
        .I1(\ap_CS_fsm_reg[82]_i_2_1 [23]),
        .I2(\ap_CS_fsm_reg[82]_i_2_0 [25]),
        .I3(\ap_CS_fsm_reg[82]_i_2_1 [24]),
        .I4(\ap_CS_fsm_reg[82]_i_2_1 [25]),
        .I5(\ap_CS_fsm_reg[82]_i_2_0 [26]),
        .O(\ap_CS_fsm[82]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[82]_i_9 
       (.I0(\ap_CS_fsm_reg[82]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[82]_i_2_1 [20]),
        .I2(\ap_CS_fsm_reg[82]_i_2_0 [22]),
        .I3(\ap_CS_fsm_reg[82]_i_2_1 [21]),
        .I4(\ap_CS_fsm_reg[82]_i_2_1 [22]),
        .I5(\ap_CS_fsm_reg[82]_i_2_0 [23]),
        .O(\ap_CS_fsm[82]_i_9_n_3 ));
  CARRY4 \ap_CS_fsm_reg[82]_i_2 
       (.CI(\ap_CS_fsm_reg[82]_i_4_n_3 ),
        .CO({\NLW_ap_CS_fsm_reg[82]_i_2_CO_UNCONNECTED [3],\tmp_5_reg_1263_reg[31] ,\ap_CS_fsm_reg[82]_i_2_n_5 ,\ap_CS_fsm_reg[82]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[82]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[82]_i_5_n_3 ,\ap_CS_fsm[82]_i_6_n_3 ,\ap_CS_fsm[82]_i_7_n_3 }));
  CARRY4 \ap_CS_fsm_reg[82]_i_4 
       (.CI(\ap_CS_fsm_reg[82]_i_8_n_3 ),
        .CO({\ap_CS_fsm_reg[82]_i_4_n_3 ,\ap_CS_fsm_reg[82]_i_4_n_4 ,\ap_CS_fsm_reg[82]_i_4_n_5 ,\ap_CS_fsm_reg[82]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[82]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[82]_i_9_n_3 ,\ap_CS_fsm[82]_i_10_n_3 ,\ap_CS_fsm[82]_i_11_n_3 ,\ap_CS_fsm[82]_i_12_n_3 }));
  CARRY4 \ap_CS_fsm_reg[82]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[82]_i_8_n_3 ,\ap_CS_fsm_reg[82]_i_8_n_4 ,\ap_CS_fsm_reg[82]_i_8_n_5 ,\ap_CS_fsm_reg[82]_i_8_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[82]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[82]_i_13_n_3 ,\ap_CS_fsm[82]_i_14_n_3 ,\ap_CS_fsm[82]_i_15_n_3 ,\ap_CS_fsm[82]_i_16_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1__1
       (.I0(CO),
        .I1(ap_done_cache_reg_0),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF4F4F4FCF4F4F)) 
    ap_loop_init_int_i_1__1
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(in_r_TVALID_int_regslice),
        .I4(ap_done_cache_reg_0),
        .I5(CO),
        .O(ap_loop_init_int_i_1__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888088)) 
    \ch_1_fu_60[6]_i_1 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(in_r_TVALID_int_regslice),
        .I3(ap_done_cache_reg_0),
        .I4(CO),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[6]_i_10 
       (.I0(out[24]),
        .I1(\ch_1_fu_60_reg[6]_i_4_0 [23]),
        .I2(\ch_1_fu_60_reg[6]_i_4_0 [25]),
        .I3(out[26]),
        .I4(\ch_1_fu_60_reg[6]_i_4_0 [24]),
        .I5(out[25]),
        .O(\ch_1_fu_60[6]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[6]_i_16 
       (.I0(out[21]),
        .I1(\ch_1_fu_60_reg[6]_i_4_0 [20]),
        .I2(\ch_1_fu_60_reg[6]_i_4_0 [22]),
        .I3(out[23]),
        .I4(\ch_1_fu_60_reg[6]_i_4_0 [21]),
        .I5(out[22]),
        .O(\ch_1_fu_60[6]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[6]_i_17 
       (.I0(out[18]),
        .I1(\ch_1_fu_60_reg[6]_i_4_0 [17]),
        .I2(\ch_1_fu_60_reg[6]_i_4_0 [19]),
        .I3(out[20]),
        .I4(\ch_1_fu_60_reg[6]_i_4_0 [18]),
        .I5(out[19]),
        .O(\ch_1_fu_60[6]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[6]_i_18 
       (.I0(out[15]),
        .I1(\ch_1_fu_60_reg[6]_i_4_0 [14]),
        .I2(\ch_1_fu_60_reg[6]_i_4_0 [16]),
        .I3(out[17]),
        .I4(\ch_1_fu_60_reg[6]_i_4_0 [15]),
        .I5(out[16]),
        .O(\ch_1_fu_60[6]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[6]_i_19 
       (.I0(out[12]),
        .I1(\ch_1_fu_60_reg[6]_i_4_0 [11]),
        .I2(\ch_1_fu_60_reg[6]_i_4_0 [13]),
        .I3(out[14]),
        .I4(\ch_1_fu_60_reg[6]_i_4_0 [12]),
        .I5(out[13]),
        .O(\ch_1_fu_60[6]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[6]_i_25 
       (.I0(out[9]),
        .I1(\ch_1_fu_60_reg[6]_i_4_0 [8]),
        .I2(\ch_1_fu_60_reg[6]_i_4_0 [10]),
        .I3(out[11]),
        .I4(\ch_1_fu_60_reg[6]_i_4_0 [9]),
        .I5(out[10]),
        .O(\ch_1_fu_60[6]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[6]_i_26 
       (.I0(out[6]),
        .I1(\ch_1_fu_60_reg[6]_i_4_0 [5]),
        .I2(\ch_1_fu_60_reg[6]_i_4_0 [7]),
        .I3(out[8]),
        .I4(\ch_1_fu_60_reg[6]_i_4_0 [6]),
        .I5(out[7]),
        .O(\ch_1_fu_60[6]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[6]_i_27 
       (.I0(out[3]),
        .I1(\ch_1_fu_60_reg[6]_i_4_0 [2]),
        .I2(\ch_1_fu_60_reg[6]_i_4_0 [4]),
        .I3(out[5]),
        .I4(\ch_1_fu_60_reg[6]_i_4_0 [3]),
        .I5(out[4]),
        .O(\ch_1_fu_60[6]_i_27_n_3 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    \ch_1_fu_60[6]_i_28 
       (.I0(\ch_1_fu_60_reg[6]_i_4_0 [1]),
        .I1(out[2]),
        .I2(\ch_1_fu_60_reg[6]_i_4_0 [0]),
        .I3(out[1]),
        .I4(out[0]),
        .O(\ch_1_fu_60[6]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[6]_i_8 
       (.I0(out[30]),
        .I1(\ch_1_fu_60_reg[6]_i_4_0 [29]),
        .I2(\ch_1_fu_60_reg[6]_i_4_0 [31]),
        .I3(out[32]),
        .I4(\ch_1_fu_60_reg[6]_i_4_0 [30]),
        .I5(out[31]),
        .O(\ch_1_fu_60[6]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[6]_i_9 
       (.I0(out[27]),
        .I1(\ch_1_fu_60_reg[6]_i_4_0 [26]),
        .I2(\ch_1_fu_60_reg[6]_i_4_0 [28]),
        .I3(out[29]),
        .I4(\ch_1_fu_60_reg[6]_i_4_0 [27]),
        .I5(out[28]),
        .O(\ch_1_fu_60[6]_i_9_n_3 ));
  CARRY4 \ch_1_fu_60_reg[6]_i_15 
       (.CI(1'b0),
        .CO({\ch_1_fu_60_reg[6]_i_15_n_3 ,\ch_1_fu_60_reg[6]_i_15_n_4 ,\ch_1_fu_60_reg[6]_i_15_n_5 ,\ch_1_fu_60_reg[6]_i_15_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[6]_i_15_O_UNCONNECTED [3:0]),
        .S({\ch_1_fu_60[6]_i_25_n_3 ,\ch_1_fu_60[6]_i_26_n_3 ,\ch_1_fu_60[6]_i_27_n_3 ,\ch_1_fu_60[6]_i_28_n_3 }));
  CARRY4 \ch_1_fu_60_reg[6]_i_4 
       (.CI(\ch_1_fu_60_reg[6]_i_7_n_3 ),
        .CO({\NLW_ch_1_fu_60_reg[6]_i_4_CO_UNCONNECTED [3],CO,\ch_1_fu_60_reg[6]_i_4_n_5 ,\ch_1_fu_60_reg[6]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[6]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\ch_1_fu_60[6]_i_8_n_3 ,\ch_1_fu_60[6]_i_9_n_3 ,\ch_1_fu_60[6]_i_10_n_3 }));
  CARRY4 \ch_1_fu_60_reg[6]_i_7 
       (.CI(\ch_1_fu_60_reg[6]_i_15_n_3 ),
        .CO({\ch_1_fu_60_reg[6]_i_7_n_3 ,\ch_1_fu_60_reg[6]_i_7_n_4 ,\ch_1_fu_60_reg[6]_i_7_n_5 ,\ch_1_fu_60_reg[6]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[6]_i_7_O_UNCONNECTED [3:0]),
        .S({\ch_1_fu_60[6]_i_16_n_3 ,\ch_1_fu_60[6]_i_17_n_3 ,\ch_1_fu_60[6]_i_18_n_3 ,\ch_1_fu_60[6]_i_19_n_3 }));
  LUT6 #(
    .INIT(64'hFFEF8AAA8AAA8AAA)) 
    \reuse_addr_reg_fu_52[8]_i_1 
       (.I0(\reuse_addr_reg_fu_52_reg[8]_0 ),
        .I1(CO),
        .I2(ap_done_cache_reg_0),
        .I3(in_r_TVALID_int_regslice),
        .I4(ap_loop_init_int),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg),
        .O(\reuse_addr_reg_fu_52_reg[8] ));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init_9
   (\ap_CS_fsm_reg[82] ,
    E,
    D,
    ADDRD,
    \ap_CS_fsm_reg[8] ,
    \j_fu_42_reg[5] ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg,
    ack_in,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1,
    \q0_reg[30] ,
    \j_fu_42_reg[6] ,
    \j_fu_42_reg[6]_0 ,
    ap_rst_n,
    \j_fu_42_reg[0] );
  output \ap_CS_fsm_reg[82] ;
  output [0:0]E;
  output [1:0]D;
  output [5:0]ADDRD;
  output \ap_CS_fsm_reg[8] ;
  output [6:0]\j_fu_42_reg[5] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [3:0]Q;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg;
  input ack_in;
  input [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1;
  input [5:0]\q0_reg[30] ;
  input [6:0]\j_fu_42_reg[6] ;
  input \j_fu_42_reg[6]_0 ;
  input ap_rst_n;
  input \j_fu_42_reg[0] ;

  wire [5:0]ADDRD;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ack_in;
  wire \ap_CS_fsm_reg[82] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_3;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_ready;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg;
  wire [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1;
  wire \j_fu_42[6]_i_3_n_3 ;
  wire \j_fu_42[6]_i_5_n_3 ;
  wire \j_fu_42_reg[0] ;
  wire [6:0]\j_fu_42_reg[5] ;
  wire [6:0]\j_fu_42_reg[6] ;
  wire \j_fu_42_reg[6]_0 ;
  wire [5:0]\q0_reg[30] ;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[1]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_ready),
        .I2(ap_done_cache),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h88B888B8888888B8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ack_in),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_ready),
        .I4(ap_done_cache),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_ready),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_3),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_ready),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    ap_loop_init_int_i_2
       (.I0(ap_loop_init_int),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .I2(\j_fu_42_reg[6] [1]),
        .I3(\j_fu_42_reg[6] [6]),
        .I4(\j_fu_42[6]_i_3_n_3 ),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_ready));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_3),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg_i_1
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_ready),
        .I1(Q[0]),
        .I2(ack_in),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAAFFAAFB)) 
    \j_fu_42[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_42_reg[6] [6]),
        .I2(\j_fu_42_reg[6] [1]),
        .I3(\j_fu_42_reg[6] [0]),
        .I4(\j_fu_42_reg[0] ),
        .O(\j_fu_42_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_42[1]_i_1 
       (.I0(\j_fu_42_reg[6] [0]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_42_reg[6] [1]),
        .O(\j_fu_42_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h1230)) 
    \j_fu_42[2]_i_1 
       (.I0(\j_fu_42_reg[6] [1]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_42_reg[6] [2]),
        .I3(\j_fu_42_reg[6] [0]),
        .O(\j_fu_42_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_42[3]_i_1 
       (.I0(\j_fu_42_reg[6] [1]),
        .I1(\j_fu_42_reg[6] [0]),
        .I2(\j_fu_42_reg[6] [2]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_42_reg[6] [3]),
        .O(\j_fu_42_reg[5] [3]));
  LUT6 #(
    .INIT(64'h7F800000FF000000)) 
    \j_fu_42[4]_i_1 
       (.I0(\j_fu_42_reg[6] [3]),
        .I1(\j_fu_42_reg[6] [0]),
        .I2(\j_fu_42_reg[6] [2]),
        .I3(\j_fu_42_reg[6] [4]),
        .I4(\j_fu_42[6]_i_5_n_3 ),
        .I5(\j_fu_42_reg[6] [1]),
        .O(\j_fu_42_reg[5] [4]));
  LUT4 #(
    .INIT(16'h090C)) 
    \j_fu_42[5]_i_1 
       (.I0(\j_fu_42_reg[6]_0 ),
        .I1(\j_fu_42_reg[6] [5]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_42_reg[6] [1]),
        .O(\j_fu_42_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFF00FB00)) 
    \j_fu_42[6]_i_1 
       (.I0(\j_fu_42[6]_i_3_n_3 ),
        .I1(\j_fu_42_reg[6] [6]),
        .I2(\j_fu_42_reg[6] [1]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(E));
  LUT6 #(
    .INIT(64'hDD002200F0000000)) 
    \j_fu_42[6]_i_2 
       (.I0(\j_fu_42_reg[6] [5]),
        .I1(\j_fu_42_reg[6]_0 ),
        .I2(\j_fu_42[6]_i_3_n_3 ),
        .I3(\j_fu_42[6]_i_5_n_3 ),
        .I4(\j_fu_42_reg[6] [6]),
        .I5(\j_fu_42_reg[6] [1]),
        .O(\j_fu_42_reg[5] [6]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \j_fu_42[6]_i_3 
       (.I0(\j_fu_42_reg[6] [4]),
        .I1(\j_fu_42_reg[6] [5]),
        .I2(\j_fu_42_reg[6] [2]),
        .I3(\j_fu_42_reg[6] [3]),
        .I4(\j_fu_42_reg[6] [0]),
        .O(\j_fu_42[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \j_fu_42[6]_i_5 
       (.I0(ap_loop_init_int),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .O(\j_fu_42[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_63_0_2_i_11
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1[5]),
        .I1(Q[2]),
        .I2(\q0_reg[30] [5]),
        .I3(Q[3]),
        .I4(\j_fu_42[6]_i_5_n_3 ),
        .I5(\j_fu_42_reg[6] [5]),
        .O(ADDRD[5]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_63_0_2_i_12
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1[4]),
        .I1(Q[2]),
        .I2(\q0_reg[30] [4]),
        .I3(Q[3]),
        .I4(\j_fu_42[6]_i_5_n_3 ),
        .I5(\j_fu_42_reg[6] [4]),
        .O(ADDRD[4]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_63_0_2_i_13
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1[3]),
        .I1(Q[2]),
        .I2(\q0_reg[30] [3]),
        .I3(Q[3]),
        .I4(\j_fu_42[6]_i_5_n_3 ),
        .I5(\j_fu_42_reg[6] [3]),
        .O(ADDRD[3]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_63_0_2_i_14
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1[2]),
        .I1(Q[2]),
        .I2(\q0_reg[30] [2]),
        .I3(Q[3]),
        .I4(\j_fu_42[6]_i_5_n_3 ),
        .I5(\j_fu_42_reg[6] [2]),
        .O(ADDRD[2]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_63_0_2_i_15
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1[1]),
        .I1(Q[2]),
        .I2(\q0_reg[30] [1]),
        .I3(Q[3]),
        .I4(\j_fu_42[6]_i_5_n_3 ),
        .I5(\j_fu_42_reg[6] [1]),
        .O(ADDRD[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_63_0_2_i_16
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1[0]),
        .I1(Q[2]),
        .I2(\q0_reg[30] [0]),
        .I3(Q[3]),
        .I4(\j_fu_42[6]_i_5_n_3 ),
        .I5(\j_fu_42_reg[6] [0]),
        .O(ADDRD[0]));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_0_63_0_2_i_20
       (.I0(E),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(\ap_CS_fsm_reg[82] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1
   (\ap_CS_fsm_reg[82] ,
    D,
    ADDRD,
    \ap_CS_fsm_reg[8] ,
    Q,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg,
    ack_in,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1,
    \q0_reg[30] ,
    ap_clk,
    ap_rst_n,
    ap_rst_n_inv);
  output \ap_CS_fsm_reg[82] ;
  output [1:0]D;
  output [5:0]ADDRD;
  output \ap_CS_fsm_reg[8] ;
  input [3:0]Q;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg;
  input ack_in;
  input [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1;
  input [5:0]\q0_reg[30] ;
  input ap_clk;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [5:0]ADDRD;
  wire [1:0]D;
  wire [3:0]Q;
  wire ack_in;
  wire \ap_CS_fsm_reg[82] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_we1;
  wire [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1;
  wire \j_fu_42[0]_i_2_n_3 ;
  wire \j_fu_42[6]_i_4_n_3 ;
  wire \j_fu_42_reg_n_3_[0] ;
  wire \j_fu_42_reg_n_3_[1] ;
  wire \j_fu_42_reg_n_3_[2] ;
  wire \j_fu_42_reg_n_3_[3] ;
  wire \j_fu_42_reg_n_3_[4] ;
  wire \j_fu_42_reg_n_3_[5] ;
  wire \j_fu_42_reg_n_3_[6] ;
  wire [5:0]\q0_reg[30] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init_9 flow_control_loop_pipe_sequential_init_U
       (.ADDRD(ADDRD),
        .D(D),
        .E(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_we1),
        .Q(Q),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[82] (\ap_CS_fsm_reg[82] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1),
        .\j_fu_42_reg[0] (\j_fu_42[0]_i_2_n_3 ),
        .\j_fu_42_reg[5] ({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .\j_fu_42_reg[6] ({\j_fu_42_reg_n_3_[6] ,\j_fu_42_reg_n_3_[5] ,\j_fu_42_reg_n_3_[4] ,\j_fu_42_reg_n_3_[3] ,\j_fu_42_reg_n_3_[2] ,\j_fu_42_reg_n_3_[1] ,\j_fu_42_reg_n_3_[0] }),
        .\j_fu_42_reg[6]_0 (\j_fu_42[6]_i_4_n_3 ),
        .\q0_reg[30] (\q0_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \j_fu_42[0]_i_2 
       (.I0(\j_fu_42_reg_n_3_[3] ),
        .I1(\j_fu_42_reg_n_3_[2] ),
        .I2(\j_fu_42_reg_n_3_[5] ),
        .I3(\j_fu_42_reg_n_3_[4] ),
        .O(\j_fu_42[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \j_fu_42[6]_i_4 
       (.I0(\j_fu_42_reg_n_3_[3] ),
        .I1(\j_fu_42_reg_n_3_[0] ),
        .I2(\j_fu_42_reg_n_3_[2] ),
        .I3(\j_fu_42_reg_n_3_[4] ),
        .O(\j_fu_42[6]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\j_fu_42_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\j_fu_42_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\j_fu_42_reg_n_3_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\j_fu_42_reg_n_3_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\j_fu_42_reg_n_3_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\j_fu_42_reg_n_3_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_buf_3_we1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\j_fu_42_reg_n_3_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9
   (ap_enable_reg_pp0_iter1,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0,
    CO,
    E,
    address1,
    \acc_addr_reg_263_reg[4]_0 ,
    D,
    \tmp_5_reg_1263_reg[31] ,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter1_reg_0,
    d1,
    ap_clk,
    ap_rst_n_inv,
    Q,
    ap_rst_n,
    in_r_TVALID_int_regslice,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg,
    \q0_reg[31] ,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    \q0_reg[31]_3 ,
    \q0_reg[31]_4 ,
    ram_reg_0_63_0_0_i_4_0,
    ram_reg_0_63_0_0_i_4_1,
    ram_reg_0_63_0_0_i_4_2,
    ram_reg_0_63_0_0_i_19_0,
    \q0_reg[31]_5 ,
    ADDRA,
    \q0_reg[31]_6 ,
    \q0_reg[31]_7 ,
    \q0_reg[31]_8 ,
    \ap_CS_fsm_reg[82]_i_2 ,
    \ap_CS_fsm_reg[82]_i_2_0 ,
    \ch_1_fu_60_reg[6]_i_4 ,
    \q0_reg[31]_9 ,
    in_r_TDATA_int_regslice,
    O11);
  output ap_enable_reg_pp0_iter1;
  output [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0;
  output [0:0]CO;
  output [0:0]E;
  output [1:0]address1;
  output [3:0]\acc_addr_reg_263_reg[4]_0 ;
  output [1:0]D;
  output [0:0]\tmp_5_reg_1263_reg[31] ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [31:0]d1;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]Q;
  input ap_rst_n;
  input in_r_TVALID_int_regslice;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg;
  input [9:0]\q0_reg[31] ;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input \q0_reg[31]_3 ;
  input \q0_reg[31]_4 ;
  input ram_reg_0_63_0_0_i_4_0;
  input ram_reg_0_63_0_0_i_4_1;
  input ram_reg_0_63_0_0_i_4_2;
  input ram_reg_0_63_0_0_i_19_0;
  input \q0_reg[31]_5 ;
  input [1:0]ADDRA;
  input \q0_reg[31]_6 ;
  input \q0_reg[31]_7 ;
  input \q0_reg[31]_8 ;
  input [31:0]\ap_CS_fsm_reg[82]_i_2 ;
  input [30:0]\ap_CS_fsm_reg[82]_i_2_0 ;
  input [31:0]\ch_1_fu_60_reg[6]_i_4 ;
  input \q0_reg[31]_9 ;
  input [31:0]in_r_TDATA_int_regslice;
  input [31:0]O11;

  wire [1:0]ADDRA;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]O11;
  wire [31:0]Q;
  wire [3:0]\acc_addr_reg_263_reg[4]_0 ;
  wire [6:0]add_ln161_fu_176_p2;
  wire addr_cmp_fu_165_p2;
  wire addr_cmp_reg_269;
  wire \addr_cmp_reg_269[0]_i_11_n_3 ;
  wire \addr_cmp_reg_269[0]_i_12_n_3 ;
  wire \addr_cmp_reg_269[0]_i_13_n_3 ;
  wire \addr_cmp_reg_269[0]_i_14_n_3 ;
  wire \addr_cmp_reg_269[0]_i_16_n_3 ;
  wire \addr_cmp_reg_269[0]_i_17_n_3 ;
  wire \addr_cmp_reg_269[0]_i_18_n_3 ;
  wire \addr_cmp_reg_269[0]_i_19_n_3 ;
  wire \addr_cmp_reg_269[0]_i_21_n_3 ;
  wire \addr_cmp_reg_269[0]_i_22_n_3 ;
  wire \addr_cmp_reg_269[0]_i_23_n_3 ;
  wire \addr_cmp_reg_269[0]_i_24_n_3 ;
  wire \addr_cmp_reg_269[0]_i_25_n_3 ;
  wire \addr_cmp_reg_269[0]_i_26_n_3 ;
  wire \addr_cmp_reg_269[0]_i_27_n_3 ;
  wire \addr_cmp_reg_269[0]_i_28_n_3 ;
  wire \addr_cmp_reg_269[0]_i_3_n_3 ;
  wire \addr_cmp_reg_269[0]_i_4_n_3 ;
  wire \addr_cmp_reg_269[0]_i_6_n_3 ;
  wire \addr_cmp_reg_269[0]_i_7_n_3 ;
  wire \addr_cmp_reg_269[0]_i_8_n_3 ;
  wire \addr_cmp_reg_269[0]_i_9_n_3 ;
  wire \addr_cmp_reg_269_reg[0]_i_10_n_3 ;
  wire \addr_cmp_reg_269_reg[0]_i_10_n_4 ;
  wire \addr_cmp_reg_269_reg[0]_i_10_n_5 ;
  wire \addr_cmp_reg_269_reg[0]_i_10_n_6 ;
  wire \addr_cmp_reg_269_reg[0]_i_15_n_3 ;
  wire \addr_cmp_reg_269_reg[0]_i_15_n_4 ;
  wire \addr_cmp_reg_269_reg[0]_i_15_n_5 ;
  wire \addr_cmp_reg_269_reg[0]_i_15_n_6 ;
  wire \addr_cmp_reg_269_reg[0]_i_1_n_6 ;
  wire \addr_cmp_reg_269_reg[0]_i_20_n_3 ;
  wire \addr_cmp_reg_269_reg[0]_i_20_n_4 ;
  wire \addr_cmp_reg_269_reg[0]_i_20_n_5 ;
  wire \addr_cmp_reg_269_reg[0]_i_20_n_6 ;
  wire \addr_cmp_reg_269_reg[0]_i_2_n_3 ;
  wire \addr_cmp_reg_269_reg[0]_i_2_n_4 ;
  wire \addr_cmp_reg_269_reg[0]_i_2_n_5 ;
  wire \addr_cmp_reg_269_reg[0]_i_2_n_6 ;
  wire \addr_cmp_reg_269_reg[0]_i_5_n_3 ;
  wire \addr_cmp_reg_269_reg[0]_i_5_n_4 ;
  wire \addr_cmp_reg_269_reg[0]_i_5_n_5 ;
  wire \addr_cmp_reg_269_reg[0]_i_5_n_6 ;
  wire [1:0]address1;
  wire \ap_CS_fsm[79]_i_2_n_3 ;
  wire [31:0]\ap_CS_fsm_reg[82]_i_2 ;
  wire [30:0]\ap_CS_fsm_reg[82]_i_2_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_3;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \ch_1_fu_60[6]_i_12_n_3 ;
  wire \ch_1_fu_60[6]_i_13_n_3 ;
  wire \ch_1_fu_60[6]_i_14_n_3 ;
  wire \ch_1_fu_60[6]_i_21_n_3 ;
  wire \ch_1_fu_60[6]_i_22_n_3 ;
  wire \ch_1_fu_60[6]_i_23_n_3 ;
  wire \ch_1_fu_60[6]_i_24_n_3 ;
  wire \ch_1_fu_60[6]_i_29_n_3 ;
  wire \ch_1_fu_60[6]_i_2_n_3 ;
  wire \ch_1_fu_60[6]_i_30_n_3 ;
  wire \ch_1_fu_60[6]_i_31_n_3 ;
  wire \ch_1_fu_60[6]_i_32_n_3 ;
  wire \ch_1_fu_60[6]_i_5_n_3 ;
  wire \ch_1_fu_60_reg[6]_i_11_n_3 ;
  wire \ch_1_fu_60_reg[6]_i_11_n_4 ;
  wire \ch_1_fu_60_reg[6]_i_11_n_5 ;
  wire \ch_1_fu_60_reg[6]_i_11_n_6 ;
  wire \ch_1_fu_60_reg[6]_i_20_n_3 ;
  wire \ch_1_fu_60_reg[6]_i_20_n_4 ;
  wire \ch_1_fu_60_reg[6]_i_20_n_5 ;
  wire \ch_1_fu_60_reg[6]_i_20_n_6 ;
  wire [31:0]\ch_1_fu_60_reg[6]_i_4 ;
  wire \ch_1_fu_60_reg[6]_i_6_n_5 ;
  wire \ch_1_fu_60_reg[6]_i_6_n_6 ;
  wire \ch_1_fu_60_reg_n_3_[0] ;
  wire \ch_1_fu_60_reg_n_3_[1] ;
  wire \ch_1_fu_60_reg_n_3_[2] ;
  wire \ch_1_fu_60_reg_n_3_[3] ;
  wire \ch_1_fu_60_reg_n_3_[4] ;
  wire \ch_1_fu_60_reg_n_3_[5] ;
  wire \ch_1_fu_60_reg_n_3_[6] ;
  wire [31:0]d1;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0;
  wire [5:1]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1;
  wire [31:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg;
  wire [31:0]in;
  wire [31:0]in_r_TDATA_int_regslice;
  wire in_r_TVALID_int_regslice;
  wire \indvar_flatten_fu_64[0]_i_2_n_3 ;
  wire [32:0]indvar_flatten_fu_64_reg;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[12]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[20]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[24]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[28]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[32]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[4]_i_1_n_9 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_fu_64_reg[8]_i_1_n_9 ;
  wire p_0_in;
  wire [9:0]\q0_reg[31] ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_2 ;
  wire \q0_reg[31]_3 ;
  wire \q0_reg[31]_4 ;
  wire \q0_reg[31]_5 ;
  wire \q0_reg[31]_6 ;
  wire \q0_reg[31]_7 ;
  wire \q0_reg[31]_8 ;
  wire \q0_reg[31]_9 ;
  wire ram_reg_0_63_0_0_i_10_n_3;
  wire ram_reg_0_63_0_0_i_10_n_4;
  wire ram_reg_0_63_0_0_i_10_n_5;
  wire ram_reg_0_63_0_0_i_10_n_6;
  wire ram_reg_0_63_0_0_i_19_0;
  wire ram_reg_0_63_0_0_i_19_n_3;
  wire ram_reg_0_63_0_0_i_42_n_3;
  wire ram_reg_0_63_0_0_i_43_n_3;
  wire ram_reg_0_63_0_0_i_44_n_3;
  wire ram_reg_0_63_0_0_i_45_n_3;
  wire ram_reg_0_63_0_0_i_4_0;
  wire ram_reg_0_63_0_0_i_4_1;
  wire ram_reg_0_63_0_0_i_4_2;
  wire ram_reg_0_63_0_0_i_59_n_3;
  wire ram_reg_0_63_12_12_i_2_n_3;
  wire ram_reg_0_63_12_12_i_2_n_4;
  wire ram_reg_0_63_12_12_i_2_n_5;
  wire ram_reg_0_63_12_12_i_2_n_6;
  wire ram_reg_0_63_12_12_i_3_n_3;
  wire ram_reg_0_63_12_12_i_4_n_3;
  wire ram_reg_0_63_12_12_i_5_n_3;
  wire ram_reg_0_63_12_12_i_6_n_3;
  wire ram_reg_0_63_16_16_i_2_n_3;
  wire ram_reg_0_63_16_16_i_2_n_4;
  wire ram_reg_0_63_16_16_i_2_n_5;
  wire ram_reg_0_63_16_16_i_2_n_6;
  wire ram_reg_0_63_16_16_i_3_n_3;
  wire ram_reg_0_63_16_16_i_4_n_3;
  wire ram_reg_0_63_16_16_i_5_n_3;
  wire ram_reg_0_63_16_16_i_6_n_3;
  wire ram_reg_0_63_20_20_i_2_n_3;
  wire ram_reg_0_63_20_20_i_2_n_4;
  wire ram_reg_0_63_20_20_i_2_n_5;
  wire ram_reg_0_63_20_20_i_2_n_6;
  wire ram_reg_0_63_20_20_i_3_n_3;
  wire ram_reg_0_63_20_20_i_4_n_3;
  wire ram_reg_0_63_20_20_i_5_n_3;
  wire ram_reg_0_63_20_20_i_6_n_3;
  wire ram_reg_0_63_24_24_i_2_n_3;
  wire ram_reg_0_63_24_24_i_2_n_4;
  wire ram_reg_0_63_24_24_i_2_n_5;
  wire ram_reg_0_63_24_24_i_2_n_6;
  wire ram_reg_0_63_24_24_i_3_n_3;
  wire ram_reg_0_63_24_24_i_4_n_3;
  wire ram_reg_0_63_24_24_i_5_n_3;
  wire ram_reg_0_63_24_24_i_6_n_3;
  wire ram_reg_0_63_28_28_i_2_n_4;
  wire ram_reg_0_63_28_28_i_2_n_5;
  wire ram_reg_0_63_28_28_i_2_n_6;
  wire ram_reg_0_63_28_28_i_3_n_3;
  wire ram_reg_0_63_28_28_i_4_n_3;
  wire ram_reg_0_63_28_28_i_5_n_3;
  wire ram_reg_0_63_28_28_i_6_n_3;
  wire ram_reg_0_63_4_4_i_2_n_3;
  wire ram_reg_0_63_4_4_i_2_n_4;
  wire ram_reg_0_63_4_4_i_2_n_5;
  wire ram_reg_0_63_4_4_i_2_n_6;
  wire ram_reg_0_63_4_4_i_3_n_3;
  wire ram_reg_0_63_4_4_i_4_n_3;
  wire ram_reg_0_63_4_4_i_5_n_3;
  wire ram_reg_0_63_4_4_i_6_n_3;
  wire ram_reg_0_63_8_8_i_2_n_3;
  wire ram_reg_0_63_8_8_i_2_n_4;
  wire ram_reg_0_63_8_8_i_2_n_5;
  wire ram_reg_0_63_8_8_i_2_n_6;
  wire ram_reg_0_63_8_8_i_3_n_3;
  wire ram_reg_0_63_8_8_i_4_n_3;
  wire ram_reg_0_63_8_8_i_5_n_3;
  wire ram_reg_0_63_8_8_i_6_n_3;
  wire \reuse_addr_reg_fu_52_reg_n_3_[0] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[1] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[2] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[3] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[4] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[5] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[6] ;
  wire \reuse_addr_reg_fu_52_reg_n_3_[8] ;
  wire \reuse_reg_fu_56[0]_i_3_n_3 ;
  wire \reuse_reg_fu_56[0]_i_4_n_3 ;
  wire \reuse_reg_fu_56[0]_i_5_n_3 ;
  wire \reuse_reg_fu_56[0]_i_6_n_3 ;
  wire \reuse_reg_fu_56[12]_i_2_n_3 ;
  wire \reuse_reg_fu_56[12]_i_3_n_3 ;
  wire \reuse_reg_fu_56[12]_i_4_n_3 ;
  wire \reuse_reg_fu_56[12]_i_5_n_3 ;
  wire \reuse_reg_fu_56[16]_i_2_n_3 ;
  wire \reuse_reg_fu_56[16]_i_3_n_3 ;
  wire \reuse_reg_fu_56[16]_i_4_n_3 ;
  wire \reuse_reg_fu_56[16]_i_5_n_3 ;
  wire \reuse_reg_fu_56[20]_i_2_n_3 ;
  wire \reuse_reg_fu_56[20]_i_3_n_3 ;
  wire \reuse_reg_fu_56[20]_i_4_n_3 ;
  wire \reuse_reg_fu_56[20]_i_5_n_3 ;
  wire \reuse_reg_fu_56[24]_i_2_n_3 ;
  wire \reuse_reg_fu_56[24]_i_3_n_3 ;
  wire \reuse_reg_fu_56[24]_i_4_n_3 ;
  wire \reuse_reg_fu_56[24]_i_5_n_3 ;
  wire \reuse_reg_fu_56[28]_i_2_n_3 ;
  wire \reuse_reg_fu_56[28]_i_3_n_3 ;
  wire \reuse_reg_fu_56[28]_i_4_n_3 ;
  wire \reuse_reg_fu_56[28]_i_5_n_3 ;
  wire \reuse_reg_fu_56[4]_i_2_n_3 ;
  wire \reuse_reg_fu_56[4]_i_3_n_3 ;
  wire \reuse_reg_fu_56[4]_i_4_n_3 ;
  wire \reuse_reg_fu_56[4]_i_5_n_3 ;
  wire \reuse_reg_fu_56[8]_i_2_n_3 ;
  wire \reuse_reg_fu_56[8]_i_3_n_3 ;
  wire \reuse_reg_fu_56[8]_i_4_n_3 ;
  wire \reuse_reg_fu_56[8]_i_5_n_3 ;
  wire [31:0]reuse_reg_fu_56_reg;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_10 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_3 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_4 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_5 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_6 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_7 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_8 ;
  wire \reuse_reg_fu_56_reg[0]_i_2_n_9 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_3 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[12]_i_1_n_9 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_3 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[16]_i_1_n_9 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_3 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[20]_i_1_n_9 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_3 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[24]_i_1_n_9 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[28]_i_1_n_9 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_3 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[4]_i_1_n_9 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_10 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_3 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_4 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_5 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_6 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_7 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_8 ;
  wire \reuse_reg_fu_56_reg[8]_i_1_n_9 ;
  wire [6:6]select_ln160_fu_149_p3;
  wire [0:0]\tmp_5_reg_1263_reg[31] ;
  wire [3:2]\NLW_addr_cmp_reg_269_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_269_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_269_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_269_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_269_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_269_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_269_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[6]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[6]_i_20_O_UNCONNECTED ;
  wire [3:3]\NLW_ch_1_fu_60_reg[6]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_ch_1_fu_60_reg[6]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_fu_64_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten_fu_64_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_0_63_28_28_i_2_CO_UNCONNECTED;
  wire [3:3]\NLW_reuse_reg_fu_56_reg[28]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_263[0]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[0] ),
        .I1(p_0_in),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_263[1]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[1] ),
        .I1(p_0_in),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_263[2]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[2] ),
        .I1(p_0_in),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_263[3]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[3] ),
        .I1(p_0_in),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_263[4]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[4] ),
        .I1(p_0_in),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]));
  LUT3 #(
    .INIT(8'hFB)) 
    \acc_addr_reg_263[5]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .O(ap_block_pp0_stage0_subdone));
  LUT2 #(
    .INIT(4'h2)) 
    \acc_addr_reg_263[5]_i_2 
       (.I0(\ch_1_fu_60_reg_n_3_[5] ),
        .I1(p_0_in),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]));
  FDRE \acc_addr_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .Q(\acc_addr_reg_263_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \acc_addr_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1[1]),
        .R(1'b0));
  FDRE \acc_addr_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .Q(\acc_addr_reg_263_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \acc_addr_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .Q(\acc_addr_reg_263_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \acc_addr_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .Q(\acc_addr_reg_263_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \acc_addr_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_11 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_12 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_12_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_13 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_14 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_14_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_16 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_16_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_17 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_17_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_18 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_18_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_19 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_19_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_21 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_21_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_22 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_22_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_23 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_23_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_24 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_24_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_25 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h0059)) 
    \addr_cmp_reg_269[0]_i_26 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[6] ),
        .I1(\ch_1_fu_60_reg_n_3_[6] ),
        .I2(p_0_in),
        .I3(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_cmp_reg_269[0]_i_27 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[3] ),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .I3(\reuse_addr_reg_fu_52_reg_n_3_[5] ),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .I5(\reuse_addr_reg_fu_52_reg_n_3_[4] ),
        .O(\addr_cmp_reg_269[0]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_cmp_reg_269[0]_i_28 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[0] ),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .I3(\reuse_addr_reg_fu_52_reg_n_3_[2] ),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .I5(\reuse_addr_reg_fu_52_reg_n_3_[1] ),
        .O(\addr_cmp_reg_269[0]_i_28_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_3 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_4 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_6 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_7 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_8 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_269[0]_i_9 
       (.I0(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .O(\addr_cmp_reg_269[0]_i_9_n_3 ));
  FDRE \addr_cmp_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(addr_cmp_fu_165_p2),
        .Q(addr_cmp_reg_269),
        .R(1'b0));
  CARRY4 \addr_cmp_reg_269_reg[0]_i_1 
       (.CI(\addr_cmp_reg_269_reg[0]_i_2_n_3 ),
        .CO({\NLW_addr_cmp_reg_269_reg[0]_i_1_CO_UNCONNECTED [3:2],addr_cmp_fu_165_p2,\addr_cmp_reg_269_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_269_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\addr_cmp_reg_269[0]_i_3_n_3 ,\addr_cmp_reg_269[0]_i_4_n_3 }));
  CARRY4 \addr_cmp_reg_269_reg[0]_i_10 
       (.CI(\addr_cmp_reg_269_reg[0]_i_15_n_3 ),
        .CO({\addr_cmp_reg_269_reg[0]_i_10_n_3 ,\addr_cmp_reg_269_reg[0]_i_10_n_4 ,\addr_cmp_reg_269_reg[0]_i_10_n_5 ,\addr_cmp_reg_269_reg[0]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_269_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_269[0]_i_16_n_3 ,\addr_cmp_reg_269[0]_i_17_n_3 ,\addr_cmp_reg_269[0]_i_18_n_3 ,\addr_cmp_reg_269[0]_i_19_n_3 }));
  CARRY4 \addr_cmp_reg_269_reg[0]_i_15 
       (.CI(\addr_cmp_reg_269_reg[0]_i_20_n_3 ),
        .CO({\addr_cmp_reg_269_reg[0]_i_15_n_3 ,\addr_cmp_reg_269_reg[0]_i_15_n_4 ,\addr_cmp_reg_269_reg[0]_i_15_n_5 ,\addr_cmp_reg_269_reg[0]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_269_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_269[0]_i_21_n_3 ,\addr_cmp_reg_269[0]_i_22_n_3 ,\addr_cmp_reg_269[0]_i_23_n_3 ,\addr_cmp_reg_269[0]_i_24_n_3 }));
  CARRY4 \addr_cmp_reg_269_reg[0]_i_2 
       (.CI(\addr_cmp_reg_269_reg[0]_i_5_n_3 ),
        .CO({\addr_cmp_reg_269_reg[0]_i_2_n_3 ,\addr_cmp_reg_269_reg[0]_i_2_n_4 ,\addr_cmp_reg_269_reg[0]_i_2_n_5 ,\addr_cmp_reg_269_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_269_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_269[0]_i_6_n_3 ,\addr_cmp_reg_269[0]_i_7_n_3 ,\addr_cmp_reg_269[0]_i_8_n_3 ,\addr_cmp_reg_269[0]_i_9_n_3 }));
  CARRY4 \addr_cmp_reg_269_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\addr_cmp_reg_269_reg[0]_i_20_n_3 ,\addr_cmp_reg_269_reg[0]_i_20_n_4 ,\addr_cmp_reg_269_reg[0]_i_20_n_5 ,\addr_cmp_reg_269_reg[0]_i_20_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_269_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_269[0]_i_25_n_3 ,\addr_cmp_reg_269[0]_i_26_n_3 ,\addr_cmp_reg_269[0]_i_27_n_3 ,\addr_cmp_reg_269[0]_i_28_n_3 }));
  CARRY4 \addr_cmp_reg_269_reg[0]_i_5 
       (.CI(\addr_cmp_reg_269_reg[0]_i_10_n_3 ),
        .CO({\addr_cmp_reg_269_reg[0]_i_5_n_3 ,\addr_cmp_reg_269_reg[0]_i_5_n_4 ,\addr_cmp_reg_269_reg[0]_i_5_n_5 ,\addr_cmp_reg_269_reg[0]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_269_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_269[0]_i_11_n_3 ,\addr_cmp_reg_269[0]_i_12_n_3 ,\addr_cmp_reg_269[0]_i_13_n_3 ,\addr_cmp_reg_269[0]_i_14_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[79]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(CO),
        .O(\ap_CS_fsm[79]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h08880C88)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_r_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0C000800)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(in_r_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter2_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ch_1_fu_60[0]_i_1 
       (.I0(p_0_in),
        .I1(\ch_1_fu_60_reg_n_3_[0] ),
        .O(add_ln161_fu_176_p2[0]));
  LUT3 #(
    .INIT(8'h12)) 
    \ch_1_fu_60[1]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[0] ),
        .I1(p_0_in),
        .I2(\ch_1_fu_60_reg_n_3_[1] ),
        .O(add_ln161_fu_176_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \ch_1_fu_60[2]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[0] ),
        .I1(\ch_1_fu_60_reg_n_3_[1] ),
        .I2(p_0_in),
        .I3(\ch_1_fu_60_reg_n_3_[2] ),
        .O(add_ln161_fu_176_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \ch_1_fu_60[3]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[1] ),
        .I1(\ch_1_fu_60_reg_n_3_[0] ),
        .I2(\ch_1_fu_60_reg_n_3_[2] ),
        .I3(p_0_in),
        .I4(\ch_1_fu_60_reg_n_3_[3] ),
        .O(add_ln161_fu_176_p2[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \ch_1_fu_60[4]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[2] ),
        .I1(\ch_1_fu_60_reg_n_3_[0] ),
        .I2(\ch_1_fu_60_reg_n_3_[1] ),
        .I3(\ch_1_fu_60_reg_n_3_[3] ),
        .I4(p_0_in),
        .I5(\ch_1_fu_60_reg_n_3_[4] ),
        .O(add_ln161_fu_176_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \ch_1_fu_60[5]_i_1 
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .O(add_ln161_fu_176_p2[5]));
  LUT2 #(
    .INIT(4'h1)) 
    \ch_1_fu_60[6]_i_12 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\ch_1_fu_60[6]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[6]_i_13 
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[27]),
        .O(\ch_1_fu_60[6]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[6]_i_14 
       (.I0(Q[26]),
        .I1(Q[25]),
        .I2(Q[24]),
        .O(\ch_1_fu_60[6]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ch_1_fu_60[6]_i_2 
       (.I0(in_r_TVALID_int_regslice),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .O(\ch_1_fu_60[6]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[6]_i_21 
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[21]),
        .O(\ch_1_fu_60[6]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[6]_i_22 
       (.I0(Q[20]),
        .I1(Q[19]),
        .I2(Q[18]),
        .O(\ch_1_fu_60[6]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[6]_i_23 
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(Q[15]),
        .O(\ch_1_fu_60[6]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[6]_i_24 
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[12]),
        .O(\ch_1_fu_60[6]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \ch_1_fu_60[6]_i_29 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[9]),
        .O(\ch_1_fu_60[6]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \ch_1_fu_60[6]_i_3 
       (.I0(\ch_1_fu_60[6]_i_5_n_3 ),
        .I1(\ch_1_fu_60_reg_n_3_[5] ),
        .I2(p_0_in),
        .I3(\ch_1_fu_60_reg_n_3_[6] ),
        .O(add_ln161_fu_176_p2[6]));
  LUT4 #(
    .INIT(16'h0009)) 
    \ch_1_fu_60[6]_i_30 
       (.I0(\ch_1_fu_60_reg_n_3_[6] ),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\ch_1_fu_60[6]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[6]_i_31 
       (.I0(\ch_1_fu_60_reg_n_3_[3] ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\ch_1_fu_60_reg_n_3_[5] ),
        .I4(Q[4]),
        .I5(\ch_1_fu_60_reg_n_3_[4] ),
        .O(\ch_1_fu_60[6]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ch_1_fu_60[6]_i_32 
       (.I0(\ch_1_fu_60_reg_n_3_[0] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\ch_1_fu_60_reg_n_3_[2] ),
        .I4(Q[1]),
        .I5(\ch_1_fu_60_reg_n_3_[1] ),
        .O(\ch_1_fu_60[6]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ch_1_fu_60[6]_i_5 
       (.I0(\ch_1_fu_60_reg_n_3_[4] ),
        .I1(\ch_1_fu_60_reg_n_3_[2] ),
        .I2(\ch_1_fu_60_reg_n_3_[0] ),
        .I3(p_0_in),
        .I4(\ch_1_fu_60_reg_n_3_[1] ),
        .I5(\ch_1_fu_60_reg_n_3_[3] ),
        .O(\ch_1_fu_60[6]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(add_ln161_fu_176_p2[0]),
        .Q(\ch_1_fu_60_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(add_ln161_fu_176_p2[1]),
        .Q(\ch_1_fu_60_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(add_ln161_fu_176_p2[2]),
        .Q(\ch_1_fu_60_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(add_ln161_fu_176_p2[3]),
        .Q(\ch_1_fu_60_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(add_ln161_fu_176_p2[4]),
        .Q(\ch_1_fu_60_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(add_ln161_fu_176_p2[5]),
        .Q(\ch_1_fu_60_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \ch_1_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(add_ln161_fu_176_p2[6]),
        .Q(\ch_1_fu_60_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  CARRY4 \ch_1_fu_60_reg[6]_i_11 
       (.CI(\ch_1_fu_60_reg[6]_i_20_n_3 ),
        .CO({\ch_1_fu_60_reg[6]_i_11_n_3 ,\ch_1_fu_60_reg[6]_i_11_n_4 ,\ch_1_fu_60_reg[6]_i_11_n_5 ,\ch_1_fu_60_reg[6]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[6]_i_11_O_UNCONNECTED [3:0]),
        .S({\ch_1_fu_60[6]_i_21_n_3 ,\ch_1_fu_60[6]_i_22_n_3 ,\ch_1_fu_60[6]_i_23_n_3 ,\ch_1_fu_60[6]_i_24_n_3 }));
  CARRY4 \ch_1_fu_60_reg[6]_i_20 
       (.CI(1'b0),
        .CO({\ch_1_fu_60_reg[6]_i_20_n_3 ,\ch_1_fu_60_reg[6]_i_20_n_4 ,\ch_1_fu_60_reg[6]_i_20_n_5 ,\ch_1_fu_60_reg[6]_i_20_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[6]_i_20_O_UNCONNECTED [3:0]),
        .S({\ch_1_fu_60[6]_i_29_n_3 ,\ch_1_fu_60[6]_i_30_n_3 ,\ch_1_fu_60[6]_i_31_n_3 ,\ch_1_fu_60[6]_i_32_n_3 }));
  CARRY4 \ch_1_fu_60_reg[6]_i_6 
       (.CI(\ch_1_fu_60_reg[6]_i_11_n_3 ),
        .CO({\NLW_ch_1_fu_60_reg[6]_i_6_CO_UNCONNECTED [3],p_0_in,\ch_1_fu_60_reg[6]_i_6_n_5 ,\ch_1_fu_60_reg[6]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ch_1_fu_60_reg[6]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\ch_1_fu_60[6]_i_12_n_3 ,\ch_1_fu_60[6]_i_13_n_3 ,\ch_1_fu_60[6]_i_14_n_3 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init_8 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .\ap_CS_fsm_reg[79] (\q0_reg[31] [7:6]),
        .\ap_CS_fsm_reg[79]_0 (\ap_CS_fsm[79]_i_2_n_3 ),
        .\ap_CS_fsm_reg[82]_i_2_0 (\ap_CS_fsm_reg[82]_i_2 ),
        .\ap_CS_fsm_reg[82]_i_2_1 (\ap_CS_fsm_reg[82]_i_2_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\ch_1_fu_60_reg[6]_i_4_0 (\ch_1_fu_60_reg[6]_i_4 ),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_7),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice),
        .out(indvar_flatten_fu_64_reg),
        .\reuse_addr_reg_fu_52_reg[8] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\reuse_addr_reg_fu_52_reg[8]_0 (\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .\tmp_5_reg_1263_reg[31] (\tmp_5_reg_1263_reg[31] ));
  LUT5 #(
    .INIT(32'h7F770F00)) 
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(CO),
        .I2(\tmp_5_reg_1263_reg[31] ),
        .I3(\q0_reg[31] [6]),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE \in_r_read_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \in_r_read_reg_258_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(in_r_TDATA_int_regslice[9]),
        .Q(in[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_fu_64[0]_i_2 
       (.I0(indvar_flatten_fu_64_reg[0]),
        .O(\indvar_flatten_fu_64[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_64_reg[0]_i_1_n_3 ,\indvar_flatten_fu_64_reg[0]_i_1_n_4 ,\indvar_flatten_fu_64_reg[0]_i_1_n_5 ,\indvar_flatten_fu_64_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_fu_64_reg[0]_i_1_n_7 ,\indvar_flatten_fu_64_reg[0]_i_1_n_8 ,\indvar_flatten_fu_64_reg[0]_i_1_n_9 ,\indvar_flatten_fu_64_reg[0]_i_1_n_10 }),
        .S({indvar_flatten_fu_64_reg[3:1],\indvar_flatten_fu_64[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[12] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[12]_i_1_n_3 ,\indvar_flatten_fu_64_reg[12]_i_1_n_4 ,\indvar_flatten_fu_64_reg[12]_i_1_n_5 ,\indvar_flatten_fu_64_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[12]_i_1_n_7 ,\indvar_flatten_fu_64_reg[12]_i_1_n_8 ,\indvar_flatten_fu_64_reg[12]_i_1_n_9 ,\indvar_flatten_fu_64_reg[12]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[13] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[14] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[15] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[16] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[16]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[16]_i_1_n_3 ,\indvar_flatten_fu_64_reg[16]_i_1_n_4 ,\indvar_flatten_fu_64_reg[16]_i_1_n_5 ,\indvar_flatten_fu_64_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[16]_i_1_n_7 ,\indvar_flatten_fu_64_reg[16]_i_1_n_8 ,\indvar_flatten_fu_64_reg[16]_i_1_n_9 ,\indvar_flatten_fu_64_reg[16]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[17] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[18] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[19] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[20] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[20]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[20]_i_1_n_3 ,\indvar_flatten_fu_64_reg[20]_i_1_n_4 ,\indvar_flatten_fu_64_reg[20]_i_1_n_5 ,\indvar_flatten_fu_64_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[20]_i_1_n_7 ,\indvar_flatten_fu_64_reg[20]_i_1_n_8 ,\indvar_flatten_fu_64_reg[20]_i_1_n_9 ,\indvar_flatten_fu_64_reg[20]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[21] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[22] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[23] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[24] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[24]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[24]_i_1_n_3 ,\indvar_flatten_fu_64_reg[24]_i_1_n_4 ,\indvar_flatten_fu_64_reg[24]_i_1_n_5 ,\indvar_flatten_fu_64_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[24]_i_1_n_7 ,\indvar_flatten_fu_64_reg[24]_i_1_n_8 ,\indvar_flatten_fu_64_reg[24]_i_1_n_9 ,\indvar_flatten_fu_64_reg[24]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[25] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[26] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[27] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[28] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[28]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[24]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[28]_i_1_n_3 ,\indvar_flatten_fu_64_reg[28]_i_1_n_4 ,\indvar_flatten_fu_64_reg[28]_i_1_n_5 ,\indvar_flatten_fu_64_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[28]_i_1_n_7 ,\indvar_flatten_fu_64_reg[28]_i_1_n_8 ,\indvar_flatten_fu_64_reg[28]_i_1_n_9 ,\indvar_flatten_fu_64_reg[28]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[29] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[30] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[31] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[32] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[32]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[32]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[32]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[28]_i_1_n_3 ),
        .CO(\NLW_indvar_flatten_fu_64_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_fu_64_reg[32]_i_1_O_UNCONNECTED [3:1],\indvar_flatten_fu_64_reg[32]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_fu_64_reg[32]}));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[4]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[0]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[4]_i_1_n_3 ,\indvar_flatten_fu_64_reg[4]_i_1_n_4 ,\indvar_flatten_fu_64_reg[4]_i_1_n_5 ,\indvar_flatten_fu_64_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[4]_i_1_n_7 ,\indvar_flatten_fu_64_reg[4]_i_1_n_8 ,\indvar_flatten_fu_64_reg[4]_i_1_n_9 ,\indvar_flatten_fu_64_reg[4]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten_fu_64_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_fu_64_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_fu_64_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_fu_64_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_64_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten_fu_64_reg[8]_i_1_n_3 ,\indvar_flatten_fu_64_reg[8]_i_1_n_4 ,\indvar_flatten_fu_64_reg[8]_i_1_n_5 ,\indvar_flatten_fu_64_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_64_reg[8]_i_1_n_7 ,\indvar_flatten_fu_64_reg[8]_i_1_n_8 ,\indvar_flatten_fu_64_reg[8]_i_1_n_9 ,\indvar_flatten_fu_64_reg[8]_i_1_n_10 }),
        .S(indvar_flatten_fu_64_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(\indvar_flatten_fu_64_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_fu_64_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  LUT4 #(
    .INIT(16'hA080)) 
    \q0[31]_i_1 
       (.I0(\q0_reg[31] [7]),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in_r_TVALID_int_regslice),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_0_0_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[0]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_63_0_0_i_10
       (.CI(1'b0),
        .CO({ram_reg_0_63_0_0_i_10_n_3,ram_reg_0_63_0_0_i_10_n_4,ram_reg_0_63_0_0_i_10_n_5,ram_reg_0_63_0_0_i_10_n_6}),
        .CYINIT(1'b0),
        .DI(in[3:0]),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[3:0]),
        .S({ram_reg_0_63_0_0_i_42_n_3,ram_reg_0_63_0_0_i_43_n_3,ram_reg_0_63_0_0_i_44_n_3,ram_reg_0_63_0_0_i_45_n_3}));
  LUT6 #(
    .INIT(64'h5554FFFFFFFFFFFF)) 
    ram_reg_0_63_0_0_i_19
       (.I0(ram_reg_0_63_0_0_i_4_0),
        .I1(ram_reg_0_63_0_0_i_59_n_3),
        .I2(\q0_reg[31] [5]),
        .I3(\q0_reg[31] [4]),
        .I4(ram_reg_0_63_0_0_i_4_1),
        .I5(ram_reg_0_63_0_0_i_4_2),
        .O(ram_reg_0_63_0_0_i_19_n_3));
  LUT6 #(
    .INIT(64'hEEEEEEAEAAAAAAAA)) 
    ram_reg_0_63_0_0_i_4
       (.I0(\q0_reg[31]_0 ),
        .I1(\q0_reg[31]_1 ),
        .I2(ram_reg_0_63_0_0_i_19_n_3),
        .I3(\q0_reg[31]_2 ),
        .I4(\q0_reg[31]_3 ),
        .I5(\q0_reg[31]_4 ),
        .O(address1[0]));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_0_0_i_42
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[3]),
        .I2(O11[3]),
        .I3(in[3]),
        .O(ram_reg_0_63_0_0_i_42_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_0_0_i_43
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[2]),
        .I2(O11[2]),
        .I3(in[2]),
        .O(ram_reg_0_63_0_0_i_43_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_0_0_i_44
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[1]),
        .I2(O11[1]),
        .I3(in[1]),
        .O(ram_reg_0_63_0_0_i_44_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_0_0_i_45
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[0]),
        .I2(O11[0]),
        .I3(in[0]),
        .O(ram_reg_0_63_0_0_i_45_n_3));
  LUT6 #(
    .INIT(64'h1010101111101111)) 
    ram_reg_0_63_0_0_i_59
       (.I0(\q0_reg[31] [3]),
        .I1(\q0_reg[31] [2]),
        .I2(ram_reg_0_63_0_0_i_19_0),
        .I3(\q0_reg[31]_5 ),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1[1]),
        .I5(ADDRA[0]),
        .O(ram_reg_0_63_0_0_i_59_n_3));
  LUT6 #(
    .INIT(64'h5555555577755575)) 
    ram_reg_0_63_0_0_i_8
       (.I0(\q0_reg[31]_6 ),
        .I1(\q0_reg[31]_7 ),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address1[5]),
        .I3(\q0_reg[31]_5 ),
        .I4(ADDRA[1]),
        .I5(\q0_reg[31]_8 ),
        .O(address1[1]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_10_10_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[10]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[10]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_11_11_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[11]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[11]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_12_12_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[12]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_63_12_12_i_2
       (.CI(ram_reg_0_63_8_8_i_2_n_3),
        .CO({ram_reg_0_63_12_12_i_2_n_3,ram_reg_0_63_12_12_i_2_n_4,ram_reg_0_63_12_12_i_2_n_5,ram_reg_0_63_12_12_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(in[15:12]),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[15:12]),
        .S({ram_reg_0_63_12_12_i_3_n_3,ram_reg_0_63_12_12_i_4_n_3,ram_reg_0_63_12_12_i_5_n_3,ram_reg_0_63_12_12_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_12_12_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[15]),
        .I2(O11[15]),
        .I3(in[15]),
        .O(ram_reg_0_63_12_12_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_12_12_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[14]),
        .I2(O11[14]),
        .I3(in[14]),
        .O(ram_reg_0_63_12_12_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_12_12_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[13]),
        .I2(O11[13]),
        .I3(in[13]),
        .O(ram_reg_0_63_12_12_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_12_12_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[12]),
        .I2(O11[12]),
        .I3(in[12]),
        .O(ram_reg_0_63_12_12_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_13_13_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[13]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[13]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_14_14_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[14]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[14]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_15_15_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[15]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[15]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_16_16_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[16]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_63_16_16_i_2
       (.CI(ram_reg_0_63_12_12_i_2_n_3),
        .CO({ram_reg_0_63_16_16_i_2_n_3,ram_reg_0_63_16_16_i_2_n_4,ram_reg_0_63_16_16_i_2_n_5,ram_reg_0_63_16_16_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(in[19:16]),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[19:16]),
        .S({ram_reg_0_63_16_16_i_3_n_3,ram_reg_0_63_16_16_i_4_n_3,ram_reg_0_63_16_16_i_5_n_3,ram_reg_0_63_16_16_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_16_16_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[19]),
        .I2(O11[19]),
        .I3(in[19]),
        .O(ram_reg_0_63_16_16_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_16_16_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[18]),
        .I2(O11[18]),
        .I3(in[18]),
        .O(ram_reg_0_63_16_16_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_16_16_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[17]),
        .I2(O11[17]),
        .I3(in[17]),
        .O(ram_reg_0_63_16_16_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_16_16_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[16]),
        .I2(O11[16]),
        .I3(in[16]),
        .O(ram_reg_0_63_16_16_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_17_17_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[17]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[17]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_18_18_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[18]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[18]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_19_19_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[19]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[19]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_1_1_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[1]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[1]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_20_20_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[20]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_63_20_20_i_2
       (.CI(ram_reg_0_63_16_16_i_2_n_3),
        .CO({ram_reg_0_63_20_20_i_2_n_3,ram_reg_0_63_20_20_i_2_n_4,ram_reg_0_63_20_20_i_2_n_5,ram_reg_0_63_20_20_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(in[23:20]),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[23:20]),
        .S({ram_reg_0_63_20_20_i_3_n_3,ram_reg_0_63_20_20_i_4_n_3,ram_reg_0_63_20_20_i_5_n_3,ram_reg_0_63_20_20_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_20_20_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[23]),
        .I2(O11[23]),
        .I3(in[23]),
        .O(ram_reg_0_63_20_20_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_20_20_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[22]),
        .I2(O11[22]),
        .I3(in[22]),
        .O(ram_reg_0_63_20_20_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_20_20_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[21]),
        .I2(O11[21]),
        .I3(in[21]),
        .O(ram_reg_0_63_20_20_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_20_20_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[20]),
        .I2(O11[20]),
        .I3(in[20]),
        .O(ram_reg_0_63_20_20_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_21_21_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[21]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[21]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_22_22_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[22]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[22]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_23_23_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[23]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[23]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_24_24_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[24]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_63_24_24_i_2
       (.CI(ram_reg_0_63_20_20_i_2_n_3),
        .CO({ram_reg_0_63_24_24_i_2_n_3,ram_reg_0_63_24_24_i_2_n_4,ram_reg_0_63_24_24_i_2_n_5,ram_reg_0_63_24_24_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(in[27:24]),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[27:24]),
        .S({ram_reg_0_63_24_24_i_3_n_3,ram_reg_0_63_24_24_i_4_n_3,ram_reg_0_63_24_24_i_5_n_3,ram_reg_0_63_24_24_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_24_24_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[27]),
        .I2(O11[27]),
        .I3(in[27]),
        .O(ram_reg_0_63_24_24_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_24_24_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[26]),
        .I2(O11[26]),
        .I3(in[26]),
        .O(ram_reg_0_63_24_24_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_24_24_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[25]),
        .I2(O11[25]),
        .I3(in[25]),
        .O(ram_reg_0_63_24_24_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_24_24_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[24]),
        .I2(O11[24]),
        .I3(in[24]),
        .O(ram_reg_0_63_24_24_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_25_25_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[25]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[25]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_26_26_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[26]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[26]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_27_27_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[27]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[27]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_28_28_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[28]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_63_28_28_i_2
       (.CI(ram_reg_0_63_24_24_i_2_n_3),
        .CO({NLW_ram_reg_0_63_28_28_i_2_CO_UNCONNECTED[3],ram_reg_0_63_28_28_i_2_n_4,ram_reg_0_63_28_28_i_2_n_5,ram_reg_0_63_28_28_i_2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,in[30:28]}),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[31:28]),
        .S({ram_reg_0_63_28_28_i_3_n_3,ram_reg_0_63_28_28_i_4_n_3,ram_reg_0_63_28_28_i_5_n_3,ram_reg_0_63_28_28_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_28_28_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[31]),
        .I2(O11[31]),
        .I3(in[31]),
        .O(ram_reg_0_63_28_28_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_28_28_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[30]),
        .I2(O11[30]),
        .I3(in[30]),
        .O(ram_reg_0_63_28_28_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_28_28_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[29]),
        .I2(O11[29]),
        .I3(in[29]),
        .O(ram_reg_0_63_28_28_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_28_28_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[28]),
        .I2(O11[28]),
        .I3(in[28]),
        .O(ram_reg_0_63_28_28_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_29_29_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[29]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[29]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_2_2_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[2]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[2]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_30_30_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[30]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[30]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_31_31_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[31]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[31]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_3_3_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[3]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[3]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_4_4_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[4]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_63_4_4_i_2
       (.CI(ram_reg_0_63_0_0_i_10_n_3),
        .CO({ram_reg_0_63_4_4_i_2_n_3,ram_reg_0_63_4_4_i_2_n_4,ram_reg_0_63_4_4_i_2_n_5,ram_reg_0_63_4_4_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[7:4]),
        .S({ram_reg_0_63_4_4_i_3_n_3,ram_reg_0_63_4_4_i_4_n_3,ram_reg_0_63_4_4_i_5_n_3,ram_reg_0_63_4_4_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_4_4_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[7]),
        .I2(O11[7]),
        .I3(in[7]),
        .O(ram_reg_0_63_4_4_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_4_4_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[6]),
        .I2(O11[6]),
        .I3(in[6]),
        .O(ram_reg_0_63_4_4_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_4_4_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[5]),
        .I2(O11[5]),
        .I3(in[5]),
        .O(ram_reg_0_63_4_4_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_4_4_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[4]),
        .I2(O11[4]),
        .I3(in[4]),
        .O(ram_reg_0_63_4_4_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_5_5_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[5]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[5]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_6_6_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[6]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[6]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_7_7_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[7]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[7]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_8_8_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[8]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_63_8_8_i_2
       (.CI(ram_reg_0_63_4_4_i_2_n_3),
        .CO({ram_reg_0_63_8_8_i_2_n_3,ram_reg_0_63_8_8_i_2_n_4,ram_reg_0_63_8_8_i_2_n_5,ram_reg_0_63_8_8_i_2_n_6}),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[11:8]),
        .S({ram_reg_0_63_8_8_i_3_n_3,ram_reg_0_63_8_8_i_4_n_3,ram_reg_0_63_8_8_i_5_n_3,ram_reg_0_63_8_8_i_6_n_3}));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_8_8_i_3
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[11]),
        .I2(O11[11]),
        .I3(in[11]),
        .O(ram_reg_0_63_8_8_i_3_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_8_8_i_4
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[10]),
        .I2(O11[10]),
        .I3(in[10]),
        .O(ram_reg_0_63_8_8_i_4_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_8_8_i_5
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[9]),
        .I2(O11[9]),
        .I3(in[9]),
        .O(ram_reg_0_63_8_8_i_5_n_3));
  LUT4 #(
    .INIT(16'h27D8)) 
    ram_reg_0_63_8_8_i_6
       (.I0(addr_cmp_reg_269),
        .I1(reuse_reg_fu_56_reg[8]),
        .I2(O11[8]),
        .I3(in[8]),
        .O(ram_reg_0_63_8_8_i_6_n_3));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_0_63_9_9_i_1
       (.I0(\q0_reg[31]_9 ),
        .I1(\q0_reg[31] [1]),
        .I2(\q0_reg[31] [0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_d1[9]),
        .I4(\q0_reg[31] [9]),
        .I5(\q0_reg[31] [8]),
        .O(d1[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_addr_reg_fu_52[6]_i_1 
       (.I0(\ch_1_fu_60_reg_n_3_[6] ),
        .I1(p_0_in),
        .O(select_ln160_fu_149_p3));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[0]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[0] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[1]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[1] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[2]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[2] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[3]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[3] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[4]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[4] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_825_acc_address0[5]),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[5] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDSE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(\ch_1_fu_60[6]_i_2_n_3 ),
        .D(select_ln160_fu_149_p3),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[6] ),
        .S(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_addr_reg_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(\reuse_addr_reg_fu_52_reg_n_3_[8] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \reuse_reg_fu_56[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(in_r_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(CO),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[0]_i_3 
       (.I0(in[3]),
        .I1(O11[3]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[3]),
        .O(\reuse_reg_fu_56[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[0]_i_4 
       (.I0(in[2]),
        .I1(O11[2]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[2]),
        .O(\reuse_reg_fu_56[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[0]_i_5 
       (.I0(in[1]),
        .I1(O11[1]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[1]),
        .O(\reuse_reg_fu_56[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[0]_i_6 
       (.I0(in[0]),
        .I1(O11[0]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[0]),
        .O(\reuse_reg_fu_56[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[12]_i_2 
       (.I0(in[15]),
        .I1(O11[15]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[15]),
        .O(\reuse_reg_fu_56[12]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[12]_i_3 
       (.I0(in[14]),
        .I1(O11[14]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[14]),
        .O(\reuse_reg_fu_56[12]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[12]_i_4 
       (.I0(in[13]),
        .I1(O11[13]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[13]),
        .O(\reuse_reg_fu_56[12]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[12]_i_5 
       (.I0(in[12]),
        .I1(O11[12]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[12]),
        .O(\reuse_reg_fu_56[12]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[16]_i_2 
       (.I0(in[19]),
        .I1(O11[19]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[19]),
        .O(\reuse_reg_fu_56[16]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[16]_i_3 
       (.I0(in[18]),
        .I1(O11[18]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[18]),
        .O(\reuse_reg_fu_56[16]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[16]_i_4 
       (.I0(in[17]),
        .I1(O11[17]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[17]),
        .O(\reuse_reg_fu_56[16]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[16]_i_5 
       (.I0(in[16]),
        .I1(O11[16]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[16]),
        .O(\reuse_reg_fu_56[16]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[20]_i_2 
       (.I0(in[23]),
        .I1(O11[23]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[23]),
        .O(\reuse_reg_fu_56[20]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[20]_i_3 
       (.I0(in[22]),
        .I1(O11[22]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[22]),
        .O(\reuse_reg_fu_56[20]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[20]_i_4 
       (.I0(in[21]),
        .I1(O11[21]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[21]),
        .O(\reuse_reg_fu_56[20]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[20]_i_5 
       (.I0(in[20]),
        .I1(O11[20]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[20]),
        .O(\reuse_reg_fu_56[20]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[24]_i_2 
       (.I0(in[27]),
        .I1(O11[27]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[27]),
        .O(\reuse_reg_fu_56[24]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[24]_i_3 
       (.I0(in[26]),
        .I1(O11[26]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[26]),
        .O(\reuse_reg_fu_56[24]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[24]_i_4 
       (.I0(in[25]),
        .I1(O11[25]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[25]),
        .O(\reuse_reg_fu_56[24]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[24]_i_5 
       (.I0(in[24]),
        .I1(O11[24]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[24]),
        .O(\reuse_reg_fu_56[24]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[28]_i_2 
       (.I0(in[31]),
        .I1(O11[31]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[31]),
        .O(\reuse_reg_fu_56[28]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[28]_i_3 
       (.I0(in[30]),
        .I1(O11[30]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[30]),
        .O(\reuse_reg_fu_56[28]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[28]_i_4 
       (.I0(in[29]),
        .I1(O11[29]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[29]),
        .O(\reuse_reg_fu_56[28]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[28]_i_5 
       (.I0(in[28]),
        .I1(O11[28]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[28]),
        .O(\reuse_reg_fu_56[28]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[4]_i_2 
       (.I0(in[7]),
        .I1(O11[7]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[7]),
        .O(\reuse_reg_fu_56[4]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[4]_i_3 
       (.I0(in[6]),
        .I1(O11[6]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[6]),
        .O(\reuse_reg_fu_56[4]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[4]_i_4 
       (.I0(in[5]),
        .I1(O11[5]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[5]),
        .O(\reuse_reg_fu_56[4]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[4]_i_5 
       (.I0(in[4]),
        .I1(O11[4]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[4]),
        .O(\reuse_reg_fu_56[4]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[8]_i_2 
       (.I0(in[11]),
        .I1(O11[11]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[11]),
        .O(\reuse_reg_fu_56[8]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[8]_i_3 
       (.I0(in[10]),
        .I1(O11[10]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[10]),
        .O(\reuse_reg_fu_56[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[8]_i_4 
       (.I0(in[9]),
        .I1(O11[9]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[9]),
        .O(\reuse_reg_fu_56[8]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg_fu_56[8]_i_5 
       (.I0(in[8]),
        .I1(O11[8]),
        .I2(addr_cmp_reg_269),
        .I3(reuse_reg_fu_56_reg[8]),
        .O(\reuse_reg_fu_56[8]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[0]_i_2_n_10 ),
        .Q(reuse_reg_fu_56_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\reuse_reg_fu_56_reg[0]_i_2_n_3 ,\reuse_reg_fu_56_reg[0]_i_2_n_4 ,\reuse_reg_fu_56_reg[0]_i_2_n_5 ,\reuse_reg_fu_56_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(in[3:0]),
        .O({\reuse_reg_fu_56_reg[0]_i_2_n_7 ,\reuse_reg_fu_56_reg[0]_i_2_n_8 ,\reuse_reg_fu_56_reg[0]_i_2_n_9 ,\reuse_reg_fu_56_reg[0]_i_2_n_10 }),
        .S({\reuse_reg_fu_56[0]_i_3_n_3 ,\reuse_reg_fu_56[0]_i_4_n_3 ,\reuse_reg_fu_56[0]_i_5_n_3 ,\reuse_reg_fu_56[0]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[8]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[8]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[12]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[12]_i_1 
       (.CI(\reuse_reg_fu_56_reg[8]_i_1_n_3 ),
        .CO({\reuse_reg_fu_56_reg[12]_i_1_n_3 ,\reuse_reg_fu_56_reg[12]_i_1_n_4 ,\reuse_reg_fu_56_reg[12]_i_1_n_5 ,\reuse_reg_fu_56_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(in[15:12]),
        .O({\reuse_reg_fu_56_reg[12]_i_1_n_7 ,\reuse_reg_fu_56_reg[12]_i_1_n_8 ,\reuse_reg_fu_56_reg[12]_i_1_n_9 ,\reuse_reg_fu_56_reg[12]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[12]_i_2_n_3 ,\reuse_reg_fu_56[12]_i_3_n_3 ,\reuse_reg_fu_56[12]_i_4_n_3 ,\reuse_reg_fu_56[12]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[12]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[12]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[12]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[16]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[16]_i_1 
       (.CI(\reuse_reg_fu_56_reg[12]_i_1_n_3 ),
        .CO({\reuse_reg_fu_56_reg[16]_i_1_n_3 ,\reuse_reg_fu_56_reg[16]_i_1_n_4 ,\reuse_reg_fu_56_reg[16]_i_1_n_5 ,\reuse_reg_fu_56_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(in[19:16]),
        .O({\reuse_reg_fu_56_reg[16]_i_1_n_7 ,\reuse_reg_fu_56_reg[16]_i_1_n_8 ,\reuse_reg_fu_56_reg[16]_i_1_n_9 ,\reuse_reg_fu_56_reg[16]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[16]_i_2_n_3 ,\reuse_reg_fu_56[16]_i_3_n_3 ,\reuse_reg_fu_56[16]_i_4_n_3 ,\reuse_reg_fu_56[16]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[16]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[16]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[16]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[0]_i_2_n_9 ),
        .Q(reuse_reg_fu_56_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[20]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[20]_i_1 
       (.CI(\reuse_reg_fu_56_reg[16]_i_1_n_3 ),
        .CO({\reuse_reg_fu_56_reg[20]_i_1_n_3 ,\reuse_reg_fu_56_reg[20]_i_1_n_4 ,\reuse_reg_fu_56_reg[20]_i_1_n_5 ,\reuse_reg_fu_56_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(in[23:20]),
        .O({\reuse_reg_fu_56_reg[20]_i_1_n_7 ,\reuse_reg_fu_56_reg[20]_i_1_n_8 ,\reuse_reg_fu_56_reg[20]_i_1_n_9 ,\reuse_reg_fu_56_reg[20]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[20]_i_2_n_3 ,\reuse_reg_fu_56[20]_i_3_n_3 ,\reuse_reg_fu_56[20]_i_4_n_3 ,\reuse_reg_fu_56[20]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[20]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[20]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[20]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[24]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[24]_i_1 
       (.CI(\reuse_reg_fu_56_reg[20]_i_1_n_3 ),
        .CO({\reuse_reg_fu_56_reg[24]_i_1_n_3 ,\reuse_reg_fu_56_reg[24]_i_1_n_4 ,\reuse_reg_fu_56_reg[24]_i_1_n_5 ,\reuse_reg_fu_56_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(in[27:24]),
        .O({\reuse_reg_fu_56_reg[24]_i_1_n_7 ,\reuse_reg_fu_56_reg[24]_i_1_n_8 ,\reuse_reg_fu_56_reg[24]_i_1_n_9 ,\reuse_reg_fu_56_reg[24]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[24]_i_2_n_3 ,\reuse_reg_fu_56[24]_i_3_n_3 ,\reuse_reg_fu_56[24]_i_4_n_3 ,\reuse_reg_fu_56[24]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[24]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[24]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[24]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[28]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[28]_i_1 
       (.CI(\reuse_reg_fu_56_reg[24]_i_1_n_3 ),
        .CO({\NLW_reuse_reg_fu_56_reg[28]_i_1_CO_UNCONNECTED [3],\reuse_reg_fu_56_reg[28]_i_1_n_4 ,\reuse_reg_fu_56_reg[28]_i_1_n_5 ,\reuse_reg_fu_56_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,in[30:28]}),
        .O({\reuse_reg_fu_56_reg[28]_i_1_n_7 ,\reuse_reg_fu_56_reg[28]_i_1_n_8 ,\reuse_reg_fu_56_reg[28]_i_1_n_9 ,\reuse_reg_fu_56_reg[28]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[28]_i_2_n_3 ,\reuse_reg_fu_56[28]_i_3_n_3 ,\reuse_reg_fu_56[28]_i_4_n_3 ,\reuse_reg_fu_56[28]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[28]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[0]_i_2_n_8 ),
        .Q(reuse_reg_fu_56_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[28]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[28]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[0]_i_2_n_7 ),
        .Q(reuse_reg_fu_56_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[4]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[4]_i_1 
       (.CI(\reuse_reg_fu_56_reg[0]_i_2_n_3 ),
        .CO({\reuse_reg_fu_56_reg[4]_i_1_n_3 ,\reuse_reg_fu_56_reg[4]_i_1_n_4 ,\reuse_reg_fu_56_reg[4]_i_1_n_5 ,\reuse_reg_fu_56_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O({\reuse_reg_fu_56_reg[4]_i_1_n_7 ,\reuse_reg_fu_56_reg[4]_i_1_n_8 ,\reuse_reg_fu_56_reg[4]_i_1_n_9 ,\reuse_reg_fu_56_reg[4]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[4]_i_2_n_3 ,\reuse_reg_fu_56[4]_i_3_n_3 ,\reuse_reg_fu_56[4]_i_4_n_3 ,\reuse_reg_fu_56[4]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[4]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[4]_i_1_n_8 ),
        .Q(reuse_reg_fu_56_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[4]_i_1_n_7 ),
        .Q(reuse_reg_fu_56_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[8]_i_1_n_10 ),
        .Q(reuse_reg_fu_56_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_56_reg[8]_i_1 
       (.CI(\reuse_reg_fu_56_reg[4]_i_1_n_3 ),
        .CO({\reuse_reg_fu_56_reg[8]_i_1_n_3 ,\reuse_reg_fu_56_reg[8]_i_1_n_4 ,\reuse_reg_fu_56_reg[8]_i_1_n_5 ,\reuse_reg_fu_56_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O({\reuse_reg_fu_56_reg[8]_i_1_n_7 ,\reuse_reg_fu_56_reg[8]_i_1_n_8 ,\reuse_reg_fu_56_reg[8]_i_1_n_9 ,\reuse_reg_fu_56_reg[8]_i_1_n_10 }),
        .S({\reuse_reg_fu_56[8]_i_2_n_3 ,\reuse_reg_fu_56[8]_i_3_n_3 ,\reuse_reg_fu_56[8]_i_4_n_3 ,\reuse_reg_fu_56[8]_i_5_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \reuse_reg_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(\reuse_reg_fu_56_reg[8]_i_1_n_9 ),
        .Q(reuse_reg_fu_56_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10
   (ap_rst_n_inv,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1,
    p_0_in,
    p_0_in_0,
    p_0_in_1,
    p_0_in_2,
    address1,
    ADDRA,
    SR,
    \indvar_flatten20_fu_246_reg[62] ,
    D,
    E,
    d1,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1,
    ap_clk,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg,
    \q0_reg[30] ,
    Q,
    \q0_reg[30]_0 ,
    \q0_reg[30]_1 ,
    \q0_reg[30]_2 ,
    \q0_reg[30]_3 ,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg,
    \q0_reg[31] ,
    \q0_reg[31]_0 ,
    \q0_reg[31]_1 ,
    \q0_reg[31]_2 ,
    ram_reg_0_63_0_0_i_7,
    ram_reg_0_63_0_0_i_7_0,
    ram_reg_0_63_0_0_i_7_1,
    ram_reg_0_63_0_0_i_7_2,
    ram_reg_0_63_0_0_i_7_3,
    \q0_reg[30]_4 ,
    CO,
    \q0_reg[31]_3 ,
    \q0_reg[31]_4 ,
    \q0_reg[31]_5 ,
    ram_reg_0_63_0_0_i_3,
    ram_reg_0_63_0_0_i_3_0,
    ram_reg_0_63_0_0_i_3_1,
    \q0_reg[31]_6 ,
    ram_reg_0_63_0_0_i_3_2,
    ram_reg_0_63_0_0_i_15,
    \q0_reg[31]_7 ,
    \q0_reg[31]_8 ,
    \q0_reg[31]_9 ,
    ram_reg_0_63_0_0_i_5,
    ram_reg_0_63_0_0_i_5_0,
    ram_reg_0_63_0_0_i_5_1,
    ram_reg_0_63_0_0_i_24,
    ram_reg_0_63_0_0_i_24_0,
    ram_reg_0_63_0_0_i_24_1,
    \q0_reg[31]_10 ,
    \q0_reg[31]_11 ,
    \q0_reg[31]_12 ,
    \q0_reg[31]_13 ,
    \ap_CS_fsm_reg[78]_i_2 ,
    \ap_CS_fsm_reg[78]_i_2_0 ,
    ram_reg_0_63_0_0_i_6,
    ram_reg_0_63_0_0_i_6_0,
    ap_rst_n,
    add_ln178_fu_211_p2);
  output ap_rst_n_inv;
  output grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1;
  output p_0_in;
  output p_0_in_0;
  output p_0_in_1;
  output p_0_in_2;
  output [3:0]address1;
  output [5:0]ADDRA;
  output [0:0]SR;
  output [0:0]\indvar_flatten20_fu_246_reg[62] ;
  output [1:0]D;
  output [0:0]E;
  output [31:0]d1;
  output grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg;
  output [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1;
  input ap_clk;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg;
  input \q0_reg[30] ;
  input [7:0]Q;
  input [1:0]\q0_reg[30]_0 ;
  input \q0_reg[30]_1 ;
  input \q0_reg[30]_2 ;
  input \q0_reg[30]_3 ;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg;
  input \q0_reg[31] ;
  input \q0_reg[31]_0 ;
  input \q0_reg[31]_1 ;
  input \q0_reg[31]_2 ;
  input ram_reg_0_63_0_0_i_7;
  input [3:0]ram_reg_0_63_0_0_i_7_0;
  input ram_reg_0_63_0_0_i_7_1;
  input ram_reg_0_63_0_0_i_7_2;
  input ram_reg_0_63_0_0_i_7_3;
  input [5:0]\q0_reg[30]_4 ;
  input [0:0]CO;
  input \q0_reg[31]_3 ;
  input \q0_reg[31]_4 ;
  input \q0_reg[31]_5 ;
  input ram_reg_0_63_0_0_i_3;
  input ram_reg_0_63_0_0_i_3_0;
  input ram_reg_0_63_0_0_i_3_1;
  input \q0_reg[31]_6 ;
  input ram_reg_0_63_0_0_i_3_2;
  input ram_reg_0_63_0_0_i_15;
  input \q0_reg[31]_7 ;
  input \q0_reg[31]_8 ;
  input \q0_reg[31]_9 ;
  input ram_reg_0_63_0_0_i_5;
  input ram_reg_0_63_0_0_i_5_0;
  input ram_reg_0_63_0_0_i_5_1;
  input ram_reg_0_63_0_0_i_24;
  input ram_reg_0_63_0_0_i_24_0;
  input ram_reg_0_63_0_0_i_24_1;
  input \q0_reg[31]_10 ;
  input \q0_reg[31]_11 ;
  input \q0_reg[31]_12 ;
  input \q0_reg[31]_13 ;
  input [62:0]\ap_CS_fsm_reg[78]_i_2 ;
  input [62:0]\ap_CS_fsm_reg[78]_i_2_0 ;
  input ram_reg_0_63_0_0_i_6;
  input ram_reg_0_63_0_0_i_6_0;
  input ap_rst_n;
  input [31:0]add_ln178_fu_211_p2;

  wire [5:0]ADDRA;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [6:0]add_ln171_fu_168_p2;
  wire [31:0]add_ln178_fu_211_p2;
  wire [3:0]address1;
  wire [62:0]\ap_CS_fsm_reg[78]_i_2 ;
  wire [62:0]\ap_CS_fsm_reg[78]_i_2_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]buf_addr_reg_233;
  wire \ch_fu_58[6]_i_3_n_3 ;
  wire \ch_fu_58[6]_i_4_n_3 ;
  wire \ch_fu_58[6]_i_5_n_3 ;
  wire \ch_fu_58_reg_n_3_[0] ;
  wire \ch_fu_58_reg_n_3_[1] ;
  wire \ch_fu_58_reg_n_3_[2] ;
  wire \ch_fu_58_reg_n_3_[3] ;
  wire \ch_fu_58_reg_n_3_[4] ;
  wire \ch_fu_58_reg_n_3_[5] ;
  wire \ch_fu_58_reg_n_3_[6] ;
  wire [31:0]d1;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_ready;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg;
  wire [0:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address0;
  wire [5:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce1;
  wire [31:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1;
  wire [0:0]\indvar_flatten20_fu_246_reg[62] ;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in_1;
  wire p_0_in_2;
  wire \q0_reg[30] ;
  wire [1:0]\q0_reg[30]_0 ;
  wire \q0_reg[30]_1 ;
  wire \q0_reg[30]_2 ;
  wire \q0_reg[30]_3 ;
  wire [5:0]\q0_reg[30]_4 ;
  wire \q0_reg[31] ;
  wire \q0_reg[31]_0 ;
  wire \q0_reg[31]_1 ;
  wire \q0_reg[31]_10 ;
  wire \q0_reg[31]_11 ;
  wire \q0_reg[31]_12 ;
  wire \q0_reg[31]_13 ;
  wire \q0_reg[31]_2 ;
  wire \q0_reg[31]_3 ;
  wire \q0_reg[31]_4 ;
  wire \q0_reg[31]_5 ;
  wire \q0_reg[31]_6 ;
  wire \q0_reg[31]_7 ;
  wire \q0_reg[31]_8 ;
  wire \q0_reg[31]_9 ;
  wire ram_reg_0_63_0_0_i_15;
  wire ram_reg_0_63_0_0_i_24;
  wire ram_reg_0_63_0_0_i_24_0;
  wire ram_reg_0_63_0_0_i_24_1;
  wire ram_reg_0_63_0_0_i_3;
  wire ram_reg_0_63_0_0_i_3_0;
  wire ram_reg_0_63_0_0_i_3_1;
  wire ram_reg_0_63_0_0_i_3_2;
  wire ram_reg_0_63_0_0_i_5;
  wire ram_reg_0_63_0_0_i_5_0;
  wire ram_reg_0_63_0_0_i_5_1;
  wire ram_reg_0_63_0_0_i_6;
  wire ram_reg_0_63_0_0_i_6_0;
  wire ram_reg_0_63_0_0_i_7;
  wire [3:0]ram_reg_0_63_0_0_i_7_0;
  wire ram_reg_0_63_0_0_i_7_1;
  wire ram_reg_0_63_0_0_i_7_2;
  wire ram_reg_0_63_0_0_i_7_3;
  wire ram_reg_0_63_0_2_i_17_n_3;

  FDRE \add_ln178_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[0]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[0]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[10]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[10]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[11]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[11]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[12]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[12]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[13]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[13]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[14]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[14]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[15]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[15]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[16]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[16]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[17]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[17]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[18]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[18]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[19]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[19]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[1]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[1]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[20]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[20]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[21]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[21]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[22]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[22]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[23]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[23]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[24]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[24]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[25]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[25]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[26]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[26]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[27]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[27]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[28]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[28]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[29]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[29]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[2]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[2]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[30]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[30]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[31]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[31]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[3]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[3]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[4]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[4]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[5]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[5]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[6]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[6]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[7]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[7]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[8]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[8]),
        .R(1'b0));
  FDRE \add_ln178_reg_262_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln178_fu_211_p2[9]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \buf_1_addr_reg_239_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_233[0]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1[0]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_239_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_233[1]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1[1]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_239_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_233[2]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1[2]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_239_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_233[3]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1[3]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_239_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_233[4]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1[4]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_239_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buf_addr_reg_233[5]),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address1[5]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address0),
        .Q(buf_addr_reg_233[0]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_239_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_58_reg_n_3_[1] ),
        .Q(buf_addr_reg_233[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \buf_1_addr_reg_239_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_58_reg_n_3_[2] ),
        .Q(buf_addr_reg_233[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \buf_1_addr_reg_239_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_58_reg_n_3_[3] ),
        .Q(buf_addr_reg_233[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \buf_1_addr_reg_239_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_58_reg_n_3_[4] ),
        .Q(buf_addr_reg_233[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  FDRE \buf_1_addr_reg_239_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ch_fu_58_reg_n_3_[5] ),
        .Q(buf_addr_reg_233[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_20));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ch_fu_58[6]_i_3 
       (.I0(\ch_fu_58_reg_n_3_[3] ),
        .I1(\ch_fu_58_reg_n_3_[4] ),
        .I2(\ch_fu_58_reg_n_3_[1] ),
        .I3(\ch_fu_58_reg_n_3_[2] ),
        .I4(\ch_fu_58_reg_n_3_[0] ),
        .I5(\ch_fu_58[6]_i_5_n_3 ),
        .O(\ch_fu_58[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ch_fu_58[6]_i_4 
       (.I0(\ch_fu_58_reg_n_3_[3] ),
        .I1(\ch_fu_58_reg_n_3_[1] ),
        .I2(\ch_fu_58_reg_n_3_[0] ),
        .I3(\ch_fu_58_reg_n_3_[2] ),
        .I4(\ch_fu_58_reg_n_3_[4] ),
        .O(\ch_fu_58[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ch_fu_58[6]_i_5 
       (.I0(\ch_fu_58_reg_n_3_[5] ),
        .I1(\ch_fu_58_reg_n_3_[6] ),
        .O(\ch_fu_58[6]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_58_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .D(add_ln171_fu_168_p2[0]),
        .Q(\ch_fu_58_reg_n_3_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_58_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .D(add_ln171_fu_168_p2[1]),
        .Q(\ch_fu_58_reg_n_3_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_58_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .D(add_ln171_fu_168_p2[2]),
        .Q(\ch_fu_58_reg_n_3_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_58_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .D(add_ln171_fu_168_p2[3]),
        .Q(\ch_fu_58_reg_n_3_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_58_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .D(add_ln171_fu_168_p2[4]),
        .Q(\ch_fu_58_reg_n_3_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_58_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .D(add_ln171_fu_168_p2[5]),
        .Q(\ch_fu_58_reg_n_3_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ch_fu_58_reg[6] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .D(add_ln171_fu_168_p2[6]),
        .Q(\ch_fu_58_reg_n_3_[6] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init_7 flow_control_loop_pipe_sequential_init_U
       (.ADDRA(ADDRA),
        .CO(CO),
        .D(D),
        .E(E),
        .Q(Q[6:0]),
        .SR(SR),
        .add_ln171_fu_168_p2(add_ln171_fu_168_p2),
        .address1(address1),
        .\ap_CS_fsm_reg[78]_i_2_0 (\ap_CS_fsm_reg[78]_i_2 ),
        .\ap_CS_fsm_reg[78]_i_2_1 (\ap_CS_fsm_reg[78]_i_2_0 ),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .\ch_fu_58_reg[4] (\ch_fu_58_reg_n_3_[4] ),
        .\ch_fu_58_reg[4]_0 (\ch_fu_58_reg_n_3_[0] ),
        .\ch_fu_58_reg[4]_1 (\ch_fu_58_reg_n_3_[1] ),
        .\ch_fu_58_reg[4]_2 (\ch_fu_58_reg_n_3_[2] ),
        .\ch_fu_58_reg[4]_3 (\ch_fu_58_reg_n_3_[3] ),
        .\ch_fu_58_reg[6] (\ch_fu_58_reg_n_3_[5] ),
        .\ch_fu_58_reg[6]_0 (\ch_fu_58[6]_i_3_n_3 ),
        .\ch_fu_58_reg[6]_1 (\ch_fu_58[6]_i_4_n_3 ),
        .\ch_fu_58_reg[6]_2 (\ch_fu_58_reg_n_3_[6] ),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_ready(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_ready),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_20),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg_reg_1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_address0),
        .\indvar_flatten20_fu_246_reg[62] (\indvar_flatten20_fu_246_reg[62] ),
        .\q0_reg[30] (\q0_reg[30]_4 ),
        .\q0_reg[31] (\q0_reg[31] ),
        .\q0_reg[31]_0 (\q0_reg[31]_0 ),
        .\q0_reg[31]_1 (\q0_reg[31]_1 ),
        .\q0_reg[31]_10 (\q0_reg[31]_10 ),
        .\q0_reg[31]_11 (\q0_reg[31]_11 ),
        .\q0_reg[31]_12 (\q0_reg[31]_12 ),
        .\q0_reg[31]_13 (\q0_reg[31]_13 ),
        .\q0_reg[31]_2 (\q0_reg[31]_2 ),
        .\q0_reg[31]_3 (\q0_reg[31]_3 ),
        .\q0_reg[31]_4 (\q0_reg[31]_4 ),
        .\q0_reg[31]_5 (\q0_reg[31]_5 ),
        .\q0_reg[31]_6 (\q0_reg[31]_6 ),
        .\q0_reg[31]_7 (\q0_reg[31]_7 ),
        .\q0_reg[31]_8 (\q0_reg[31]_8 ),
        .\q0_reg[31]_9 (\q0_reg[31]_9 ),
        .ram_reg_0_63_0_0_i_15_0(ram_reg_0_63_0_0_i_15),
        .ram_reg_0_63_0_0_i_24_0(ram_reg_0_63_0_0_i_24),
        .ram_reg_0_63_0_0_i_24_1(ram_reg_0_63_0_0_i_24_0),
        .ram_reg_0_63_0_0_i_24_2(ram_reg_0_63_0_0_i_24_1),
        .ram_reg_0_63_0_0_i_3_0(ram_reg_0_63_0_0_i_3),
        .ram_reg_0_63_0_0_i_3_1(ram_reg_0_63_0_0_i_3_0),
        .ram_reg_0_63_0_0_i_3_2(ram_reg_0_63_0_0_i_3_1),
        .ram_reg_0_63_0_0_i_3_3(ram_reg_0_63_0_0_i_3_2),
        .ram_reg_0_63_0_0_i_5_0(ram_reg_0_63_0_0_i_5),
        .ram_reg_0_63_0_0_i_5_1(ram_reg_0_63_0_0_i_5_0),
        .ram_reg_0_63_0_0_i_5_2(ram_reg_0_63_0_0_i_5_1),
        .ram_reg_0_63_0_0_i_6_0(ram_reg_0_63_0_0_i_6),
        .ram_reg_0_63_0_0_i_6_1(ram_reg_0_63_0_0_i_6_0),
        .ram_reg_0_63_0_0_i_7_0(ram_reg_0_63_0_0_i_7),
        .ram_reg_0_63_0_0_i_7_1(ram_reg_0_63_0_0_i_7_0),
        .ram_reg_0_63_0_0_i_7_2(ram_reg_0_63_0_0_i_7_1),
        .ram_reg_0_63_0_0_i_7_3(ram_reg_0_63_0_0_i_7_2),
        .ram_reg_0_63_0_0_i_7_4(ram_reg_0_63_0_0_i_7_3));
  LUT6 #(
    .INIT(64'h2202020202020202)) 
    ram_reg_0_63_0_2_i_1
       (.I0(ram_reg_0_63_0_2_i_17_n_3),
        .I1(\q0_reg[30] ),
        .I2(Q[6]),
        .I3(\q0_reg[30]_0 [1]),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce1),
        .I5(\q0_reg[30]_0 [0]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_63_0_2_i_17
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce1),
        .I1(Q[6]),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1),
        .I3(Q[7]),
        .I4(Q[1]),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_139_1_fu_808_ap_start_reg),
        .O(ram_reg_0_63_0_2_i_17_n_3));
  LUT6 #(
    .INIT(64'h0222020202020202)) 
    ram_reg_0_63_0_2_i_1__0
       (.I0(ram_reg_0_63_0_2_i_17_n_3),
        .I1(\q0_reg[30]_1 ),
        .I2(Q[6]),
        .I3(\q0_reg[30]_0 [0]),
        .I4(\q0_reg[30]_0 [1]),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce1),
        .O(p_0_in_0));
  LUT6 #(
    .INIT(64'h0202220202020202)) 
    ram_reg_0_63_0_2_i_1__1
       (.I0(ram_reg_0_63_0_2_i_17_n_3),
        .I1(\q0_reg[30]_2 ),
        .I2(Q[6]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce1),
        .I4(\q0_reg[30]_0 [1]),
        .I5(\q0_reg[30]_0 [0]),
        .O(p_0_in_1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_0_2_i_1__2
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[0]),
        .O(d1[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_0_2_i_2__2
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[1]),
        .O(d1[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_0_2_i_3
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[2]),
        .O(d1[2]));
  LUT6 #(
    .INIT(64'h0202020202220202)) 
    ram_reg_0_63_0_2_i_4
       (.I0(ram_reg_0_63_0_2_i_17_n_3),
        .I1(\q0_reg[30]_3 ),
        .I2(Q[6]),
        .I3(\q0_reg[30]_0 [0]),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_ce1),
        .I5(\q0_reg[30]_0 [1]),
        .O(p_0_in_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_12_14_i_1
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[12]),
        .O(d1[12]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_12_14_i_2
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[13]),
        .O(d1[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_12_14_i_3
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[14]),
        .O(d1[14]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_15_17_i_1
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[15]),
        .O(d1[15]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_15_17_i_2
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[16]),
        .O(d1[16]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_15_17_i_3
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[17]),
        .O(d1[17]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_18_20_i_1
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[18]),
        .O(d1[18]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_18_20_i_2
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[19]),
        .O(d1[19]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_18_20_i_3
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[20]),
        .O(d1[20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_21_23_i_1
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[21]),
        .O(d1[21]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_21_23_i_2
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[22]),
        .O(d1[22]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_21_23_i_3
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[23]),
        .O(d1[23]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_24_26_i_1
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[24]),
        .O(d1[24]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_24_26_i_2
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[25]),
        .O(d1[25]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_24_26_i_3
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[26]),
        .O(d1[26]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_27_29_i_1
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[27]),
        .O(d1[27]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_27_29_i_2
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[28]),
        .O(d1[28]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_27_29_i_3
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[29]),
        .O(d1[29]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_30_31_i_1
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[30]),
        .O(d1[30]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_30_31_i_2
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[31]),
        .O(d1[31]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_3_5_i_1
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[3]),
        .O(d1[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_3_5_i_2
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[4]),
        .O(d1[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_3_5_i_3
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[5]),
        .O(d1[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_6_8_i_1
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[6]),
        .O(d1[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_6_8_i_2
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[7]),
        .O(d1[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_6_8_i_3
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[8]),
        .O(d1[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_9_11_i_1
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[9]),
        .O(d1[9]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_9_11_i_2
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[10]),
        .O(d1[10]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_9_11_i_3
       (.I0(Q[6]),
        .I1(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_buf_3_d1[11]),
        .O(d1[11]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12
   (grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    CO,
    \outch_fu_98_reg[5]_0 ,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1,
    \ap_CS_fsm_reg[82] ,
    \ap_CS_fsm_reg[82]_0 ,
    \ap_CS_fsm_reg[82]_1 ,
    \ap_CS_fsm_reg[82]_2 ,
    p_0_in,
    D,
    E,
    \tmp_6_reg_569_reg[0]_0 ,
    ap_enable_reg_pp0_iter3_reg_0,
    \tmp_7_reg_574_reg[1]_0 ,
    \tmp_7_reg_574_reg[2]_0 ,
    \tmp_7_reg_574_reg[3]_0 ,
    \tmp_7_reg_574_reg[4]_0 ,
    \tmp_7_reg_574_reg[5]_0 ,
    \tmp_7_reg_574_reg[6]_0 ,
    \tmp_7_reg_574_reg[7]_0 ,
    \tmp_7_reg_574_reg[8]_0 ,
    \tmp_7_reg_574_reg[9]_0 ,
    \tmp_7_reg_574_reg[10]_0 ,
    \tmp_7_reg_574_reg[11]_0 ,
    \tmp_7_reg_574_reg[12]_0 ,
    \tmp_7_reg_574_reg[13]_0 ,
    \tmp_7_reg_574_reg[14]_0 ,
    \tmp_7_reg_574_reg[15]_0 ,
    \tmp_7_reg_574_reg[16]_0 ,
    \tmp_7_reg_574_reg[17]_0 ,
    \tmp_7_reg_574_reg[18]_0 ,
    \tmp_7_reg_574_reg[19]_0 ,
    \tmp_7_reg_574_reg[20]_0 ,
    \tmp_7_reg_574_reg[21]_0 ,
    \tmp_7_reg_574_reg[22]_0 ,
    \tmp_7_reg_574_reg[23]_0 ,
    \tmp_7_reg_574_reg[24]_0 ,
    \tmp_7_reg_574_reg[25]_0 ,
    \tmp_7_reg_574_reg[26]_0 ,
    \tmp_7_reg_574_reg[27]_0 ,
    \tmp_7_reg_574_reg[28]_0 ,
    \tmp_1_reg_564_reg[0]_0 ,
    \ap_CS_fsm_reg[78] ,
    \buf_1_addr_reg_541_reg[5]_0 ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    ap_rst_n_inv,
    Q,
    ap_rst_n,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg,
    ack_in,
    \indvar_flatten13_fu_106_reg[0]_0 ,
    cmp132_not_reg_1324,
    select_ln155_1_reg_1291,
    \outch_fu_98_reg[6]_i_4_0 ,
    \valOut_last_reg_559_reg[0]_i_2_0 ,
    \valOut_last_reg_559_reg[0]_i_3_0 ,
    O10,
    O8,
    O9,
    q0,
    ram_reg_0_63_0_2_i_4,
    \q0_reg[31] ,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1,
    \ap_CS_fsm_reg[82]_3 ,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg,
    \B_V_data_1_payload_A_reg[31] ,
    in_r_TDATA_int_regslice,
    \B_V_data_1_payload_A_reg[29] );
  output [0:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA;
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter3;
  output [0:0]CO;
  output [5:0]\outch_fu_98_reg[5]_0 ;
  output grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1;
  output \ap_CS_fsm_reg[82] ;
  output \ap_CS_fsm_reg[82]_0 ;
  output \ap_CS_fsm_reg[82]_1 ;
  output \ap_CS_fsm_reg[82]_2 ;
  output p_0_in;
  output [1:0]D;
  output [0:0]E;
  output \tmp_6_reg_569_reg[0]_0 ;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \tmp_7_reg_574_reg[1]_0 ;
  output \tmp_7_reg_574_reg[2]_0 ;
  output \tmp_7_reg_574_reg[3]_0 ;
  output \tmp_7_reg_574_reg[4]_0 ;
  output \tmp_7_reg_574_reg[5]_0 ;
  output \tmp_7_reg_574_reg[6]_0 ;
  output \tmp_7_reg_574_reg[7]_0 ;
  output \tmp_7_reg_574_reg[8]_0 ;
  output \tmp_7_reg_574_reg[9]_0 ;
  output \tmp_7_reg_574_reg[10]_0 ;
  output \tmp_7_reg_574_reg[11]_0 ;
  output \tmp_7_reg_574_reg[12]_0 ;
  output \tmp_7_reg_574_reg[13]_0 ;
  output \tmp_7_reg_574_reg[14]_0 ;
  output \tmp_7_reg_574_reg[15]_0 ;
  output \tmp_7_reg_574_reg[16]_0 ;
  output \tmp_7_reg_574_reg[17]_0 ;
  output \tmp_7_reg_574_reg[18]_0 ;
  output \tmp_7_reg_574_reg[19]_0 ;
  output \tmp_7_reg_574_reg[20]_0 ;
  output \tmp_7_reg_574_reg[21]_0 ;
  output \tmp_7_reg_574_reg[22]_0 ;
  output \tmp_7_reg_574_reg[23]_0 ;
  output \tmp_7_reg_574_reg[24]_0 ;
  output \tmp_7_reg_574_reg[25]_0 ;
  output \tmp_7_reg_574_reg[26]_0 ;
  output \tmp_7_reg_574_reg[27]_0 ;
  output \tmp_7_reg_574_reg[28]_0 ;
  output [2:0]\tmp_1_reg_564_reg[0]_0 ;
  output \ap_CS_fsm_reg[78] ;
  output [5:0]\buf_1_addr_reg_541_reg[5]_0 ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]Q;
  input ap_rst_n;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg;
  input ack_in;
  input [3:0]\indvar_flatten13_fu_106_reg[0]_0 ;
  input cmp132_not_reg_1324;
  input select_ln155_1_reg_1291;
  input [62:0]\outch_fu_98_reg[6]_i_4_0 ;
  input [31:0]\valOut_last_reg_559_reg[0]_i_2_0 ;
  input [31:0]\valOut_last_reg_559_reg[0]_i_3_0 ;
  input [31:0]O10;
  input [31:0]O8;
  input [31:0]O9;
  input [31:0]q0;
  input ram_reg_0_63_0_2_i_4;
  input \q0_reg[31] ;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1;
  input [0:0]\ap_CS_fsm_reg[82]_3 ;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg;
  input [31:0]\B_V_data_1_payload_A_reg[31] ;
  input [2:0]in_r_TDATA_int_regslice;
  input \B_V_data_1_payload_A_reg[29] ;

  wire \B_V_data_1_payload_A[12]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[12]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[12]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[12]_i_7_n_3 ;
  wire \B_V_data_1_payload_A[16]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[16]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[16]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[16]_i_7_n_3 ;
  wire \B_V_data_1_payload_A[20]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[20]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[20]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[20]_i_7_n_3 ;
  wire \B_V_data_1_payload_A[24]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[24]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[24]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[24]_i_7_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_7_n_3 ;
  wire \B_V_data_1_payload_A[31]_i_8_n_3 ;
  wire \B_V_data_1_payload_A[4]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[4]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[4]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[4]_i_7_n_3 ;
  wire \B_V_data_1_payload_A[4]_i_8_n_3 ;
  wire \B_V_data_1_payload_A[8]_i_4_n_3 ;
  wire \B_V_data_1_payload_A[8]_i_5_n_3 ;
  wire \B_V_data_1_payload_A[8]_i_6_n_3 ;
  wire \B_V_data_1_payload_A[8]_i_7_n_3 ;
  wire \B_V_data_1_payload_A_reg[12]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[12]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[12]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[12]_i_3_n_6 ;
  wire \B_V_data_1_payload_A_reg[16]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[16]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[16]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[16]_i_3_n_6 ;
  wire \B_V_data_1_payload_A_reg[20]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[20]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[20]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[20]_i_3_n_6 ;
  wire \B_V_data_1_payload_A_reg[24]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[24]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[24]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[24]_i_3_n_6 ;
  wire \B_V_data_1_payload_A_reg[29] ;
  wire [31:0]\B_V_data_1_payload_A_reg[31] ;
  wire \B_V_data_1_payload_A_reg[31]_i_2_n_5 ;
  wire \B_V_data_1_payload_A_reg[31]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[31]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[31]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[31]_i_3_n_6 ;
  wire \B_V_data_1_payload_A_reg[4]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[4]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[4]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[4]_i_3_n_6 ;
  wire \B_V_data_1_payload_A_reg[8]_i_3_n_3 ;
  wire \B_V_data_1_payload_A_reg[8]_i_3_n_4 ;
  wire \B_V_data_1_payload_A_reg[8]_i_3_n_5 ;
  wire \B_V_data_1_payload_A_reg[8]_i_3_n_6 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [31:0]O10;
  wire [31:0]O8;
  wire [31:0]O9;
  wire [31:0]Q;
  wire ack_in;
  wire [6:1]add_ln186_fu_362_p2;
  wire \ap_CS_fsm_reg[78] ;
  wire \ap_CS_fsm_reg[82] ;
  wire \ap_CS_fsm_reg[82]_0 ;
  wire \ap_CS_fsm_reg[82]_1 ;
  wire \ap_CS_fsm_reg[82]_2 ;
  wire [0:0]\ap_CS_fsm_reg[82]_3 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_3;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buf_1_addr_reg_541[0]_i_1_n_3 ;
  wire \buf_1_addr_reg_541[1]_i_1_n_3 ;
  wire \buf_1_addr_reg_541[2]_i_1_n_3 ;
  wire \buf_1_addr_reg_541[3]_i_1_n_3 ;
  wire \buf_1_addr_reg_541[5]_i_1_n_3 ;
  wire [5:0]\buf_1_addr_reg_541_reg[5]_0 ;
  wire cmp132_not_reg_1324;
  wire cmp135_not_fu_321_p2;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_ready;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg;
  wire [4:4]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_address0;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce0;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1;
  wire [0:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA;
  wire icmp_ln185_fu_273_p29_in;
  wire icmp_ln190_fu_351_p2;
  wire [2:0]in_r_TDATA_int_regslice;
  wire indvar_flatten13_fu_106;
  wire \indvar_flatten13_fu_106[0]_i_2_n_3 ;
  wire [62:0]indvar_flatten13_fu_106_reg;
  wire [3:0]\indvar_flatten13_fu_106_reg[0]_0 ;
  wire \indvar_flatten13_fu_106_reg[0]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[0]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[0]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[0]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[0]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[0]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[0]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[0]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[12]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[12]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[12]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[12]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[12]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[12]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[12]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[12]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[16]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[16]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[16]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[16]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[16]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[16]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[16]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[16]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[20]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[20]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[20]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[20]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[20]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[20]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[20]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[20]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[24]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[24]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[24]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[24]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[24]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[24]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[24]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[24]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[28]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[28]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[28]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[28]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[28]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[28]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[28]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[28]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[32]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[32]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[32]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[32]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[32]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[32]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[32]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[32]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[36]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[36]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[36]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[36]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[36]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[36]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[36]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[36]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[40]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[40]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[40]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[40]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[40]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[40]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[40]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[40]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[44]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[44]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[44]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[44]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[44]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[44]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[44]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[44]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[48]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[48]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[48]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[48]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[48]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[48]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[48]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[48]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[4]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[4]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[4]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[4]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[4]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[4]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[4]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[4]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[52]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[52]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[52]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[52]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[52]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[52]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[52]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[52]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[56]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[56]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[56]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[56]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[56]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[56]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[56]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[56]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[60]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[60]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[60]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[60]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[60]_i_1_n_9 ;
  wire \indvar_flatten13_fu_106_reg[8]_i_1_n_10 ;
  wire \indvar_flatten13_fu_106_reg[8]_i_1_n_3 ;
  wire \indvar_flatten13_fu_106_reg[8]_i_1_n_4 ;
  wire \indvar_flatten13_fu_106_reg[8]_i_1_n_5 ;
  wire \indvar_flatten13_fu_106_reg[8]_i_1_n_6 ;
  wire \indvar_flatten13_fu_106_reg[8]_i_1_n_7 ;
  wire \indvar_flatten13_fu_106_reg[8]_i_1_n_8 ;
  wire \indvar_flatten13_fu_106_reg[8]_i_1_n_9 ;
  wire [6:6]outch_fu_98;
  wire \outch_fu_98[0]_i_1_n_3 ;
  wire \outch_fu_98[5]_i_2_n_3 ;
  wire \outch_fu_98[5]_i_3_n_3 ;
  wire \outch_fu_98[6]_i_10_n_3 ;
  wire \outch_fu_98[6]_i_11_n_3 ;
  wire \outch_fu_98[6]_i_12_n_3 ;
  wire \outch_fu_98[6]_i_14_n_3 ;
  wire \outch_fu_98[6]_i_15_n_3 ;
  wire \outch_fu_98[6]_i_16_n_3 ;
  wire \outch_fu_98[6]_i_17_n_3 ;
  wire \outch_fu_98[6]_i_19_n_3 ;
  wire \outch_fu_98[6]_i_20_n_3 ;
  wire \outch_fu_98[6]_i_21_n_3 ;
  wire \outch_fu_98[6]_i_22_n_3 ;
  wire \outch_fu_98[6]_i_24_n_3 ;
  wire \outch_fu_98[6]_i_25_n_3 ;
  wire \outch_fu_98[6]_i_26_n_3 ;
  wire \outch_fu_98[6]_i_27_n_3 ;
  wire \outch_fu_98[6]_i_28_n_3 ;
  wire \outch_fu_98[6]_i_29_n_3 ;
  wire \outch_fu_98[6]_i_30_n_3 ;
  wire \outch_fu_98[6]_i_31_n_3 ;
  wire \outch_fu_98[6]_i_33_n_3 ;
  wire \outch_fu_98[6]_i_34_n_3 ;
  wire \outch_fu_98[6]_i_35_n_3 ;
  wire \outch_fu_98[6]_i_36_n_3 ;
  wire \outch_fu_98[6]_i_38_n_3 ;
  wire \outch_fu_98[6]_i_39_n_3 ;
  wire \outch_fu_98[6]_i_40_n_3 ;
  wire \outch_fu_98[6]_i_41_n_3 ;
  wire \outch_fu_98[6]_i_42_n_3 ;
  wire \outch_fu_98[6]_i_43_n_3 ;
  wire \outch_fu_98[6]_i_44_n_3 ;
  wire \outch_fu_98[6]_i_45_n_3 ;
  wire \outch_fu_98[6]_i_5_n_3 ;
  wire \outch_fu_98[6]_i_8_n_3 ;
  wire [5:0]\outch_fu_98_reg[5]_0 ;
  wire \outch_fu_98_reg[6]_i_13_n_3 ;
  wire \outch_fu_98_reg[6]_i_13_n_4 ;
  wire \outch_fu_98_reg[6]_i_13_n_5 ;
  wire \outch_fu_98_reg[6]_i_13_n_6 ;
  wire \outch_fu_98_reg[6]_i_18_n_3 ;
  wire \outch_fu_98_reg[6]_i_18_n_4 ;
  wire \outch_fu_98_reg[6]_i_18_n_5 ;
  wire \outch_fu_98_reg[6]_i_18_n_6 ;
  wire \outch_fu_98_reg[6]_i_23_n_3 ;
  wire \outch_fu_98_reg[6]_i_23_n_4 ;
  wire \outch_fu_98_reg[6]_i_23_n_5 ;
  wire \outch_fu_98_reg[6]_i_23_n_6 ;
  wire \outch_fu_98_reg[6]_i_32_n_3 ;
  wire \outch_fu_98_reg[6]_i_32_n_4 ;
  wire \outch_fu_98_reg[6]_i_32_n_5 ;
  wire \outch_fu_98_reg[6]_i_32_n_6 ;
  wire \outch_fu_98_reg[6]_i_37_n_3 ;
  wire \outch_fu_98_reg[6]_i_37_n_4 ;
  wire \outch_fu_98_reg[6]_i_37_n_5 ;
  wire \outch_fu_98_reg[6]_i_37_n_6 ;
  wire [62:0]\outch_fu_98_reg[6]_i_4_0 ;
  wire \outch_fu_98_reg[6]_i_6_n_5 ;
  wire \outch_fu_98_reg[6]_i_6_n_6 ;
  wire \outch_fu_98_reg[6]_i_7_n_3 ;
  wire \outch_fu_98_reg[6]_i_7_n_4 ;
  wire \outch_fu_98_reg[6]_i_7_n_5 ;
  wire \outch_fu_98_reg[6]_i_7_n_6 ;
  wire \outch_fu_98_reg[6]_i_9_n_3 ;
  wire \outch_fu_98_reg[6]_i_9_n_4 ;
  wire \outch_fu_98_reg[6]_i_9_n_5 ;
  wire \outch_fu_98_reg[6]_i_9_n_6 ;
  wire \outpix_fu_102[0]_i_2_n_3 ;
  wire [30:0]outpix_fu_102_reg;
  wire \outpix_fu_102_reg[0]_i_1_n_10 ;
  wire \outpix_fu_102_reg[0]_i_1_n_3 ;
  wire \outpix_fu_102_reg[0]_i_1_n_4 ;
  wire \outpix_fu_102_reg[0]_i_1_n_5 ;
  wire \outpix_fu_102_reg[0]_i_1_n_6 ;
  wire \outpix_fu_102_reg[0]_i_1_n_7 ;
  wire \outpix_fu_102_reg[0]_i_1_n_8 ;
  wire \outpix_fu_102_reg[0]_i_1_n_9 ;
  wire \outpix_fu_102_reg[12]_i_1_n_10 ;
  wire \outpix_fu_102_reg[12]_i_1_n_3 ;
  wire \outpix_fu_102_reg[12]_i_1_n_4 ;
  wire \outpix_fu_102_reg[12]_i_1_n_5 ;
  wire \outpix_fu_102_reg[12]_i_1_n_6 ;
  wire \outpix_fu_102_reg[12]_i_1_n_7 ;
  wire \outpix_fu_102_reg[12]_i_1_n_8 ;
  wire \outpix_fu_102_reg[12]_i_1_n_9 ;
  wire \outpix_fu_102_reg[16]_i_1_n_10 ;
  wire \outpix_fu_102_reg[16]_i_1_n_3 ;
  wire \outpix_fu_102_reg[16]_i_1_n_4 ;
  wire \outpix_fu_102_reg[16]_i_1_n_5 ;
  wire \outpix_fu_102_reg[16]_i_1_n_6 ;
  wire \outpix_fu_102_reg[16]_i_1_n_7 ;
  wire \outpix_fu_102_reg[16]_i_1_n_8 ;
  wire \outpix_fu_102_reg[16]_i_1_n_9 ;
  wire \outpix_fu_102_reg[20]_i_1_n_10 ;
  wire \outpix_fu_102_reg[20]_i_1_n_3 ;
  wire \outpix_fu_102_reg[20]_i_1_n_4 ;
  wire \outpix_fu_102_reg[20]_i_1_n_5 ;
  wire \outpix_fu_102_reg[20]_i_1_n_6 ;
  wire \outpix_fu_102_reg[20]_i_1_n_7 ;
  wire \outpix_fu_102_reg[20]_i_1_n_8 ;
  wire \outpix_fu_102_reg[20]_i_1_n_9 ;
  wire \outpix_fu_102_reg[24]_i_1_n_10 ;
  wire \outpix_fu_102_reg[24]_i_1_n_3 ;
  wire \outpix_fu_102_reg[24]_i_1_n_4 ;
  wire \outpix_fu_102_reg[24]_i_1_n_5 ;
  wire \outpix_fu_102_reg[24]_i_1_n_6 ;
  wire \outpix_fu_102_reg[24]_i_1_n_7 ;
  wire \outpix_fu_102_reg[24]_i_1_n_8 ;
  wire \outpix_fu_102_reg[24]_i_1_n_9 ;
  wire \outpix_fu_102_reg[28]_i_1_n_10 ;
  wire \outpix_fu_102_reg[28]_i_1_n_5 ;
  wire \outpix_fu_102_reg[28]_i_1_n_6 ;
  wire \outpix_fu_102_reg[28]_i_1_n_8 ;
  wire \outpix_fu_102_reg[28]_i_1_n_9 ;
  wire \outpix_fu_102_reg[4]_i_1_n_10 ;
  wire \outpix_fu_102_reg[4]_i_1_n_3 ;
  wire \outpix_fu_102_reg[4]_i_1_n_4 ;
  wire \outpix_fu_102_reg[4]_i_1_n_5 ;
  wire \outpix_fu_102_reg[4]_i_1_n_6 ;
  wire \outpix_fu_102_reg[4]_i_1_n_7 ;
  wire \outpix_fu_102_reg[4]_i_1_n_8 ;
  wire \outpix_fu_102_reg[4]_i_1_n_9 ;
  wire \outpix_fu_102_reg[8]_i_1_n_10 ;
  wire \outpix_fu_102_reg[8]_i_1_n_3 ;
  wire \outpix_fu_102_reg[8]_i_1_n_4 ;
  wire \outpix_fu_102_reg[8]_i_1_n_5 ;
  wire \outpix_fu_102_reg[8]_i_1_n_6 ;
  wire \outpix_fu_102_reg[8]_i_1_n_7 ;
  wire \outpix_fu_102_reg[8]_i_1_n_8 ;
  wire \outpix_fu_102_reg[8]_i_1_n_9 ;
  wire p_0_in;
  wire p_1_in;
  wire [31:0]q0;
  wire \q0_reg[31] ;
  wire ram_reg_0_63_0_2_i_4;
  wire select_ln155_1_reg_1291;
  wire [30:2]select_ln185_1_fu_305_p3;
  wire [1:0]select_ln185_1_fu_305_p3__0;
  wire [29:1]sub_ln189_1_fu_443_p2;
  wire [31:2]sub_ln189_fu_414_p2;
  wire tmp_1_reg_564;
  wire [2:0]\tmp_1_reg_564_reg[0]_0 ;
  wire [29:0]tmp_6_reg_569;
  wire \tmp_6_reg_569[13]_i_2_n_3 ;
  wire \tmp_6_reg_569[13]_i_3_n_3 ;
  wire \tmp_6_reg_569[13]_i_4_n_3 ;
  wire \tmp_6_reg_569[13]_i_5_n_3 ;
  wire \tmp_6_reg_569[17]_i_2_n_3 ;
  wire \tmp_6_reg_569[17]_i_3_n_3 ;
  wire \tmp_6_reg_569[17]_i_4_n_3 ;
  wire \tmp_6_reg_569[17]_i_5_n_3 ;
  wire \tmp_6_reg_569[1]_i_2_n_3 ;
  wire \tmp_6_reg_569[1]_i_3_n_3 ;
  wire \tmp_6_reg_569[1]_i_4_n_3 ;
  wire \tmp_6_reg_569[1]_i_5_n_3 ;
  wire \tmp_6_reg_569[21]_i_2_n_3 ;
  wire \tmp_6_reg_569[21]_i_3_n_3 ;
  wire \tmp_6_reg_569[21]_i_4_n_3 ;
  wire \tmp_6_reg_569[21]_i_5_n_3 ;
  wire \tmp_6_reg_569[25]_i_2_n_3 ;
  wire \tmp_6_reg_569[25]_i_3_n_3 ;
  wire \tmp_6_reg_569[25]_i_4_n_3 ;
  wire \tmp_6_reg_569[25]_i_5_n_3 ;
  wire \tmp_6_reg_569[29]_i_2_n_3 ;
  wire \tmp_6_reg_569[29]_i_3_n_3 ;
  wire \tmp_6_reg_569[29]_i_4_n_3 ;
  wire \tmp_6_reg_569[29]_i_5_n_3 ;
  wire \tmp_6_reg_569[5]_i_2_n_3 ;
  wire \tmp_6_reg_569[5]_i_3_n_3 ;
  wire \tmp_6_reg_569[5]_i_4_n_3 ;
  wire \tmp_6_reg_569[5]_i_5_n_3 ;
  wire \tmp_6_reg_569[9]_i_2_n_3 ;
  wire \tmp_6_reg_569[9]_i_3_n_3 ;
  wire \tmp_6_reg_569[9]_i_4_n_3 ;
  wire \tmp_6_reg_569[9]_i_5_n_3 ;
  wire \tmp_6_reg_569_reg[0]_0 ;
  wire \tmp_6_reg_569_reg[13]_i_1_n_3 ;
  wire \tmp_6_reg_569_reg[13]_i_1_n_4 ;
  wire \tmp_6_reg_569_reg[13]_i_1_n_5 ;
  wire \tmp_6_reg_569_reg[13]_i_1_n_6 ;
  wire \tmp_6_reg_569_reg[17]_i_1_n_3 ;
  wire \tmp_6_reg_569_reg[17]_i_1_n_4 ;
  wire \tmp_6_reg_569_reg[17]_i_1_n_5 ;
  wire \tmp_6_reg_569_reg[17]_i_1_n_6 ;
  wire \tmp_6_reg_569_reg[1]_i_1_n_3 ;
  wire \tmp_6_reg_569_reg[1]_i_1_n_4 ;
  wire \tmp_6_reg_569_reg[1]_i_1_n_5 ;
  wire \tmp_6_reg_569_reg[1]_i_1_n_6 ;
  wire \tmp_6_reg_569_reg[21]_i_1_n_3 ;
  wire \tmp_6_reg_569_reg[21]_i_1_n_4 ;
  wire \tmp_6_reg_569_reg[21]_i_1_n_5 ;
  wire \tmp_6_reg_569_reg[21]_i_1_n_6 ;
  wire \tmp_6_reg_569_reg[25]_i_1_n_3 ;
  wire \tmp_6_reg_569_reg[25]_i_1_n_4 ;
  wire \tmp_6_reg_569_reg[25]_i_1_n_5 ;
  wire \tmp_6_reg_569_reg[25]_i_1_n_6 ;
  wire \tmp_6_reg_569_reg[29]_i_1_n_4 ;
  wire \tmp_6_reg_569_reg[29]_i_1_n_5 ;
  wire \tmp_6_reg_569_reg[29]_i_1_n_6 ;
  wire \tmp_6_reg_569_reg[5]_i_1_n_3 ;
  wire \tmp_6_reg_569_reg[5]_i_1_n_4 ;
  wire \tmp_6_reg_569_reg[5]_i_1_n_5 ;
  wire \tmp_6_reg_569_reg[5]_i_1_n_6 ;
  wire \tmp_6_reg_569_reg[9]_i_1_n_3 ;
  wire \tmp_6_reg_569_reg[9]_i_1_n_4 ;
  wire \tmp_6_reg_569_reg[9]_i_1_n_5 ;
  wire \tmp_6_reg_569_reg[9]_i_1_n_6 ;
  wire [28:0]tmp_7_reg_574;
  wire \tmp_7_reg_574[0]_i_1_n_3 ;
  wire \tmp_7_reg_574[10]_i_1_n_3 ;
  wire \tmp_7_reg_574[11]_i_1_n_3 ;
  wire \tmp_7_reg_574[12]_i_1_n_3 ;
  wire \tmp_7_reg_574[13]_i_1_n_3 ;
  wire \tmp_7_reg_574[14]_i_1_n_3 ;
  wire \tmp_7_reg_574[15]_i_1_n_3 ;
  wire \tmp_7_reg_574[16]_i_1_n_3 ;
  wire \tmp_7_reg_574[17]_i_1_n_3 ;
  wire \tmp_7_reg_574[18]_i_1_n_3 ;
  wire \tmp_7_reg_574[19]_i_1_n_3 ;
  wire \tmp_7_reg_574[1]_i_1_n_3 ;
  wire \tmp_7_reg_574[20]_i_1_n_3 ;
  wire \tmp_7_reg_574[21]_i_1_n_3 ;
  wire \tmp_7_reg_574[22]_i_1_n_3 ;
  wire \tmp_7_reg_574[23]_i_1_n_3 ;
  wire \tmp_7_reg_574[24]_i_1_n_3 ;
  wire \tmp_7_reg_574[25]_i_1_n_3 ;
  wire \tmp_7_reg_574[26]_i_1_n_3 ;
  wire \tmp_7_reg_574[27]_i_1_n_3 ;
  wire \tmp_7_reg_574[28]_i_1_n_3 ;
  wire \tmp_7_reg_574[2]_i_1_n_3 ;
  wire \tmp_7_reg_574[3]_i_1_n_3 ;
  wire \tmp_7_reg_574[4]_i_1_n_3 ;
  wire \tmp_7_reg_574[5]_i_1_n_3 ;
  wire \tmp_7_reg_574[6]_i_1_n_3 ;
  wire \tmp_7_reg_574[7]_i_1_n_3 ;
  wire \tmp_7_reg_574[8]_i_1_n_3 ;
  wire \tmp_7_reg_574[9]_i_1_n_3 ;
  wire \tmp_7_reg_574_reg[10]_0 ;
  wire \tmp_7_reg_574_reg[11]_0 ;
  wire \tmp_7_reg_574_reg[12]_0 ;
  wire \tmp_7_reg_574_reg[13]_0 ;
  wire \tmp_7_reg_574_reg[14]_0 ;
  wire \tmp_7_reg_574_reg[15]_0 ;
  wire \tmp_7_reg_574_reg[16]_0 ;
  wire \tmp_7_reg_574_reg[17]_0 ;
  wire \tmp_7_reg_574_reg[18]_0 ;
  wire \tmp_7_reg_574_reg[19]_0 ;
  wire \tmp_7_reg_574_reg[1]_0 ;
  wire \tmp_7_reg_574_reg[20]_0 ;
  wire \tmp_7_reg_574_reg[21]_0 ;
  wire \tmp_7_reg_574_reg[22]_0 ;
  wire \tmp_7_reg_574_reg[23]_0 ;
  wire \tmp_7_reg_574_reg[24]_0 ;
  wire \tmp_7_reg_574_reg[25]_0 ;
  wire \tmp_7_reg_574_reg[26]_0 ;
  wire \tmp_7_reg_574_reg[27]_0 ;
  wire \tmp_7_reg_574_reg[28]_0 ;
  wire \tmp_7_reg_574_reg[2]_0 ;
  wire \tmp_7_reg_574_reg[3]_0 ;
  wire \tmp_7_reg_574_reg[4]_0 ;
  wire \tmp_7_reg_574_reg[5]_0 ;
  wire \tmp_7_reg_574_reg[6]_0 ;
  wire \tmp_7_reg_574_reg[7]_0 ;
  wire \tmp_7_reg_574_reg[8]_0 ;
  wire \tmp_7_reg_574_reg[9]_0 ;
  wire [1:0]trunc_ln185_reg_530;
  wire \trunc_ln185_reg_530[1]_i_3_n_3 ;
  wire \trunc_ln185_reg_530_reg[1]_i_2_n_3 ;
  wire \trunc_ln185_reg_530_reg[1]_i_2_n_4 ;
  wire \trunc_ln185_reg_530_reg[1]_i_2_n_5 ;
  wire \trunc_ln185_reg_530_reg[1]_i_2_n_6 ;
  wire valOut_last_fu_356_p2;
  wire valOut_last_reg_559;
  wire \valOut_last_reg_559[0]_i_10_n_3 ;
  wire \valOut_last_reg_559[0]_i_11_n_3 ;
  wire \valOut_last_reg_559[0]_i_13_n_3 ;
  wire \valOut_last_reg_559[0]_i_14_n_3 ;
  wire \valOut_last_reg_559[0]_i_15_n_3 ;
  wire \valOut_last_reg_559[0]_i_16_n_3 ;
  wire \valOut_last_reg_559[0]_i_20_n_3 ;
  wire \valOut_last_reg_559[0]_i_21_n_3 ;
  wire \valOut_last_reg_559[0]_i_22_n_3 ;
  wire \valOut_last_reg_559[0]_i_23_n_3 ;
  wire \valOut_last_reg_559[0]_i_24_n_3 ;
  wire \valOut_last_reg_559[0]_i_25_n_3 ;
  wire \valOut_last_reg_559[0]_i_26_n_3 ;
  wire \valOut_last_reg_559[0]_i_27_n_3 ;
  wire \valOut_last_reg_559[0]_i_31_n_3 ;
  wire \valOut_last_reg_559[0]_i_32_n_3 ;
  wire \valOut_last_reg_559[0]_i_33_n_3 ;
  wire \valOut_last_reg_559[0]_i_34_n_3 ;
  wire \valOut_last_reg_559[0]_i_37_n_3 ;
  wire \valOut_last_reg_559[0]_i_38_n_3 ;
  wire \valOut_last_reg_559[0]_i_39_n_3 ;
  wire \valOut_last_reg_559[0]_i_40_n_3 ;
  wire \valOut_last_reg_559[0]_i_5_n_3 ;
  wire \valOut_last_reg_559[0]_i_6_n_3 ;
  wire \valOut_last_reg_559[0]_i_7_n_3 ;
  wire \valOut_last_reg_559[0]_i_9_n_3 ;
  wire \valOut_last_reg_559_reg[0]_i_12_n_3 ;
  wire \valOut_last_reg_559_reg[0]_i_12_n_4 ;
  wire \valOut_last_reg_559_reg[0]_i_12_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_12_n_6 ;
  wire \valOut_last_reg_559_reg[0]_i_17_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_17_n_6 ;
  wire \valOut_last_reg_559_reg[0]_i_18_n_3 ;
  wire \valOut_last_reg_559_reg[0]_i_18_n_4 ;
  wire \valOut_last_reg_559_reg[0]_i_18_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_18_n_6 ;
  wire \valOut_last_reg_559_reg[0]_i_19_n_3 ;
  wire \valOut_last_reg_559_reg[0]_i_19_n_4 ;
  wire \valOut_last_reg_559_reg[0]_i_19_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_19_n_6 ;
  wire \valOut_last_reg_559_reg[0]_i_28_n_3 ;
  wire \valOut_last_reg_559_reg[0]_i_28_n_4 ;
  wire \valOut_last_reg_559_reg[0]_i_28_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_28_n_6 ;
  wire \valOut_last_reg_559_reg[0]_i_29_n_3 ;
  wire \valOut_last_reg_559_reg[0]_i_29_n_4 ;
  wire \valOut_last_reg_559_reg[0]_i_29_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_29_n_6 ;
  wire [31:0]\valOut_last_reg_559_reg[0]_i_2_0 ;
  wire \valOut_last_reg_559_reg[0]_i_2_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_2_n_6 ;
  wire \valOut_last_reg_559_reg[0]_i_30_n_3 ;
  wire \valOut_last_reg_559_reg[0]_i_30_n_4 ;
  wire \valOut_last_reg_559_reg[0]_i_30_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_30_n_6 ;
  wire \valOut_last_reg_559_reg[0]_i_35_n_3 ;
  wire \valOut_last_reg_559_reg[0]_i_35_n_4 ;
  wire \valOut_last_reg_559_reg[0]_i_35_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_35_n_6 ;
  wire \valOut_last_reg_559_reg[0]_i_36_n_3 ;
  wire \valOut_last_reg_559_reg[0]_i_36_n_4 ;
  wire \valOut_last_reg_559_reg[0]_i_36_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_36_n_6 ;
  wire [31:0]\valOut_last_reg_559_reg[0]_i_3_0 ;
  wire \valOut_last_reg_559_reg[0]_i_3_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_3_n_6 ;
  wire \valOut_last_reg_559_reg[0]_i_4_n_3 ;
  wire \valOut_last_reg_559_reg[0]_i_4_n_4 ;
  wire \valOut_last_reg_559_reg[0]_i_4_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_4_n_6 ;
  wire \valOut_last_reg_559_reg[0]_i_8_n_3 ;
  wire \valOut_last_reg_559_reg[0]_i_8_n_4 ;
  wire \valOut_last_reg_559_reg[0]_i_8_n_5 ;
  wire \valOut_last_reg_559_reg[0]_i_8_n_6 ;
  wire [3:0]\NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_B_V_data_1_payload_A_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten13_fu_106_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten13_fu_106_reg[60]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_98_reg[6]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_98_reg[6]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_98_reg[6]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_98_reg[6]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_98_reg[6]_i_37_O_UNCONNECTED ;
  wire [3:1]\NLW_outch_fu_98_reg[6]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_98_reg[6]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_outch_fu_98_reg[6]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_98_reg[6]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_98_reg[6]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_outch_fu_98_reg[6]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_outpix_fu_102_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_outpix_fu_102_reg[28]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_tmp_6_reg_569_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_6_reg_569_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_559_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_valOut_last_reg_559_reg[0]_i_17_CO_UNCONNECTED ;
  wire [3:3]\NLW_valOut_last_reg_559_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_559_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:3]\NLW_valOut_last_reg_559_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_559_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_valOut_last_reg_559_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_559_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_559_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_valOut_last_reg_559_reg[0]_i_8_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(tmp_6_reg_569[0]),
        .I1(tmp_7_reg_574[0]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [0]),
        .O(\tmp_6_reg_569_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[10]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[10]),
        .I1(tmp_7_reg_574[10]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [10]),
        .O(\tmp_7_reg_574_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[11]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[11]),
        .I1(tmp_7_reg_574[11]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [11]),
        .O(\tmp_7_reg_574_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[12]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[12]),
        .I1(tmp_7_reg_574[12]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [12]),
        .O(\tmp_7_reg_574_reg[12]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[12]_i_4 
       (.I0(tmp_6_reg_569[12]),
        .O(\B_V_data_1_payload_A[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[12]_i_5 
       (.I0(tmp_6_reg_569[11]),
        .O(\B_V_data_1_payload_A[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[12]_i_6 
       (.I0(tmp_6_reg_569[10]),
        .O(\B_V_data_1_payload_A[12]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[12]_i_7 
       (.I0(tmp_6_reg_569[9]),
        .O(\B_V_data_1_payload_A[12]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[13]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[13]),
        .I1(tmp_7_reg_574[13]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [13]),
        .O(\tmp_7_reg_574_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[14]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[14]),
        .I1(tmp_7_reg_574[14]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [14]),
        .O(\tmp_7_reg_574_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[15]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[15]),
        .I1(tmp_7_reg_574[15]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [15]),
        .O(\tmp_7_reg_574_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[16]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[16]),
        .I1(tmp_7_reg_574[16]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [16]),
        .O(\tmp_7_reg_574_reg[16]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[16]_i_4 
       (.I0(tmp_6_reg_569[16]),
        .O(\B_V_data_1_payload_A[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[16]_i_5 
       (.I0(tmp_6_reg_569[15]),
        .O(\B_V_data_1_payload_A[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[16]_i_6 
       (.I0(tmp_6_reg_569[14]),
        .O(\B_V_data_1_payload_A[16]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[16]_i_7 
       (.I0(tmp_6_reg_569[13]),
        .O(\B_V_data_1_payload_A[16]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[17]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[17]),
        .I1(tmp_7_reg_574[17]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [17]),
        .O(\tmp_7_reg_574_reg[17]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[18]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[18]),
        .I1(tmp_7_reg_574[18]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [18]),
        .O(\tmp_7_reg_574_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[19]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[19]),
        .I1(tmp_7_reg_574[19]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [19]),
        .O(\tmp_7_reg_574_reg[19]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[1]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[1]),
        .I1(tmp_7_reg_574[1]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [1]),
        .O(\tmp_7_reg_574_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[20]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[20]),
        .I1(tmp_7_reg_574[20]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [20]),
        .O(\tmp_7_reg_574_reg[20]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[20]_i_4 
       (.I0(tmp_6_reg_569[20]),
        .O(\B_V_data_1_payload_A[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[20]_i_5 
       (.I0(tmp_6_reg_569[19]),
        .O(\B_V_data_1_payload_A[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[20]_i_6 
       (.I0(tmp_6_reg_569[18]),
        .O(\B_V_data_1_payload_A[20]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[20]_i_7 
       (.I0(tmp_6_reg_569[17]),
        .O(\B_V_data_1_payload_A[20]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[21]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[21]),
        .I1(tmp_7_reg_574[21]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [21]),
        .O(\tmp_7_reg_574_reg[21]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[22]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[22]),
        .I1(tmp_7_reg_574[22]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [22]),
        .O(\tmp_7_reg_574_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[23]),
        .I1(tmp_7_reg_574[23]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [23]),
        .O(\tmp_7_reg_574_reg[23]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[24]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[24]),
        .I1(tmp_7_reg_574[24]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [24]),
        .O(\tmp_7_reg_574_reg[24]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[24]_i_4 
       (.I0(tmp_6_reg_569[24]),
        .O(\B_V_data_1_payload_A[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[24]_i_5 
       (.I0(tmp_6_reg_569[23]),
        .O(\B_V_data_1_payload_A[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[24]_i_6 
       (.I0(tmp_6_reg_569[22]),
        .O(\B_V_data_1_payload_A[24]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[24]_i_7 
       (.I0(tmp_6_reg_569[21]),
        .O(\B_V_data_1_payload_A[24]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[25]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[25]),
        .I1(tmp_7_reg_574[25]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [25]),
        .O(\tmp_7_reg_574_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[26]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[26]),
        .I1(tmp_7_reg_574[26]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [26]),
        .O(\tmp_7_reg_574_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[27]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[27]),
        .I1(tmp_7_reg_574[27]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [27]),
        .O(\tmp_7_reg_574_reg[27]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[28]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[28]),
        .I1(tmp_7_reg_574[28]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [28]),
        .O(\tmp_7_reg_574_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(in_r_TDATA_int_regslice[0]),
        .I1(\B_V_data_1_payload_A_reg[29] ),
        .I2(sub_ln189_1_fu_443_p2[29]),
        .I3(tmp_1_reg_564),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[31] [29]),
        .O(\tmp_1_reg_564_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[2]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[2]),
        .I1(tmp_7_reg_574[2]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [2]),
        .O(\tmp_7_reg_574_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(in_r_TDATA_int_regslice[1]),
        .I1(\B_V_data_1_payload_A_reg[29] ),
        .I2(tmp_1_reg_564),
        .I3(\B_V_data_1_payload_A_reg[31]_i_2_n_5 ),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[31] [30]),
        .O(\tmp_1_reg_564_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(in_r_TDATA_int_regslice[2]),
        .I1(\B_V_data_1_payload_A_reg[29] ),
        .I2(tmp_1_reg_564),
        .I3(\B_V_data_1_payload_A_reg[31]_i_2_n_5 ),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\B_V_data_1_payload_A_reg[31] [31]),
        .O(\tmp_1_reg_564_reg[0]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[31]_i_4 
       (.I0(tmp_6_reg_569[29]),
        .O(\B_V_data_1_payload_A[31]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[31]_i_5 
       (.I0(tmp_6_reg_569[28]),
        .O(\B_V_data_1_payload_A[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[31]_i_6 
       (.I0(tmp_6_reg_569[27]),
        .O(\B_V_data_1_payload_A[31]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[31]_i_7 
       (.I0(tmp_6_reg_569[26]),
        .O(\B_V_data_1_payload_A[31]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[31]_i_8 
       (.I0(tmp_6_reg_569[25]),
        .O(\B_V_data_1_payload_A[31]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[3]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[3]),
        .I1(tmp_7_reg_574[3]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [3]),
        .O(\tmp_7_reg_574_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[4]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[4]),
        .I1(tmp_7_reg_574[4]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [4]),
        .O(\tmp_7_reg_574_reg[4]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[4]_i_4 
       (.I0(tmp_6_reg_569[0]),
        .O(\B_V_data_1_payload_A[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[4]_i_5 
       (.I0(tmp_6_reg_569[4]),
        .O(\B_V_data_1_payload_A[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[4]_i_6 
       (.I0(tmp_6_reg_569[3]),
        .O(\B_V_data_1_payload_A[4]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[4]_i_7 
       (.I0(tmp_6_reg_569[2]),
        .O(\B_V_data_1_payload_A[4]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[4]_i_8 
       (.I0(tmp_6_reg_569[1]),
        .O(\B_V_data_1_payload_A[4]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[5]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[5]),
        .I1(tmp_7_reg_574[5]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [5]),
        .O(\tmp_7_reg_574_reg[5]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_payload_A[63]_i_4 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ack_in),
        .I2(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[6]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[6]),
        .I1(tmp_7_reg_574[6]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [6]),
        .O(\tmp_7_reg_574_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[7]),
        .I1(tmp_7_reg_574[7]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [7]),
        .O(\tmp_7_reg_574_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[8]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[8]),
        .I1(tmp_7_reg_574[8]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [8]),
        .O(\tmp_7_reg_574_reg[8]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[8]_i_4 
       (.I0(tmp_6_reg_569[8]),
        .O(\B_V_data_1_payload_A[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[8]_i_5 
       (.I0(tmp_6_reg_569[7]),
        .O(\B_V_data_1_payload_A[8]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[8]_i_6 
       (.I0(tmp_6_reg_569[6]),
        .O(\B_V_data_1_payload_A[8]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_payload_A[8]_i_7 
       (.I0(tmp_6_reg_569[5]),
        .O(\B_V_data_1_payload_A[8]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[9]_i_2 
       (.I0(sub_ln189_1_fu_443_p2[9]),
        .I1(tmp_7_reg_574[9]),
        .I2(tmp_1_reg_564),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(\B_V_data_1_payload_A_reg[31] [9]),
        .O(\tmp_7_reg_574_reg[9]_0 ));
  CARRY4 \B_V_data_1_payload_A_reg[12]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[8]_i_3_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[12]_i_3_n_3 ,\B_V_data_1_payload_A_reg[12]_i_3_n_4 ,\B_V_data_1_payload_A_reg[12]_i_3_n_5 ,\B_V_data_1_payload_A_reg[12]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_443_p2[12:9]),
        .S({\B_V_data_1_payload_A[12]_i_4_n_3 ,\B_V_data_1_payload_A[12]_i_5_n_3 ,\B_V_data_1_payload_A[12]_i_6_n_3 ,\B_V_data_1_payload_A[12]_i_7_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[16]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[12]_i_3_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[16]_i_3_n_3 ,\B_V_data_1_payload_A_reg[16]_i_3_n_4 ,\B_V_data_1_payload_A_reg[16]_i_3_n_5 ,\B_V_data_1_payload_A_reg[16]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_443_p2[16:13]),
        .S({\B_V_data_1_payload_A[16]_i_4_n_3 ,\B_V_data_1_payload_A[16]_i_5_n_3 ,\B_V_data_1_payload_A[16]_i_6_n_3 ,\B_V_data_1_payload_A[16]_i_7_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[20]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[16]_i_3_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[20]_i_3_n_3 ,\B_V_data_1_payload_A_reg[20]_i_3_n_4 ,\B_V_data_1_payload_A_reg[20]_i_3_n_5 ,\B_V_data_1_payload_A_reg[20]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_443_p2[20:17]),
        .S({\B_V_data_1_payload_A[20]_i_4_n_3 ,\B_V_data_1_payload_A[20]_i_5_n_3 ,\B_V_data_1_payload_A[20]_i_6_n_3 ,\B_V_data_1_payload_A[20]_i_7_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[24]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[20]_i_3_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[24]_i_3_n_3 ,\B_V_data_1_payload_A_reg[24]_i_3_n_4 ,\B_V_data_1_payload_A_reg[24]_i_3_n_5 ,\B_V_data_1_payload_A_reg[24]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_443_p2[24:21]),
        .S({\B_V_data_1_payload_A[24]_i_4_n_3 ,\B_V_data_1_payload_A[24]_i_5_n_3 ,\B_V_data_1_payload_A[24]_i_6_n_3 ,\B_V_data_1_payload_A[24]_i_7_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[31]_i_2 
       (.CI(\B_V_data_1_payload_A_reg[31]_i_3_n_3 ),
        .CO({\NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED [3:2],\B_V_data_1_payload_A_reg[31]_i_2_n_5 ,\NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_B_V_data_1_payload_A_reg[31]_i_2_O_UNCONNECTED [3:1],sub_ln189_1_fu_443_p2[29]}),
        .S({1'b0,1'b0,1'b1,\B_V_data_1_payload_A[31]_i_4_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[31]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[24]_i_3_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[31]_i_3_n_3 ,\B_V_data_1_payload_A_reg[31]_i_3_n_4 ,\B_V_data_1_payload_A_reg[31]_i_3_n_5 ,\B_V_data_1_payload_A_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_443_p2[28:25]),
        .S({\B_V_data_1_payload_A[31]_i_5_n_3 ,\B_V_data_1_payload_A[31]_i_6_n_3 ,\B_V_data_1_payload_A[31]_i_7_n_3 ,\B_V_data_1_payload_A[31]_i_8_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\B_V_data_1_payload_A_reg[4]_i_3_n_3 ,\B_V_data_1_payload_A_reg[4]_i_3_n_4 ,\B_V_data_1_payload_A_reg[4]_i_3_n_5 ,\B_V_data_1_payload_A_reg[4]_i_3_n_6 }),
        .CYINIT(\B_V_data_1_payload_A[4]_i_4_n_3 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_443_p2[4:1]),
        .S({\B_V_data_1_payload_A[4]_i_5_n_3 ,\B_V_data_1_payload_A[4]_i_6_n_3 ,\B_V_data_1_payload_A[4]_i_7_n_3 ,\B_V_data_1_payload_A[4]_i_8_n_3 }));
  CARRY4 \B_V_data_1_payload_A_reg[8]_i_3 
       (.CI(\B_V_data_1_payload_A_reg[4]_i_3_n_3 ),
        .CO({\B_V_data_1_payload_A_reg[8]_i_3_n_3 ,\B_V_data_1_payload_A_reg[8]_i_3_n_4 ,\B_V_data_1_payload_A_reg[8]_i_3_n_5 ,\B_V_data_1_payload_A_reg[8]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_1_fu_443_p2[8:5]),
        .S({\B_V_data_1_payload_A[8]_i_4_n_3 ,\B_V_data_1_payload_A[8]_i_5_n_3 ,\B_V_data_1_payload_A[8]_i_6_n_3 ,\B_V_data_1_payload_A[8]_i_7_n_3 }));
  LUT4 #(
    .INIT(16'hD500)) 
    \ap_CS_fsm[82]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ack_in),
        .I2(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_done_reg1));
  LUT5 #(
    .INIT(32'h08C088C0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(icmp_ln185_fu_273_p29_in),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0088C088)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(icmp_ln185_fu_273_p29_in),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_3),
        .I1(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .I2(ack_in),
        .I3(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h80AA0000)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .I2(ack_in),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln185_fu_273_p29_in),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \buf_1_addr_reg_541[0]_i_1 
       (.I0(\outch_fu_98_reg[5]_0 [0]),
        .I1(CO),
        .O(\buf_1_addr_reg_541[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buf_1_addr_reg_541[1]_i_1 
       (.I0(\outch_fu_98_reg[5]_0 [1]),
        .I1(CO),
        .O(\buf_1_addr_reg_541[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buf_1_addr_reg_541[2]_i_1 
       (.I0(\outch_fu_98_reg[5]_0 [2]),
        .I1(CO),
        .O(\buf_1_addr_reg_541[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buf_1_addr_reg_541[3]_i_1 
       (.I0(\outch_fu_98_reg[5]_0 [3]),
        .I1(CO),
        .O(\buf_1_addr_reg_541[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buf_1_addr_reg_541[4]_i_1 
       (.I0(\outch_fu_98_reg[5]_0 [4]),
        .I1(CO),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_address0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buf_1_addr_reg_541[5]_i_1 
       (.I0(\outch_fu_98_reg[5]_0 [5]),
        .I1(CO),
        .O(\buf_1_addr_reg_541[5]_i_1_n_3 ));
  FDRE \buf_1_addr_reg_541_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_1_addr_reg_541[0]_i_1_n_3 ),
        .Q(\buf_1_addr_reg_541_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_541_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_1_addr_reg_541[1]_i_1_n_3 ),
        .Q(\buf_1_addr_reg_541_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_541_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_1_addr_reg_541[2]_i_1_n_3 ),
        .Q(\buf_1_addr_reg_541_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_541_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_1_addr_reg_541[3]_i_1_n_3 ),
        .Q(\buf_1_addr_reg_541_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_541_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_address0),
        .Q(\buf_1_addr_reg_541_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \buf_1_addr_reg_541_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\buf_1_addr_reg_541[5]_i_1_n_3 ),
        .Q(\buf_1_addr_reg_541_reg[5]_0 [5]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init_6 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[82] (\ap_CS_fsm_reg[82]_3 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg),
        .indvar_flatten13_fu_106(indvar_flatten13_fu_106),
        .\indvar_flatten13_fu_106_reg[0] ({\indvar_flatten13_fu_106_reg[0]_0 [3],\indvar_flatten13_fu_106_reg[0]_0 [1:0]}),
        .\indvar_flatten13_fu_106_reg[0]_0 (ap_enable_reg_pp0_iter3));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg_i_1
       (.I0(\indvar_flatten13_fu_106_reg[0]_0 [1]),
        .I1(\ap_CS_fsm_reg[82]_3 ),
        .I2(icmp_ln185_fu_273_p29_in),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_ap_start_reg),
        .O(\ap_CS_fsm_reg[78] ));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten13_fu_106[0]_i_2 
       (.I0(indvar_flatten13_fu_106_reg[0]),
        .O(\indvar_flatten13_fu_106[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[0]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten13_fu_106_reg[0]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[0]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[0]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten13_fu_106_reg[0]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[0]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[0]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[0]_i_1_n_10 }),
        .S({indvar_flatten13_fu_106_reg[3:1],\indvar_flatten13_fu_106[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[10]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[11]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[12]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[12]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[12]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[8]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[12]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[12]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[12]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[12]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[12]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[12]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[12]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[12]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[13]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[12]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[14]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[15]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[16] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[16]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[16]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[16]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[12]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[16]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[16]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[16]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[16]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[16]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[16]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[16]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[17] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[16]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[17]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[18] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[16]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[18]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[19] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[19]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[1]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[20] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[20]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[20]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[20]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[16]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[20]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[20]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[20]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[20]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[20]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[20]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[20]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[21] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[20]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[21]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[22] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[20]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[22]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[23] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[23]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[24] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[24]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[24]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[24]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[20]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[24]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[24]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[24]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[24]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[24]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[24]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[24]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[25] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[24]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[25]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[26] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[24]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[26]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[27] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[27]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[28] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[28]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[28]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[28]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[24]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[28]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[28]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[28]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[28]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[28]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[28]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[28]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[29] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[28]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[29]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[2]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[30] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[28]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[30]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[31] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[31]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[32] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[32]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[32]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[32]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[28]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[32]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[32]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[32]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[32]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[32]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[32]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[32]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[32]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[35:32]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[33] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[32]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[33]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[34] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[32]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[34]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[35] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[32]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[35]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[36] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[36]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[36]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[36]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[32]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[36]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[36]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[36]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[36]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[36]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[36]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[36]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[36]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[39:36]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[37] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[36]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[37]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[38] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[36]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[38]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[39] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[36]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[39]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[0]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[3]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[40] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[40]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[40]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[40]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[36]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[40]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[40]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[40]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[40]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[40]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[40]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[40]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[40]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[43:40]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[41] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[40]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[41]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[42] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[40]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[42]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[43] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[40]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[43]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[44] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[44]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[44]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[44]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[40]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[44]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[44]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[44]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[44]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[44]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[44]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[44]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[44]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[47:44]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[45] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[44]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[45]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[46] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[44]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[46]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[47] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[44]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[47]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[48] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[48]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[48]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[48]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[44]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[48]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[48]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[48]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[48]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[48]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[48]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[48]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[48]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[51:48]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[49] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[48]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[49]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[4]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[4]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[0]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[4]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[4]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[4]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[4]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[4]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[4]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[4]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[50] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[48]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[50]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[51] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[48]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[51]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[52] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[52]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[52]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[52]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[48]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[52]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[52]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[52]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[52]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[52]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[52]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[52]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[52]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[55:52]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[53] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[52]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[53]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[54] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[52]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[54]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[55] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[52]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[55]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[56] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[56]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[56]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[56]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[52]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[56]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[56]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[56]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[56]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[56]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[56]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[56]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[56]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[59:56]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[57] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[56]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[57]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[58] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[56]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[58]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[59] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[56]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[59]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[5]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[60] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[60]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[60]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[60]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[56]_i_1_n_3 ),
        .CO({\NLW_indvar_flatten13_fu_106_reg[60]_i_1_CO_UNCONNECTED [3:2],\indvar_flatten13_fu_106_reg[60]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[60]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten13_fu_106_reg[60]_i_1_O_UNCONNECTED [3],\indvar_flatten13_fu_106_reg[60]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[60]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[60]_i_1_n_10 }),
        .S({1'b0,indvar_flatten13_fu_106_reg[62:60]}));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[61] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[60]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[61]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[62] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[60]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[62]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[4]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_106_reg[6]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten13_fu_106_reg[7]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_106_reg[8]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten13_fu_106_reg[8]_i_1 
       (.CI(\indvar_flatten13_fu_106_reg[4]_i_1_n_3 ),
        .CO({\indvar_flatten13_fu_106_reg[8]_i_1_n_3 ,\indvar_flatten13_fu_106_reg[8]_i_1_n_4 ,\indvar_flatten13_fu_106_reg[8]_i_1_n_5 ,\indvar_flatten13_fu_106_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_106_reg[8]_i_1_n_7 ,\indvar_flatten13_fu_106_reg[8]_i_1_n_8 ,\indvar_flatten13_fu_106_reg[8]_i_1_n_9 ,\indvar_flatten13_fu_106_reg[8]_i_1_n_10 }),
        .S(indvar_flatten13_fu_106_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\indvar_flatten13_fu_106_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_106_reg[9]),
        .R(indvar_flatten13_fu_106));
  LUT2 #(
    .INIT(4'hB)) 
    \outch_fu_98[0]_i_1 
       (.I0(CO),
        .I1(\outch_fu_98_reg[5]_0 [0]),
        .O(\outch_fu_98[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \outch_fu_98[1]_i_1 
       (.I0(\outch_fu_98_reg[5]_0 [0]),
        .I1(\outch_fu_98_reg[5]_0 [1]),
        .I2(CO),
        .O(add_ln186_fu_362_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1222)) 
    \outch_fu_98[2]_i_1 
       (.I0(\outch_fu_98_reg[5]_0 [2]),
        .I1(CO),
        .I2(\outch_fu_98_reg[5]_0 [1]),
        .I3(\outch_fu_98_reg[5]_0 [0]),
        .O(add_ln186_fu_362_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \outch_fu_98[3]_i_1 
       (.I0(\outch_fu_98_reg[5]_0 [1]),
        .I1(\outch_fu_98_reg[5]_0 [0]),
        .I2(\outch_fu_98_reg[5]_0 [2]),
        .I3(\outch_fu_98_reg[5]_0 [3]),
        .I4(CO),
        .O(add_ln186_fu_362_p2[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \outch_fu_98[4]_i_1 
       (.I0(\outch_fu_98_reg[5]_0 [1]),
        .I1(\outch_fu_98_reg[5]_0 [3]),
        .I2(\outch_fu_98_reg[5]_0 [0]),
        .I3(\outch_fu_98_reg[5]_0 [2]),
        .I4(\outch_fu_98_reg[5]_0 [4]),
        .I5(CO),
        .O(add_ln186_fu_362_p2[4]));
  LUT5 #(
    .INIT(32'hAFA03030)) 
    \outch_fu_98[5]_i_1 
       (.I0(\outch_fu_98[5]_i_2_n_3 ),
        .I1(CO),
        .I2(\outch_fu_98_reg[5]_0 [5]),
        .I3(\outch_fu_98[5]_i_3_n_3 ),
        .I4(\outch_fu_98_reg[5]_0 [2]),
        .O(add_ln186_fu_362_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \outch_fu_98[5]_i_2 
       (.I0(\outch_fu_98_reg[5]_0 [4]),
        .I1(\outch_fu_98_reg[5]_0 [1]),
        .I2(\outch_fu_98_reg[5]_0 [3]),
        .I3(\outch_fu_98_reg[5]_0 [0]),
        .I4(CO),
        .O(\outch_fu_98[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \outch_fu_98[5]_i_3 
       (.I0(\outch_fu_98_reg[5]_0 [3]),
        .I1(CO),
        .I2(\outch_fu_98_reg[5]_0 [4]),
        .I3(\outch_fu_98_reg[5]_0 [1]),
        .I4(\outch_fu_98_reg[5]_0 [0]),
        .O(\outch_fu_98[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \outch_fu_98[6]_i_10 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\outch_fu_98[6]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_98[6]_i_11 
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[27]),
        .O(\outch_fu_98[6]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_98[6]_i_12 
       (.I0(Q[26]),
        .I1(Q[25]),
        .I2(Q[24]),
        .O(\outch_fu_98[6]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_14 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [59]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [58]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [57]),
        .I3(indvar_flatten13_fu_106_reg[57]),
        .I4(indvar_flatten13_fu_106_reg[58]),
        .I5(indvar_flatten13_fu_106_reg[59]),
        .O(\outch_fu_98[6]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_15 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [56]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [55]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [54]),
        .I3(indvar_flatten13_fu_106_reg[54]),
        .I4(indvar_flatten13_fu_106_reg[55]),
        .I5(indvar_flatten13_fu_106_reg[56]),
        .O(\outch_fu_98[6]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_16 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [53]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [52]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [51]),
        .I3(indvar_flatten13_fu_106_reg[51]),
        .I4(indvar_flatten13_fu_106_reg[52]),
        .I5(indvar_flatten13_fu_106_reg[53]),
        .O(\outch_fu_98[6]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_17 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [50]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [49]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [48]),
        .I3(indvar_flatten13_fu_106_reg[48]),
        .I4(indvar_flatten13_fu_106_reg[49]),
        .I5(indvar_flatten13_fu_106_reg[50]),
        .O(\outch_fu_98[6]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_98[6]_i_19 
       (.I0(Q[23]),
        .I1(Q[22]),
        .I2(Q[21]),
        .O(\outch_fu_98[6]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h000080AA)) 
    \outch_fu_98[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .I2(ack_in),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln185_fu_273_p29_in),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_98[6]_i_20 
       (.I0(Q[20]),
        .I1(Q[19]),
        .I2(Q[18]),
        .O(\outch_fu_98[6]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_98[6]_i_21 
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(Q[15]),
        .O(\outch_fu_98[6]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_98[6]_i_22 
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[12]),
        .O(\outch_fu_98[6]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_24 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [47]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [46]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [45]),
        .I3(indvar_flatten13_fu_106_reg[45]),
        .I4(indvar_flatten13_fu_106_reg[46]),
        .I5(indvar_flatten13_fu_106_reg[47]),
        .O(\outch_fu_98[6]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_25 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [44]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [43]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [42]),
        .I3(indvar_flatten13_fu_106_reg[42]),
        .I4(indvar_flatten13_fu_106_reg[43]),
        .I5(indvar_flatten13_fu_106_reg[44]),
        .O(\outch_fu_98[6]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_26 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [41]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [40]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [39]),
        .I3(indvar_flatten13_fu_106_reg[39]),
        .I4(indvar_flatten13_fu_106_reg[40]),
        .I5(indvar_flatten13_fu_106_reg[41]),
        .O(\outch_fu_98[6]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_27 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [38]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [37]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [36]),
        .I3(indvar_flatten13_fu_106_reg[36]),
        .I4(indvar_flatten13_fu_106_reg[37]),
        .I5(indvar_flatten13_fu_106_reg[38]),
        .O(\outch_fu_98[6]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \outch_fu_98[6]_i_28 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[9]),
        .O(\outch_fu_98[6]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h0041)) 
    \outch_fu_98[6]_i_29 
       (.I0(Q[7]),
        .I1(outch_fu_98),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\outch_fu_98[6]_i_29_n_3 ));
  LUT5 #(
    .INIT(32'h8080BF80)) 
    \outch_fu_98[6]_i_3 
       (.I0(\outch_fu_98[6]_i_5_n_3 ),
        .I1(\outch_fu_98_reg[5]_0 [2]),
        .I2(\outch_fu_98_reg[5]_0 [5]),
        .I3(outch_fu_98),
        .I4(CO),
        .O(add_ln186_fu_362_p2[6]));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_30 
       (.I0(\outch_fu_98_reg[5]_0 [5]),
        .I1(Q[3]),
        .I2(\outch_fu_98_reg[5]_0 [4]),
        .I3(Q[4]),
        .I4(\outch_fu_98_reg[5]_0 [3]),
        .I5(Q[5]),
        .O(\outch_fu_98[6]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_31 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\outch_fu_98_reg[5]_0 [1]),
        .I3(Q[1]),
        .I4(\outch_fu_98_reg[5]_0 [0]),
        .I5(\outch_fu_98_reg[5]_0 [2]),
        .O(\outch_fu_98[6]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_33 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [35]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [34]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [33]),
        .I3(indvar_flatten13_fu_106_reg[33]),
        .I4(indvar_flatten13_fu_106_reg[34]),
        .I5(indvar_flatten13_fu_106_reg[35]),
        .O(\outch_fu_98[6]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_34 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [32]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [31]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [30]),
        .I3(indvar_flatten13_fu_106_reg[30]),
        .I4(indvar_flatten13_fu_106_reg[31]),
        .I5(indvar_flatten13_fu_106_reg[32]),
        .O(\outch_fu_98[6]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_35 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [29]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [28]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [27]),
        .I3(indvar_flatten13_fu_106_reg[27]),
        .I4(indvar_flatten13_fu_106_reg[28]),
        .I5(indvar_flatten13_fu_106_reg[29]),
        .O(\outch_fu_98[6]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_36 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [26]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [25]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [24]),
        .I3(indvar_flatten13_fu_106_reg[24]),
        .I4(indvar_flatten13_fu_106_reg[25]),
        .I5(indvar_flatten13_fu_106_reg[26]),
        .O(\outch_fu_98[6]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_38 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [23]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [22]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [21]),
        .I3(indvar_flatten13_fu_106_reg[21]),
        .I4(indvar_flatten13_fu_106_reg[22]),
        .I5(indvar_flatten13_fu_106_reg[23]),
        .O(\outch_fu_98[6]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_39 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [20]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [19]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [18]),
        .I3(indvar_flatten13_fu_106_reg[18]),
        .I4(indvar_flatten13_fu_106_reg[19]),
        .I5(indvar_flatten13_fu_106_reg[20]),
        .O(\outch_fu_98[6]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_40 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [17]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [16]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [15]),
        .I3(indvar_flatten13_fu_106_reg[15]),
        .I4(indvar_flatten13_fu_106_reg[16]),
        .I5(indvar_flatten13_fu_106_reg[17]),
        .O(\outch_fu_98[6]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_41 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [14]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [13]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [12]),
        .I3(indvar_flatten13_fu_106_reg[12]),
        .I4(indvar_flatten13_fu_106_reg[13]),
        .I5(indvar_flatten13_fu_106_reg[14]),
        .O(\outch_fu_98[6]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_42 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [11]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [10]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [9]),
        .I3(indvar_flatten13_fu_106_reg[9]),
        .I4(indvar_flatten13_fu_106_reg[10]),
        .I5(indvar_flatten13_fu_106_reg[11]),
        .O(\outch_fu_98[6]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_43 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [8]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [7]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [6]),
        .I3(indvar_flatten13_fu_106_reg[6]),
        .I4(indvar_flatten13_fu_106_reg[7]),
        .I5(indvar_flatten13_fu_106_reg[8]),
        .O(\outch_fu_98[6]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_44 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [5]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [4]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [3]),
        .I3(indvar_flatten13_fu_106_reg[3]),
        .I4(indvar_flatten13_fu_106_reg[4]),
        .I5(indvar_flatten13_fu_106_reg[5]),
        .O(\outch_fu_98[6]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_45 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [2]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [1]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [0]),
        .I3(indvar_flatten13_fu_106_reg[0]),
        .I4(indvar_flatten13_fu_106_reg[1]),
        .I5(indvar_flatten13_fu_106_reg[2]),
        .O(\outch_fu_98[6]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \outch_fu_98[6]_i_5 
       (.I0(outch_fu_98),
        .I1(\outch_fu_98_reg[5]_0 [3]),
        .I2(CO),
        .I3(\outch_fu_98_reg[5]_0 [4]),
        .I4(\outch_fu_98_reg[5]_0 [1]),
        .I5(\outch_fu_98_reg[5]_0 [0]),
        .O(\outch_fu_98[6]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \outch_fu_98[6]_i_8 
       (.I0(\outch_fu_98_reg[6]_i_4_0 [62]),
        .I1(\outch_fu_98_reg[6]_i_4_0 [61]),
        .I2(\outch_fu_98_reg[6]_i_4_0 [60]),
        .I3(indvar_flatten13_fu_106_reg[60]),
        .I4(indvar_flatten13_fu_106_reg[61]),
        .I5(indvar_flatten13_fu_106_reg[62]),
        .O(\outch_fu_98[6]_i_8_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outch_fu_98[0]_i_1_n_3 ),
        .Q(\outch_fu_98_reg[5]_0 [0]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(add_ln186_fu_362_p2[1]),
        .Q(\outch_fu_98_reg[5]_0 [1]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(add_ln186_fu_362_p2[2]),
        .Q(\outch_fu_98_reg[5]_0 [2]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(add_ln186_fu_362_p2[3]),
        .Q(\outch_fu_98_reg[5]_0 [3]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(add_ln186_fu_362_p2[4]),
        .Q(\outch_fu_98_reg[5]_0 [4]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(add_ln186_fu_362_p2[5]),
        .Q(\outch_fu_98_reg[5]_0 [5]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outch_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(add_ln186_fu_362_p2[6]),
        .Q(outch_fu_98),
        .R(indvar_flatten13_fu_106));
  CARRY4 \outch_fu_98_reg[6]_i_13 
       (.CI(\outch_fu_98_reg[6]_i_23_n_3 ),
        .CO({\outch_fu_98_reg[6]_i_13_n_3 ,\outch_fu_98_reg[6]_i_13_n_4 ,\outch_fu_98_reg[6]_i_13_n_5 ,\outch_fu_98_reg[6]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_98_reg[6]_i_13_O_UNCONNECTED [3:0]),
        .S({\outch_fu_98[6]_i_24_n_3 ,\outch_fu_98[6]_i_25_n_3 ,\outch_fu_98[6]_i_26_n_3 ,\outch_fu_98[6]_i_27_n_3 }));
  CARRY4 \outch_fu_98_reg[6]_i_18 
       (.CI(1'b0),
        .CO({\outch_fu_98_reg[6]_i_18_n_3 ,\outch_fu_98_reg[6]_i_18_n_4 ,\outch_fu_98_reg[6]_i_18_n_5 ,\outch_fu_98_reg[6]_i_18_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_98_reg[6]_i_18_O_UNCONNECTED [3:0]),
        .S({\outch_fu_98[6]_i_28_n_3 ,\outch_fu_98[6]_i_29_n_3 ,\outch_fu_98[6]_i_30_n_3 ,\outch_fu_98[6]_i_31_n_3 }));
  CARRY4 \outch_fu_98_reg[6]_i_23 
       (.CI(\outch_fu_98_reg[6]_i_32_n_3 ),
        .CO({\outch_fu_98_reg[6]_i_23_n_3 ,\outch_fu_98_reg[6]_i_23_n_4 ,\outch_fu_98_reg[6]_i_23_n_5 ,\outch_fu_98_reg[6]_i_23_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_98_reg[6]_i_23_O_UNCONNECTED [3:0]),
        .S({\outch_fu_98[6]_i_33_n_3 ,\outch_fu_98[6]_i_34_n_3 ,\outch_fu_98[6]_i_35_n_3 ,\outch_fu_98[6]_i_36_n_3 }));
  CARRY4 \outch_fu_98_reg[6]_i_32 
       (.CI(\outch_fu_98_reg[6]_i_37_n_3 ),
        .CO({\outch_fu_98_reg[6]_i_32_n_3 ,\outch_fu_98_reg[6]_i_32_n_4 ,\outch_fu_98_reg[6]_i_32_n_5 ,\outch_fu_98_reg[6]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_98_reg[6]_i_32_O_UNCONNECTED [3:0]),
        .S({\outch_fu_98[6]_i_38_n_3 ,\outch_fu_98[6]_i_39_n_3 ,\outch_fu_98[6]_i_40_n_3 ,\outch_fu_98[6]_i_41_n_3 }));
  CARRY4 \outch_fu_98_reg[6]_i_37 
       (.CI(1'b0),
        .CO({\outch_fu_98_reg[6]_i_37_n_3 ,\outch_fu_98_reg[6]_i_37_n_4 ,\outch_fu_98_reg[6]_i_37_n_5 ,\outch_fu_98_reg[6]_i_37_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_98_reg[6]_i_37_O_UNCONNECTED [3:0]),
        .S({\outch_fu_98[6]_i_42_n_3 ,\outch_fu_98[6]_i_43_n_3 ,\outch_fu_98[6]_i_44_n_3 ,\outch_fu_98[6]_i_45_n_3 }));
  CARRY4 \outch_fu_98_reg[6]_i_4 
       (.CI(\outch_fu_98_reg[6]_i_7_n_3 ),
        .CO({\NLW_outch_fu_98_reg[6]_i_4_CO_UNCONNECTED [3:1],icmp_ln185_fu_273_p29_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_98_reg[6]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\outch_fu_98[6]_i_8_n_3 }));
  CARRY4 \outch_fu_98_reg[6]_i_6 
       (.CI(\outch_fu_98_reg[6]_i_9_n_3 ),
        .CO({\NLW_outch_fu_98_reg[6]_i_6_CO_UNCONNECTED [3],CO,\outch_fu_98_reg[6]_i_6_n_5 ,\outch_fu_98_reg[6]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_98_reg[6]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\outch_fu_98[6]_i_10_n_3 ,\outch_fu_98[6]_i_11_n_3 ,\outch_fu_98[6]_i_12_n_3 }));
  CARRY4 \outch_fu_98_reg[6]_i_7 
       (.CI(\outch_fu_98_reg[6]_i_13_n_3 ),
        .CO({\outch_fu_98_reg[6]_i_7_n_3 ,\outch_fu_98_reg[6]_i_7_n_4 ,\outch_fu_98_reg[6]_i_7_n_5 ,\outch_fu_98_reg[6]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_98_reg[6]_i_7_O_UNCONNECTED [3:0]),
        .S({\outch_fu_98[6]_i_14_n_3 ,\outch_fu_98[6]_i_15_n_3 ,\outch_fu_98[6]_i_16_n_3 ,\outch_fu_98[6]_i_17_n_3 }));
  CARRY4 \outch_fu_98_reg[6]_i_9 
       (.CI(\outch_fu_98_reg[6]_i_18_n_3 ),
        .CO({\outch_fu_98_reg[6]_i_9_n_3 ,\outch_fu_98_reg[6]_i_9_n_4 ,\outch_fu_98_reg[6]_i_9_n_5 ,\outch_fu_98_reg[6]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_outch_fu_98_reg[6]_i_9_O_UNCONNECTED [3:0]),
        .S({\outch_fu_98[6]_i_19_n_3 ,\outch_fu_98[6]_i_20_n_3 ,\outch_fu_98[6]_i_21_n_3 ,\outch_fu_98[6]_i_22_n_3 }));
  LUT2 #(
    .INIT(4'h6)) 
    \outpix_fu_102[0]_i_2 
       (.I0(CO),
        .I1(outpix_fu_102_reg[0]),
        .O(\outpix_fu_102[0]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[0]_i_1_n_10 ),
        .Q(outpix_fu_102_reg[0]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_102_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\outpix_fu_102_reg[0]_i_1_n_3 ,\outpix_fu_102_reg[0]_i_1_n_4 ,\outpix_fu_102_reg[0]_i_1_n_5 ,\outpix_fu_102_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,CO}),
        .O({\outpix_fu_102_reg[0]_i_1_n_7 ,\outpix_fu_102_reg[0]_i_1_n_8 ,\outpix_fu_102_reg[0]_i_1_n_9 ,\outpix_fu_102_reg[0]_i_1_n_10 }),
        .S({outpix_fu_102_reg[3:1],\outpix_fu_102[0]_i_2_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[8]_i_1_n_8 ),
        .Q(outpix_fu_102_reg[10]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[8]_i_1_n_7 ),
        .Q(outpix_fu_102_reg[11]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[12]_i_1_n_10 ),
        .Q(outpix_fu_102_reg[12]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_102_reg[12]_i_1 
       (.CI(\outpix_fu_102_reg[8]_i_1_n_3 ),
        .CO({\outpix_fu_102_reg[12]_i_1_n_3 ,\outpix_fu_102_reg[12]_i_1_n_4 ,\outpix_fu_102_reg[12]_i_1_n_5 ,\outpix_fu_102_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_102_reg[12]_i_1_n_7 ,\outpix_fu_102_reg[12]_i_1_n_8 ,\outpix_fu_102_reg[12]_i_1_n_9 ,\outpix_fu_102_reg[12]_i_1_n_10 }),
        .S(outpix_fu_102_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[13] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[12]_i_1_n_9 ),
        .Q(outpix_fu_102_reg[13]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[14] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[12]_i_1_n_8 ),
        .Q(outpix_fu_102_reg[14]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[15] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[12]_i_1_n_7 ),
        .Q(outpix_fu_102_reg[15]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[16] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[16]_i_1_n_10 ),
        .Q(outpix_fu_102_reg[16]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_102_reg[16]_i_1 
       (.CI(\outpix_fu_102_reg[12]_i_1_n_3 ),
        .CO({\outpix_fu_102_reg[16]_i_1_n_3 ,\outpix_fu_102_reg[16]_i_1_n_4 ,\outpix_fu_102_reg[16]_i_1_n_5 ,\outpix_fu_102_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_102_reg[16]_i_1_n_7 ,\outpix_fu_102_reg[16]_i_1_n_8 ,\outpix_fu_102_reg[16]_i_1_n_9 ,\outpix_fu_102_reg[16]_i_1_n_10 }),
        .S(outpix_fu_102_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[17] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[16]_i_1_n_9 ),
        .Q(outpix_fu_102_reg[17]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[18] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[16]_i_1_n_8 ),
        .Q(outpix_fu_102_reg[18]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[19] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[16]_i_1_n_7 ),
        .Q(outpix_fu_102_reg[19]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[0]_i_1_n_9 ),
        .Q(outpix_fu_102_reg[1]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[20] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[20]_i_1_n_10 ),
        .Q(outpix_fu_102_reg[20]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_102_reg[20]_i_1 
       (.CI(\outpix_fu_102_reg[16]_i_1_n_3 ),
        .CO({\outpix_fu_102_reg[20]_i_1_n_3 ,\outpix_fu_102_reg[20]_i_1_n_4 ,\outpix_fu_102_reg[20]_i_1_n_5 ,\outpix_fu_102_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_102_reg[20]_i_1_n_7 ,\outpix_fu_102_reg[20]_i_1_n_8 ,\outpix_fu_102_reg[20]_i_1_n_9 ,\outpix_fu_102_reg[20]_i_1_n_10 }),
        .S(outpix_fu_102_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[21] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[20]_i_1_n_9 ),
        .Q(outpix_fu_102_reg[21]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[22] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[20]_i_1_n_8 ),
        .Q(outpix_fu_102_reg[22]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[23] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[20]_i_1_n_7 ),
        .Q(outpix_fu_102_reg[23]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[24] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[24]_i_1_n_10 ),
        .Q(outpix_fu_102_reg[24]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_102_reg[24]_i_1 
       (.CI(\outpix_fu_102_reg[20]_i_1_n_3 ),
        .CO({\outpix_fu_102_reg[24]_i_1_n_3 ,\outpix_fu_102_reg[24]_i_1_n_4 ,\outpix_fu_102_reg[24]_i_1_n_5 ,\outpix_fu_102_reg[24]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_102_reg[24]_i_1_n_7 ,\outpix_fu_102_reg[24]_i_1_n_8 ,\outpix_fu_102_reg[24]_i_1_n_9 ,\outpix_fu_102_reg[24]_i_1_n_10 }),
        .S(outpix_fu_102_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[25] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[24]_i_1_n_9 ),
        .Q(outpix_fu_102_reg[25]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[26] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[24]_i_1_n_8 ),
        .Q(outpix_fu_102_reg[26]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[27] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[24]_i_1_n_7 ),
        .Q(outpix_fu_102_reg[27]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[28] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[28]_i_1_n_10 ),
        .Q(outpix_fu_102_reg[28]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_102_reg[28]_i_1 
       (.CI(\outpix_fu_102_reg[24]_i_1_n_3 ),
        .CO({\NLW_outpix_fu_102_reg[28]_i_1_CO_UNCONNECTED [3:2],\outpix_fu_102_reg[28]_i_1_n_5 ,\outpix_fu_102_reg[28]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_outpix_fu_102_reg[28]_i_1_O_UNCONNECTED [3],\outpix_fu_102_reg[28]_i_1_n_8 ,\outpix_fu_102_reg[28]_i_1_n_9 ,\outpix_fu_102_reg[28]_i_1_n_10 }),
        .S({1'b0,outpix_fu_102_reg[30:28]}));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[29] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[28]_i_1_n_9 ),
        .Q(outpix_fu_102_reg[29]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[0]_i_1_n_8 ),
        .Q(outpix_fu_102_reg[2]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[30] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[28]_i_1_n_8 ),
        .Q(outpix_fu_102_reg[30]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[0]_i_1_n_7 ),
        .Q(outpix_fu_102_reg[3]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[4]_i_1_n_10 ),
        .Q(outpix_fu_102_reg[4]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_102_reg[4]_i_1 
       (.CI(\outpix_fu_102_reg[0]_i_1_n_3 ),
        .CO({\outpix_fu_102_reg[4]_i_1_n_3 ,\outpix_fu_102_reg[4]_i_1_n_4 ,\outpix_fu_102_reg[4]_i_1_n_5 ,\outpix_fu_102_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_102_reg[4]_i_1_n_7 ,\outpix_fu_102_reg[4]_i_1_n_8 ,\outpix_fu_102_reg[4]_i_1_n_9 ,\outpix_fu_102_reg[4]_i_1_n_10 }),
        .S(outpix_fu_102_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[4]_i_1_n_9 ),
        .Q(outpix_fu_102_reg[5]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[4]_i_1_n_8 ),
        .Q(outpix_fu_102_reg[6]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[4]_i_1_n_7 ),
        .Q(outpix_fu_102_reg[7]),
        .R(indvar_flatten13_fu_106));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[8]_i_1_n_10 ),
        .Q(outpix_fu_102_reg[8]),
        .R(indvar_flatten13_fu_106));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \outpix_fu_102_reg[8]_i_1 
       (.CI(\outpix_fu_102_reg[4]_i_1_n_3 ),
        .CO({\outpix_fu_102_reg[8]_i_1_n_3 ,\outpix_fu_102_reg[8]_i_1_n_4 ,\outpix_fu_102_reg[8]_i_1_n_5 ,\outpix_fu_102_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\outpix_fu_102_reg[8]_i_1_n_7 ,\outpix_fu_102_reg[8]_i_1_n_8 ,\outpix_fu_102_reg[8]_i_1_n_9 ,\outpix_fu_102_reg[8]_i_1_n_10 }),
        .S(outpix_fu_102_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \outpix_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_acc_we1),
        .D(\outpix_fu_102_reg[8]_i_1_n_9 ),
        .Q(outpix_fu_102_reg[9]),
        .R(indvar_flatten13_fu_106));
  LUT6 #(
    .INIT(64'hFFFF0000A200A200)) 
    \q0[31]_i_1__0 
       (.I0(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ack_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_ap_start_reg),
        .I5(\indvar_flatten13_fu_106_reg[0]_0 [2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    ram_reg_0_63_0_0_i_12
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ack_in),
        .I2(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .I3(ap_enable_reg_pp0_iter1),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce0));
  LUT6 #(
    .INIT(64'hFBFAFAFAABAAAAAA)) 
    ram_reg_0_63_0_0_i_2
       (.I0(\q0_reg[31] ),
        .I1(icmp_ln185_fu_273_p29_in),
        .I2(\indvar_flatten13_fu_106_reg[0]_0 [2]),
        .I3(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .I4(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce0),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h00000000AAAAA2AA)) 
    ram_reg_0_63_0_2_i_18
       (.I0(ram_reg_0_63_0_2_i_4),
        .I1(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1),
        .I4(trunc_ln185_reg_530[1]),
        .I5(\indvar_flatten13_fu_106_reg[0]_0 [2]),
        .O(\ap_CS_fsm_reg[82]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    ram_reg_0_63_0_2_i_19
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ack_in),
        .I2(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .I3(ap_enable_reg_pp0_iter2_reg_n_3),
        .O(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1));
  LUT6 #(
    .INIT(64'h000000002AAAAAAA)) 
    ram_reg_0_63_0_2_i_2
       (.I0(ram_reg_0_63_0_2_i_4),
        .I1(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1),
        .I4(trunc_ln185_reg_530[1]),
        .I5(\indvar_flatten13_fu_106_reg[0]_0 [2]),
        .O(\ap_CS_fsm_reg[82] ));
  LUT6 #(
    .INIT(64'h00000000A2AAAAAA)) 
    ram_reg_0_63_0_2_i_2__0
       (.I0(ram_reg_0_63_0_2_i_4),
        .I1(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1),
        .I4(trunc_ln185_reg_530[1]),
        .I5(\indvar_flatten13_fu_106_reg[0]_0 [2]),
        .O(\ap_CS_fsm_reg[82]_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA2AAA)) 
    ram_reg_0_63_0_2_i_2__1
       (.I0(ram_reg_0_63_0_2_i_4),
        .I1(\indvar_flatten13_fu_106_reg[0]_0 [3]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_buf_3_ce1),
        .I4(trunc_ln185_reg_530[1]),
        .I5(\indvar_flatten13_fu_106_reg[0]_0 [2]),
        .O(\ap_CS_fsm_reg[82]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_1_reg_564[0]_i_1 
       (.I0(O10[31]),
        .I1(O8[31]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[31]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[31]),
        .O(p_1_in));
  FDRE \tmp_1_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in),
        .Q(tmp_1_reg_564),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[13]_i_2 
       (.I0(O10[15]),
        .I1(O8[15]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[15]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[15]),
        .O(\tmp_6_reg_569[13]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[13]_i_3 
       (.I0(O10[14]),
        .I1(O8[14]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[14]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[14]),
        .O(\tmp_6_reg_569[13]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[13]_i_4 
       (.I0(O10[13]),
        .I1(O8[13]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[13]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[13]),
        .O(\tmp_6_reg_569[13]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[13]_i_5 
       (.I0(O10[12]),
        .I1(O8[12]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[12]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[12]),
        .O(\tmp_6_reg_569[13]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[17]_i_2 
       (.I0(O10[19]),
        .I1(O8[19]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[19]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[19]),
        .O(\tmp_6_reg_569[17]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[17]_i_3 
       (.I0(O10[18]),
        .I1(O8[18]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[18]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[18]),
        .O(\tmp_6_reg_569[17]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[17]_i_4 
       (.I0(O10[17]),
        .I1(O8[17]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[17]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[17]),
        .O(\tmp_6_reg_569[17]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[17]_i_5 
       (.I0(O10[16]),
        .I1(O8[16]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[16]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[16]),
        .O(\tmp_6_reg_569[17]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[1]_i_2 
       (.I0(O10[3]),
        .I1(O8[3]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[3]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[3]),
        .O(\tmp_6_reg_569[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[1]_i_3 
       (.I0(O10[2]),
        .I1(O8[2]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[2]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[2]),
        .O(\tmp_6_reg_569[1]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[1]_i_4 
       (.I0(O10[1]),
        .I1(O8[1]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[1]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[1]),
        .O(\tmp_6_reg_569[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_6_reg_569[1]_i_5 
       (.I0(O10[0]),
        .I1(O8[0]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[0]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[0]),
        .O(\tmp_6_reg_569[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[21]_i_2 
       (.I0(O10[23]),
        .I1(O8[23]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[23]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[23]),
        .O(\tmp_6_reg_569[21]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[21]_i_3 
       (.I0(O10[22]),
        .I1(O8[22]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[22]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[22]),
        .O(\tmp_6_reg_569[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[21]_i_4 
       (.I0(O10[21]),
        .I1(O8[21]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[21]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[21]),
        .O(\tmp_6_reg_569[21]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[21]_i_5 
       (.I0(O10[20]),
        .I1(O8[20]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[20]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[20]),
        .O(\tmp_6_reg_569[21]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[25]_i_2 
       (.I0(O10[27]),
        .I1(O8[27]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[27]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[27]),
        .O(\tmp_6_reg_569[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[25]_i_3 
       (.I0(O10[26]),
        .I1(O8[26]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[26]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[26]),
        .O(\tmp_6_reg_569[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[25]_i_4 
       (.I0(O10[25]),
        .I1(O8[25]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[25]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[25]),
        .O(\tmp_6_reg_569[25]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[25]_i_5 
       (.I0(O10[24]),
        .I1(O8[24]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[24]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[24]),
        .O(\tmp_6_reg_569[25]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[29]_i_2 
       (.I0(O10[31]),
        .I1(O8[31]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[31]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[31]),
        .O(\tmp_6_reg_569[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[29]_i_3 
       (.I0(O10[30]),
        .I1(O8[30]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[30]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[30]),
        .O(\tmp_6_reg_569[29]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[29]_i_4 
       (.I0(O10[29]),
        .I1(O8[29]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[29]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[29]),
        .O(\tmp_6_reg_569[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[29]_i_5 
       (.I0(O10[28]),
        .I1(O8[28]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[28]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[28]),
        .O(\tmp_6_reg_569[29]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[5]_i_2 
       (.I0(O10[7]),
        .I1(O8[7]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[7]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[7]),
        .O(\tmp_6_reg_569[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[5]_i_3 
       (.I0(O10[6]),
        .I1(O8[6]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[6]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[6]),
        .O(\tmp_6_reg_569[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[5]_i_4 
       (.I0(O10[5]),
        .I1(O8[5]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[5]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[5]),
        .O(\tmp_6_reg_569[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[5]_i_5 
       (.I0(O10[4]),
        .I1(O8[4]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[4]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[4]),
        .O(\tmp_6_reg_569[5]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[9]_i_2 
       (.I0(O10[11]),
        .I1(O8[11]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[11]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[11]),
        .O(\tmp_6_reg_569[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[9]_i_3 
       (.I0(O10[10]),
        .I1(O8[10]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[10]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[10]),
        .O(\tmp_6_reg_569[9]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[9]_i_4 
       (.I0(O10[9]),
        .I1(O8[9]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[9]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[9]),
        .O(\tmp_6_reg_569[9]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \tmp_6_reg_569[9]_i_5 
       (.I0(O10[8]),
        .I1(O8[8]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[8]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[8]),
        .O(\tmp_6_reg_569[9]_i_5_n_3 ));
  FDRE \tmp_6_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[2]),
        .Q(tmp_6_reg_569[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[12]),
        .Q(tmp_6_reg_569[10]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[13]),
        .Q(tmp_6_reg_569[11]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[14]),
        .Q(tmp_6_reg_569[12]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[15]),
        .Q(tmp_6_reg_569[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_569_reg[13]_i_1 
       (.CI(\tmp_6_reg_569_reg[9]_i_1_n_3 ),
        .CO({\tmp_6_reg_569_reg[13]_i_1_n_3 ,\tmp_6_reg_569_reg[13]_i_1_n_4 ,\tmp_6_reg_569_reg[13]_i_1_n_5 ,\tmp_6_reg_569_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_414_p2[15:12]),
        .S({\tmp_6_reg_569[13]_i_2_n_3 ,\tmp_6_reg_569[13]_i_3_n_3 ,\tmp_6_reg_569[13]_i_4_n_3 ,\tmp_6_reg_569[13]_i_5_n_3 }));
  FDRE \tmp_6_reg_569_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[16]),
        .Q(tmp_6_reg_569[14]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[17]),
        .Q(tmp_6_reg_569[15]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[18]),
        .Q(tmp_6_reg_569[16]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[19]),
        .Q(tmp_6_reg_569[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_569_reg[17]_i_1 
       (.CI(\tmp_6_reg_569_reg[13]_i_1_n_3 ),
        .CO({\tmp_6_reg_569_reg[17]_i_1_n_3 ,\tmp_6_reg_569_reg[17]_i_1_n_4 ,\tmp_6_reg_569_reg[17]_i_1_n_5 ,\tmp_6_reg_569_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_414_p2[19:16]),
        .S({\tmp_6_reg_569[17]_i_2_n_3 ,\tmp_6_reg_569[17]_i_3_n_3 ,\tmp_6_reg_569[17]_i_4_n_3 ,\tmp_6_reg_569[17]_i_5_n_3 }));
  FDRE \tmp_6_reg_569_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[20]),
        .Q(tmp_6_reg_569[18]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[21]),
        .Q(tmp_6_reg_569[19]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[3]),
        .Q(tmp_6_reg_569[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_569_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp_6_reg_569_reg[1]_i_1_n_3 ,\tmp_6_reg_569_reg[1]_i_1_n_4 ,\tmp_6_reg_569_reg[1]_i_1_n_5 ,\tmp_6_reg_569_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({sub_ln189_fu_414_p2[3:2],\NLW_tmp_6_reg_569_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\tmp_6_reg_569[1]_i_2_n_3 ,\tmp_6_reg_569[1]_i_3_n_3 ,\tmp_6_reg_569[1]_i_4_n_3 ,\tmp_6_reg_569[1]_i_5_n_3 }));
  FDRE \tmp_6_reg_569_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[22]),
        .Q(tmp_6_reg_569[20]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[23]),
        .Q(tmp_6_reg_569[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_569_reg[21]_i_1 
       (.CI(\tmp_6_reg_569_reg[17]_i_1_n_3 ),
        .CO({\tmp_6_reg_569_reg[21]_i_1_n_3 ,\tmp_6_reg_569_reg[21]_i_1_n_4 ,\tmp_6_reg_569_reg[21]_i_1_n_5 ,\tmp_6_reg_569_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_414_p2[23:20]),
        .S({\tmp_6_reg_569[21]_i_2_n_3 ,\tmp_6_reg_569[21]_i_3_n_3 ,\tmp_6_reg_569[21]_i_4_n_3 ,\tmp_6_reg_569[21]_i_5_n_3 }));
  FDRE \tmp_6_reg_569_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[24]),
        .Q(tmp_6_reg_569[22]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[25]),
        .Q(tmp_6_reg_569[23]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[26]),
        .Q(tmp_6_reg_569[24]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[27]),
        .Q(tmp_6_reg_569[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_569_reg[25]_i_1 
       (.CI(\tmp_6_reg_569_reg[21]_i_1_n_3 ),
        .CO({\tmp_6_reg_569_reg[25]_i_1_n_3 ,\tmp_6_reg_569_reg[25]_i_1_n_4 ,\tmp_6_reg_569_reg[25]_i_1_n_5 ,\tmp_6_reg_569_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_414_p2[27:24]),
        .S({\tmp_6_reg_569[25]_i_2_n_3 ,\tmp_6_reg_569[25]_i_3_n_3 ,\tmp_6_reg_569[25]_i_4_n_3 ,\tmp_6_reg_569[25]_i_5_n_3 }));
  FDRE \tmp_6_reg_569_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[28]),
        .Q(tmp_6_reg_569[26]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[29]),
        .Q(tmp_6_reg_569[27]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[30]),
        .Q(tmp_6_reg_569[28]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[31]),
        .Q(tmp_6_reg_569[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_569_reg[29]_i_1 
       (.CI(\tmp_6_reg_569_reg[25]_i_1_n_3 ),
        .CO({\NLW_tmp_6_reg_569_reg[29]_i_1_CO_UNCONNECTED [3],\tmp_6_reg_569_reg[29]_i_1_n_4 ,\tmp_6_reg_569_reg[29]_i_1_n_5 ,\tmp_6_reg_569_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_414_p2[31:28]),
        .S({\tmp_6_reg_569[29]_i_2_n_3 ,\tmp_6_reg_569[29]_i_3_n_3 ,\tmp_6_reg_569[29]_i_4_n_3 ,\tmp_6_reg_569[29]_i_5_n_3 }));
  FDRE \tmp_6_reg_569_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[4]),
        .Q(tmp_6_reg_569[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[5]),
        .Q(tmp_6_reg_569[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[6]),
        .Q(tmp_6_reg_569[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[7]),
        .Q(tmp_6_reg_569[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_569_reg[5]_i_1 
       (.CI(\tmp_6_reg_569_reg[1]_i_1_n_3 ),
        .CO({\tmp_6_reg_569_reg[5]_i_1_n_3 ,\tmp_6_reg_569_reg[5]_i_1_n_4 ,\tmp_6_reg_569_reg[5]_i_1_n_5 ,\tmp_6_reg_569_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_414_p2[7:4]),
        .S({\tmp_6_reg_569[5]_i_2_n_3 ,\tmp_6_reg_569[5]_i_3_n_3 ,\tmp_6_reg_569[5]_i_4_n_3 ,\tmp_6_reg_569[5]_i_5_n_3 }));
  FDRE \tmp_6_reg_569_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[8]),
        .Q(tmp_6_reg_569[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[9]),
        .Q(tmp_6_reg_569[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[10]),
        .Q(tmp_6_reg_569[8]),
        .R(1'b0));
  FDRE \tmp_6_reg_569_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln189_fu_414_p2[11]),
        .Q(tmp_6_reg_569[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_6_reg_569_reg[9]_i_1 
       (.CI(\tmp_6_reg_569_reg[5]_i_1_n_3 ),
        .CO({\tmp_6_reg_569_reg[9]_i_1_n_3 ,\tmp_6_reg_569_reg[9]_i_1_n_4 ,\tmp_6_reg_569_reg[9]_i_1_n_5 ,\tmp_6_reg_569_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln189_fu_414_p2[11:8]),
        .S({\tmp_6_reg_569[9]_i_2_n_3 ,\tmp_6_reg_569[9]_i_3_n_3 ,\tmp_6_reg_569[9]_i_4_n_3 ,\tmp_6_reg_569[9]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[0]_i_1 
       (.I0(O10[2]),
        .I1(O8[2]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[2]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[2]),
        .O(\tmp_7_reg_574[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[10]_i_1 
       (.I0(O10[12]),
        .I1(O8[12]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[12]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[12]),
        .O(\tmp_7_reg_574[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[11]_i_1 
       (.I0(O10[13]),
        .I1(O8[13]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[13]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[13]),
        .O(\tmp_7_reg_574[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[12]_i_1 
       (.I0(O10[14]),
        .I1(O8[14]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[14]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[14]),
        .O(\tmp_7_reg_574[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[13]_i_1 
       (.I0(O10[15]),
        .I1(O8[15]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[15]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[15]),
        .O(\tmp_7_reg_574[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[14]_i_1 
       (.I0(O10[16]),
        .I1(O8[16]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[16]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[16]),
        .O(\tmp_7_reg_574[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[15]_i_1 
       (.I0(O10[17]),
        .I1(O8[17]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[17]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[17]),
        .O(\tmp_7_reg_574[15]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[16]_i_1 
       (.I0(O10[18]),
        .I1(O8[18]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[18]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[18]),
        .O(\tmp_7_reg_574[16]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[17]_i_1 
       (.I0(O10[19]),
        .I1(O8[19]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[19]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[19]),
        .O(\tmp_7_reg_574[17]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[18]_i_1 
       (.I0(O10[20]),
        .I1(O8[20]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[20]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[20]),
        .O(\tmp_7_reg_574[18]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[19]_i_1 
       (.I0(O10[21]),
        .I1(O8[21]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[21]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[21]),
        .O(\tmp_7_reg_574[19]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[1]_i_1 
       (.I0(O10[3]),
        .I1(O8[3]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[3]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[3]),
        .O(\tmp_7_reg_574[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[20]_i_1 
       (.I0(O10[22]),
        .I1(O8[22]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[22]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[22]),
        .O(\tmp_7_reg_574[20]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[21]_i_1 
       (.I0(O10[23]),
        .I1(O8[23]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[23]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[23]),
        .O(\tmp_7_reg_574[21]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[22]_i_1 
       (.I0(O10[24]),
        .I1(O8[24]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[24]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[24]),
        .O(\tmp_7_reg_574[22]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[23]_i_1 
       (.I0(O10[25]),
        .I1(O8[25]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[25]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[25]),
        .O(\tmp_7_reg_574[23]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[24]_i_1 
       (.I0(O10[26]),
        .I1(O8[26]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[26]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[26]),
        .O(\tmp_7_reg_574[24]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[25]_i_1 
       (.I0(O10[27]),
        .I1(O8[27]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[27]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[27]),
        .O(\tmp_7_reg_574[25]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[26]_i_1 
       (.I0(O10[28]),
        .I1(O8[28]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[28]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[28]),
        .O(\tmp_7_reg_574[26]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[27]_i_1 
       (.I0(O10[29]),
        .I1(O8[29]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[29]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[29]),
        .O(\tmp_7_reg_574[27]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[28]_i_1 
       (.I0(O10[30]),
        .I1(O8[30]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[30]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[30]),
        .O(\tmp_7_reg_574[28]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[2]_i_1 
       (.I0(O10[4]),
        .I1(O8[4]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[4]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[4]),
        .O(\tmp_7_reg_574[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[3]_i_1 
       (.I0(O10[5]),
        .I1(O8[5]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[5]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[5]),
        .O(\tmp_7_reg_574[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[4]_i_1 
       (.I0(O10[6]),
        .I1(O8[6]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[6]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[6]),
        .O(\tmp_7_reg_574[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[5]_i_1 
       (.I0(O10[7]),
        .I1(O8[7]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[7]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[7]),
        .O(\tmp_7_reg_574[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[6]_i_1 
       (.I0(O10[8]),
        .I1(O8[8]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[8]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[8]),
        .O(\tmp_7_reg_574[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[7]_i_1 
       (.I0(O10[9]),
        .I1(O8[9]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[9]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[9]),
        .O(\tmp_7_reg_574[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[8]_i_1 
       (.I0(O10[10]),
        .I1(O8[10]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[10]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[10]),
        .O(\tmp_7_reg_574[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_7_reg_574[9]_i_1 
       (.I0(O10[11]),
        .I1(O8[11]),
        .I2(trunc_ln185_reg_530[0]),
        .I3(O9[11]),
        .I4(trunc_ln185_reg_530[1]),
        .I5(q0[11]),
        .O(\tmp_7_reg_574[9]_i_1_n_3 ));
  FDRE \tmp_7_reg_574_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[0]_i_1_n_3 ),
        .Q(tmp_7_reg_574[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[10]_i_1_n_3 ),
        .Q(tmp_7_reg_574[10]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[11]_i_1_n_3 ),
        .Q(tmp_7_reg_574[11]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[12]_i_1_n_3 ),
        .Q(tmp_7_reg_574[12]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[13]_i_1_n_3 ),
        .Q(tmp_7_reg_574[13]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[14]_i_1_n_3 ),
        .Q(tmp_7_reg_574[14]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[15]_i_1_n_3 ),
        .Q(tmp_7_reg_574[15]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[16]_i_1_n_3 ),
        .Q(tmp_7_reg_574[16]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[17]_i_1_n_3 ),
        .Q(tmp_7_reg_574[17]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[18]_i_1_n_3 ),
        .Q(tmp_7_reg_574[18]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[19]_i_1_n_3 ),
        .Q(tmp_7_reg_574[19]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[1]_i_1_n_3 ),
        .Q(tmp_7_reg_574[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[20]_i_1_n_3 ),
        .Q(tmp_7_reg_574[20]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[21]_i_1_n_3 ),
        .Q(tmp_7_reg_574[21]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[22]_i_1_n_3 ),
        .Q(tmp_7_reg_574[22]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[23]_i_1_n_3 ),
        .Q(tmp_7_reg_574[23]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[24]_i_1_n_3 ),
        .Q(tmp_7_reg_574[24]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[25]_i_1_n_3 ),
        .Q(tmp_7_reg_574[25]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[26]_i_1_n_3 ),
        .Q(tmp_7_reg_574[26]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[27]_i_1_n_3 ),
        .Q(tmp_7_reg_574[27]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[28]_i_1_n_3 ),
        .Q(tmp_7_reg_574[28]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[2]_i_1_n_3 ),
        .Q(tmp_7_reg_574[2]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[3]_i_1_n_3 ),
        .Q(tmp_7_reg_574[3]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[4]_i_1_n_3 ),
        .Q(tmp_7_reg_574[4]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[5]_i_1_n_3 ),
        .Q(tmp_7_reg_574[5]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[6]_i_1_n_3 ),
        .Q(tmp_7_reg_574[6]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[7]_i_1_n_3 ),
        .Q(tmp_7_reg_574[7]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[8]_i_1_n_3 ),
        .Q(tmp_7_reg_574[8]),
        .R(1'b0));
  FDRE \tmp_7_reg_574_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_7_reg_574[9]_i_1_n_3 ),
        .Q(tmp_7_reg_574[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln185_reg_530[1]_i_3 
       (.I0(outpix_fu_102_reg[0]),
        .I1(CO),
        .O(\trunc_ln185_reg_530[1]_i_3_n_3 ));
  FDRE \trunc_ln185_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln185_1_fu_305_p3__0[0]),
        .Q(trunc_ln185_reg_530[0]),
        .R(1'b0));
  FDRE \trunc_ln185_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln185_1_fu_305_p3__0[1]),
        .Q(trunc_ln185_reg_530[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln185_reg_530_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\trunc_ln185_reg_530_reg[1]_i_2_n_3 ,\trunc_ln185_reg_530_reg[1]_i_2_n_4 ,\trunc_ln185_reg_530_reg[1]_i_2_n_5 ,\trunc_ln185_reg_530_reg[1]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,outpix_fu_102_reg[0]}),
        .O({select_ln185_1_fu_305_p3[3:2],select_ln185_1_fu_305_p3__0}),
        .S({outpix_fu_102_reg[3:1],\trunc_ln185_reg_530[1]_i_3_n_3 }));
  LUT4 #(
    .INIT(16'h0100)) 
    \valOut_last_reg_559[0]_i_1 
       (.I0(cmp135_not_fu_321_p2),
        .I1(cmp132_not_reg_1324),
        .I2(select_ln155_1_reg_1291),
        .I3(icmp_ln190_fu_351_p2),
        .O(valOut_last_fu_356_p2));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_559[0]_i_10 
       (.I0(\valOut_last_reg_559_reg[0]_i_3_0 [28]),
        .I1(\valOut_last_reg_559_reg[0]_i_3_0 [29]),
        .I2(\valOut_last_reg_559_reg[0]_i_3_0 [27]),
        .O(\valOut_last_reg_559[0]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_559[0]_i_11 
       (.I0(\valOut_last_reg_559_reg[0]_i_3_0 [25]),
        .I1(\valOut_last_reg_559_reg[0]_i_3_0 [26]),
        .I2(\valOut_last_reg_559_reg[0]_i_3_0 [24]),
        .O(\valOut_last_reg_559[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \valOut_last_reg_559[0]_i_13 
       (.I0(\valOut_last_reg_559_reg[0]_i_2_0 [23]),
        .I1(select_ln185_1_fu_305_p3[21]),
        .I2(\valOut_last_reg_559_reg[0]_i_2_0 [22]),
        .I3(select_ln185_1_fu_305_p3[22]),
        .I4(\valOut_last_reg_559_reg[0]_i_2_0 [21]),
        .I5(select_ln185_1_fu_305_p3[23]),
        .O(\valOut_last_reg_559[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \valOut_last_reg_559[0]_i_14 
       (.I0(\valOut_last_reg_559_reg[0]_i_2_0 [20]),
        .I1(select_ln185_1_fu_305_p3[19]),
        .I2(\valOut_last_reg_559_reg[0]_i_2_0 [18]),
        .I3(select_ln185_1_fu_305_p3[18]),
        .I4(\valOut_last_reg_559_reg[0]_i_2_0 [19]),
        .I5(select_ln185_1_fu_305_p3[20]),
        .O(\valOut_last_reg_559[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \valOut_last_reg_559[0]_i_15 
       (.I0(\valOut_last_reg_559_reg[0]_i_2_0 [17]),
        .I1(select_ln185_1_fu_305_p3[16]),
        .I2(\valOut_last_reg_559_reg[0]_i_2_0 [15]),
        .I3(select_ln185_1_fu_305_p3[15]),
        .I4(\valOut_last_reg_559_reg[0]_i_2_0 [16]),
        .I5(select_ln185_1_fu_305_p3[17]),
        .O(\valOut_last_reg_559[0]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \valOut_last_reg_559[0]_i_16 
       (.I0(\valOut_last_reg_559_reg[0]_i_2_0 [14]),
        .I1(select_ln185_1_fu_305_p3[13]),
        .I2(\valOut_last_reg_559_reg[0]_i_2_0 [12]),
        .I3(select_ln185_1_fu_305_p3[12]),
        .I4(\valOut_last_reg_559_reg[0]_i_2_0 [13]),
        .I5(select_ln185_1_fu_305_p3[14]),
        .O(\valOut_last_reg_559[0]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_559[0]_i_20 
       (.I0(\valOut_last_reg_559_reg[0]_i_3_0 [22]),
        .I1(\valOut_last_reg_559_reg[0]_i_3_0 [23]),
        .I2(\valOut_last_reg_559_reg[0]_i_3_0 [21]),
        .O(\valOut_last_reg_559[0]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_559[0]_i_21 
       (.I0(\valOut_last_reg_559_reg[0]_i_3_0 [19]),
        .I1(\valOut_last_reg_559_reg[0]_i_3_0 [20]),
        .I2(\valOut_last_reg_559_reg[0]_i_3_0 [18]),
        .O(\valOut_last_reg_559[0]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_559[0]_i_22 
       (.I0(\valOut_last_reg_559_reg[0]_i_3_0 [16]),
        .I1(\valOut_last_reg_559_reg[0]_i_3_0 [17]),
        .I2(\valOut_last_reg_559_reg[0]_i_3_0 [15]),
        .O(\valOut_last_reg_559[0]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_559[0]_i_23 
       (.I0(\valOut_last_reg_559_reg[0]_i_3_0 [13]),
        .I1(\valOut_last_reg_559_reg[0]_i_3_0 [14]),
        .I2(\valOut_last_reg_559_reg[0]_i_3_0 [12]),
        .O(\valOut_last_reg_559[0]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \valOut_last_reg_559[0]_i_24 
       (.I0(\valOut_last_reg_559_reg[0]_i_2_0 [11]),
        .I1(select_ln185_1_fu_305_p3[10]),
        .I2(\valOut_last_reg_559_reg[0]_i_2_0 [9]),
        .I3(select_ln185_1_fu_305_p3[9]),
        .I4(\valOut_last_reg_559_reg[0]_i_2_0 [10]),
        .I5(select_ln185_1_fu_305_p3[11]),
        .O(\valOut_last_reg_559[0]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \valOut_last_reg_559[0]_i_25 
       (.I0(\valOut_last_reg_559_reg[0]_i_2_0 [8]),
        .I1(select_ln185_1_fu_305_p3[7]),
        .I2(\valOut_last_reg_559_reg[0]_i_2_0 [6]),
        .I3(select_ln185_1_fu_305_p3[6]),
        .I4(\valOut_last_reg_559_reg[0]_i_2_0 [7]),
        .I5(select_ln185_1_fu_305_p3[8]),
        .O(\valOut_last_reg_559[0]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \valOut_last_reg_559[0]_i_26 
       (.I0(\valOut_last_reg_559_reg[0]_i_2_0 [5]),
        .I1(select_ln185_1_fu_305_p3[4]),
        .I2(\valOut_last_reg_559_reg[0]_i_2_0 [3]),
        .I3(select_ln185_1_fu_305_p3[3]),
        .I4(\valOut_last_reg_559_reg[0]_i_2_0 [4]),
        .I5(select_ln185_1_fu_305_p3[5]),
        .O(\valOut_last_reg_559[0]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \valOut_last_reg_559[0]_i_27 
       (.I0(\valOut_last_reg_559_reg[0]_i_2_0 [2]),
        .I1(select_ln185_1_fu_305_p3__0[1]),
        .I2(\valOut_last_reg_559_reg[0]_i_2_0 [0]),
        .I3(select_ln185_1_fu_305_p3__0[0]),
        .I4(\valOut_last_reg_559_reg[0]_i_2_0 [1]),
        .I5(select_ln185_1_fu_305_p3[2]),
        .O(\valOut_last_reg_559[0]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'h01)) 
    \valOut_last_reg_559[0]_i_31 
       (.I0(\valOut_last_reg_559_reg[0]_i_3_0 [10]),
        .I1(\valOut_last_reg_559_reg[0]_i_3_0 [11]),
        .I2(\valOut_last_reg_559_reg[0]_i_3_0 [9]),
        .O(\valOut_last_reg_559[0]_i_31_n_3 ));
  LUT5 #(
    .INIT(32'h00001141)) 
    \valOut_last_reg_559[0]_i_32 
       (.I0(\valOut_last_reg_559_reg[0]_i_3_0 [8]),
        .I1(\valOut_last_reg_559_reg[0]_i_3_0 [6]),
        .I2(outch_fu_98),
        .I3(CO),
        .I4(\valOut_last_reg_559_reg[0]_i_3_0 [7]),
        .O(\valOut_last_reg_559[0]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h8400FFFF84000000)) 
    \valOut_last_reg_559[0]_i_33 
       (.I0(\outch_fu_98_reg[5]_0 [3]),
        .I1(\valOut_last_reg_559[0]_i_37_n_3 ),
        .I2(\valOut_last_reg_559_reg[0]_i_3_0 [3]),
        .I3(\outch_fu_98_reg[5]_0 [5]),
        .I4(\valOut_last_reg_559_reg[0]_i_3_0 [5]),
        .I5(\valOut_last_reg_559[0]_i_38_n_3 ),
        .O(\valOut_last_reg_559[0]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h8400FFFF84000000)) 
    \valOut_last_reg_559[0]_i_34 
       (.I0(\outch_fu_98_reg[5]_0 [0]),
        .I1(\valOut_last_reg_559[0]_i_39_n_3 ),
        .I2(\valOut_last_reg_559_reg[0]_i_3_0 [0]),
        .I3(\outch_fu_98_reg[5]_0 [2]),
        .I4(\valOut_last_reg_559_reg[0]_i_3_0 [2]),
        .I5(\valOut_last_reg_559[0]_i_40_n_3 ),
        .O(\valOut_last_reg_559[0]_i_34_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \valOut_last_reg_559[0]_i_37 
       (.I0(\valOut_last_reg_559_reg[0]_i_3_0 [4]),
        .I1(\outch_fu_98_reg[5]_0 [4]),
        .I2(CO),
        .O(\valOut_last_reg_559[0]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'h0033003341000041)) 
    \valOut_last_reg_559[0]_i_38 
       (.I0(\outch_fu_98_reg[5]_0 [5]),
        .I1(\valOut_last_reg_559_reg[0]_i_3_0 [3]),
        .I2(\outch_fu_98_reg[5]_0 [3]),
        .I3(\valOut_last_reg_559_reg[0]_i_3_0 [4]),
        .I4(\outch_fu_98_reg[5]_0 [4]),
        .I5(CO),
        .O(\valOut_last_reg_559[0]_i_38_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \valOut_last_reg_559[0]_i_39 
       (.I0(\valOut_last_reg_559_reg[0]_i_3_0 [1]),
        .I1(CO),
        .I2(\outch_fu_98_reg[5]_0 [1]),
        .O(\valOut_last_reg_559[0]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h0033003341000041)) 
    \valOut_last_reg_559[0]_i_40 
       (.I0(\outch_fu_98_reg[5]_0 [2]),
        .I1(\valOut_last_reg_559_reg[0]_i_3_0 [0]),
        .I2(\outch_fu_98_reg[5]_0 [0]),
        .I3(\valOut_last_reg_559_reg[0]_i_3_0 [1]),
        .I4(\outch_fu_98_reg[5]_0 [1]),
        .I5(CO),
        .O(\valOut_last_reg_559[0]_i_40_n_3 ));
  LUT3 #(
    .INIT(8'h09)) 
    \valOut_last_reg_559[0]_i_5 
       (.I0(select_ln185_1_fu_305_p3[30]),
        .I1(\valOut_last_reg_559_reg[0]_i_2_0 [30]),
        .I2(\valOut_last_reg_559_reg[0]_i_2_0 [31]),
        .O(\valOut_last_reg_559[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \valOut_last_reg_559[0]_i_6 
       (.I0(\valOut_last_reg_559_reg[0]_i_2_0 [29]),
        .I1(select_ln185_1_fu_305_p3[27]),
        .I2(\valOut_last_reg_559_reg[0]_i_2_0 [28]),
        .I3(select_ln185_1_fu_305_p3[28]),
        .I4(\valOut_last_reg_559_reg[0]_i_2_0 [27]),
        .I5(select_ln185_1_fu_305_p3[29]),
        .O(\valOut_last_reg_559[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    \valOut_last_reg_559[0]_i_7 
       (.I0(\valOut_last_reg_559_reg[0]_i_2_0 [26]),
        .I1(select_ln185_1_fu_305_p3[24]),
        .I2(\valOut_last_reg_559_reg[0]_i_2_0 [25]),
        .I3(select_ln185_1_fu_305_p3[25]),
        .I4(\valOut_last_reg_559_reg[0]_i_2_0 [24]),
        .I5(select_ln185_1_fu_305_p3[26]),
        .O(\valOut_last_reg_559[0]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \valOut_last_reg_559[0]_i_9 
       (.I0(\valOut_last_reg_559_reg[0]_i_3_0 [31]),
        .I1(\valOut_last_reg_559_reg[0]_i_3_0 [30]),
        .O(\valOut_last_reg_559[0]_i_9_n_3 ));
  FDRE \valOut_last_reg_559_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(valOut_last_reg_559),
        .Q(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA),
        .R(1'b0));
  FDRE \valOut_last_reg_559_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(valOut_last_fu_356_p2),
        .Q(valOut_last_reg_559),
        .R(1'b0));
  CARRY4 \valOut_last_reg_559_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\valOut_last_reg_559_reg[0]_i_12_n_3 ,\valOut_last_reg_559_reg[0]_i_12_n_4 ,\valOut_last_reg_559_reg[0]_i_12_n_5 ,\valOut_last_reg_559_reg[0]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_valOut_last_reg_559_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\valOut_last_reg_559[0]_i_24_n_3 ,\valOut_last_reg_559[0]_i_25_n_3 ,\valOut_last_reg_559[0]_i_26_n_3 ,\valOut_last_reg_559[0]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_559_reg[0]_i_17 
       (.CI(\valOut_last_reg_559_reg[0]_i_18_n_3 ),
        .CO({\NLW_valOut_last_reg_559_reg[0]_i_17_CO_UNCONNECTED [3:2],\valOut_last_reg_559_reg[0]_i_17_n_5 ,\valOut_last_reg_559_reg[0]_i_17_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_valOut_last_reg_559_reg[0]_i_17_O_UNCONNECTED [3],select_ln185_1_fu_305_p3[30:28]}),
        .S({1'b0,outpix_fu_102_reg[30:28]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_559_reg[0]_i_18 
       (.CI(\valOut_last_reg_559_reg[0]_i_28_n_3 ),
        .CO({\valOut_last_reg_559_reg[0]_i_18_n_3 ,\valOut_last_reg_559_reg[0]_i_18_n_4 ,\valOut_last_reg_559_reg[0]_i_18_n_5 ,\valOut_last_reg_559_reg[0]_i_18_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_305_p3[27:24]),
        .S(outpix_fu_102_reg[27:24]));
  CARRY4 \valOut_last_reg_559_reg[0]_i_19 
       (.CI(1'b0),
        .CO({\valOut_last_reg_559_reg[0]_i_19_n_3 ,\valOut_last_reg_559_reg[0]_i_19_n_4 ,\valOut_last_reg_559_reg[0]_i_19_n_5 ,\valOut_last_reg_559_reg[0]_i_19_n_6 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_valOut_last_reg_559_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\valOut_last_reg_559[0]_i_31_n_3 ,\valOut_last_reg_559[0]_i_32_n_3 ,\valOut_last_reg_559[0]_i_33_n_3 ,\valOut_last_reg_559[0]_i_34_n_3 }));
  CARRY4 \valOut_last_reg_559_reg[0]_i_2 
       (.CI(\valOut_last_reg_559_reg[0]_i_4_n_3 ),
        .CO({\NLW_valOut_last_reg_559_reg[0]_i_2_CO_UNCONNECTED [3],cmp135_not_fu_321_p2,\valOut_last_reg_559_reg[0]_i_2_n_5 ,\valOut_last_reg_559_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O(\NLW_valOut_last_reg_559_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\valOut_last_reg_559[0]_i_5_n_3 ,\valOut_last_reg_559[0]_i_6_n_3 ,\valOut_last_reg_559[0]_i_7_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_559_reg[0]_i_28 
       (.CI(\valOut_last_reg_559_reg[0]_i_29_n_3 ),
        .CO({\valOut_last_reg_559_reg[0]_i_28_n_3 ,\valOut_last_reg_559_reg[0]_i_28_n_4 ,\valOut_last_reg_559_reg[0]_i_28_n_5 ,\valOut_last_reg_559_reg[0]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_305_p3[23:20]),
        .S(outpix_fu_102_reg[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_559_reg[0]_i_29 
       (.CI(\valOut_last_reg_559_reg[0]_i_30_n_3 ),
        .CO({\valOut_last_reg_559_reg[0]_i_29_n_3 ,\valOut_last_reg_559_reg[0]_i_29_n_4 ,\valOut_last_reg_559_reg[0]_i_29_n_5 ,\valOut_last_reg_559_reg[0]_i_29_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_305_p3[19:16]),
        .S(outpix_fu_102_reg[19:16]));
  CARRY4 \valOut_last_reg_559_reg[0]_i_3 
       (.CI(\valOut_last_reg_559_reg[0]_i_8_n_3 ),
        .CO({\NLW_valOut_last_reg_559_reg[0]_i_3_CO_UNCONNECTED [3],icmp_ln190_fu_351_p2,\valOut_last_reg_559_reg[0]_i_3_n_5 ,\valOut_last_reg_559_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_valOut_last_reg_559_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\valOut_last_reg_559[0]_i_9_n_3 ,\valOut_last_reg_559[0]_i_10_n_3 ,\valOut_last_reg_559[0]_i_11_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_559_reg[0]_i_30 
       (.CI(\valOut_last_reg_559_reg[0]_i_35_n_3 ),
        .CO({\valOut_last_reg_559_reg[0]_i_30_n_3 ,\valOut_last_reg_559_reg[0]_i_30_n_4 ,\valOut_last_reg_559_reg[0]_i_30_n_5 ,\valOut_last_reg_559_reg[0]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_305_p3[15:12]),
        .S(outpix_fu_102_reg[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_559_reg[0]_i_35 
       (.CI(\valOut_last_reg_559_reg[0]_i_36_n_3 ),
        .CO({\valOut_last_reg_559_reg[0]_i_35_n_3 ,\valOut_last_reg_559_reg[0]_i_35_n_4 ,\valOut_last_reg_559_reg[0]_i_35_n_5 ,\valOut_last_reg_559_reg[0]_i_35_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_305_p3[11:8]),
        .S(outpix_fu_102_reg[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \valOut_last_reg_559_reg[0]_i_36 
       (.CI(\trunc_ln185_reg_530_reg[1]_i_2_n_3 ),
        .CO({\valOut_last_reg_559_reg[0]_i_36_n_3 ,\valOut_last_reg_559_reg[0]_i_36_n_4 ,\valOut_last_reg_559_reg[0]_i_36_n_5 ,\valOut_last_reg_559_reg[0]_i_36_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln185_1_fu_305_p3[7:4]),
        .S(outpix_fu_102_reg[7:4]));
  CARRY4 \valOut_last_reg_559_reg[0]_i_4 
       (.CI(\valOut_last_reg_559_reg[0]_i_12_n_3 ),
        .CO({\valOut_last_reg_559_reg[0]_i_4_n_3 ,\valOut_last_reg_559_reg[0]_i_4_n_4 ,\valOut_last_reg_559_reg[0]_i_4_n_5 ,\valOut_last_reg_559_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_valOut_last_reg_559_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\valOut_last_reg_559[0]_i_13_n_3 ,\valOut_last_reg_559[0]_i_14_n_3 ,\valOut_last_reg_559[0]_i_15_n_3 ,\valOut_last_reg_559[0]_i_16_n_3 }));
  CARRY4 \valOut_last_reg_559_reg[0]_i_8 
       (.CI(\valOut_last_reg_559_reg[0]_i_19_n_3 ),
        .CO({\valOut_last_reg_559_reg[0]_i_8_n_3 ,\valOut_last_reg_559_reg[0]_i_8_n_4 ,\valOut_last_reg_559_reg[0]_i_8_n_5 ,\valOut_last_reg_559_reg[0]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_valOut_last_reg_559_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\valOut_last_reg_559[0]_i_20_n_3 ,\valOut_last_reg_559[0]_i_21_n_3 ,\valOut_last_reg_559[0]_i_22_n_3 ,\valOut_last_reg_559[0]_i_23_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13
   (ap_enable_reg_pp0_iter1,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg,
    D,
    \ap_CS_fsm_reg[30] ,
    ap_enable_reg_pp0_iter1_reg_0,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_0,
    \in_r_read_reg_90_reg[63]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    \ap_CS_fsm_reg[75] ,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg,
    in_r_TVALID_int_regslice,
    Q,
    ack_in,
    \i_fu_32_reg[31]_i_4 ,
    \ap_CS_fsm_reg[83] ,
    \ap_CS_fsm_reg[83]_0 ,
    \ap_CS_fsm_reg[83]_1 ,
    \ap_CS_fsm_reg[83]_2 ,
    \in_r_read_reg_90_reg[63]_1 );
  output ap_enable_reg_pp0_iter1;
  output grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg;
  output [0:0]D;
  output \ap_CS_fsm_reg[30] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_0;
  output [63:0]\in_r_read_reg_90_reg[63]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input \ap_CS_fsm_reg[75] ;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg;
  input in_r_TVALID_int_regslice;
  input [9:0]Q;
  input ack_in;
  input [31:0]\i_fu_32_reg[31]_i_4 ;
  input \ap_CS_fsm_reg[83] ;
  input \ap_CS_fsm_reg[83]_0 ;
  input \ap_CS_fsm_reg[83]_1 ;
  input \ap_CS_fsm_reg[83]_2 ;
  input [63:0]\in_r_read_reg_90_reg[63]_1 ;

  wire [0:0]D;
  wire [9:0]Q;
  wire ack_in;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[75] ;
  wire \ap_CS_fsm_reg[83] ;
  wire \ap_CS_fsm_reg[83]_0 ;
  wire \ap_CS_fsm_reg[83]_1 ;
  wire \ap_CS_fsm_reg[83]_2 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_0;
  wire [31:0]i_2_fu_69_p2;
  wire i_fu_32;
  wire [31:0]\i_fu_32_reg[31]_i_4 ;
  wire \i_fu_32_reg_n_3_[0] ;
  wire \i_fu_32_reg_n_3_[10] ;
  wire \i_fu_32_reg_n_3_[11] ;
  wire \i_fu_32_reg_n_3_[12] ;
  wire \i_fu_32_reg_n_3_[13] ;
  wire \i_fu_32_reg_n_3_[14] ;
  wire \i_fu_32_reg_n_3_[15] ;
  wire \i_fu_32_reg_n_3_[16] ;
  wire \i_fu_32_reg_n_3_[17] ;
  wire \i_fu_32_reg_n_3_[18] ;
  wire \i_fu_32_reg_n_3_[19] ;
  wire \i_fu_32_reg_n_3_[1] ;
  wire \i_fu_32_reg_n_3_[20] ;
  wire \i_fu_32_reg_n_3_[21] ;
  wire \i_fu_32_reg_n_3_[22] ;
  wire \i_fu_32_reg_n_3_[23] ;
  wire \i_fu_32_reg_n_3_[24] ;
  wire \i_fu_32_reg_n_3_[25] ;
  wire \i_fu_32_reg_n_3_[26] ;
  wire \i_fu_32_reg_n_3_[27] ;
  wire \i_fu_32_reg_n_3_[28] ;
  wire \i_fu_32_reg_n_3_[29] ;
  wire \i_fu_32_reg_n_3_[2] ;
  wire \i_fu_32_reg_n_3_[30] ;
  wire \i_fu_32_reg_n_3_[31] ;
  wire \i_fu_32_reg_n_3_[3] ;
  wire \i_fu_32_reg_n_3_[4] ;
  wire \i_fu_32_reg_n_3_[5] ;
  wire \i_fu_32_reg_n_3_[6] ;
  wire \i_fu_32_reg_n_3_[7] ;
  wire \i_fu_32_reg_n_3_[8] ;
  wire \i_fu_32_reg_n_3_[9] ;
  wire in_r_TVALID_int_regslice;
  wire [63:0]\in_r_read_reg_90_reg[63]_0 ;
  wire [63:0]\in_r_read_reg_90_reg[63]_1 ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (ap_block_pp0_stage0_subdone),
        .D(i_2_fu_69_p2),
        .E(i_fu_32),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_6),
        .ack_in(ack_in),
        .\ap_CS_fsm_reg[30] (\ap_CS_fsm_reg[30] ),
        .\ap_CS_fsm_reg[74] (D),
        .\ap_CS_fsm_reg[75] (\ap_CS_fsm_reg[75] ),
        .\ap_CS_fsm_reg[83] (\ap_CS_fsm_reg[83] ),
        .\ap_CS_fsm_reg[83]_0 (\ap_CS_fsm_reg[83]_0 ),
        .\ap_CS_fsm_reg[83]_1 (\ap_CS_fsm_reg[83]_1 ),
        .\ap_CS_fsm_reg[83]_2 (\ap_CS_fsm_reg[83]_2 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_0(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_0),
        .grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_214_13_fu_816_ap_start_reg_reg_1(ap_enable_reg_pp0_iter1),
        .\i_fu_32_reg[31] ({\i_fu_32_reg_n_3_[31] ,\i_fu_32_reg_n_3_[30] ,\i_fu_32_reg_n_3_[29] ,\i_fu_32_reg_n_3_[28] ,\i_fu_32_reg_n_3_[27] ,\i_fu_32_reg_n_3_[26] ,\i_fu_32_reg_n_3_[25] ,\i_fu_32_reg_n_3_[24] ,\i_fu_32_reg_n_3_[23] ,\i_fu_32_reg_n_3_[22] ,\i_fu_32_reg_n_3_[21] ,\i_fu_32_reg_n_3_[20] ,\i_fu_32_reg_n_3_[19] ,\i_fu_32_reg_n_3_[18] ,\i_fu_32_reg_n_3_[17] ,\i_fu_32_reg_n_3_[16] ,\i_fu_32_reg_n_3_[15] ,\i_fu_32_reg_n_3_[14] ,\i_fu_32_reg_n_3_[13] ,\i_fu_32_reg_n_3_[12] ,\i_fu_32_reg_n_3_[11] ,\i_fu_32_reg_n_3_[10] ,\i_fu_32_reg_n_3_[9] ,\i_fu_32_reg_n_3_[8] ,\i_fu_32_reg_n_3_[7] ,\i_fu_32_reg_n_3_[6] ,\i_fu_32_reg_n_3_[5] ,\i_fu_32_reg_n_3_[4] ,\i_fu_32_reg_n_3_[3] ,\i_fu_32_reg_n_3_[2] ,\i_fu_32_reg_n_3_[1] ,\i_fu_32_reg_n_3_[0] }),
        .\i_fu_32_reg[31]_i_4_0 (\i_fu_32_reg[31]_i_4 ),
        .in_r_TVALID_int_regslice(in_r_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[0]),
        .Q(\i_fu_32_reg_n_3_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[10]),
        .Q(\i_fu_32_reg_n_3_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[11]),
        .Q(\i_fu_32_reg_n_3_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[12]),
        .Q(\i_fu_32_reg_n_3_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[13]),
        .Q(\i_fu_32_reg_n_3_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[14]),
        .Q(\i_fu_32_reg_n_3_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[15]),
        .Q(\i_fu_32_reg_n_3_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[16]),
        .Q(\i_fu_32_reg_n_3_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[17]),
        .Q(\i_fu_32_reg_n_3_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[18]),
        .Q(\i_fu_32_reg_n_3_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[19]),
        .Q(\i_fu_32_reg_n_3_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[1]),
        .Q(\i_fu_32_reg_n_3_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[20]),
        .Q(\i_fu_32_reg_n_3_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[21]),
        .Q(\i_fu_32_reg_n_3_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[22]),
        .Q(\i_fu_32_reg_n_3_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[23]),
        .Q(\i_fu_32_reg_n_3_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[24]),
        .Q(\i_fu_32_reg_n_3_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[25]),
        .Q(\i_fu_32_reg_n_3_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[26]),
        .Q(\i_fu_32_reg_n_3_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[27]),
        .Q(\i_fu_32_reg_n_3_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[28]),
        .Q(\i_fu_32_reg_n_3_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[29]),
        .Q(\i_fu_32_reg_n_3_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[2]),
        .Q(\i_fu_32_reg_n_3_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[30]),
        .Q(\i_fu_32_reg_n_3_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[31] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[31]),
        .Q(\i_fu_32_reg_n_3_[31] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[3]),
        .Q(\i_fu_32_reg_n_3_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[4]),
        .Q(\i_fu_32_reg_n_3_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[5]),
        .Q(\i_fu_32_reg_n_3_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[6]),
        .Q(\i_fu_32_reg_n_3_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[7]),
        .Q(\i_fu_32_reg_n_3_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[8]),
        .Q(\i_fu_32_reg_n_3_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_32_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_32),
        .D(i_2_fu_69_p2[9]),
        .Q(\i_fu_32_reg_n_3_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_6));
  FDRE \in_r_read_reg_90_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [0]),
        .Q(\in_r_read_reg_90_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [10]),
        .Q(\in_r_read_reg_90_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [11]),
        .Q(\in_r_read_reg_90_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [12]),
        .Q(\in_r_read_reg_90_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [13]),
        .Q(\in_r_read_reg_90_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [14]),
        .Q(\in_r_read_reg_90_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [15]),
        .Q(\in_r_read_reg_90_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [16]),
        .Q(\in_r_read_reg_90_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [17]),
        .Q(\in_r_read_reg_90_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [18]),
        .Q(\in_r_read_reg_90_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [19]),
        .Q(\in_r_read_reg_90_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [1]),
        .Q(\in_r_read_reg_90_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [20]),
        .Q(\in_r_read_reg_90_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [21]),
        .Q(\in_r_read_reg_90_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [22]),
        .Q(\in_r_read_reg_90_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [23]),
        .Q(\in_r_read_reg_90_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [24]),
        .Q(\in_r_read_reg_90_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [25]),
        .Q(\in_r_read_reg_90_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [26]),
        .Q(\in_r_read_reg_90_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [27]),
        .Q(\in_r_read_reg_90_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [28]),
        .Q(\in_r_read_reg_90_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [29]),
        .Q(\in_r_read_reg_90_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [2]),
        .Q(\in_r_read_reg_90_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [30]),
        .Q(\in_r_read_reg_90_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [31]),
        .Q(\in_r_read_reg_90_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [32]),
        .Q(\in_r_read_reg_90_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [33]),
        .Q(\in_r_read_reg_90_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [34]),
        .Q(\in_r_read_reg_90_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [35]),
        .Q(\in_r_read_reg_90_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [36]),
        .Q(\in_r_read_reg_90_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [37]),
        .Q(\in_r_read_reg_90_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [38]),
        .Q(\in_r_read_reg_90_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [39]),
        .Q(\in_r_read_reg_90_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [3]),
        .Q(\in_r_read_reg_90_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [40]),
        .Q(\in_r_read_reg_90_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [41]),
        .Q(\in_r_read_reg_90_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [42]),
        .Q(\in_r_read_reg_90_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [43]),
        .Q(\in_r_read_reg_90_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [44]),
        .Q(\in_r_read_reg_90_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [45]),
        .Q(\in_r_read_reg_90_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [46]),
        .Q(\in_r_read_reg_90_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [47]),
        .Q(\in_r_read_reg_90_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [48]),
        .Q(\in_r_read_reg_90_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [49]),
        .Q(\in_r_read_reg_90_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [4]),
        .Q(\in_r_read_reg_90_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [50]),
        .Q(\in_r_read_reg_90_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [51]),
        .Q(\in_r_read_reg_90_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [52]),
        .Q(\in_r_read_reg_90_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [53]),
        .Q(\in_r_read_reg_90_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [54]),
        .Q(\in_r_read_reg_90_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [55]),
        .Q(\in_r_read_reg_90_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [56]),
        .Q(\in_r_read_reg_90_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [57]),
        .Q(\in_r_read_reg_90_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [58]),
        .Q(\in_r_read_reg_90_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [59]),
        .Q(\in_r_read_reg_90_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [5]),
        .Q(\in_r_read_reg_90_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [60]),
        .Q(\in_r_read_reg_90_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [61]),
        .Q(\in_r_read_reg_90_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[62] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [62]),
        .Q(\in_r_read_reg_90_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[63] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [63]),
        .Q(\in_r_read_reg_90_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [6]),
        .Q(\in_r_read_reg_90_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [7]),
        .Q(\in_r_read_reg_90_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [8]),
        .Q(\in_r_read_reg_90_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \in_r_read_reg_90_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\in_r_read_reg_90_reg[63]_1 [9]),
        .Q(\in_r_read_reg_90_reg[63]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_mul_31ns_32ns_63_2_1
   (\valIn_data_reg_1137_reg[9] ,
    \valIn_data_reg_1137_reg[14] ,
    \valIn_data_reg_1137_reg[18] ,
    D,
    Q,
    IFMCH_curr0,
    ap_clk,
    tmp_product_0,
    \IFMCH_curr[31]_i_2_0 );
  output \valIn_data_reg_1137_reg[9] ;
  output \valIn_data_reg_1137_reg[14] ;
  output \valIn_data_reg_1137_reg[18] ;
  output [62:0]D;
  input [1:0]Q;
  input IFMCH_curr0;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [28:0]\IFMCH_curr[31]_i_2_0 ;

  wire [62:0]D;
  wire IFMCH_curr0;
  wire \IFMCH_curr[31]_i_10_n_3 ;
  wire \IFMCH_curr[31]_i_11_n_3 ;
  wire \IFMCH_curr[31]_i_12_n_3 ;
  wire \IFMCH_curr[31]_i_13_n_3 ;
  wire [28:0]\IFMCH_curr[31]_i_2_0 ;
  wire \IFMCH_curr[31]_i_5_n_3 ;
  wire \IFMCH_curr[31]_i_6_n_3 ;
  wire \IFMCH_curr[31]_i_8_n_3 ;
  wire \IFMCH_curr[31]_i_9_n_3 ;
  wire [1:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire \buff0_reg_n_3_[0] ;
  wire \buff0_reg_n_3_[10] ;
  wire \buff0_reg_n_3_[11] ;
  wire \buff0_reg_n_3_[12] ;
  wire \buff0_reg_n_3_[13] ;
  wire \buff0_reg_n_3_[14] ;
  wire \buff0_reg_n_3_[15] ;
  wire \buff0_reg_n_3_[16] ;
  wire \buff0_reg_n_3_[1] ;
  wire \buff0_reg_n_3_[2] ;
  wire \buff0_reg_n_3_[3] ;
  wire \buff0_reg_n_3_[4] ;
  wire \buff0_reg_n_3_[5] ;
  wire \buff0_reg_n_3_[6] ;
  wire \buff0_reg_n_3_[7] ;
  wire \buff0_reg_n_3_[8] ;
  wire \buff0_reg_n_3_[9] ;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln154_reg_1268[19]_i_2_n_3 ;
  wire \mul_ln154_reg_1268[19]_i_3_n_3 ;
  wire \mul_ln154_reg_1268[19]_i_4_n_3 ;
  wire \mul_ln154_reg_1268[23]_i_2_n_3 ;
  wire \mul_ln154_reg_1268[23]_i_3_n_3 ;
  wire \mul_ln154_reg_1268[23]_i_4_n_3 ;
  wire \mul_ln154_reg_1268[23]_i_5_n_3 ;
  wire \mul_ln154_reg_1268[27]_i_2_n_3 ;
  wire \mul_ln154_reg_1268[27]_i_3_n_3 ;
  wire \mul_ln154_reg_1268[27]_i_4_n_3 ;
  wire \mul_ln154_reg_1268[27]_i_5_n_3 ;
  wire \mul_ln154_reg_1268[31]_i_2_n_3 ;
  wire \mul_ln154_reg_1268[31]_i_3_n_3 ;
  wire \mul_ln154_reg_1268[31]_i_4_n_3 ;
  wire \mul_ln154_reg_1268[31]_i_5_n_3 ;
  wire \mul_ln154_reg_1268[35]_i_2_n_3 ;
  wire \mul_ln154_reg_1268[35]_i_3_n_3 ;
  wire \mul_ln154_reg_1268[35]_i_4_n_3 ;
  wire \mul_ln154_reg_1268[35]_i_5_n_3 ;
  wire \mul_ln154_reg_1268[39]_i_2_n_3 ;
  wire \mul_ln154_reg_1268[39]_i_3_n_3 ;
  wire \mul_ln154_reg_1268[39]_i_4_n_3 ;
  wire \mul_ln154_reg_1268[39]_i_5_n_3 ;
  wire \mul_ln154_reg_1268[43]_i_2_n_3 ;
  wire \mul_ln154_reg_1268[43]_i_3_n_3 ;
  wire \mul_ln154_reg_1268[43]_i_4_n_3 ;
  wire \mul_ln154_reg_1268[43]_i_5_n_3 ;
  wire \mul_ln154_reg_1268[47]_i_2_n_3 ;
  wire \mul_ln154_reg_1268[47]_i_3_n_3 ;
  wire \mul_ln154_reg_1268[47]_i_4_n_3 ;
  wire \mul_ln154_reg_1268[47]_i_5_n_3 ;
  wire \mul_ln154_reg_1268[51]_i_2_n_3 ;
  wire \mul_ln154_reg_1268[51]_i_3_n_3 ;
  wire \mul_ln154_reg_1268[51]_i_4_n_3 ;
  wire \mul_ln154_reg_1268[51]_i_5_n_3 ;
  wire \mul_ln154_reg_1268[55]_i_2_n_3 ;
  wire \mul_ln154_reg_1268[55]_i_3_n_3 ;
  wire \mul_ln154_reg_1268[55]_i_4_n_3 ;
  wire \mul_ln154_reg_1268[55]_i_5_n_3 ;
  wire \mul_ln154_reg_1268[59]_i_2_n_3 ;
  wire \mul_ln154_reg_1268[59]_i_3_n_3 ;
  wire \mul_ln154_reg_1268[59]_i_4_n_3 ;
  wire \mul_ln154_reg_1268[59]_i_5_n_3 ;
  wire \mul_ln154_reg_1268[62]_i_2_n_3 ;
  wire \mul_ln154_reg_1268[62]_i_3_n_3 ;
  wire \mul_ln154_reg_1268[62]_i_4_n_3 ;
  wire \mul_ln154_reg_1268_reg[19]_i_1_n_3 ;
  wire \mul_ln154_reg_1268_reg[19]_i_1_n_4 ;
  wire \mul_ln154_reg_1268_reg[19]_i_1_n_5 ;
  wire \mul_ln154_reg_1268_reg[19]_i_1_n_6 ;
  wire \mul_ln154_reg_1268_reg[23]_i_1_n_3 ;
  wire \mul_ln154_reg_1268_reg[23]_i_1_n_4 ;
  wire \mul_ln154_reg_1268_reg[23]_i_1_n_5 ;
  wire \mul_ln154_reg_1268_reg[23]_i_1_n_6 ;
  wire \mul_ln154_reg_1268_reg[27]_i_1_n_3 ;
  wire \mul_ln154_reg_1268_reg[27]_i_1_n_4 ;
  wire \mul_ln154_reg_1268_reg[27]_i_1_n_5 ;
  wire \mul_ln154_reg_1268_reg[27]_i_1_n_6 ;
  wire \mul_ln154_reg_1268_reg[31]_i_1_n_3 ;
  wire \mul_ln154_reg_1268_reg[31]_i_1_n_4 ;
  wire \mul_ln154_reg_1268_reg[31]_i_1_n_5 ;
  wire \mul_ln154_reg_1268_reg[31]_i_1_n_6 ;
  wire \mul_ln154_reg_1268_reg[35]_i_1_n_3 ;
  wire \mul_ln154_reg_1268_reg[35]_i_1_n_4 ;
  wire \mul_ln154_reg_1268_reg[35]_i_1_n_5 ;
  wire \mul_ln154_reg_1268_reg[35]_i_1_n_6 ;
  wire \mul_ln154_reg_1268_reg[39]_i_1_n_3 ;
  wire \mul_ln154_reg_1268_reg[39]_i_1_n_4 ;
  wire \mul_ln154_reg_1268_reg[39]_i_1_n_5 ;
  wire \mul_ln154_reg_1268_reg[39]_i_1_n_6 ;
  wire \mul_ln154_reg_1268_reg[43]_i_1_n_3 ;
  wire \mul_ln154_reg_1268_reg[43]_i_1_n_4 ;
  wire \mul_ln154_reg_1268_reg[43]_i_1_n_5 ;
  wire \mul_ln154_reg_1268_reg[43]_i_1_n_6 ;
  wire \mul_ln154_reg_1268_reg[47]_i_1_n_3 ;
  wire \mul_ln154_reg_1268_reg[47]_i_1_n_4 ;
  wire \mul_ln154_reg_1268_reg[47]_i_1_n_5 ;
  wire \mul_ln154_reg_1268_reg[47]_i_1_n_6 ;
  wire \mul_ln154_reg_1268_reg[51]_i_1_n_3 ;
  wire \mul_ln154_reg_1268_reg[51]_i_1_n_4 ;
  wire \mul_ln154_reg_1268_reg[51]_i_1_n_5 ;
  wire \mul_ln154_reg_1268_reg[51]_i_1_n_6 ;
  wire \mul_ln154_reg_1268_reg[55]_i_1_n_3 ;
  wire \mul_ln154_reg_1268_reg[55]_i_1_n_4 ;
  wire \mul_ln154_reg_1268_reg[55]_i_1_n_5 ;
  wire \mul_ln154_reg_1268_reg[55]_i_1_n_6 ;
  wire \mul_ln154_reg_1268_reg[59]_i_1_n_3 ;
  wire \mul_ln154_reg_1268_reg[59]_i_1_n_4 ;
  wire \mul_ln154_reg_1268_reg[59]_i_1_n_5 ;
  wire \mul_ln154_reg_1268_reg[59]_i_1_n_6 ;
  wire \mul_ln154_reg_1268_reg[62]_i_1_n_5 ;
  wire \mul_ln154_reg_1268_reg[62]_i_1_n_6 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \valIn_data_reg_1137_reg[14] ;
  wire \valIn_data_reg_1137_reg[18] ;
  wire \valIn_data_reg_1137_reg[9] ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_mul_ln154_reg_1268_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln154_reg_1268_reg[62]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \IFMCH_curr[31]_i_10 
       (.I0(\IFMCH_curr[31]_i_2_0 [9]),
        .I1(\IFMCH_curr[31]_i_2_0 [5]),
        .I2(\IFMCH_curr[31]_i_2_0 [20]),
        .I3(\IFMCH_curr[31]_i_2_0 [3]),
        .O(\IFMCH_curr[31]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \IFMCH_curr[31]_i_11 
       (.I0(\IFMCH_curr[31]_i_2_0 [2]),
        .I1(\IFMCH_curr[31]_i_2_0 [0]),
        .I2(\IFMCH_curr[31]_i_2_0 [4]),
        .I3(\IFMCH_curr[31]_i_2_0 [18]),
        .I4(\IFMCH_curr[31]_i_13_n_3 ),
        .O(\IFMCH_curr[31]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IFMCH_curr[31]_i_12 
       (.I0(\IFMCH_curr[31]_i_2_0 [26]),
        .I1(\IFMCH_curr[31]_i_2_0 [18]),
        .I2(\IFMCH_curr[31]_i_2_0 [27]),
        .I3(\IFMCH_curr[31]_i_2_0 [17]),
        .O(\IFMCH_curr[31]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IFMCH_curr[31]_i_13 
       (.I0(\IFMCH_curr[31]_i_2_0 [23]),
        .I1(\IFMCH_curr[31]_i_2_0 [15]),
        .I2(\IFMCH_curr[31]_i_2_0 [21]),
        .I3(\IFMCH_curr[31]_i_2_0 [8]),
        .O(\IFMCH_curr[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000051)) 
    \IFMCH_curr[31]_i_2 
       (.I0(\IFMCH_curr[31]_i_5_n_3 ),
        .I1(\IFMCH_curr[31]_i_2_0 [16]),
        .I2(\IFMCH_curr[31]_i_2_0 [17]),
        .I3(\IFMCH_curr[31]_i_2_0 [24]),
        .I4(\IFMCH_curr[31]_i_2_0 [6]),
        .I5(\IFMCH_curr[31]_i_6_n_3 ),
        .O(\valIn_data_reg_1137_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IFMCH_curr[31]_i_4 
       (.I0(\IFMCH_curr[31]_i_2_0 [12]),
        .I1(\IFMCH_curr[31]_i_2_0 [27]),
        .I2(\IFMCH_curr[31]_i_2_0 [21]),
        .I3(\IFMCH_curr[31]_i_2_0 [24]),
        .I4(\IFMCH_curr[31]_i_8_n_3 ),
        .I5(\IFMCH_curr[31]_i_9_n_3 ),
        .O(\valIn_data_reg_1137_reg[14] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IFMCH_curr[31]_i_5 
       (.I0(\IFMCH_curr[31]_i_2_0 [14]),
        .I1(\IFMCH_curr[31]_i_2_0 [13]),
        .I2(\IFMCH_curr[31]_i_2_0 [2]),
        .I3(\IFMCH_curr[31]_i_2_0 [1]),
        .O(\IFMCH_curr[31]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IFMCH_curr[31]_i_6 
       (.I0(\IFMCH_curr[31]_i_10_n_3 ),
        .I1(\IFMCH_curr[31]_i_2_0 [14]),
        .I2(\IFMCH_curr[31]_i_2_0 [11]),
        .I3(\IFMCH_curr[31]_i_2_0 [28]),
        .I4(\IFMCH_curr[31]_i_2_0 [12]),
        .I5(\IFMCH_curr[31]_i_11_n_3 ),
        .O(\IFMCH_curr[31]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \IFMCH_curr[31]_i_7 
       (.I0(\IFMCH_curr[31]_i_2_0 [7]),
        .I1(\IFMCH_curr[31]_i_2_0 [8]),
        .I2(\IFMCH_curr[31]_i_2_0 [9]),
        .I3(\IFMCH_curr[31]_i_12_n_3 ),
        .O(\valIn_data_reg_1137_reg[9] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IFMCH_curr[31]_i_8 
       (.I0(\IFMCH_curr[31]_i_2_0 [11]),
        .I1(\IFMCH_curr[31]_i_2_0 [10]),
        .I2(\IFMCH_curr[31]_i_2_0 [20]),
        .I3(\IFMCH_curr[31]_i_2_0 [19]),
        .O(\IFMCH_curr[31]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IFMCH_curr[31]_i_9 
       (.I0(\IFMCH_curr[31]_i_2_0 [26]),
        .I1(\IFMCH_curr[31]_i_2_0 [25]),
        .I2(\IFMCH_curr[31]_i_2_0 [23]),
        .I3(\IFMCH_curr[31]_i_2_0 [22]),
        .O(\IFMCH_curr[31]_i_9_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,tmp_product_0[31:18]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\buff0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff0_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff0_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff0_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\buff0_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\buff0_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\buff0_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\buff0_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\buff0_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\buff0_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff0_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff0_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff0_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff0_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff0_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[17:1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[19]_i_2 
       (.I0(buff0_reg__0_n_106),
        .I1(\buff0_reg_n_3_[2] ),
        .O(\mul_ln154_reg_1268[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[19]_i_3 
       (.I0(buff0_reg__0_n_107),
        .I1(\buff0_reg_n_3_[1] ),
        .O(\mul_ln154_reg_1268[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[19]_i_4 
       (.I0(buff0_reg__0_n_108),
        .I1(\buff0_reg_n_3_[0] ),
        .O(\mul_ln154_reg_1268[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[23]_i_2 
       (.I0(buff0_reg__0_n_102),
        .I1(\buff0_reg_n_3_[6] ),
        .O(\mul_ln154_reg_1268[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[23]_i_3 
       (.I0(buff0_reg__0_n_103),
        .I1(\buff0_reg_n_3_[5] ),
        .O(\mul_ln154_reg_1268[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[23]_i_4 
       (.I0(buff0_reg__0_n_104),
        .I1(\buff0_reg_n_3_[4] ),
        .O(\mul_ln154_reg_1268[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[23]_i_5 
       (.I0(buff0_reg__0_n_105),
        .I1(\buff0_reg_n_3_[3] ),
        .O(\mul_ln154_reg_1268[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[27]_i_2 
       (.I0(buff0_reg__0_n_98),
        .I1(\buff0_reg_n_3_[10] ),
        .O(\mul_ln154_reg_1268[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[27]_i_3 
       (.I0(buff0_reg__0_n_99),
        .I1(\buff0_reg_n_3_[9] ),
        .O(\mul_ln154_reg_1268[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[27]_i_4 
       (.I0(buff0_reg__0_n_100),
        .I1(\buff0_reg_n_3_[8] ),
        .O(\mul_ln154_reg_1268[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[27]_i_5 
       (.I0(buff0_reg__0_n_101),
        .I1(\buff0_reg_n_3_[7] ),
        .O(\mul_ln154_reg_1268[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[31]_i_2 
       (.I0(buff0_reg__0_n_94),
        .I1(\buff0_reg_n_3_[14] ),
        .O(\mul_ln154_reg_1268[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[31]_i_3 
       (.I0(buff0_reg__0_n_95),
        .I1(\buff0_reg_n_3_[13] ),
        .O(\mul_ln154_reg_1268[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[31]_i_4 
       (.I0(buff0_reg__0_n_96),
        .I1(\buff0_reg_n_3_[12] ),
        .O(\mul_ln154_reg_1268[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[31]_i_5 
       (.I0(buff0_reg__0_n_97),
        .I1(\buff0_reg_n_3_[11] ),
        .O(\mul_ln154_reg_1268[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[35]_i_2 
       (.I0(buff0_reg__0_n_90),
        .I1(buff0_reg_n_107),
        .O(\mul_ln154_reg_1268[35]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[35]_i_3 
       (.I0(buff0_reg__0_n_91),
        .I1(buff0_reg_n_108),
        .O(\mul_ln154_reg_1268[35]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[35]_i_4 
       (.I0(buff0_reg__0_n_92),
        .I1(\buff0_reg_n_3_[16] ),
        .O(\mul_ln154_reg_1268[35]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[35]_i_5 
       (.I0(buff0_reg__0_n_93),
        .I1(\buff0_reg_n_3_[15] ),
        .O(\mul_ln154_reg_1268[35]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[39]_i_2 
       (.I0(buff0_reg__0_n_86),
        .I1(buff0_reg_n_103),
        .O(\mul_ln154_reg_1268[39]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[39]_i_3 
       (.I0(buff0_reg__0_n_87),
        .I1(buff0_reg_n_104),
        .O(\mul_ln154_reg_1268[39]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[39]_i_4 
       (.I0(buff0_reg__0_n_88),
        .I1(buff0_reg_n_105),
        .O(\mul_ln154_reg_1268[39]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[39]_i_5 
       (.I0(buff0_reg__0_n_89),
        .I1(buff0_reg_n_106),
        .O(\mul_ln154_reg_1268[39]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[43]_i_2 
       (.I0(buff0_reg__0_n_82),
        .I1(buff0_reg_n_99),
        .O(\mul_ln154_reg_1268[43]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[43]_i_3 
       (.I0(buff0_reg__0_n_83),
        .I1(buff0_reg_n_100),
        .O(\mul_ln154_reg_1268[43]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[43]_i_4 
       (.I0(buff0_reg__0_n_84),
        .I1(buff0_reg_n_101),
        .O(\mul_ln154_reg_1268[43]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[43]_i_5 
       (.I0(buff0_reg__0_n_85),
        .I1(buff0_reg_n_102),
        .O(\mul_ln154_reg_1268[43]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[47]_i_2 
       (.I0(buff0_reg__0_n_78),
        .I1(buff0_reg_n_95),
        .O(\mul_ln154_reg_1268[47]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[47]_i_3 
       (.I0(buff0_reg__0_n_79),
        .I1(buff0_reg_n_96),
        .O(\mul_ln154_reg_1268[47]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[47]_i_4 
       (.I0(buff0_reg__0_n_80),
        .I1(buff0_reg_n_97),
        .O(\mul_ln154_reg_1268[47]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[47]_i_5 
       (.I0(buff0_reg__0_n_81),
        .I1(buff0_reg_n_98),
        .O(\mul_ln154_reg_1268[47]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[51]_i_2 
       (.I0(buff0_reg__0_n_74),
        .I1(buff0_reg_n_91),
        .O(\mul_ln154_reg_1268[51]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[51]_i_3 
       (.I0(buff0_reg__0_n_75),
        .I1(buff0_reg_n_92),
        .O(\mul_ln154_reg_1268[51]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[51]_i_4 
       (.I0(buff0_reg__0_n_76),
        .I1(buff0_reg_n_93),
        .O(\mul_ln154_reg_1268[51]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[51]_i_5 
       (.I0(buff0_reg__0_n_77),
        .I1(buff0_reg_n_94),
        .O(\mul_ln154_reg_1268[51]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[55]_i_2 
       (.I0(buff0_reg__0_n_70),
        .I1(buff0_reg_n_87),
        .O(\mul_ln154_reg_1268[55]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[55]_i_3 
       (.I0(buff0_reg__0_n_71),
        .I1(buff0_reg_n_88),
        .O(\mul_ln154_reg_1268[55]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[55]_i_4 
       (.I0(buff0_reg__0_n_72),
        .I1(buff0_reg_n_89),
        .O(\mul_ln154_reg_1268[55]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[55]_i_5 
       (.I0(buff0_reg__0_n_73),
        .I1(buff0_reg_n_90),
        .O(\mul_ln154_reg_1268[55]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[59]_i_2 
       (.I0(buff0_reg__0_n_66),
        .I1(buff0_reg_n_83),
        .O(\mul_ln154_reg_1268[59]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[59]_i_3 
       (.I0(buff0_reg__0_n_67),
        .I1(buff0_reg_n_84),
        .O(\mul_ln154_reg_1268[59]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[59]_i_4 
       (.I0(buff0_reg__0_n_68),
        .I1(buff0_reg_n_85),
        .O(\mul_ln154_reg_1268[59]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[59]_i_5 
       (.I0(buff0_reg__0_n_69),
        .I1(buff0_reg_n_86),
        .O(\mul_ln154_reg_1268[59]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[62]_i_2 
       (.I0(buff0_reg__0_n_63),
        .I1(buff0_reg_n_80),
        .O(\mul_ln154_reg_1268[62]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[62]_i_3 
       (.I0(buff0_reg__0_n_64),
        .I1(buff0_reg_n_81),
        .O(\mul_ln154_reg_1268[62]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_reg_1268[62]_i_4 
       (.I0(buff0_reg__0_n_65),
        .I1(buff0_reg_n_82),
        .O(\mul_ln154_reg_1268[62]_i_4_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1268_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln154_reg_1268_reg[19]_i_1_n_3 ,\mul_ln154_reg_1268_reg[19]_i_1_n_4 ,\mul_ln154_reg_1268_reg[19]_i_1_n_5 ,\mul_ln154_reg_1268_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln154_reg_1268[19]_i_2_n_3 ,\mul_ln154_reg_1268[19]_i_3_n_3 ,\mul_ln154_reg_1268[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1268_reg[23]_i_1 
       (.CI(\mul_ln154_reg_1268_reg[19]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1268_reg[23]_i_1_n_3 ,\mul_ln154_reg_1268_reg[23]_i_1_n_4 ,\mul_ln154_reg_1268_reg[23]_i_1_n_5 ,\mul_ln154_reg_1268_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .O(D[23:20]),
        .S({\mul_ln154_reg_1268[23]_i_2_n_3 ,\mul_ln154_reg_1268[23]_i_3_n_3 ,\mul_ln154_reg_1268[23]_i_4_n_3 ,\mul_ln154_reg_1268[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1268_reg[27]_i_1 
       (.CI(\mul_ln154_reg_1268_reg[23]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1268_reg[27]_i_1_n_3 ,\mul_ln154_reg_1268_reg[27]_i_1_n_4 ,\mul_ln154_reg_1268_reg[27]_i_1_n_5 ,\mul_ln154_reg_1268_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101}),
        .O(D[27:24]),
        .S({\mul_ln154_reg_1268[27]_i_2_n_3 ,\mul_ln154_reg_1268[27]_i_3_n_3 ,\mul_ln154_reg_1268[27]_i_4_n_3 ,\mul_ln154_reg_1268[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1268_reg[31]_i_1 
       (.CI(\mul_ln154_reg_1268_reg[27]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1268_reg[31]_i_1_n_3 ,\mul_ln154_reg_1268_reg[31]_i_1_n_4 ,\mul_ln154_reg_1268_reg[31]_i_1_n_5 ,\mul_ln154_reg_1268_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97}),
        .O(D[31:28]),
        .S({\mul_ln154_reg_1268[31]_i_2_n_3 ,\mul_ln154_reg_1268[31]_i_3_n_3 ,\mul_ln154_reg_1268[31]_i_4_n_3 ,\mul_ln154_reg_1268[31]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1268_reg[35]_i_1 
       (.CI(\mul_ln154_reg_1268_reg[31]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1268_reg[35]_i_1_n_3 ,\mul_ln154_reg_1268_reg[35]_i_1_n_4 ,\mul_ln154_reg_1268_reg[35]_i_1_n_5 ,\mul_ln154_reg_1268_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93}),
        .O(D[35:32]),
        .S({\mul_ln154_reg_1268[35]_i_2_n_3 ,\mul_ln154_reg_1268[35]_i_3_n_3 ,\mul_ln154_reg_1268[35]_i_4_n_3 ,\mul_ln154_reg_1268[35]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1268_reg[39]_i_1 
       (.CI(\mul_ln154_reg_1268_reg[35]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1268_reg[39]_i_1_n_3 ,\mul_ln154_reg_1268_reg[39]_i_1_n_4 ,\mul_ln154_reg_1268_reg[39]_i_1_n_5 ,\mul_ln154_reg_1268_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89}),
        .O(D[39:36]),
        .S({\mul_ln154_reg_1268[39]_i_2_n_3 ,\mul_ln154_reg_1268[39]_i_3_n_3 ,\mul_ln154_reg_1268[39]_i_4_n_3 ,\mul_ln154_reg_1268[39]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1268_reg[43]_i_1 
       (.CI(\mul_ln154_reg_1268_reg[39]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1268_reg[43]_i_1_n_3 ,\mul_ln154_reg_1268_reg[43]_i_1_n_4 ,\mul_ln154_reg_1268_reg[43]_i_1_n_5 ,\mul_ln154_reg_1268_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85}),
        .O(D[43:40]),
        .S({\mul_ln154_reg_1268[43]_i_2_n_3 ,\mul_ln154_reg_1268[43]_i_3_n_3 ,\mul_ln154_reg_1268[43]_i_4_n_3 ,\mul_ln154_reg_1268[43]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1268_reg[47]_i_1 
       (.CI(\mul_ln154_reg_1268_reg[43]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1268_reg[47]_i_1_n_3 ,\mul_ln154_reg_1268_reg[47]_i_1_n_4 ,\mul_ln154_reg_1268_reg[47]_i_1_n_5 ,\mul_ln154_reg_1268_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81}),
        .O(D[47:44]),
        .S({\mul_ln154_reg_1268[47]_i_2_n_3 ,\mul_ln154_reg_1268[47]_i_3_n_3 ,\mul_ln154_reg_1268[47]_i_4_n_3 ,\mul_ln154_reg_1268[47]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1268_reg[51]_i_1 
       (.CI(\mul_ln154_reg_1268_reg[47]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1268_reg[51]_i_1_n_3 ,\mul_ln154_reg_1268_reg[51]_i_1_n_4 ,\mul_ln154_reg_1268_reg[51]_i_1_n_5 ,\mul_ln154_reg_1268_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77}),
        .O(D[51:48]),
        .S({\mul_ln154_reg_1268[51]_i_2_n_3 ,\mul_ln154_reg_1268[51]_i_3_n_3 ,\mul_ln154_reg_1268[51]_i_4_n_3 ,\mul_ln154_reg_1268[51]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1268_reg[55]_i_1 
       (.CI(\mul_ln154_reg_1268_reg[51]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1268_reg[55]_i_1_n_3 ,\mul_ln154_reg_1268_reg[55]_i_1_n_4 ,\mul_ln154_reg_1268_reg[55]_i_1_n_5 ,\mul_ln154_reg_1268_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73}),
        .O(D[55:52]),
        .S({\mul_ln154_reg_1268[55]_i_2_n_3 ,\mul_ln154_reg_1268[55]_i_3_n_3 ,\mul_ln154_reg_1268[55]_i_4_n_3 ,\mul_ln154_reg_1268[55]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1268_reg[59]_i_1 
       (.CI(\mul_ln154_reg_1268_reg[55]_i_1_n_3 ),
        .CO({\mul_ln154_reg_1268_reg[59]_i_1_n_3 ,\mul_ln154_reg_1268_reg[59]_i_1_n_4 ,\mul_ln154_reg_1268_reg[59]_i_1_n_5 ,\mul_ln154_reg_1268_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69}),
        .O(D[59:56]),
        .S({\mul_ln154_reg_1268[59]_i_2_n_3 ,\mul_ln154_reg_1268[59]_i_3_n_3 ,\mul_ln154_reg_1268[59]_i_4_n_3 ,\mul_ln154_reg_1268[59]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_reg_1268_reg[62]_i_1 
       (.CI(\mul_ln154_reg_1268_reg[59]_i_1_n_3 ),
        .CO({\NLW_mul_ln154_reg_1268_reg[62]_i_1_CO_UNCONNECTED [3:2],\mul_ln154_reg_1268_reg[62]_i_1_n_5 ,\mul_ln154_reg_1268_reg[62]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buff0_reg__0_n_64,buff0_reg__0_n_65}),
        .O({\NLW_mul_ln154_reg_1268_reg[62]_i_1_O_UNCONNECTED [3],D[62:60]}),
        .S({1'b0,\mul_ln154_reg_1268[62]_i_2_n_3 ,\mul_ln154_reg_1268[62]_i_3_n_3 ,\mul_ln154_reg_1268[62]_i_4_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,tmp_product_0[31:18]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[17:1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_mul_32ns_31ns_63_2_1
   (D,
    Q,
    IFMCH_curr0,
    ap_clk,
    buff0_reg_0);
  output [62:0]D;
  input [1:0]Q;
  input IFMCH_curr0;
  input ap_clk;
  input [31:0]buff0_reg_0;

  wire [62:0]D;
  wire IFMCH_curr0;
  wire [1:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_3 ;
  wire [31:0]buff0_reg_0;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire \buff0_reg_n_3_[0] ;
  wire \buff0_reg_n_3_[10] ;
  wire \buff0_reg_n_3_[11] ;
  wire \buff0_reg_n_3_[12] ;
  wire \buff0_reg_n_3_[13] ;
  wire \buff0_reg_n_3_[14] ;
  wire \buff0_reg_n_3_[15] ;
  wire \buff0_reg_n_3_[16] ;
  wire \buff0_reg_n_3_[1] ;
  wire \buff0_reg_n_3_[2] ;
  wire \buff0_reg_n_3_[3] ;
  wire \buff0_reg_n_3_[4] ;
  wire \buff0_reg_n_3_[5] ;
  wire \buff0_reg_n_3_[6] ;
  wire \buff0_reg_n_3_[7] ;
  wire \buff0_reg_n_3_[8] ;
  wire \buff0_reg_n_3_[9] ;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \mul_ln154_1_reg_1273[19]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1273[19]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1273[19]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1273[23]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1273[23]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1273[23]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1273[23]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1273[27]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1273[27]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1273[27]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1273[27]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1273[31]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1273[31]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1273[31]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1273[31]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1273[35]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1273[35]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1273[35]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1273[35]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1273[39]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1273[39]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1273[39]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1273[39]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1273[43]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1273[43]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1273[43]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1273[43]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1273[47]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1273[47]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1273[47]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1273[47]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1273[51]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1273[51]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1273[51]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1273[51]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1273[55]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1273[55]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1273[55]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1273[55]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1273[59]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1273[59]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1273[59]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1273[59]_i_5_n_3 ;
  wire \mul_ln154_1_reg_1273[62]_i_2_n_3 ;
  wire \mul_ln154_1_reg_1273[62]_i_3_n_3 ;
  wire \mul_ln154_1_reg_1273[62]_i_4_n_3 ;
  wire \mul_ln154_1_reg_1273_reg[19]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1273_reg[19]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1273_reg[19]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1273_reg[19]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1273_reg[23]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1273_reg[23]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1273_reg[23]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1273_reg[23]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1273_reg[27]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1273_reg[27]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1273_reg[27]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1273_reg[27]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1273_reg[31]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1273_reg[31]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1273_reg[31]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1273_reg[31]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1273_reg[35]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1273_reg[35]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1273_reg[35]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1273_reg[35]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1273_reg[39]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1273_reg[39]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1273_reg[39]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1273_reg[39]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1273_reg[43]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1273_reg[43]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1273_reg[43]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1273_reg[43]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1273_reg[47]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1273_reg[47]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1273_reg[47]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1273_reg[47]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1273_reg[51]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1273_reg[51]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1273_reg[51]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1273_reg[51]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1273_reg[55]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1273_reg[55]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1273_reg[55]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1273_reg[55]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1273_reg[59]_i_1_n_3 ;
  wire \mul_ln154_1_reg_1273_reg[59]_i_1_n_4 ;
  wire \mul_ln154_1_reg_1273_reg[59]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1273_reg[59]_i_1_n_6 ;
  wire \mul_ln154_1_reg_1273_reg[62]_i_1_n_5 ;
  wire \mul_ln154_1_reg_1273_reg[62]_i_1_n_6 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_mul_ln154_1_reg_1273_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln154_1_reg_1273_reg[62]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,buff0_reg_0[31:18]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_108),
        .Q(\buff0_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff0_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff0_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff0_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\buff0_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\buff0_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\buff0_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\buff0_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(\buff0_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_107),
        .Q(\buff0_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_106),
        .Q(\buff0_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff0_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff0_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff0_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff0_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff0_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff0_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff0_reg_n_3_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,buff0_reg_0[31:18]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[19]_i_2 
       (.I0(buff0_reg__0_n_106),
        .I1(\buff0_reg_n_3_[2] ),
        .O(\mul_ln154_1_reg_1273[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[19]_i_3 
       (.I0(buff0_reg__0_n_107),
        .I1(\buff0_reg_n_3_[1] ),
        .O(\mul_ln154_1_reg_1273[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[19]_i_4 
       (.I0(buff0_reg__0_n_108),
        .I1(\buff0_reg_n_3_[0] ),
        .O(\mul_ln154_1_reg_1273[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[23]_i_2 
       (.I0(buff0_reg__0_n_102),
        .I1(\buff0_reg_n_3_[6] ),
        .O(\mul_ln154_1_reg_1273[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[23]_i_3 
       (.I0(buff0_reg__0_n_103),
        .I1(\buff0_reg_n_3_[5] ),
        .O(\mul_ln154_1_reg_1273[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[23]_i_4 
       (.I0(buff0_reg__0_n_104),
        .I1(\buff0_reg_n_3_[4] ),
        .O(\mul_ln154_1_reg_1273[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[23]_i_5 
       (.I0(buff0_reg__0_n_105),
        .I1(\buff0_reg_n_3_[3] ),
        .O(\mul_ln154_1_reg_1273[23]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[27]_i_2 
       (.I0(buff0_reg__0_n_98),
        .I1(\buff0_reg_n_3_[10] ),
        .O(\mul_ln154_1_reg_1273[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[27]_i_3 
       (.I0(buff0_reg__0_n_99),
        .I1(\buff0_reg_n_3_[9] ),
        .O(\mul_ln154_1_reg_1273[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[27]_i_4 
       (.I0(buff0_reg__0_n_100),
        .I1(\buff0_reg_n_3_[8] ),
        .O(\mul_ln154_1_reg_1273[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[27]_i_5 
       (.I0(buff0_reg__0_n_101),
        .I1(\buff0_reg_n_3_[7] ),
        .O(\mul_ln154_1_reg_1273[27]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[31]_i_2 
       (.I0(buff0_reg__0_n_94),
        .I1(\buff0_reg_n_3_[14] ),
        .O(\mul_ln154_1_reg_1273[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[31]_i_3 
       (.I0(buff0_reg__0_n_95),
        .I1(\buff0_reg_n_3_[13] ),
        .O(\mul_ln154_1_reg_1273[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[31]_i_4 
       (.I0(buff0_reg__0_n_96),
        .I1(\buff0_reg_n_3_[12] ),
        .O(\mul_ln154_1_reg_1273[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[31]_i_5 
       (.I0(buff0_reg__0_n_97),
        .I1(\buff0_reg_n_3_[11] ),
        .O(\mul_ln154_1_reg_1273[31]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[35]_i_2 
       (.I0(buff0_reg__0_n_90),
        .I1(buff0_reg_n_107),
        .O(\mul_ln154_1_reg_1273[35]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[35]_i_3 
       (.I0(buff0_reg__0_n_91),
        .I1(buff0_reg_n_108),
        .O(\mul_ln154_1_reg_1273[35]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[35]_i_4 
       (.I0(buff0_reg__0_n_92),
        .I1(\buff0_reg_n_3_[16] ),
        .O(\mul_ln154_1_reg_1273[35]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[35]_i_5 
       (.I0(buff0_reg__0_n_93),
        .I1(\buff0_reg_n_3_[15] ),
        .O(\mul_ln154_1_reg_1273[35]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[39]_i_2 
       (.I0(buff0_reg__0_n_86),
        .I1(buff0_reg_n_103),
        .O(\mul_ln154_1_reg_1273[39]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[39]_i_3 
       (.I0(buff0_reg__0_n_87),
        .I1(buff0_reg_n_104),
        .O(\mul_ln154_1_reg_1273[39]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[39]_i_4 
       (.I0(buff0_reg__0_n_88),
        .I1(buff0_reg_n_105),
        .O(\mul_ln154_1_reg_1273[39]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[39]_i_5 
       (.I0(buff0_reg__0_n_89),
        .I1(buff0_reg_n_106),
        .O(\mul_ln154_1_reg_1273[39]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[43]_i_2 
       (.I0(buff0_reg__0_n_82),
        .I1(buff0_reg_n_99),
        .O(\mul_ln154_1_reg_1273[43]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[43]_i_3 
       (.I0(buff0_reg__0_n_83),
        .I1(buff0_reg_n_100),
        .O(\mul_ln154_1_reg_1273[43]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[43]_i_4 
       (.I0(buff0_reg__0_n_84),
        .I1(buff0_reg_n_101),
        .O(\mul_ln154_1_reg_1273[43]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[43]_i_5 
       (.I0(buff0_reg__0_n_85),
        .I1(buff0_reg_n_102),
        .O(\mul_ln154_1_reg_1273[43]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[47]_i_2 
       (.I0(buff0_reg__0_n_78),
        .I1(buff0_reg_n_95),
        .O(\mul_ln154_1_reg_1273[47]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[47]_i_3 
       (.I0(buff0_reg__0_n_79),
        .I1(buff0_reg_n_96),
        .O(\mul_ln154_1_reg_1273[47]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[47]_i_4 
       (.I0(buff0_reg__0_n_80),
        .I1(buff0_reg_n_97),
        .O(\mul_ln154_1_reg_1273[47]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[47]_i_5 
       (.I0(buff0_reg__0_n_81),
        .I1(buff0_reg_n_98),
        .O(\mul_ln154_1_reg_1273[47]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[51]_i_2 
       (.I0(buff0_reg__0_n_74),
        .I1(buff0_reg_n_91),
        .O(\mul_ln154_1_reg_1273[51]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[51]_i_3 
       (.I0(buff0_reg__0_n_75),
        .I1(buff0_reg_n_92),
        .O(\mul_ln154_1_reg_1273[51]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[51]_i_4 
       (.I0(buff0_reg__0_n_76),
        .I1(buff0_reg_n_93),
        .O(\mul_ln154_1_reg_1273[51]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[51]_i_5 
       (.I0(buff0_reg__0_n_77),
        .I1(buff0_reg_n_94),
        .O(\mul_ln154_1_reg_1273[51]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[55]_i_2 
       (.I0(buff0_reg__0_n_70),
        .I1(buff0_reg_n_87),
        .O(\mul_ln154_1_reg_1273[55]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[55]_i_3 
       (.I0(buff0_reg__0_n_71),
        .I1(buff0_reg_n_88),
        .O(\mul_ln154_1_reg_1273[55]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[55]_i_4 
       (.I0(buff0_reg__0_n_72),
        .I1(buff0_reg_n_89),
        .O(\mul_ln154_1_reg_1273[55]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[55]_i_5 
       (.I0(buff0_reg__0_n_73),
        .I1(buff0_reg_n_90),
        .O(\mul_ln154_1_reg_1273[55]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[59]_i_2 
       (.I0(buff0_reg__0_n_66),
        .I1(buff0_reg_n_83),
        .O(\mul_ln154_1_reg_1273[59]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[59]_i_3 
       (.I0(buff0_reg__0_n_67),
        .I1(buff0_reg_n_84),
        .O(\mul_ln154_1_reg_1273[59]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[59]_i_4 
       (.I0(buff0_reg__0_n_68),
        .I1(buff0_reg_n_85),
        .O(\mul_ln154_1_reg_1273[59]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[59]_i_5 
       (.I0(buff0_reg__0_n_69),
        .I1(buff0_reg_n_86),
        .O(\mul_ln154_1_reg_1273[59]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[62]_i_2 
       (.I0(buff0_reg__0_n_63),
        .I1(buff0_reg_n_80),
        .O(\mul_ln154_1_reg_1273[62]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[62]_i_3 
       (.I0(buff0_reg__0_n_64),
        .I1(buff0_reg_n_81),
        .O(\mul_ln154_1_reg_1273[62]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln154_1_reg_1273[62]_i_4 
       (.I0(buff0_reg__0_n_65),
        .I1(buff0_reg_n_82),
        .O(\mul_ln154_1_reg_1273[62]_i_4_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1273_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln154_1_reg_1273_reg[19]_i_1_n_3 ,\mul_ln154_1_reg_1273_reg[19]_i_1_n_4 ,\mul_ln154_1_reg_1273_reg[19]_i_1_n_5 ,\mul_ln154_1_reg_1273_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln154_1_reg_1273[19]_i_2_n_3 ,\mul_ln154_1_reg_1273[19]_i_3_n_3 ,\mul_ln154_1_reg_1273[19]_i_4_n_3 ,\buff0_reg[16]__0_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1273_reg[23]_i_1 
       (.CI(\mul_ln154_1_reg_1273_reg[19]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1273_reg[23]_i_1_n_3 ,\mul_ln154_1_reg_1273_reg[23]_i_1_n_4 ,\mul_ln154_1_reg_1273_reg[23]_i_1_n_5 ,\mul_ln154_1_reg_1273_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .O(D[23:20]),
        .S({\mul_ln154_1_reg_1273[23]_i_2_n_3 ,\mul_ln154_1_reg_1273[23]_i_3_n_3 ,\mul_ln154_1_reg_1273[23]_i_4_n_3 ,\mul_ln154_1_reg_1273[23]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1273_reg[27]_i_1 
       (.CI(\mul_ln154_1_reg_1273_reg[23]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1273_reg[27]_i_1_n_3 ,\mul_ln154_1_reg_1273_reg[27]_i_1_n_4 ,\mul_ln154_1_reg_1273_reg[27]_i_1_n_5 ,\mul_ln154_1_reg_1273_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101}),
        .O(D[27:24]),
        .S({\mul_ln154_1_reg_1273[27]_i_2_n_3 ,\mul_ln154_1_reg_1273[27]_i_3_n_3 ,\mul_ln154_1_reg_1273[27]_i_4_n_3 ,\mul_ln154_1_reg_1273[27]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1273_reg[31]_i_1 
       (.CI(\mul_ln154_1_reg_1273_reg[27]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1273_reg[31]_i_1_n_3 ,\mul_ln154_1_reg_1273_reg[31]_i_1_n_4 ,\mul_ln154_1_reg_1273_reg[31]_i_1_n_5 ,\mul_ln154_1_reg_1273_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97}),
        .O(D[31:28]),
        .S({\mul_ln154_1_reg_1273[31]_i_2_n_3 ,\mul_ln154_1_reg_1273[31]_i_3_n_3 ,\mul_ln154_1_reg_1273[31]_i_4_n_3 ,\mul_ln154_1_reg_1273[31]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1273_reg[35]_i_1 
       (.CI(\mul_ln154_1_reg_1273_reg[31]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1273_reg[35]_i_1_n_3 ,\mul_ln154_1_reg_1273_reg[35]_i_1_n_4 ,\mul_ln154_1_reg_1273_reg[35]_i_1_n_5 ,\mul_ln154_1_reg_1273_reg[35]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93}),
        .O(D[35:32]),
        .S({\mul_ln154_1_reg_1273[35]_i_2_n_3 ,\mul_ln154_1_reg_1273[35]_i_3_n_3 ,\mul_ln154_1_reg_1273[35]_i_4_n_3 ,\mul_ln154_1_reg_1273[35]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1273_reg[39]_i_1 
       (.CI(\mul_ln154_1_reg_1273_reg[35]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1273_reg[39]_i_1_n_3 ,\mul_ln154_1_reg_1273_reg[39]_i_1_n_4 ,\mul_ln154_1_reg_1273_reg[39]_i_1_n_5 ,\mul_ln154_1_reg_1273_reg[39]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89}),
        .O(D[39:36]),
        .S({\mul_ln154_1_reg_1273[39]_i_2_n_3 ,\mul_ln154_1_reg_1273[39]_i_3_n_3 ,\mul_ln154_1_reg_1273[39]_i_4_n_3 ,\mul_ln154_1_reg_1273[39]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1273_reg[43]_i_1 
       (.CI(\mul_ln154_1_reg_1273_reg[39]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1273_reg[43]_i_1_n_3 ,\mul_ln154_1_reg_1273_reg[43]_i_1_n_4 ,\mul_ln154_1_reg_1273_reg[43]_i_1_n_5 ,\mul_ln154_1_reg_1273_reg[43]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85}),
        .O(D[43:40]),
        .S({\mul_ln154_1_reg_1273[43]_i_2_n_3 ,\mul_ln154_1_reg_1273[43]_i_3_n_3 ,\mul_ln154_1_reg_1273[43]_i_4_n_3 ,\mul_ln154_1_reg_1273[43]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1273_reg[47]_i_1 
       (.CI(\mul_ln154_1_reg_1273_reg[43]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1273_reg[47]_i_1_n_3 ,\mul_ln154_1_reg_1273_reg[47]_i_1_n_4 ,\mul_ln154_1_reg_1273_reg[47]_i_1_n_5 ,\mul_ln154_1_reg_1273_reg[47]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81}),
        .O(D[47:44]),
        .S({\mul_ln154_1_reg_1273[47]_i_2_n_3 ,\mul_ln154_1_reg_1273[47]_i_3_n_3 ,\mul_ln154_1_reg_1273[47]_i_4_n_3 ,\mul_ln154_1_reg_1273[47]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1273_reg[51]_i_1 
       (.CI(\mul_ln154_1_reg_1273_reg[47]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1273_reg[51]_i_1_n_3 ,\mul_ln154_1_reg_1273_reg[51]_i_1_n_4 ,\mul_ln154_1_reg_1273_reg[51]_i_1_n_5 ,\mul_ln154_1_reg_1273_reg[51]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77}),
        .O(D[51:48]),
        .S({\mul_ln154_1_reg_1273[51]_i_2_n_3 ,\mul_ln154_1_reg_1273[51]_i_3_n_3 ,\mul_ln154_1_reg_1273[51]_i_4_n_3 ,\mul_ln154_1_reg_1273[51]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1273_reg[55]_i_1 
       (.CI(\mul_ln154_1_reg_1273_reg[51]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1273_reg[55]_i_1_n_3 ,\mul_ln154_1_reg_1273_reg[55]_i_1_n_4 ,\mul_ln154_1_reg_1273_reg[55]_i_1_n_5 ,\mul_ln154_1_reg_1273_reg[55]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73}),
        .O(D[55:52]),
        .S({\mul_ln154_1_reg_1273[55]_i_2_n_3 ,\mul_ln154_1_reg_1273[55]_i_3_n_3 ,\mul_ln154_1_reg_1273[55]_i_4_n_3 ,\mul_ln154_1_reg_1273[55]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1273_reg[59]_i_1 
       (.CI(\mul_ln154_1_reg_1273_reg[55]_i_1_n_3 ),
        .CO({\mul_ln154_1_reg_1273_reg[59]_i_1_n_3 ,\mul_ln154_1_reg_1273_reg[59]_i_1_n_4 ,\mul_ln154_1_reg_1273_reg[59]_i_1_n_5 ,\mul_ln154_1_reg_1273_reg[59]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69}),
        .O(D[59:56]),
        .S({\mul_ln154_1_reg_1273[59]_i_2_n_3 ,\mul_ln154_1_reg_1273[59]_i_3_n_3 ,\mul_ln154_1_reg_1273[59]_i_4_n_3 ,\mul_ln154_1_reg_1273[59]_i_5_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln154_1_reg_1273_reg[62]_i_1 
       (.CI(\mul_ln154_1_reg_1273_reg[59]_i_1_n_3 ),
        .CO({\NLW_mul_ln154_1_reg_1273_reg[62]_i_1_CO_UNCONNECTED [3:2],\mul_ln154_1_reg_1273_reg[62]_i_1_n_5 ,\mul_ln154_1_reg_1273_reg[62]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buff0_reg__0_n_64,buff0_reg__0_n_65}),
        .O({\NLW_mul_ln154_1_reg_1273_reg[62]_i_1_O_UNCONNECTED [3],D[62:60]}),
        .S({1'b0,\mul_ln154_1_reg_1273[62]_i_2_n_3 ,\mul_ln154_1_reg_1273[62]_i_3_n_3 ,\mul_ln154_1_reg_1273[62]_i_4_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[17:1]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,buff0_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(IFMCH_curr0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff0_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,buff0_reg_0[17:1]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(IFMCH_curr0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_mul_32s_32s_32_1_1
   (D,
    Q,
    \KER_size_0_reg_1178[31]_i_31_0 );
  output [31:0]D;
  input [31:0]Q;
  input [31:0]\KER_size_0_reg_1178[31]_i_31_0 ;

  wire [31:0]D;
  wire \KER_size_0_reg_1178[13]_i_11_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_12_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_13_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_14_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_15_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_16_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_17_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_2_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_3_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_4_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_5_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_6_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_7_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_8_n_3 ;
  wire \KER_size_0_reg_1178[13]_i_9_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_12_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_13_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_14_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_15_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_16_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_17_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_18_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_19_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_20_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_21_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_22_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_23_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_24_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_25_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_26_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_27_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_2_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_3_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_4_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_5_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_6_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_7_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_8_n_3 ;
  wire \KER_size_0_reg_1178[17]_i_9_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_100_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_12_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_13_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_14_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_15_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_16_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_17_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_18_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_19_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_20_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_21_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_22_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_23_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_24_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_25_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_26_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_27_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_2_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_34_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_35_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_36_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_37_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_38_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_39_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_3_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_40_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_41_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_42_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_43_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_44_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_45_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_46_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_47_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_48_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_49_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_4_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_50_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_51_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_52_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_53_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_54_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_55_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_56_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_57_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_58_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_59_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_5_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_60_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_61_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_62_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_63_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_64_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_65_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_66_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_67_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_68_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_69_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_6_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_70_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_71_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_72_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_73_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_74_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_75_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_76_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_77_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_78_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_79_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_7_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_80_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_81_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_82_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_83_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_84_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_85_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_86_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_87_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_88_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_89_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_8_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_90_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_91_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_92_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_93_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_94_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_95_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_96_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_97_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_98_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_99_n_3 ;
  wire \KER_size_0_reg_1178[21]_i_9_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_100_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_101_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_102_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_103_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_104_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_105_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_106_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_107_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_108_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_109_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_110_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_111_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_112_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_113_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_114_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_115_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_116_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_117_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_118_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_119_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_120_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_121_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_122_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_14_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_15_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_16_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_17_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_18_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_19_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_20_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_21_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_22_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_23_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_24_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_25_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_26_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_27_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_28_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_29_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_2_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_30_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_31_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_32_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_33_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_34_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_35_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_36_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_37_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_38_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_39_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_3_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_40_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_41_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_42_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_43_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_44_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_4_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_51_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_52_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_53_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_54_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_55_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_56_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_57_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_58_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_59_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_5_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_60_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_61_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_62_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_63_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_64_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_65_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_66_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_67_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_68_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_69_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_6_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_70_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_71_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_72_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_73_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_74_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_75_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_76_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_77_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_78_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_79_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_7_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_80_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_81_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_82_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_83_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_84_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_85_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_86_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_87_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_88_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_89_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_8_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_90_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_91_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_92_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_93_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_94_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_95_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_96_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_97_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_98_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_99_n_3 ;
  wire \KER_size_0_reg_1178[25]_i_9_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_100_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_101_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_102_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_103_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_104_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_105_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_106_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_107_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_108_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_109_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_110_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_111_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_112_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_113_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_114_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_115_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_116_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_117_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_118_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_119_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_120_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_121_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_122_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_123_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_124_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_125_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_126_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_127_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_128_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_129_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_130_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_131_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_132_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_133_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_134_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_135_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_136_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_137_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_138_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_139_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_13_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_140_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_141_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_142_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_143_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_144_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_145_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_146_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_147_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_148_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_149_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_14_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_150_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_151_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_152_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_153_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_15_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_16_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_17_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_18_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_19_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_20_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_21_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_22_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_23_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_24_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_25_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_26_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_27_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_28_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_29_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_2_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_30_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_31_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_32_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_33_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_34_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_35_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_36_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_3_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_46_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_47_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_48_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_49_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_4_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_50_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_51_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_52_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_53_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_54_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_55_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_56_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_57_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_58_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_59_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_5_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_60_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_61_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_62_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_63_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_64_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_65_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_66_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_67_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_68_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_69_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_6_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_70_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_71_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_72_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_73_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_74_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_75_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_76_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_77_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_78_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_79_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_7_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_80_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_81_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_82_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_83_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_84_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_85_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_86_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_87_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_88_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_89_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_8_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_90_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_91_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_92_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_93_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_94_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_95_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_96_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_97_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_98_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_99_n_3 ;
  wire \KER_size_0_reg_1178[29]_i_9_n_3 ;
  wire \KER_size_0_reg_1178[2]_i_2_n_3 ;
  wire \KER_size_0_reg_1178[2]_i_3_n_3 ;
  wire \KER_size_0_reg_1178[2]_i_4_n_3 ;
  wire \KER_size_0_reg_1178[2]_i_5_n_3 ;
  wire \KER_size_0_reg_1178[2]_i_6_n_3 ;
  wire \KER_size_0_reg_1178[2]_i_7_n_3 ;
  wire \KER_size_0_reg_1178[2]_i_8_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_100_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_101_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_102_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_103_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_104_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_105_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_106_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_107_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_108_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_109_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_10_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_110_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_111_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_112_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_113_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_114_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_115_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_116_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_117_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_118_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_119_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_11_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_120_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_121_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_122_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_123_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_124_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_125_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_126_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_127_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_128_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_129_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_12_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_130_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_131_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_132_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_133_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_134_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_135_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_136_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_137_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_138_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_139_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_13_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_140_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_141_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_142_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_143_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_144_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_145_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_146_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_147_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_148_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_149_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_14_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_150_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_151_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_152_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_153_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_154_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_155_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_156_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_157_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_158_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_159_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_160_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_161_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_162_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_163_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_164_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_165_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_166_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_167_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_168_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_169_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_16_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_170_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_171_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_172_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_173_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_174_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_175_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_176_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_177_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_178_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_179_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_17_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_180_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_181_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_182_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_183_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_184_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_185_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_186_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_187_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_188_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_189_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_18_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_190_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_191_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_192_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_193_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_19_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_20_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_21_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_22_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_23_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_24_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_25_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_26_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_27_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_28_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_29_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_2_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_30_n_3 ;
  wire [31:0]\KER_size_0_reg_1178[31]_i_31_0 ;
  wire \KER_size_0_reg_1178[31]_i_31_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_32_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_38_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_39_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_3_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_40_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_41_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_42_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_43_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_44_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_45_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_46_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_4_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_54_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_55_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_56_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_57_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_58_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_59_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_60_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_61_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_62_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_63_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_64_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_65_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_66_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_67_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_68_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_69_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_70_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_71_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_72_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_73_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_74_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_75_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_76_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_77_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_78_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_79_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_80_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_81_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_82_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_83_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_84_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_85_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_86_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_87_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_91_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_92_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_93_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_94_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_95_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_96_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_97_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_98_n_3 ;
  wire \KER_size_0_reg_1178[31]_i_99_n_3 ;
  wire \KER_size_0_reg_1178[3]_i_3_n_3 ;
  wire \KER_size_0_reg_1178[3]_i_4_n_3 ;
  wire \KER_size_0_reg_1178[3]_i_5_n_3 ;
  wire \KER_size_0_reg_1178[3]_i_6_n_3 ;
  wire \KER_size_0_reg_1178[3]_i_7_n_3 ;
  wire \KER_size_0_reg_1178[3]_i_8_n_3 ;
  wire \KER_size_0_reg_1178[3]_i_9_n_3 ;
  wire \KER_size_0_reg_1178[7]_i_2_n_3 ;
  wire \KER_size_0_reg_1178[7]_i_3_n_3 ;
  wire \KER_size_0_reg_1178[7]_i_4_n_3 ;
  wire \KER_size_0_reg_1178[7]_i_5_n_3 ;
  wire \KER_size_0_reg_1178[7]_i_6_n_3 ;
  wire \KER_size_0_reg_1178[7]_i_7_n_3 ;
  wire \KER_size_0_reg_1178[7]_i_8_n_3 ;
  wire \KER_size_0_reg_1178[7]_i_9_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_16_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_17_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_18_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_19_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_20_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_21_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_22_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_23_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_24_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_25_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_26_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_27_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_28_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_29_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_2_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_30_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_31_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_32_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_33_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_34_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_35_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_36_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_37_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_38_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_39_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_3_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_40_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_41_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_42_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_43_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_44_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_45_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_46_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_47_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_48_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_49_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_4_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_50_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_51_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_52_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_53_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_54_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_55_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_56_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_57_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_58_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_59_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_5_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_60_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_61_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_62_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_63_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_64_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_65_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_66_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_67_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_68_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_69_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_6_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_70_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_71_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_72_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_73_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_74_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_75_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_76_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_77_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_78_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_79_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_7_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_80_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_81_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_82_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_8_n_3 ;
  wire \KER_size_0_reg_1178[8]_i_9_n_3 ;
  wire \KER_size_0_reg_1178[9]_i_3_n_3 ;
  wire \KER_size_0_reg_1178[9]_i_4_n_3 ;
  wire \KER_size_0_reg_1178[9]_i_5_n_3 ;
  wire \KER_size_0_reg_1178[9]_i_6_n_3 ;
  wire \KER_size_0_reg_1178[9]_i_7_n_3 ;
  wire \KER_size_0_reg_1178[9]_i_8_n_3 ;
  wire \KER_size_0_reg_1178[9]_i_9_n_3 ;
  wire \KER_size_0_reg_1178_reg[13]_i_10_n_10 ;
  wire \KER_size_0_reg_1178_reg[13]_i_10_n_3 ;
  wire \KER_size_0_reg_1178_reg[13]_i_10_n_4 ;
  wire \KER_size_0_reg_1178_reg[13]_i_10_n_5 ;
  wire \KER_size_0_reg_1178_reg[13]_i_10_n_6 ;
  wire \KER_size_0_reg_1178_reg[13]_i_10_n_7 ;
  wire \KER_size_0_reg_1178_reg[13]_i_10_n_8 ;
  wire \KER_size_0_reg_1178_reg[13]_i_10_n_9 ;
  wire \KER_size_0_reg_1178_reg[13]_i_1_n_3 ;
  wire \KER_size_0_reg_1178_reg[13]_i_1_n_4 ;
  wire \KER_size_0_reg_1178_reg[13]_i_1_n_5 ;
  wire \KER_size_0_reg_1178_reg[13]_i_1_n_6 ;
  wire \KER_size_0_reg_1178_reg[17]_i_10_n_10 ;
  wire \KER_size_0_reg_1178_reg[17]_i_10_n_3 ;
  wire \KER_size_0_reg_1178_reg[17]_i_10_n_4 ;
  wire \KER_size_0_reg_1178_reg[17]_i_10_n_5 ;
  wire \KER_size_0_reg_1178_reg[17]_i_10_n_6 ;
  wire \KER_size_0_reg_1178_reg[17]_i_10_n_7 ;
  wire \KER_size_0_reg_1178_reg[17]_i_10_n_8 ;
  wire \KER_size_0_reg_1178_reg[17]_i_10_n_9 ;
  wire \KER_size_0_reg_1178_reg[17]_i_11_n_10 ;
  wire \KER_size_0_reg_1178_reg[17]_i_11_n_3 ;
  wire \KER_size_0_reg_1178_reg[17]_i_11_n_4 ;
  wire \KER_size_0_reg_1178_reg[17]_i_11_n_5 ;
  wire \KER_size_0_reg_1178_reg[17]_i_11_n_6 ;
  wire \KER_size_0_reg_1178_reg[17]_i_11_n_7 ;
  wire \KER_size_0_reg_1178_reg[17]_i_11_n_8 ;
  wire \KER_size_0_reg_1178_reg[17]_i_11_n_9 ;
  wire \KER_size_0_reg_1178_reg[17]_i_1_n_3 ;
  wire \KER_size_0_reg_1178_reg[17]_i_1_n_4 ;
  wire \KER_size_0_reg_1178_reg[17]_i_1_n_5 ;
  wire \KER_size_0_reg_1178_reg[17]_i_1_n_6 ;
  wire \KER_size_0_reg_1178_reg[21]_i_10_n_10 ;
  wire \KER_size_0_reg_1178_reg[21]_i_10_n_3 ;
  wire \KER_size_0_reg_1178_reg[21]_i_10_n_4 ;
  wire \KER_size_0_reg_1178_reg[21]_i_10_n_5 ;
  wire \KER_size_0_reg_1178_reg[21]_i_10_n_6 ;
  wire \KER_size_0_reg_1178_reg[21]_i_10_n_7 ;
  wire \KER_size_0_reg_1178_reg[21]_i_10_n_8 ;
  wire \KER_size_0_reg_1178_reg[21]_i_10_n_9 ;
  wire \KER_size_0_reg_1178_reg[21]_i_11_n_10 ;
  wire \KER_size_0_reg_1178_reg[21]_i_11_n_3 ;
  wire \KER_size_0_reg_1178_reg[21]_i_11_n_4 ;
  wire \KER_size_0_reg_1178_reg[21]_i_11_n_5 ;
  wire \KER_size_0_reg_1178_reg[21]_i_11_n_6 ;
  wire \KER_size_0_reg_1178_reg[21]_i_11_n_7 ;
  wire \KER_size_0_reg_1178_reg[21]_i_11_n_8 ;
  wire \KER_size_0_reg_1178_reg[21]_i_11_n_9 ;
  wire \KER_size_0_reg_1178_reg[21]_i_1_n_3 ;
  wire \KER_size_0_reg_1178_reg[21]_i_1_n_4 ;
  wire \KER_size_0_reg_1178_reg[21]_i_1_n_5 ;
  wire \KER_size_0_reg_1178_reg[21]_i_1_n_6 ;
  wire \KER_size_0_reg_1178_reg[21]_i_28_n_10 ;
  wire \KER_size_0_reg_1178_reg[21]_i_28_n_3 ;
  wire \KER_size_0_reg_1178_reg[21]_i_28_n_4 ;
  wire \KER_size_0_reg_1178_reg[21]_i_28_n_5 ;
  wire \KER_size_0_reg_1178_reg[21]_i_28_n_6 ;
  wire \KER_size_0_reg_1178_reg[21]_i_28_n_7 ;
  wire \KER_size_0_reg_1178_reg[21]_i_28_n_8 ;
  wire \KER_size_0_reg_1178_reg[21]_i_28_n_9 ;
  wire \KER_size_0_reg_1178_reg[21]_i_29_n_10 ;
  wire \KER_size_0_reg_1178_reg[21]_i_29_n_3 ;
  wire \KER_size_0_reg_1178_reg[21]_i_29_n_4 ;
  wire \KER_size_0_reg_1178_reg[21]_i_29_n_5 ;
  wire \KER_size_0_reg_1178_reg[21]_i_29_n_6 ;
  wire \KER_size_0_reg_1178_reg[21]_i_29_n_7 ;
  wire \KER_size_0_reg_1178_reg[21]_i_29_n_8 ;
  wire \KER_size_0_reg_1178_reg[21]_i_29_n_9 ;
  wire \KER_size_0_reg_1178_reg[21]_i_30_n_10 ;
  wire \KER_size_0_reg_1178_reg[21]_i_30_n_3 ;
  wire \KER_size_0_reg_1178_reg[21]_i_30_n_4 ;
  wire \KER_size_0_reg_1178_reg[21]_i_30_n_5 ;
  wire \KER_size_0_reg_1178_reg[21]_i_30_n_6 ;
  wire \KER_size_0_reg_1178_reg[21]_i_30_n_7 ;
  wire \KER_size_0_reg_1178_reg[21]_i_30_n_8 ;
  wire \KER_size_0_reg_1178_reg[21]_i_30_n_9 ;
  wire \KER_size_0_reg_1178_reg[21]_i_31_n_10 ;
  wire \KER_size_0_reg_1178_reg[21]_i_31_n_3 ;
  wire \KER_size_0_reg_1178_reg[21]_i_31_n_4 ;
  wire \KER_size_0_reg_1178_reg[21]_i_31_n_5 ;
  wire \KER_size_0_reg_1178_reg[21]_i_31_n_6 ;
  wire \KER_size_0_reg_1178_reg[21]_i_31_n_7 ;
  wire \KER_size_0_reg_1178_reg[21]_i_31_n_8 ;
  wire \KER_size_0_reg_1178_reg[21]_i_31_n_9 ;
  wire \KER_size_0_reg_1178_reg[21]_i_32_n_10 ;
  wire \KER_size_0_reg_1178_reg[21]_i_32_n_3 ;
  wire \KER_size_0_reg_1178_reg[21]_i_32_n_4 ;
  wire \KER_size_0_reg_1178_reg[21]_i_32_n_5 ;
  wire \KER_size_0_reg_1178_reg[21]_i_32_n_6 ;
  wire \KER_size_0_reg_1178_reg[21]_i_32_n_7 ;
  wire \KER_size_0_reg_1178_reg[21]_i_32_n_8 ;
  wire \KER_size_0_reg_1178_reg[21]_i_32_n_9 ;
  wire \KER_size_0_reg_1178_reg[21]_i_33_n_10 ;
  wire \KER_size_0_reg_1178_reg[21]_i_33_n_3 ;
  wire \KER_size_0_reg_1178_reg[21]_i_33_n_4 ;
  wire \KER_size_0_reg_1178_reg[21]_i_33_n_5 ;
  wire \KER_size_0_reg_1178_reg[21]_i_33_n_6 ;
  wire \KER_size_0_reg_1178_reg[21]_i_33_n_7 ;
  wire \KER_size_0_reg_1178_reg[21]_i_33_n_8 ;
  wire \KER_size_0_reg_1178_reg[21]_i_33_n_9 ;
  wire \KER_size_0_reg_1178_reg[25]_i_10_n_10 ;
  wire \KER_size_0_reg_1178_reg[25]_i_10_n_3 ;
  wire \KER_size_0_reg_1178_reg[25]_i_10_n_4 ;
  wire \KER_size_0_reg_1178_reg[25]_i_10_n_5 ;
  wire \KER_size_0_reg_1178_reg[25]_i_10_n_6 ;
  wire \KER_size_0_reg_1178_reg[25]_i_10_n_7 ;
  wire \KER_size_0_reg_1178_reg[25]_i_10_n_8 ;
  wire \KER_size_0_reg_1178_reg[25]_i_10_n_9 ;
  wire \KER_size_0_reg_1178_reg[25]_i_11_n_10 ;
  wire \KER_size_0_reg_1178_reg[25]_i_11_n_3 ;
  wire \KER_size_0_reg_1178_reg[25]_i_11_n_4 ;
  wire \KER_size_0_reg_1178_reg[25]_i_11_n_5 ;
  wire \KER_size_0_reg_1178_reg[25]_i_11_n_6 ;
  wire \KER_size_0_reg_1178_reg[25]_i_11_n_7 ;
  wire \KER_size_0_reg_1178_reg[25]_i_11_n_8 ;
  wire \KER_size_0_reg_1178_reg[25]_i_11_n_9 ;
  wire \KER_size_0_reg_1178_reg[25]_i_12_n_10 ;
  wire \KER_size_0_reg_1178_reg[25]_i_12_n_3 ;
  wire \KER_size_0_reg_1178_reg[25]_i_12_n_4 ;
  wire \KER_size_0_reg_1178_reg[25]_i_12_n_5 ;
  wire \KER_size_0_reg_1178_reg[25]_i_12_n_6 ;
  wire \KER_size_0_reg_1178_reg[25]_i_12_n_7 ;
  wire \KER_size_0_reg_1178_reg[25]_i_12_n_8 ;
  wire \KER_size_0_reg_1178_reg[25]_i_12_n_9 ;
  wire \KER_size_0_reg_1178_reg[25]_i_13_n_10 ;
  wire \KER_size_0_reg_1178_reg[25]_i_13_n_3 ;
  wire \KER_size_0_reg_1178_reg[25]_i_13_n_4 ;
  wire \KER_size_0_reg_1178_reg[25]_i_13_n_5 ;
  wire \KER_size_0_reg_1178_reg[25]_i_13_n_6 ;
  wire \KER_size_0_reg_1178_reg[25]_i_13_n_7 ;
  wire \KER_size_0_reg_1178_reg[25]_i_13_n_8 ;
  wire \KER_size_0_reg_1178_reg[25]_i_13_n_9 ;
  wire \KER_size_0_reg_1178_reg[25]_i_1_n_3 ;
  wire \KER_size_0_reg_1178_reg[25]_i_1_n_4 ;
  wire \KER_size_0_reg_1178_reg[25]_i_1_n_5 ;
  wire \KER_size_0_reg_1178_reg[25]_i_1_n_6 ;
  wire \KER_size_0_reg_1178_reg[25]_i_45_n_10 ;
  wire \KER_size_0_reg_1178_reg[25]_i_45_n_3 ;
  wire \KER_size_0_reg_1178_reg[25]_i_45_n_4 ;
  wire \KER_size_0_reg_1178_reg[25]_i_45_n_5 ;
  wire \KER_size_0_reg_1178_reg[25]_i_45_n_6 ;
  wire \KER_size_0_reg_1178_reg[25]_i_45_n_7 ;
  wire \KER_size_0_reg_1178_reg[25]_i_45_n_8 ;
  wire \KER_size_0_reg_1178_reg[25]_i_45_n_9 ;
  wire \KER_size_0_reg_1178_reg[25]_i_46_n_10 ;
  wire \KER_size_0_reg_1178_reg[25]_i_46_n_3 ;
  wire \KER_size_0_reg_1178_reg[25]_i_46_n_4 ;
  wire \KER_size_0_reg_1178_reg[25]_i_46_n_5 ;
  wire \KER_size_0_reg_1178_reg[25]_i_46_n_6 ;
  wire \KER_size_0_reg_1178_reg[25]_i_46_n_7 ;
  wire \KER_size_0_reg_1178_reg[25]_i_46_n_8 ;
  wire \KER_size_0_reg_1178_reg[25]_i_46_n_9 ;
  wire \KER_size_0_reg_1178_reg[25]_i_47_n_10 ;
  wire \KER_size_0_reg_1178_reg[25]_i_47_n_3 ;
  wire \KER_size_0_reg_1178_reg[25]_i_47_n_4 ;
  wire \KER_size_0_reg_1178_reg[25]_i_47_n_5 ;
  wire \KER_size_0_reg_1178_reg[25]_i_47_n_6 ;
  wire \KER_size_0_reg_1178_reg[25]_i_47_n_7 ;
  wire \KER_size_0_reg_1178_reg[25]_i_47_n_8 ;
  wire \KER_size_0_reg_1178_reg[25]_i_47_n_9 ;
  wire \KER_size_0_reg_1178_reg[25]_i_48_n_10 ;
  wire \KER_size_0_reg_1178_reg[25]_i_48_n_3 ;
  wire \KER_size_0_reg_1178_reg[25]_i_48_n_4 ;
  wire \KER_size_0_reg_1178_reg[25]_i_48_n_5 ;
  wire \KER_size_0_reg_1178_reg[25]_i_48_n_6 ;
  wire \KER_size_0_reg_1178_reg[25]_i_48_n_7 ;
  wire \KER_size_0_reg_1178_reg[25]_i_48_n_8 ;
  wire \KER_size_0_reg_1178_reg[25]_i_48_n_9 ;
  wire \KER_size_0_reg_1178_reg[25]_i_49_n_10 ;
  wire \KER_size_0_reg_1178_reg[25]_i_49_n_3 ;
  wire \KER_size_0_reg_1178_reg[25]_i_49_n_4 ;
  wire \KER_size_0_reg_1178_reg[25]_i_49_n_5 ;
  wire \KER_size_0_reg_1178_reg[25]_i_49_n_6 ;
  wire \KER_size_0_reg_1178_reg[25]_i_49_n_7 ;
  wire \KER_size_0_reg_1178_reg[25]_i_49_n_8 ;
  wire \KER_size_0_reg_1178_reg[25]_i_49_n_9 ;
  wire \KER_size_0_reg_1178_reg[25]_i_50_n_10 ;
  wire \KER_size_0_reg_1178_reg[25]_i_50_n_3 ;
  wire \KER_size_0_reg_1178_reg[25]_i_50_n_4 ;
  wire \KER_size_0_reg_1178_reg[25]_i_50_n_5 ;
  wire \KER_size_0_reg_1178_reg[25]_i_50_n_6 ;
  wire \KER_size_0_reg_1178_reg[25]_i_50_n_7 ;
  wire \KER_size_0_reg_1178_reg[25]_i_50_n_8 ;
  wire \KER_size_0_reg_1178_reg[25]_i_50_n_9 ;
  wire \KER_size_0_reg_1178_reg[29]_i_10_n_10 ;
  wire \KER_size_0_reg_1178_reg[29]_i_10_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_10_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_10_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_10_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_10_n_7 ;
  wire \KER_size_0_reg_1178_reg[29]_i_10_n_8 ;
  wire \KER_size_0_reg_1178_reg[29]_i_10_n_9 ;
  wire \KER_size_0_reg_1178_reg[29]_i_11_n_10 ;
  wire \KER_size_0_reg_1178_reg[29]_i_11_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_11_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_11_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_11_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_11_n_7 ;
  wire \KER_size_0_reg_1178_reg[29]_i_11_n_8 ;
  wire \KER_size_0_reg_1178_reg[29]_i_11_n_9 ;
  wire \KER_size_0_reg_1178_reg[29]_i_12_n_10 ;
  wire \KER_size_0_reg_1178_reg[29]_i_12_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_12_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_12_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_12_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_12_n_7 ;
  wire \KER_size_0_reg_1178_reg[29]_i_12_n_8 ;
  wire \KER_size_0_reg_1178_reg[29]_i_12_n_9 ;
  wire \KER_size_0_reg_1178_reg[29]_i_1_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_1_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_1_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_1_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_37_n_10 ;
  wire \KER_size_0_reg_1178_reg[29]_i_37_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_37_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_37_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_37_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_37_n_7 ;
  wire \KER_size_0_reg_1178_reg[29]_i_37_n_8 ;
  wire \KER_size_0_reg_1178_reg[29]_i_37_n_9 ;
  wire \KER_size_0_reg_1178_reg[29]_i_38_n_10 ;
  wire \KER_size_0_reg_1178_reg[29]_i_38_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_38_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_38_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_38_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_38_n_7 ;
  wire \KER_size_0_reg_1178_reg[29]_i_38_n_8 ;
  wire \KER_size_0_reg_1178_reg[29]_i_38_n_9 ;
  wire \KER_size_0_reg_1178_reg[29]_i_39_n_10 ;
  wire \KER_size_0_reg_1178_reg[29]_i_39_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_39_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_39_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_39_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_39_n_7 ;
  wire \KER_size_0_reg_1178_reg[29]_i_39_n_8 ;
  wire \KER_size_0_reg_1178_reg[29]_i_39_n_9 ;
  wire \KER_size_0_reg_1178_reg[29]_i_40_n_10 ;
  wire \KER_size_0_reg_1178_reg[29]_i_40_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_40_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_40_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_40_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_40_n_7 ;
  wire \KER_size_0_reg_1178_reg[29]_i_40_n_8 ;
  wire \KER_size_0_reg_1178_reg[29]_i_40_n_9 ;
  wire \KER_size_0_reg_1178_reg[29]_i_41_n_10 ;
  wire \KER_size_0_reg_1178_reg[29]_i_41_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_41_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_41_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_41_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_41_n_7 ;
  wire \KER_size_0_reg_1178_reg[29]_i_41_n_8 ;
  wire \KER_size_0_reg_1178_reg[29]_i_41_n_9 ;
  wire \KER_size_0_reg_1178_reg[29]_i_42_n_10 ;
  wire \KER_size_0_reg_1178_reg[29]_i_42_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_42_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_42_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_42_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_42_n_7 ;
  wire \KER_size_0_reg_1178_reg[29]_i_42_n_8 ;
  wire \KER_size_0_reg_1178_reg[29]_i_42_n_9 ;
  wire \KER_size_0_reg_1178_reg[29]_i_43_n_10 ;
  wire \KER_size_0_reg_1178_reg[29]_i_43_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_43_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_43_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_43_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_43_n_7 ;
  wire \KER_size_0_reg_1178_reg[29]_i_43_n_8 ;
  wire \KER_size_0_reg_1178_reg[29]_i_43_n_9 ;
  wire \KER_size_0_reg_1178_reg[29]_i_44_n_10 ;
  wire \KER_size_0_reg_1178_reg[29]_i_44_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_44_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_44_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_44_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_44_n_7 ;
  wire \KER_size_0_reg_1178_reg[29]_i_44_n_8 ;
  wire \KER_size_0_reg_1178_reg[29]_i_44_n_9 ;
  wire \KER_size_0_reg_1178_reg[29]_i_45_n_10 ;
  wire \KER_size_0_reg_1178_reg[29]_i_45_n_3 ;
  wire \KER_size_0_reg_1178_reg[29]_i_45_n_4 ;
  wire \KER_size_0_reg_1178_reg[29]_i_45_n_5 ;
  wire \KER_size_0_reg_1178_reg[29]_i_45_n_6 ;
  wire \KER_size_0_reg_1178_reg[29]_i_45_n_7 ;
  wire \KER_size_0_reg_1178_reg[29]_i_45_n_8 ;
  wire \KER_size_0_reg_1178_reg[29]_i_45_n_9 ;
  wire \KER_size_0_reg_1178_reg[2]_i_1_n_3 ;
  wire \KER_size_0_reg_1178_reg[2]_i_1_n_4 ;
  wire \KER_size_0_reg_1178_reg[2]_i_1_n_5 ;
  wire \KER_size_0_reg_1178_reg[2]_i_1_n_6 ;
  wire \KER_size_0_reg_1178_reg[2]_i_1_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_15_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_15_n_4 ;
  wire \KER_size_0_reg_1178_reg[31]_i_15_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_15_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_15_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_15_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_15_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_1_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_33_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_33_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_33_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_33_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_33_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_34_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_34_n_3 ;
  wire \KER_size_0_reg_1178_reg[31]_i_34_n_4 ;
  wire \KER_size_0_reg_1178_reg[31]_i_34_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_34_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_34_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_34_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_34_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_35_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_35_n_4 ;
  wire \KER_size_0_reg_1178_reg[31]_i_35_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_35_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_35_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_35_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_35_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_36_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_36_n_3 ;
  wire \KER_size_0_reg_1178_reg[31]_i_36_n_4 ;
  wire \KER_size_0_reg_1178_reg[31]_i_36_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_36_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_36_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_36_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_36_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_37_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_47_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_47_n_3 ;
  wire \KER_size_0_reg_1178_reg[31]_i_47_n_4 ;
  wire \KER_size_0_reg_1178_reg[31]_i_47_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_47_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_47_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_47_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_47_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_48_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_48_n_4 ;
  wire \KER_size_0_reg_1178_reg[31]_i_48_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_48_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_48_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_48_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_48_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_49_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_49_n_3 ;
  wire \KER_size_0_reg_1178_reg[31]_i_49_n_4 ;
  wire \KER_size_0_reg_1178_reg[31]_i_49_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_49_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_49_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_49_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_49_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_50_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_50_n_3 ;
  wire \KER_size_0_reg_1178_reg[31]_i_50_n_4 ;
  wire \KER_size_0_reg_1178_reg[31]_i_50_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_50_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_50_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_50_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_50_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_51_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_51_n_3 ;
  wire \KER_size_0_reg_1178_reg[31]_i_51_n_4 ;
  wire \KER_size_0_reg_1178_reg[31]_i_51_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_51_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_51_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_51_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_51_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_52_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_52_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_52_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_52_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_52_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_53_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_53_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_53_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_5_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_5_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_5_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_5_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_5_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_6_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_6_n_3 ;
  wire \KER_size_0_reg_1178_reg[31]_i_6_n_4 ;
  wire \KER_size_0_reg_1178_reg[31]_i_6_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_6_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_6_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_6_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_6_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_7_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_7_n_3 ;
  wire \KER_size_0_reg_1178_reg[31]_i_7_n_4 ;
  wire \KER_size_0_reg_1178_reg[31]_i_7_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_7_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_7_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_7_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_7_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_88_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_88_n_4 ;
  wire \KER_size_0_reg_1178_reg[31]_i_88_n_5 ;
  wire \KER_size_0_reg_1178_reg[31]_i_88_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_88_n_7 ;
  wire \KER_size_0_reg_1178_reg[31]_i_88_n_8 ;
  wire \KER_size_0_reg_1178_reg[31]_i_88_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_89_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_89_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_89_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_8_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_8_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_8_n_9 ;
  wire \KER_size_0_reg_1178_reg[31]_i_90_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_9_n_10 ;
  wire \KER_size_0_reg_1178_reg[31]_i_9_n_6 ;
  wire \KER_size_0_reg_1178_reg[31]_i_9_n_9 ;
  wire \KER_size_0_reg_1178_reg[3]_i_2_n_10 ;
  wire \KER_size_0_reg_1178_reg[3]_i_2_n_3 ;
  wire \KER_size_0_reg_1178_reg[3]_i_2_n_4 ;
  wire \KER_size_0_reg_1178_reg[3]_i_2_n_5 ;
  wire \KER_size_0_reg_1178_reg[3]_i_2_n_6 ;
  wire \KER_size_0_reg_1178_reg[3]_i_2_n_7 ;
  wire \KER_size_0_reg_1178_reg[3]_i_2_n_8 ;
  wire \KER_size_0_reg_1178_reg[3]_i_2_n_9 ;
  wire \KER_size_0_reg_1178_reg[7]_i_1_n_3 ;
  wire \KER_size_0_reg_1178_reg[7]_i_1_n_4 ;
  wire \KER_size_0_reg_1178_reg[7]_i_1_n_5 ;
  wire \KER_size_0_reg_1178_reg[7]_i_1_n_6 ;
  wire \KER_size_0_reg_1178_reg[8]_i_10_n_10 ;
  wire \KER_size_0_reg_1178_reg[8]_i_10_n_3 ;
  wire \KER_size_0_reg_1178_reg[8]_i_10_n_4 ;
  wire \KER_size_0_reg_1178_reg[8]_i_10_n_5 ;
  wire \KER_size_0_reg_1178_reg[8]_i_10_n_6 ;
  wire \KER_size_0_reg_1178_reg[8]_i_10_n_7 ;
  wire \KER_size_0_reg_1178_reg[8]_i_10_n_8 ;
  wire \KER_size_0_reg_1178_reg[8]_i_10_n_9 ;
  wire \KER_size_0_reg_1178_reg[8]_i_11_n_10 ;
  wire \KER_size_0_reg_1178_reg[8]_i_11_n_3 ;
  wire \KER_size_0_reg_1178_reg[8]_i_11_n_4 ;
  wire \KER_size_0_reg_1178_reg[8]_i_11_n_5 ;
  wire \KER_size_0_reg_1178_reg[8]_i_11_n_6 ;
  wire \KER_size_0_reg_1178_reg[8]_i_11_n_7 ;
  wire \KER_size_0_reg_1178_reg[8]_i_11_n_8 ;
  wire \KER_size_0_reg_1178_reg[8]_i_11_n_9 ;
  wire \KER_size_0_reg_1178_reg[8]_i_12_n_10 ;
  wire \KER_size_0_reg_1178_reg[8]_i_12_n_3 ;
  wire \KER_size_0_reg_1178_reg[8]_i_12_n_4 ;
  wire \KER_size_0_reg_1178_reg[8]_i_12_n_5 ;
  wire \KER_size_0_reg_1178_reg[8]_i_12_n_6 ;
  wire \KER_size_0_reg_1178_reg[8]_i_12_n_7 ;
  wire \KER_size_0_reg_1178_reg[8]_i_12_n_8 ;
  wire \KER_size_0_reg_1178_reg[8]_i_12_n_9 ;
  wire \KER_size_0_reg_1178_reg[8]_i_13_n_10 ;
  wire \KER_size_0_reg_1178_reg[8]_i_13_n_3 ;
  wire \KER_size_0_reg_1178_reg[8]_i_13_n_4 ;
  wire \KER_size_0_reg_1178_reg[8]_i_13_n_5 ;
  wire \KER_size_0_reg_1178_reg[8]_i_13_n_6 ;
  wire \KER_size_0_reg_1178_reg[8]_i_13_n_7 ;
  wire \KER_size_0_reg_1178_reg[8]_i_13_n_8 ;
  wire \KER_size_0_reg_1178_reg[8]_i_13_n_9 ;
  wire \KER_size_0_reg_1178_reg[8]_i_14_n_10 ;
  wire \KER_size_0_reg_1178_reg[8]_i_14_n_3 ;
  wire \KER_size_0_reg_1178_reg[8]_i_14_n_4 ;
  wire \KER_size_0_reg_1178_reg[8]_i_14_n_5 ;
  wire \KER_size_0_reg_1178_reg[8]_i_14_n_6 ;
  wire \KER_size_0_reg_1178_reg[8]_i_14_n_7 ;
  wire \KER_size_0_reg_1178_reg[8]_i_14_n_8 ;
  wire \KER_size_0_reg_1178_reg[8]_i_14_n_9 ;
  wire \KER_size_0_reg_1178_reg[8]_i_15_n_10 ;
  wire \KER_size_0_reg_1178_reg[8]_i_15_n_3 ;
  wire \KER_size_0_reg_1178_reg[8]_i_15_n_4 ;
  wire \KER_size_0_reg_1178_reg[8]_i_15_n_5 ;
  wire \KER_size_0_reg_1178_reg[8]_i_15_n_6 ;
  wire \KER_size_0_reg_1178_reg[8]_i_15_n_7 ;
  wire \KER_size_0_reg_1178_reg[8]_i_15_n_8 ;
  wire \KER_size_0_reg_1178_reg[8]_i_15_n_9 ;
  wire \KER_size_0_reg_1178_reg[8]_i_1_n_3 ;
  wire \KER_size_0_reg_1178_reg[8]_i_1_n_4 ;
  wire \KER_size_0_reg_1178_reg[8]_i_1_n_5 ;
  wire \KER_size_0_reg_1178_reg[8]_i_1_n_6 ;
  wire \KER_size_0_reg_1178_reg[8]_i_1_n_7 ;
  wire \KER_size_0_reg_1178_reg[8]_i_1_n_8 ;
  wire \KER_size_0_reg_1178_reg[8]_i_1_n_9 ;
  wire \KER_size_0_reg_1178_reg[9]_i_2_n_10 ;
  wire \KER_size_0_reg_1178_reg[9]_i_2_n_3 ;
  wire \KER_size_0_reg_1178_reg[9]_i_2_n_4 ;
  wire \KER_size_0_reg_1178_reg[9]_i_2_n_5 ;
  wire \KER_size_0_reg_1178_reg[9]_i_2_n_6 ;
  wire \KER_size_0_reg_1178_reg[9]_i_2_n_7 ;
  wire \KER_size_0_reg_1178_reg[9]_i_2_n_8 ;
  wire \KER_size_0_reg_1178_reg[9]_i_2_n_9 ;
  wire [31:0]Q;
  wire [3:1]\NLW_KER_size_0_reg_1178_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_1178_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_1178_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_1178_reg[31]_i_33_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_1178_reg[31]_i_33_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_1178_reg[31]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_KER_size_0_reg_1178_reg[31]_i_37_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_1178_reg[31]_i_37_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_1178_reg[31]_i_48_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_1178_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_1178_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_1178_reg[31]_i_52_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_1178_reg[31]_i_52_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_1178_reg[31]_i_53_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_1178_reg[31]_i_53_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_1178_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_1178_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_0_reg_1178_reg[31]_i_88_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_1178_reg[31]_i_89_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_1178_reg[31]_i_89_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_1178_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_0_reg_1178_reg[31]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_KER_size_0_reg_1178_reg[31]_i_90_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_0_reg_1178_reg[31]_i_90_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[13]_i_11 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[13]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[13]_i_12 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[13]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[13]_i_13 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .O(\KER_size_0_reg_1178[13]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_1178[13]_i_14 
       (.I0(\KER_size_0_reg_1178[13]_i_11_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_1178[13]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_1178[13]_i_15 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[13]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[13]_i_16 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[13]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[13]_i_17 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .O(\KER_size_0_reg_1178[13]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \KER_size_0_reg_1178[13]_i_2 
       (.I0(\KER_size_0_reg_1178_reg[17]_i_11_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[13]_i_10_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[9]_i_2_n_7 ),
        .O(\KER_size_0_reg_1178[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[13]_i_3 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_1_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[9]_i_2_n_8 ),
        .O(\KER_size_0_reg_1178[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[13]_i_4 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_1_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[9]_i_2_n_9 ),
        .O(\KER_size_0_reg_1178[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[13]_i_5 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_1_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[9]_i_2_n_10 ),
        .O(\KER_size_0_reg_1178[13]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h609F9F60)) 
    \KER_size_0_reg_1178[13]_i_6 
       (.I0(\KER_size_0_reg_1178_reg[9]_i_2_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[13]_i_10_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[17]_i_11_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[17]_i_11_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[17]_i_10_n_10 ),
        .O(\KER_size_0_reg_1178[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_1178[13]_i_7 
       (.I0(\KER_size_0_reg_1178_reg[9]_i_2_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_1_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[17]_i_11_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[9]_i_2_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[13]_i_10_n_10 ),
        .O(\KER_size_0_reg_1178[13]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_1178[13]_i_8 
       (.I0(\KER_size_0_reg_1178_reg[9]_i_2_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_1_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_1_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[9]_i_2_n_8 ),
        .O(\KER_size_0_reg_1178[13]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_1178[13]_i_9 
       (.I0(\KER_size_0_reg_1178_reg[9]_i_2_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_1_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_1_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[9]_i_2_n_9 ),
        .O(\KER_size_0_reg_1178[13]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[17]_i_12 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_30_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_29_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[13]_i_10_n_7 ),
        .O(\KER_size_0_reg_1178[17]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[17]_i_13 
       (.I0(\KER_size_0_reg_1178_reg[13]_i_10_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_30_n_9 ),
        .O(\KER_size_0_reg_1178[17]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[17]_i_14 
       (.I0(\KER_size_0_reg_1178_reg[13]_i_10_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_30_n_10 ),
        .O(\KER_size_0_reg_1178[17]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[17]_i_15 
       (.I0(\KER_size_0_reg_1178_reg[13]_i_10_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[9]_i_2_n_7 ),
        .O(\KER_size_0_reg_1178[17]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[17]_i_16 
       (.I0(\KER_size_0_reg_1178_reg[13]_i_10_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_29_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_30_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[21]_i_30_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[21]_i_28_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[21]_i_29_n_9 ),
        .O(\KER_size_0_reg_1178[17]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_1178[17]_i_17 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_30_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[13]_i_10_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_30_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[13]_i_10_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[21]_i_29_n_10 ),
        .O(\KER_size_0_reg_1178[17]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_1178[17]_i_18 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_30_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[13]_i_10_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[13]_i_10_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[21]_i_30_n_9 ),
        .O(\KER_size_0_reg_1178[17]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_1178[17]_i_19 
       (.I0(\KER_size_0_reg_1178_reg[9]_i_2_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[13]_i_10_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[13]_i_10_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[21]_i_30_n_10 ),
        .O(\KER_size_0_reg_1178[17]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[17]_i_2 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_11_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[17]_i_10_n_7 ),
        .O(\KER_size_0_reg_1178[17]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[17]_i_20 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_33_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_32_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_15_n_7 ),
        .O(\KER_size_0_reg_1178[17]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[17]_i_21 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_33_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_11_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_15_n_8 ),
        .O(\KER_size_0_reg_1178[17]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[17]_i_22 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_33_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_11_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_15_n_9 ),
        .O(\KER_size_0_reg_1178[17]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[17]_i_23 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_10_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_11_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_15_n_10 ),
        .O(\KER_size_0_reg_1178[17]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[17]_i_24 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_15_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_32_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_33_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[21]_i_33_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[21]_i_31_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[21]_i_32_n_9 ),
        .O(\KER_size_0_reg_1178[17]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[17]_i_25 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_15_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_11_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_33_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[21]_i_33_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[8]_i_15_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[21]_i_32_n_10 ),
        .O(\KER_size_0_reg_1178[17]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[17]_i_26 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_15_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_11_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_33_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[21]_i_33_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[8]_i_15_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[8]_i_11_n_7 ),
        .O(\KER_size_0_reg_1178[17]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[17]_i_27 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_15_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_11_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_10_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[21]_i_33_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[8]_i_15_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[8]_i_11_n_8 ),
        .O(\KER_size_0_reg_1178[17]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[17]_i_3 
       (.I0(\KER_size_0_reg_1178_reg[17]_i_11_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[17]_i_10_n_8 ),
        .O(\KER_size_0_reg_1178[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[17]_i_4 
       (.I0(\KER_size_0_reg_1178_reg[17]_i_11_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[17]_i_10_n_9 ),
        .O(\KER_size_0_reg_1178[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[17]_i_5 
       (.I0(\KER_size_0_reg_1178_reg[17]_i_11_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[17]_i_10_n_10 ),
        .O(\KER_size_0_reg_1178[17]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_1178[17]_i_6 
       (.I0(\KER_size_0_reg_1178_reg[17]_i_10_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_11_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_11_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[21]_i_10_n_10 ),
        .O(\KER_size_0_reg_1178[17]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_1178[17]_i_7 
       (.I0(\KER_size_0_reg_1178_reg[17]_i_10_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[17]_i_11_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_11_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[17]_i_10_n_7 ),
        .O(\KER_size_0_reg_1178[17]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_1178[17]_i_8 
       (.I0(\KER_size_0_reg_1178_reg[17]_i_10_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[17]_i_11_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[17]_i_11_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[17]_i_10_n_8 ),
        .O(\KER_size_0_reg_1178[17]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_1178[17]_i_9 
       (.I0(\KER_size_0_reg_1178_reg[17]_i_10_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[17]_i_11_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[17]_i_11_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[17]_i_10_n_9 ),
        .O(\KER_size_0_reg_1178[17]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_100 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[21]_i_100_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[21]_i_12 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_47_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_46_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_28_n_7 ),
        .O(\KER_size_0_reg_1178[21]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[21]_i_13 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_47_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_29_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_28_n_8 ),
        .O(\KER_size_0_reg_1178[21]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[21]_i_14 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_47_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_29_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_28_n_9 ),
        .O(\KER_size_0_reg_1178[21]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[21]_i_15 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_30_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_29_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_28_n_10 ),
        .O(\KER_size_0_reg_1178[21]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[21]_i_16 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_28_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_46_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_47_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_47_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[25]_i_45_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[25]_i_46_n_9 ),
        .O(\KER_size_0_reg_1178[21]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[21]_i_17 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_28_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_29_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_47_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_47_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[21]_i_28_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[25]_i_46_n_10 ),
        .O(\KER_size_0_reg_1178[21]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[21]_i_18 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_28_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_29_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_47_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_47_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[21]_i_28_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[21]_i_29_n_7 ),
        .O(\KER_size_0_reg_1178[21]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[21]_i_19 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_28_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_29_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_30_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_47_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[21]_i_28_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[21]_i_29_n_8 ),
        .O(\KER_size_0_reg_1178[21]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[21]_i_2 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_10_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_11_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_12_n_8 ),
        .O(\KER_size_0_reg_1178[21]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[21]_i_20 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_50_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_49_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_31_n_7 ),
        .O(\KER_size_0_reg_1178[21]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[21]_i_21 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_50_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_32_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_31_n_8 ),
        .O(\KER_size_0_reg_1178[21]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[21]_i_22 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_50_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_32_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_31_n_9 ),
        .O(\KER_size_0_reg_1178[21]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[21]_i_23 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_33_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_32_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_31_n_10 ),
        .O(\KER_size_0_reg_1178[21]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[21]_i_24 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_31_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_49_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_50_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_50_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[25]_i_48_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[25]_i_49_n_9 ),
        .O(\KER_size_0_reg_1178[21]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[21]_i_25 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_31_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_32_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_50_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_50_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[21]_i_31_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[25]_i_49_n_10 ),
        .O(\KER_size_0_reg_1178[21]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[21]_i_26 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_31_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_32_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_50_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_50_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[21]_i_31_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[21]_i_32_n_7 ),
        .O(\KER_size_0_reg_1178[21]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[21]_i_27 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_31_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_32_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_33_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_50_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[21]_i_31_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[21]_i_32_n_8 ),
        .O(\KER_size_0_reg_1178[21]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[21]_i_3 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_10_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_11_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_12_n_9 ),
        .O(\KER_size_0_reg_1178[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_34 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I1(Q[5]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_1178[21]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_35 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I1(Q[4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_1178[21]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_36 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I1(Q[3]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[21]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_37 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I1(Q[2]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_1178[21]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_38 
       (.I0(\KER_size_0_reg_1178[21]_i_34_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_81_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_39 
       (.I0(\KER_size_0_reg_1178[21]_i_35_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_82_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[21]_i_4 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_10_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_11_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_12_n_10 ),
        .O(\KER_size_0_reg_1178[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_40 
       (.I0(\KER_size_0_reg_1178[21]_i_36_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_83_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_41 
       (.I0(\KER_size_0_reg_1178[21]_i_37_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_84_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_42 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[21]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[21]_i_43 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[21]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[21]_i_44 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .O(\KER_size_0_reg_1178[21]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_1178[21]_i_45 
       (.I0(\KER_size_0_reg_1178[21]_i_42_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_1178[21]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_1178[21]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[21]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[21]_i_47 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[21]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[21]_i_48 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .O(\KER_size_0_reg_1178[21]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_49 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_1178[21]_i_49_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[21]_i_5 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_11_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_10_n_10 ),
        .O(\KER_size_0_reg_1178[21]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_50 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_1178[21]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_51 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[21]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_52 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I1(Q[2]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_1178[21]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_53 
       (.I0(\KER_size_0_reg_1178[21]_i_49_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_85_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_54 
       (.I0(\KER_size_0_reg_1178[21]_i_50_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_86_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_55 
       (.I0(\KER_size_0_reg_1178[21]_i_51_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_87_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_56 
       (.I0(\KER_size_0_reg_1178[21]_i_52_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_88_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_57 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_1178[21]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_58 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_1178[21]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_59 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_1178[21]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[21]_i_6 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_12_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_11_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_10_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_10_n_10 ),
        .I4(\KER_size_0_reg_1178[25]_i_14_n_3 ),
        .I5(\KER_size_0_reg_1178_reg[25]_i_11_n_9 ),
        .O(\KER_size_0_reg_1178[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_60 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_1178[21]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_61 
       (.I0(\KER_size_0_reg_1178[21]_i_57_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_89_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_62 
       (.I0(\KER_size_0_reg_1178[21]_i_58_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_90_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_63 
       (.I0(\KER_size_0_reg_1178[21]_i_59_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_91_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_64 
       (.I0(\KER_size_0_reg_1178[21]_i_60_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_92_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_65 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_1178[21]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_66 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_1178[21]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_67 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_1178[21]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_68 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_1178[21]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_69 
       (.I0(\KER_size_0_reg_1178[21]_i_65_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_93_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[21]_i_7 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_12_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_11_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_10_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[21]_i_10_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[25]_i_12_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[25]_i_11_n_10 ),
        .O(\KER_size_0_reg_1178[21]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_70 
       (.I0(\KER_size_0_reg_1178[21]_i_66_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_94_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_71 
       (.I0(\KER_size_0_reg_1178[21]_i_67_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_95_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_72 
       (.I0(\KER_size_0_reg_1178[21]_i_68_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_96_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_73 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_1178[21]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_74 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_1178[21]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_75 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_1178[21]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[21]_i_76 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_1178[21]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_77 
       (.I0(\KER_size_0_reg_1178[21]_i_73_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_97_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_78 
       (.I0(\KER_size_0_reg_1178[21]_i_74_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_98_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_79 
       (.I0(\KER_size_0_reg_1178[21]_i_75_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_99_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[21]_i_8 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_12_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_11_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_10_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[21]_i_10_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[25]_i_12_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[21]_i_11_n_7 ),
        .O(\KER_size_0_reg_1178[21]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[21]_i_80 
       (.I0(\KER_size_0_reg_1178[21]_i_76_n_3 ),
        .I1(\KER_size_0_reg_1178[21]_i_100_n_3 ),
        .O(\KER_size_0_reg_1178[21]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_81 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[21]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_82 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[21]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_83 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[21]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_84 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[21]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_85 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[21]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_86 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[21]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_87 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[21]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_88 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[21]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_89 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[21]_i_89_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_1178[21]_i_9 
       (.I0(\KER_size_0_reg_1178_reg[21]_i_10_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[21]_i_11_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[21]_i_10_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_12_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[21]_i_11_n_8 ),
        .O(\KER_size_0_reg_1178[21]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_90 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[21]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_91 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[21]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_92 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[21]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_93 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[21]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_94 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[21]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_95 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[21]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_96 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[21]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_97 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[21]_i_97_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_98 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[21]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[21]_i_99 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[21]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_100 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[25]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_101 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[25]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_102 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[25]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_103 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[25]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_104 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[25]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_105 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[25]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_106 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[25]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_107 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[25]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_108 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[25]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_109 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[25]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_110 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[25]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_111 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[25]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_112 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[25]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_113 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[25]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_114 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[25]_i_114_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_115 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[25]_i_115_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_116 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[25]_i_116_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_117 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[25]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_118 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[25]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_119 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[25]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_120 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[25]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_121 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[25]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_122 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[25]_i_122_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_14 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_12_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_13_n_10 ),
        .O(\KER_size_0_reg_1178[25]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[25]_i_15 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_39_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_38_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_45_n_7 ),
        .O(\KER_size_0_reg_1178[25]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[25]_i_16 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_39_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_46_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_45_n_8 ),
        .O(\KER_size_0_reg_1178[25]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[25]_i_17 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_39_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_46_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_45_n_9 ),
        .O(\KER_size_0_reg_1178[25]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[25]_i_18 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_47_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_46_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_45_n_10 ),
        .O(\KER_size_0_reg_1178[25]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[25]_i_19 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_45_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_38_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_39_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_39_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_37_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_38_n_9 ),
        .O(\KER_size_0_reg_1178[25]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[25]_i_2 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_10_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_11_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_12_n_8 ),
        .O(\KER_size_0_reg_1178[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[25]_i_20 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_45_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_46_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_39_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_39_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[25]_i_45_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_38_n_10 ),
        .O(\KER_size_0_reg_1178[25]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[25]_i_21 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_45_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_46_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_39_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_39_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[25]_i_45_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[25]_i_46_n_7 ),
        .O(\KER_size_0_reg_1178[25]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[25]_i_22 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_45_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_46_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_47_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_39_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[25]_i_45_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[25]_i_46_n_8 ),
        .O(\KER_size_0_reg_1178[25]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[25]_i_23 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_44_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_43_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_48_n_7 ),
        .O(\KER_size_0_reg_1178[25]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[25]_i_24 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_44_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_49_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_48_n_8 ),
        .O(\KER_size_0_reg_1178[25]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[25]_i_25 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_44_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_49_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_48_n_9 ),
        .O(\KER_size_0_reg_1178[25]_i_25_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[25]_i_26 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_50_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_49_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_48_n_10 ),
        .O(\KER_size_0_reg_1178[25]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[25]_i_27 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_48_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_43_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_44_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_44_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_42_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_43_n_9 ),
        .O(\KER_size_0_reg_1178[25]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[25]_i_28 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_48_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_49_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_44_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_44_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[25]_i_48_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_43_n_10 ),
        .O(\KER_size_0_reg_1178[25]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[25]_i_29 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_48_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_49_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_44_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_44_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[25]_i_48_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[25]_i_49_n_7 ),
        .O(\KER_size_0_reg_1178[25]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[25]_i_3 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_10_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_11_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_12_n_9 ),
        .O(\KER_size_0_reg_1178[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[25]_i_30 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_48_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_49_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_50_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_44_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[25]_i_48_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[25]_i_49_n_8 ),
        .O(\KER_size_0_reg_1178[25]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_31 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_1178[25]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[25]_i_32 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[25]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[25]_i_33 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .O(\KER_size_0_reg_1178[25]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_1178[25]_i_34 
       (.I0(\KER_size_0_reg_1178[25]_i_31_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_1178[25]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_1178[25]_i_35 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[25]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[25]_i_36 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[25]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[25]_i_37 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .O(\KER_size_0_reg_1178[25]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_38 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_1178[25]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[25]_i_39 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[25]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[25]_i_4 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_10_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_11_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_12_n_10 ),
        .O(\KER_size_0_reg_1178[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[25]_i_40 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .O(\KER_size_0_reg_1178[25]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_1178[25]_i_41 
       (.I0(\KER_size_0_reg_1178[25]_i_38_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_1178[25]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_1178[25]_i_42 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[25]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[25]_i_43 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[25]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[25]_i_44 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .O(\KER_size_0_reg_1178[25]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \KER_size_0_reg_1178[25]_i_5 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_10_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_11_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_12_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_13_n_10 ),
        .O(\KER_size_0_reg_1178[25]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_51 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_1178[25]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_52 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_1178[25]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_53 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I1(Q[7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_1178[25]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_54 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I1(Q[6]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_1178[25]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_55 
       (.I0(\KER_size_0_reg_1178[25]_i_51_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_99_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_56 
       (.I0(\KER_size_0_reg_1178[25]_i_52_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_100_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_57 
       (.I0(\KER_size_0_reg_1178[25]_i_53_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_101_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_58 
       (.I0(\KER_size_0_reg_1178[25]_i_54_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_102_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_59 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I1(Q[5]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_1178[25]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[25]_i_6 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_12_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_11_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_10_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_10_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_12_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_11_n_9 ),
        .O(\KER_size_0_reg_1178[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_60 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I1(Q[4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_1178[25]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_61 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I1(Q[3]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[25]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_62 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I1(Q[2]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_1178[25]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_63 
       (.I0(\KER_size_0_reg_1178[25]_i_59_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_103_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_64 
       (.I0(\KER_size_0_reg_1178[25]_i_60_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_104_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_64_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_65 
       (.I0(\KER_size_0_reg_1178[25]_i_61_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_105_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_66 
       (.I0(\KER_size_0_reg_1178[25]_i_62_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_106_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_67 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_1178[25]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_68 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_1178[25]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_69 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_1178[25]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[25]_i_7 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_12_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_11_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_10_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_10_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_12_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_11_n_10 ),
        .O(\KER_size_0_reg_1178[25]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_70 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_1178[25]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_71 
       (.I0(\KER_size_0_reg_1178[25]_i_67_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_107_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_72 
       (.I0(\KER_size_0_reg_1178[25]_i_68_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_108_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_72_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_73 
       (.I0(\KER_size_0_reg_1178[25]_i_69_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_109_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_74 
       (.I0(\KER_size_0_reg_1178[25]_i_70_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_110_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_75 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_0_reg_1178[25]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_76 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_1178[25]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_77 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_1178[25]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_78 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_1178[25]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_79 
       (.I0(\KER_size_0_reg_1178[25]_i_75_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_111_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[25]_i_8 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_12_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_11_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_10_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_10_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_12_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[25]_i_11_n_7 ),
        .O(\KER_size_0_reg_1178[25]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_80 
       (.I0(\KER_size_0_reg_1178[25]_i_76_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_112_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_80_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_81 
       (.I0(\KER_size_0_reg_1178[25]_i_77_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_113_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_82 
       (.I0(\KER_size_0_reg_1178[25]_i_78_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_114_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_83 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_1178[25]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_84 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_1178[25]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_85 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_1178[25]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_86 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_1178[25]_i_86_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_87 
       (.I0(\KER_size_0_reg_1178[25]_i_83_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_115_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_87_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_88 
       (.I0(\KER_size_0_reg_1178[25]_i_84_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_116_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_88_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_89 
       (.I0(\KER_size_0_reg_1178[25]_i_85_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_117_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[25]_i_9 
       (.I0(\KER_size_0_reg_1178[25]_i_14_n_3 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_11_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_10_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_10_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_12_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[25]_i_11_n_8 ),
        .O(\KER_size_0_reg_1178[25]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_90 
       (.I0(\KER_size_0_reg_1178[25]_i_86_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_118_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_91 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_0_reg_1178[25]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_92 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_1178[25]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_93 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_1178[25]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[25]_i_94 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_1178[25]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_95 
       (.I0(\KER_size_0_reg_1178[25]_i_91_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_119_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_96 
       (.I0(\KER_size_0_reg_1178[25]_i_92_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_120_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_97 
       (.I0(\KER_size_0_reg_1178[25]_i_93_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_121_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[25]_i_98 
       (.I0(\KER_size_0_reg_1178[25]_i_94_n_3 ),
        .I1(\KER_size_0_reg_1178[25]_i_122_n_3 ),
        .O(\KER_size_0_reg_1178[25]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[25]_i_99 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[25]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_100 
       (.I0(\KER_size_0_reg_1178[29]_i_96_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_144_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_100_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_101 
       (.I0(\KER_size_0_reg_1178[29]_i_97_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_145_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[29]_i_102 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_0_reg_1178[29]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_103 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_0_reg_1178[29]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_104 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_0_reg_1178[29]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_105 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_0_reg_1178[29]_i_105_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_106 
       (.I0(\KER_size_0_reg_1178[29]_i_102_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_146_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_106_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_107 
       (.I0(\KER_size_0_reg_1178[29]_i_103_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_147_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_107_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_108 
       (.I0(\KER_size_0_reg_1178[29]_i_104_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_148_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_108_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_109 
       (.I0(\KER_size_0_reg_1178[29]_i_105_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_149_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[29]_i_110 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_size_0_reg_1178[29]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[29]_i_111 
       (.I0(Q[24]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_size_0_reg_1178[29]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[29]_i_112 
       (.I0(Q[23]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_size_0_reg_1178[29]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[29]_i_113 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_0_reg_1178[29]_i_113_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_114 
       (.I0(\KER_size_0_reg_1178[29]_i_110_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_150_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_114_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_115 
       (.I0(\KER_size_0_reg_1178[29]_i_111_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_151_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_116 
       (.I0(\KER_size_0_reg_1178[29]_i_112_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_152_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_116_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_117 
       (.I0(\KER_size_0_reg_1178[29]_i_113_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_153_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_118 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[29]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_119 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[29]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_120 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[29]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_121 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[29]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_122 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[29]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_123 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[29]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_124 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[29]_i_124_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_125 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[29]_i_125_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_126 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[29]_i_126_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_127 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[29]_i_127_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_128 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[29]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_129 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[29]_i_129_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_13 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_36_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_34_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_37_n_7 ),
        .O(\KER_size_0_reg_1178[29]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_130 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[29]_i_130_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_131 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[29]_i_131_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_132 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[25]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[29]_i_132_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_133 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[29]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_134 
       (.I0(Q[23]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[29]_i_134_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_135 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[29]_i_135_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_136 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[29]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_137 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[29]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_138 
       (.I0(Q[23]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[29]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_139 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[29]_i_139_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_14 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_36_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_38_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_37_n_8 ),
        .O(\KER_size_0_reg_1178[29]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_140 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[29]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_141 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[29]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_142 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[29]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_143 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[29]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_144 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[29]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_145 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[29]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_146 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[29]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_147 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[29]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_148 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[21]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[29]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_149 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[29]_i_149_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_15 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_36_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_38_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_37_n_9 ),
        .O(\KER_size_0_reg_1178[29]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_150 
       (.I0(Q[27]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[29]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_151 
       (.I0(Q[26]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[29]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_152 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[29]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[29]_i_153 
       (.I0(Q[24]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[29]_i_153_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_16 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_39_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_38_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_37_n_10 ),
        .O(\KER_size_0_reg_1178[29]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_17 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_37_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_34_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_36_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_36_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_35_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_34_n_9 ),
        .O(\KER_size_0_reg_1178[29]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_18 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_37_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_38_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_36_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_36_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_37_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_34_n_10 ),
        .O(\KER_size_0_reg_1178[29]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_19 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_37_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_38_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_36_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_36_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_37_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_38_n_7 ),
        .O(\KER_size_0_reg_1178[29]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_2 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_10_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_6_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_7_n_8 ),
        .O(\KER_size_0_reg_1178[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_20 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_37_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_38_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_39_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_36_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_37_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_38_n_8 ),
        .O(\KER_size_0_reg_1178[29]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_21 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_40_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_41_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_42_n_7 ),
        .O(\KER_size_0_reg_1178[29]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_22 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_40_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_43_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_42_n_8 ),
        .O(\KER_size_0_reg_1178[29]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_23 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_40_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_43_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_42_n_9 ),
        .O(\KER_size_0_reg_1178[29]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_24 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_44_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_43_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_42_n_10 ),
        .O(\KER_size_0_reg_1178[29]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_25 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_42_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_41_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_40_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_40_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_45_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_41_n_9 ),
        .O(\KER_size_0_reg_1178[29]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_26 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_42_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_43_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_40_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_40_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_42_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_41_n_10 ),
        .O(\KER_size_0_reg_1178[29]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_27 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_42_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_43_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_40_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_40_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_42_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_43_n_7 ),
        .O(\KER_size_0_reg_1178[29]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_28 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_42_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_43_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_44_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_40_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_42_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_43_n_8 ),
        .O(\KER_size_0_reg_1178[29]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_29 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_51_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_50_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_13_n_7 ),
        .O(\KER_size_0_reg_1178[29]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_3 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_10_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_6_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_7_n_9 ),
        .O(\KER_size_0_reg_1178[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[29]_i_30 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_13_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_51_n_9 ),
        .O(\KER_size_0_reg_1178[29]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[29]_i_31 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_13_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_51_n_10 ),
        .O(\KER_size_0_reg_1178[29]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[29]_i_32 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_13_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_12_n_7 ),
        .O(\KER_size_0_reg_1178[29]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_33 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_13_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_50_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_51_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_51_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_49_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_50_n_9 ),
        .O(\KER_size_0_reg_1178[29]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_1178[29]_i_34 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_51_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_13_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_51_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[25]_i_13_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_50_n_10 ),
        .O(\KER_size_0_reg_1178[29]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_1178[29]_i_35 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_51_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_13_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_13_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_51_n_9 ),
        .O(\KER_size_0_reg_1178[29]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_1178[29]_i_36 
       (.I0(\KER_size_0_reg_1178_reg[25]_i_12_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[25]_i_13_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[25]_i_13_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_51_n_10 ),
        .O(\KER_size_0_reg_1178[29]_i_36_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_4 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_10_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_6_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_7_n_10 ),
        .O(\KER_size_0_reg_1178[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_46 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_1178[29]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_47 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_1178[29]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_48 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_1178[29]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_49 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_1178[29]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[29]_i_5 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_10_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_11_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_12_n_7 ),
        .O(\KER_size_0_reg_1178[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_50 
       (.I0(\KER_size_0_reg_1178[29]_i_46_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_118_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_51 
       (.I0(\KER_size_0_reg_1178[29]_i_47_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_119_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_52 
       (.I0(\KER_size_0_reg_1178[29]_i_48_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_120_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_53 
       (.I0(\KER_size_0_reg_1178[29]_i_49_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_121_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_54 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I1(Q[9]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_1178[29]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_55 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I1(Q[8]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_1178[29]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_56 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I1(Q[7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_1178[29]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_57 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I1(Q[6]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_1178[29]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_58 
       (.I0(\KER_size_0_reg_1178[29]_i_54_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_122_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_59 
       (.I0(\KER_size_0_reg_1178[29]_i_55_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_123_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_6 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_7_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_6_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_10_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_5_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_7_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_6_n_7 ),
        .O(\KER_size_0_reg_1178[29]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_60 
       (.I0(\KER_size_0_reg_1178[29]_i_56_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_124_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_61 
       (.I0(\KER_size_0_reg_1178[29]_i_57_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_125_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_62 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_1178[29]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_63 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_1178[29]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_64 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_1178[29]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_65 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_1178[29]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_66 
       (.I0(\KER_size_0_reg_1178[29]_i_62_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_126_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_66_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_67 
       (.I0(\KER_size_0_reg_1178[29]_i_63_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_127_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_68 
       (.I0(\KER_size_0_reg_1178[29]_i_64_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_128_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_69 
       (.I0(\KER_size_0_reg_1178[29]_i_65_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_129_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_7 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_7_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_6_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_10_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_10_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_7_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_6_n_8 ),
        .O(\KER_size_0_reg_1178[29]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[29]_i_70 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_size_0_reg_1178[29]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[29]_i_71 
       (.I0(Q[24]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_size_0_reg_1178[29]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[29]_i_72 
       (.I0(Q[23]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_size_0_reg_1178[29]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[29]_i_73 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_0_reg_1178[29]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_74 
       (.I0(\KER_size_0_reg_1178[29]_i_70_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_130_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_74_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_75 
       (.I0(\KER_size_0_reg_1178[29]_i_71_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_131_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_76 
       (.I0(\KER_size_0_reg_1178[29]_i_72_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_132_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_77 
       (.I0(\KER_size_0_reg_1178[29]_i_73_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_133_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[29]_i_78 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_0_reg_1178[29]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_79 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_0_reg_1178[29]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_8 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_7_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_6_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_10_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_10_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_7_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_6_n_9 ),
        .O(\KER_size_0_reg_1178[29]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_80 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_0_reg_1178[29]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_81 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_0_reg_1178[29]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_82 
       (.I0(\KER_size_0_reg_1178[29]_i_78_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_134_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_83 
       (.I0(\KER_size_0_reg_1178[29]_i_79_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_135_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_84 
       (.I0(\KER_size_0_reg_1178[29]_i_80_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_136_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_85 
       (.I0(\KER_size_0_reg_1178[29]_i_81_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_137_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[29]_i_86 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_0_reg_1178[29]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_87 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_0_reg_1178[29]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_88 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_0_reg_1178[29]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_89 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_0_reg_1178[29]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[29]_i_9 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_12_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_11_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_10_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[29]_i_10_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_7_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_6_n_10 ),
        .O(\KER_size_0_reg_1178[29]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_90 
       (.I0(\KER_size_0_reg_1178[29]_i_86_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_138_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_90_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_91 
       (.I0(\KER_size_0_reg_1178[29]_i_87_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_139_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_91_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_92 
       (.I0(\KER_size_0_reg_1178[29]_i_88_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_140_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_92_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_93 
       (.I0(\KER_size_0_reg_1178[29]_i_89_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_141_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_94 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_0_reg_1178[29]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_95 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_1178[29]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_96 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_1178[29]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[29]_i_97 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_1178[29]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_98 
       (.I0(\KER_size_0_reg_1178[29]_i_94_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_142_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_98_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[29]_i_99 
       (.I0(\KER_size_0_reg_1178[29]_i_95_n_3 ),
        .I1(\KER_size_0_reg_1178[29]_i_143_n_3 ),
        .O(\KER_size_0_reg_1178[29]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[2]_i_2 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[2]_i_3 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[2]_i_4 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .O(\KER_size_0_reg_1178[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_1178[2]_i_5 
       (.I0(\KER_size_0_reg_1178[2]_i_2_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_1178[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_1178[2]_i_6 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[2]_i_7 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[2]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[2]_i_8 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .O(\KER_size_0_reg_1178[2]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[31]_i_10 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_33_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_34_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_35_n_9 ),
        .O(\KER_size_0_reg_1178[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_100 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [25]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [26]),
        .O(\KER_size_0_reg_1178[31]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_101 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [25]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [26]),
        .O(\KER_size_0_reg_1178[31]_i_101_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_1178[31]_i_102 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .I2(\KER_size_0_reg_1178[31]_i_170_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_102_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_103 
       (.I0(\KER_size_0_reg_1178[31]_i_99_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_171_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_103_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_104 
       (.I0(\KER_size_0_reg_1178[31]_i_100_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_172_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_104_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_105 
       (.I0(\KER_size_0_reg_1178[31]_i_101_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_173_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_106 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_1178[31]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_107 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_1178[31]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_108 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_1178[31]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_109 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_1178[31]_i_109_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[31]_i_11 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_36_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_34_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_35_n_10 ),
        .O(\KER_size_0_reg_1178[31]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_110 
       (.I0(\KER_size_0_reg_1178[31]_i_106_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_174_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_110_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_111 
       (.I0(\KER_size_0_reg_1178[31]_i_107_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_175_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_111_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_112 
       (.I0(\KER_size_0_reg_1178[31]_i_108_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_176_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_112_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_113 
       (.I0(\KER_size_0_reg_1178[31]_i_109_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_177_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_114 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_1178[31]_i_114_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[31]_i_115 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [25]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [26]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[31]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[31]_i_116 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .O(\KER_size_0_reg_1178[31]_i_116_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_1178[31]_i_117 
       (.I0(\KER_size_0_reg_1178[31]_i_114_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [26]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_1178[31]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_1178[31]_i_118 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [26]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [25]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[31]_i_118_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[31]_i_119 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [25]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[31]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_12 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_33_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_35_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_34_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_33_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_35_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_37_n_10 ),
        .O(\KER_size_0_reg_1178[31]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[31]_i_120 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .O(\KER_size_0_reg_1178[31]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_121 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .I1(Q[5]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_1178[31]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_122 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .I1(Q[4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_1178[31]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_123 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .I1(Q[3]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[31]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_124 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .I1(Q[2]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_1178[31]_i_124_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_125 
       (.I0(\KER_size_0_reg_1178[31]_i_121_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_178_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_125_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_126 
       (.I0(\KER_size_0_reg_1178[31]_i_122_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_179_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_126_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_127 
       (.I0(\KER_size_0_reg_1178[31]_i_123_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_180_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_127_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_128 
       (.I0(\KER_size_0_reg_1178[31]_i_124_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_181_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_129 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_1178[31]_i_129_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_13 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_35_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_34_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_33_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_33_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_35_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_34_n_7 ),
        .O(\KER_size_0_reg_1178[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_130 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .O(\KER_size_0_reg_1178[31]_i_130_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_1178[31]_i_131 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I2(\KER_size_0_reg_1178[31]_i_182_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_131_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_132 
       (.I0(\KER_size_0_reg_1178[31]_i_129_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_183_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_132_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_133 
       (.I0(\KER_size_0_reg_1178[31]_i_130_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_184_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_134 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .I1(Q[10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_1178[31]_i_134_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_1178[31]_i_135 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I2(\KER_size_0_reg_1178[31]_i_185_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_135_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_136 
       (.I0(\KER_size_0_reg_1178[31]_i_134_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_186_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_1178[31]_i_137 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [27]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [28]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [29]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[31]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_138 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [28]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [27]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [29]),
        .O(\KER_size_0_reg_1178[31]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_1178[31]_i_139 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[31]_i_139_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_14 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_35_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_34_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_36_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_33_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_35_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_34_n_8 ),
        .O(\KER_size_0_reg_1178[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_140 
       (.I0(Q[21]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[31]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_141 
       (.I0(Q[20]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[31]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_142 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[31]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_143 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[31]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_144 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[31]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_145 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[31]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_1178[31]_i_146 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[31]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_147 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[31]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_148 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[31]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_149 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .O(\KER_size_0_reg_1178[31]_i_149_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_150 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[31]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_151 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[31]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_152 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[31]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_153 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[31]_i_153_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_1178[31]_i_154 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .O(\KER_size_0_reg_1178[31]_i_154_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[31]_i_155 
       (.I0(Q[28]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[29]),
        .O(\KER_size_0_reg_1178[31]_i_155_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[31]_i_156 
       (.I0(Q[27]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[26]),
        .I5(Q[28]),
        .O(\KER_size_0_reg_1178[31]_i_156_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_157 
       (.I0(Q[26]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[25]),
        .O(\KER_size_0_reg_1178[31]_i_157_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_0_reg_1178[31]_i_158 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[31]),
        .I2(\KER_size_0_reg_1178[31]_i_187_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_158_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_159 
       (.I0(\KER_size_0_reg_1178[31]_i_155_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_188_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_159_n_3 ));
  LUT6 #(
    .INIT(64'h4CB3807FB34C7F80)) 
    \KER_size_0_reg_1178[31]_i_16 
       (.I0(\KER_size_0_reg_1178[31]_i_45_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [27]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [28]),
        .I3(\KER_size_0_reg_1178[31]_i_46_n_3 ),
        .I4(Q[2]),
        .I5(\KER_size_0_reg_1178_reg[31]_i_15_n_9 ),
        .O(\KER_size_0_reg_1178[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_160 
       (.I0(\KER_size_0_reg_1178[31]_i_156_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_189_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_160_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_161 
       (.I0(\KER_size_0_reg_1178[31]_i_157_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_190_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_161_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_0_reg_1178[31]_i_162 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_0_reg_1178[31]_i_162_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_1178[31]_i_163 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(\KER_size_0_reg_1178[31]_i_191_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_163_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_164 
       (.I0(\KER_size_0_reg_1178[31]_i_162_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_192_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_164_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_1178[31]_i_165 
       (.I0(Q[28]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(\KER_size_0_reg_1178[31]_i_193_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_165_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_166 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_1178[31]_i_166_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_167 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_1178[31]_i_167_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_168 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_1178[31]_i_168_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_169 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_1178[31]_i_169_n_3 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \KER_size_0_reg_1178[31]_i_17 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [27]),
        .I4(\KER_size_0_reg_1178_reg[31]_i_15_n_10 ),
        .O(\KER_size_0_reg_1178[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_size_0_reg_1178[31]_i_170 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_1178[31]_i_170_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_171 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_1178[31]_i_171_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_172 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_1178[31]_i_172_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_173 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [26]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [25]),
        .O(\KER_size_0_reg_1178[31]_i_173_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_174 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_1178[31]_i_174_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_175 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_1178[31]_i_175_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_176 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_1178[31]_i_176_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_177 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_1178[31]_i_177_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_178 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_1178[31]_i_178_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_179 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_1178[31]_i_179_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_0_reg_1178[31]_i_18 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [27]),
        .I1(Q[0]),
        .I2(\KER_size_0_reg_1178_reg[29]_i_11_n_7 ),
        .O(\KER_size_0_reg_1178[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_180 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_1178[31]_i_180_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_181 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_1178[31]_i_181_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_size_0_reg_1178[31]_i_182 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_1178[31]_i_182_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_183 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_1178[31]_i_183_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_184 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [21]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [23]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [22]),
        .O(\KER_size_0_reg_1178[31]_i_184_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_1178[31]_i_185 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_1178[31]_i_185_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_186 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .O(\KER_size_0_reg_1178[31]_i_186_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_1178[31]_i_187 
       (.I0(Q[28]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I2(Q[30]),
        .I3(Q[29]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[31]_i_187_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_188 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[30]),
        .I2(Q[29]),
        .I3(Q[28]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[31]_i_188_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_189 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[31]_i_189_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[31]_i_19 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_47_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_48_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_49_n_7 ),
        .O(\KER_size_0_reg_1178[31]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_190 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[31]_i_190_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_1178[31]_i_191 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[31]_i_191_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[31]_i_192 
       (.I0(Q[24]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[31]_i_192_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_0_reg_1178[31]_i_193 
       (.I0(Q[25]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[31]_i_193_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[31]_i_2 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_5_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_6_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_7_n_7 ),
        .O(\KER_size_0_reg_1178[31]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[31]_i_20 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_47_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_50_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_49_n_8 ),
        .O(\KER_size_0_reg_1178[31]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[31]_i_21 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_47_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_50_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_49_n_9 ),
        .O(\KER_size_0_reg_1178[31]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[31]_i_22 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_51_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_50_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_49_n_10 ),
        .O(\KER_size_0_reg_1178[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_23 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_49_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_48_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_47_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_47_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_52_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_48_n_9 ),
        .O(\KER_size_0_reg_1178[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_24 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_49_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_50_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_47_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_47_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_49_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_48_n_10 ),
        .O(\KER_size_0_reg_1178[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_25 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_49_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_50_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_47_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_47_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_49_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_50_n_7 ),
        .O(\KER_size_0_reg_1178[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_26 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_49_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_50_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_51_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_47_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_49_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_50_n_8 ),
        .O(\KER_size_0_reg_1178[31]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[31]_i_27 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_47_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_48_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_52_n_10 ),
        .O(\KER_size_0_reg_1178[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_28 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_53_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_52_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_48_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_53_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_52_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_48_n_7 ),
        .O(\KER_size_0_reg_1178[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_29 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_52_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_48_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_47_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_53_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_52_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_48_n_8 ),
        .O(\KER_size_0_reg_1178[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_3 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_5_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_8_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_9_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_5_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_8_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_9_n_9 ),
        .O(\KER_size_0_reg_1178[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_0_reg_1178[31]_i_30 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [30]),
        .I2(\KER_size_0_reg_1178_reg[31]_i_15_n_8 ),
        .O(\KER_size_0_reg_1178[31]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h7F80807F807F7F80)) 
    \KER_size_0_reg_1178[31]_i_31 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_15_n_8 ),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_size_0_reg_1178[31]_i_54_n_3 ),
        .I4(\KER_size_0_reg_1178[31]_i_55_n_3 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_15_n_7 ),
        .O(\KER_size_0_reg_1178[31]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    \KER_size_0_reg_1178[31]_i_32 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_15_n_8 ),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_size_0_reg_1178[31]_i_56_n_3 ),
        .I4(\KER_size_0_reg_1178[31]_i_57_n_3 ),
        .I5(\KER_size_0_reg_1178[31]_i_58_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_32_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[31]_i_38 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_88_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_41_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_45_n_8 ),
        .O(\KER_size_0_reg_1178[31]_i_38_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[31]_i_39 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_88_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_41_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_45_n_9 ),
        .O(\KER_size_0_reg_1178[31]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_4 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_7_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[31]_i_6_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_5_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_5_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_8_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_9_n_10 ),
        .O(\KER_size_0_reg_1178[31]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[31]_i_40 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_40_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_41_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_45_n_10 ),
        .O(\KER_size_0_reg_1178[31]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_41 
       (.I0(\KER_size_0_reg_1178_reg[31]_i_88_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_45_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_89_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_88_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[31]_i_90_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_89_n_9 ),
        .O(\KER_size_0_reg_1178[31]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_42 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_45_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_41_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_88_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_88_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_45_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[31]_i_89_n_10 ),
        .O(\KER_size_0_reg_1178[31]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_43 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_45_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_41_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[31]_i_88_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_88_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_45_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_41_n_7 ),
        .O(\KER_size_0_reg_1178[31]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[31]_i_44 
       (.I0(\KER_size_0_reg_1178_reg[29]_i_45_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[29]_i_41_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[29]_i_40_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[31]_i_88_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[29]_i_45_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[29]_i_41_n_8 ),
        .O(\KER_size_0_reg_1178[31]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[31]_i_45 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\KER_size_0_reg_1178[31]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[31]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [29]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [28]),
        .O(\KER_size_0_reg_1178[31]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \KER_size_0_reg_1178[31]_i_54 
       (.I0(\KER_size_0_reg_1178[31]_i_137_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_138_n_3 ),
        .I2(\KER_size_0_reg_1178[31]_i_57_n_3 ),
        .I3(\KER_size_0_reg_1178[31]_i_58_n_3 ),
        .I4(\KER_size_0_reg_1178[31]_i_56_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_54_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h935F)) 
    \KER_size_0_reg_1178[31]_i_55 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [31]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [30]),
        .O(\KER_size_0_reg_1178[31]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'h88C8800080008000)) 
    \KER_size_0_reg_1178[31]_i_56 
       (.I0(Q[2]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [27]),
        .I2(Q[0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [29]),
        .I4(Q[1]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [28]),
        .O(\KER_size_0_reg_1178[31]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_1178[31]_i_57 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [27]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [28]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [29]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_1178[31]_i_57_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \KER_size_0_reg_1178[31]_i_58 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [29]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[31]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_59 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_0_reg_1178[31]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_60 
       (.I0(Q[18]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_0_reg_1178[31]_i_60_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_1178[31]_i_61 
       (.I0(Q[22]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(\KER_size_0_reg_1178[31]_i_139_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_62 
       (.I0(\KER_size_0_reg_1178[31]_i_59_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_140_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_63 
       (.I0(\KER_size_0_reg_1178[31]_i_60_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_141_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_64 
       (.I0(Q[13]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_0_reg_1178[31]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_65 
       (.I0(Q[12]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_0_reg_1178[31]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_66 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I1(Q[11]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_0_reg_1178[31]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_67 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [16]),
        .I1(Q[10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [17]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_0_reg_1178[31]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_68 
       (.I0(\KER_size_0_reg_1178[31]_i_64_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_142_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_69 
       (.I0(\KER_size_0_reg_1178[31]_i_65_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_143_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_69_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_70 
       (.I0(\KER_size_0_reg_1178[31]_i_66_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_144_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_71 
       (.I0(\KER_size_0_reg_1178[31]_i_67_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_145_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_72 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_1178[31]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_73 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_1178[31]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_74 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [13]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [14]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_1178[31]_i_74_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_1178[31]_i_75 
       (.I0(Q[19]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [12]),
        .I2(\KER_size_0_reg_1178[31]_i_146_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_76 
       (.I0(\KER_size_0_reg_1178[31]_i_72_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_147_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_77 
       (.I0(\KER_size_0_reg_1178[31]_i_73_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_148_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_78 
       (.I0(\KER_size_0_reg_1178[31]_i_74_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_149_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_79 
       (.I0(Q[17]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_0_reg_1178[31]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_80 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_0_reg_1178[31]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_81 
       (.I0(Q[15]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_0_reg_1178[31]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_82 
       (.I0(Q[14]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_0_reg_1178[31]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_83 
       (.I0(\KER_size_0_reg_1178[31]_i_79_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_150_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_84 
       (.I0(\KER_size_0_reg_1178[31]_i_80_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_151_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_85 
       (.I0(\KER_size_0_reg_1178[31]_i_81_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_152_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_85_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_86 
       (.I0(\KER_size_0_reg_1178[31]_i_82_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_153_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_86_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_0_reg_1178[31]_i_87 
       (.I0(Q[16]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [15]),
        .I2(\KER_size_0_reg_1178[31]_i_154_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_91 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .I1(Q[9]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_1178[31]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_92 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .I1(Q[8]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_1178[31]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_93 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .I1(Q[7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_1178[31]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_94 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [19]),
        .I1(Q[6]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [18]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [20]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_1178[31]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_95 
       (.I0(\KER_size_0_reg_1178[31]_i_91_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_166_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_96 
       (.I0(\KER_size_0_reg_1178[31]_i_92_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_167_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_97 
       (.I0(\KER_size_0_reg_1178[31]_i_93_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_168_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[31]_i_98 
       (.I0(\KER_size_0_reg_1178[31]_i_94_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_169_n_3 ),
        .O(\KER_size_0_reg_1178[31]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[31]_i_99 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [25]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [24]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [26]),
        .O(\KER_size_0_reg_1178[31]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[3]_i_1 
       (.I0(\KER_size_0_reg_1178_reg[2]_i_1_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[3]_i_2_n_10 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[3]_i_3 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[3]_i_4 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[3]_i_5 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .O(\KER_size_0_reg_1178[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_1178[3]_i_6 
       (.I0(\KER_size_0_reg_1178[3]_i_3_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_1178[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_1178[3]_i_7 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[3]_i_8 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[3]_i_9 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .O(\KER_size_0_reg_1178[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[7]_i_2 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_14_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_13_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[3]_i_2_n_7 ),
        .O(\KER_size_0_reg_1178[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[7]_i_3 
       (.I0(\KER_size_0_reg_1178_reg[3]_i_2_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_14_n_9 ),
        .O(\KER_size_0_reg_1178[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[7]_i_4 
       (.I0(\KER_size_0_reg_1178_reg[3]_i_2_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_14_n_10 ),
        .O(\KER_size_0_reg_1178[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[7]_i_5 
       (.I0(\KER_size_0_reg_1178_reg[3]_i_2_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[2]_i_1_n_7 ),
        .O(\KER_size_0_reg_1178[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[7]_i_6 
       (.I0(\KER_size_0_reg_1178_reg[3]_i_2_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_13_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_14_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[8]_i_14_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[8]_i_12_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[8]_i_13_n_9 ),
        .O(\KER_size_0_reg_1178[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_0_reg_1178[7]_i_7 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_14_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[3]_i_2_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_14_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[3]_i_2_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[8]_i_13_n_10 ),
        .O(\KER_size_0_reg_1178[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_1178[7]_i_8 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_14_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[3]_i_2_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[3]_i_2_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[8]_i_14_n_9 ),
        .O(\KER_size_0_reg_1178[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_0_reg_1178[7]_i_9 
       (.I0(\KER_size_0_reg_1178_reg[2]_i_1_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[3]_i_2_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[3]_i_2_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[8]_i_14_n_10 ),
        .O(\KER_size_0_reg_1178[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_16 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_1178[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_17 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_1178[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_18 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_1178[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_19 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_1178[8]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[8]_i_2 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_10_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_11_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_12_n_7 ),
        .O(\KER_size_0_reg_1178[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_20 
       (.I0(\KER_size_0_reg_1178[8]_i_16_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_63_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_21 
       (.I0(\KER_size_0_reg_1178[8]_i_17_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_64_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_22 
       (.I0(\KER_size_0_reg_1178[8]_i_18_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_65_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_23 
       (.I0(\KER_size_0_reg_1178[8]_i_19_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_66_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_24 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_1178[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_25 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_1178[8]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_26 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_27 
       (.I0(Q[2]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_1178[8]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_28 
       (.I0(\KER_size_0_reg_1178[8]_i_24_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_67_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_29 
       (.I0(\KER_size_0_reg_1178[8]_i_25_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_68_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[8]_i_3 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_10_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_13_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_12_n_8 ),
        .O(\KER_size_0_reg_1178[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_30 
       (.I0(\KER_size_0_reg_1178[8]_i_26_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_69_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_31 
       (.I0(\KER_size_0_reg_1178[8]_i_27_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_70_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_32 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_1178[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_33 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_1178[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_34 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_35 
       (.I0(Q[2]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_1178[8]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_36 
       (.I0(\KER_size_0_reg_1178[8]_i_32_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_71_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_37 
       (.I0(\KER_size_0_reg_1178[8]_i_33_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_72_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_38 
       (.I0(\KER_size_0_reg_1178[8]_i_34_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_73_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_39 
       (.I0(\KER_size_0_reg_1178[8]_i_35_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_74_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[8]_i_4 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_10_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_13_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_12_n_9 ),
        .O(\KER_size_0_reg_1178[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_40 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[8]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[8]_i_41 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[8]_i_41_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[8]_i_42 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .O(\KER_size_0_reg_1178[8]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_1178[8]_i_43 
       (.I0(\KER_size_0_reg_1178[8]_i_40_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_1178[8]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_1178[8]_i_44 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[8]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[8]_i_45 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[8]_i_45_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[8]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .O(\KER_size_0_reg_1178[8]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_47 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_0_reg_1178[8]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_48 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_0_reg_1178[8]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_49 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[8]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_0_reg_1178[8]_i_5 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_14_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_13_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_12_n_10 ),
        .O(\KER_size_0_reg_1178[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_50 
       (.I0(Q[2]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_0_reg_1178[8]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_51 
       (.I0(\KER_size_0_reg_1178[8]_i_47_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_75_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_52 
       (.I0(\KER_size_0_reg_1178[8]_i_48_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_76_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_53 
       (.I0(\KER_size_0_reg_1178[8]_i_49_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_77_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_54 
       (.I0(\KER_size_0_reg_1178[8]_i_50_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_78_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_55 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_0_reg_1178[8]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_56 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_0_reg_1178[8]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_57 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_0_reg_1178[8]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_0_reg_1178[8]_i_58 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_0_reg_1178[8]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_59 
       (.I0(\KER_size_0_reg_1178[8]_i_55_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_79_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[8]_i_6 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_12_n_7 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_11_n_10 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_10_n_8 ),
        .I3(\KER_size_0_reg_1178_reg[8]_i_10_n_7 ),
        .I4(\KER_size_0_reg_1178_reg[8]_i_15_n_10 ),
        .I5(\KER_size_0_reg_1178_reg[8]_i_11_n_9 ),
        .O(\KER_size_0_reg_1178[8]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_60 
       (.I0(\KER_size_0_reg_1178[8]_i_56_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_80_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_61 
       (.I0(\KER_size_0_reg_1178[8]_i_57_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_81_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[8]_i_62 
       (.I0(\KER_size_0_reg_1178[8]_i_58_n_3 ),
        .I1(\KER_size_0_reg_1178[8]_i_82_n_3 ),
        .O(\KER_size_0_reg_1178[8]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_63 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[8]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_64 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[8]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_65 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[8]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_66 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[8]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_67 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[8]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_68 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[8]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_69 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[8]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[8]_i_7 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_12_n_8 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_13_n_7 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_10_n_9 ),
        .I3(\KER_size_0_reg_1178_reg[8]_i_10_n_8 ),
        .I4(\KER_size_0_reg_1178_reg[8]_i_12_n_7 ),
        .I5(\KER_size_0_reg_1178_reg[8]_i_11_n_10 ),
        .O(\KER_size_0_reg_1178[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_70 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [8]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [7]),
        .O(\KER_size_0_reg_1178[8]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_71 
       (.I0(Q[7]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[8]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_72 
       (.I0(Q[6]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[8]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_73 
       (.I0(Q[5]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[8]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_74 
       (.I0(Q[4]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[8]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_75 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[8]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_76 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[8]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_77 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[8]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_78 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [2]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [1]),
        .O(\KER_size_0_reg_1178[8]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_79 
       (.I0(Q[11]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[8]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[8]_i_8 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_12_n_9 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_13_n_8 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_10_n_10 ),
        .I3(\KER_size_0_reg_1178_reg[8]_i_10_n_9 ),
        .I4(\KER_size_0_reg_1178_reg[8]_i_12_n_8 ),
        .I5(\KER_size_0_reg_1178_reg[8]_i_13_n_7 ),
        .O(\KER_size_0_reg_1178[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_80 
       (.I0(Q[10]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[8]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_81 
       (.I0(Q[9]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[8]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[8]_i_82 
       (.I0(Q[8]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [5]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [4]),
        .O(\KER_size_0_reg_1178[8]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_0_reg_1178[8]_i_9 
       (.I0(\KER_size_0_reg_1178_reg[8]_i_12_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_13_n_9 ),
        .I2(\KER_size_0_reg_1178_reg[8]_i_14_n_7 ),
        .I3(\KER_size_0_reg_1178_reg[8]_i_10_n_10 ),
        .I4(\KER_size_0_reg_1178_reg[8]_i_12_n_9 ),
        .I5(\KER_size_0_reg_1178_reg[8]_i_13_n_8 ),
        .O(\KER_size_0_reg_1178[8]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_0_reg_1178[9]_i_1 
       (.I0(\KER_size_0_reg_1178_reg[9]_i_2_n_10 ),
        .I1(\KER_size_0_reg_1178_reg[8]_i_1_n_9 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_0_reg_1178[9]_i_3 
       (.I0(Q[3]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I5(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .O(\KER_size_0_reg_1178[9]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[9]_i_4 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[9]_i_5 
       (.I0(Q[1]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .O(\KER_size_0_reg_1178[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_0_reg_1178[9]_i_6 
       (.I0(\KER_size_0_reg_1178[9]_i_3_n_3 ),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_0_reg_1178[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_0_reg_1178[9]_i_7 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [11]),
        .I2(Q[1]),
        .I3(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I4(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I5(Q[2]),
        .O(\KER_size_0_reg_1178[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_0_reg_1178[9]_i_8 
       (.I0(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .I1(Q[1]),
        .I2(\KER_size_0_reg_1178[31]_i_31_0 [10]),
        .I3(Q[0]),
        .O(\KER_size_0_reg_1178[9]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_0_reg_1178[9]_i_9 
       (.I0(Q[0]),
        .I1(\KER_size_0_reg_1178[31]_i_31_0 [9]),
        .O(\KER_size_0_reg_1178[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[13]_i_1_n_3 ,\KER_size_0_reg_1178_reg[13]_i_1_n_4 ,\KER_size_0_reg_1178_reg[13]_i_1_n_5 ,\KER_size_0_reg_1178_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[13]_i_2_n_3 ,\KER_size_0_reg_1178[13]_i_3_n_3 ,\KER_size_0_reg_1178[13]_i_4_n_3 ,\KER_size_0_reg_1178[13]_i_5_n_3 }),
        .O(D[13:10]),
        .S({\KER_size_0_reg_1178[13]_i_6_n_3 ,\KER_size_0_reg_1178[13]_i_7_n_3 ,\KER_size_0_reg_1178[13]_i_8_n_3 ,\KER_size_0_reg_1178[13]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[13]_i_10 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[13]_i_10_n_3 ,\KER_size_0_reg_1178_reg[13]_i_10_n_4 ,\KER_size_0_reg_1178_reg[13]_i_10_n_5 ,\KER_size_0_reg_1178_reg[13]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[13]_i_11_n_3 ,\KER_size_0_reg_1178[13]_i_12_n_3 ,\KER_size_0_reg_1178[13]_i_13_n_3 ,1'b0}),
        .O({\KER_size_0_reg_1178_reg[13]_i_10_n_7 ,\KER_size_0_reg_1178_reg[13]_i_10_n_8 ,\KER_size_0_reg_1178_reg[13]_i_10_n_9 ,\KER_size_0_reg_1178_reg[13]_i_10_n_10 }),
        .S({\KER_size_0_reg_1178[13]_i_14_n_3 ,\KER_size_0_reg_1178[13]_i_15_n_3 ,\KER_size_0_reg_1178[13]_i_16_n_3 ,\KER_size_0_reg_1178[13]_i_17_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[17]_i_1 
       (.CI(\KER_size_0_reg_1178_reg[13]_i_1_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[17]_i_1_n_3 ,\KER_size_0_reg_1178_reg[17]_i_1_n_4 ,\KER_size_0_reg_1178_reg[17]_i_1_n_5 ,\KER_size_0_reg_1178_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[17]_i_2_n_3 ,\KER_size_0_reg_1178[17]_i_3_n_3 ,\KER_size_0_reg_1178[17]_i_4_n_3 ,\KER_size_0_reg_1178[17]_i_5_n_3 }),
        .O(D[17:14]),
        .S({\KER_size_0_reg_1178[17]_i_6_n_3 ,\KER_size_0_reg_1178[17]_i_7_n_3 ,\KER_size_0_reg_1178[17]_i_8_n_3 ,\KER_size_0_reg_1178[17]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[17]_i_10 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[17]_i_10_n_3 ,\KER_size_0_reg_1178_reg[17]_i_10_n_4 ,\KER_size_0_reg_1178_reg[17]_i_10_n_5 ,\KER_size_0_reg_1178_reg[17]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[17]_i_12_n_3 ,\KER_size_0_reg_1178[17]_i_13_n_3 ,\KER_size_0_reg_1178[17]_i_14_n_3 ,\KER_size_0_reg_1178[17]_i_15_n_3 }),
        .O({\KER_size_0_reg_1178_reg[17]_i_10_n_7 ,\KER_size_0_reg_1178_reg[17]_i_10_n_8 ,\KER_size_0_reg_1178_reg[17]_i_10_n_9 ,\KER_size_0_reg_1178_reg[17]_i_10_n_10 }),
        .S({\KER_size_0_reg_1178[17]_i_16_n_3 ,\KER_size_0_reg_1178[17]_i_17_n_3 ,\KER_size_0_reg_1178[17]_i_18_n_3 ,\KER_size_0_reg_1178[17]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[17]_i_11 
       (.CI(\KER_size_0_reg_1178_reg[8]_i_1_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[17]_i_11_n_3 ,\KER_size_0_reg_1178_reg[17]_i_11_n_4 ,\KER_size_0_reg_1178_reg[17]_i_11_n_5 ,\KER_size_0_reg_1178_reg[17]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[17]_i_20_n_3 ,\KER_size_0_reg_1178[17]_i_21_n_3 ,\KER_size_0_reg_1178[17]_i_22_n_3 ,\KER_size_0_reg_1178[17]_i_23_n_3 }),
        .O({\KER_size_0_reg_1178_reg[17]_i_11_n_7 ,\KER_size_0_reg_1178_reg[17]_i_11_n_8 ,\KER_size_0_reg_1178_reg[17]_i_11_n_9 ,\KER_size_0_reg_1178_reg[17]_i_11_n_10 }),
        .S({\KER_size_0_reg_1178[17]_i_24_n_3 ,\KER_size_0_reg_1178[17]_i_25_n_3 ,\KER_size_0_reg_1178[17]_i_26_n_3 ,\KER_size_0_reg_1178[17]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[21]_i_1 
       (.CI(\KER_size_0_reg_1178_reg[17]_i_1_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[21]_i_1_n_3 ,\KER_size_0_reg_1178_reg[21]_i_1_n_4 ,\KER_size_0_reg_1178_reg[21]_i_1_n_5 ,\KER_size_0_reg_1178_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[21]_i_2_n_3 ,\KER_size_0_reg_1178[21]_i_3_n_3 ,\KER_size_0_reg_1178[21]_i_4_n_3 ,\KER_size_0_reg_1178[21]_i_5_n_3 }),
        .O(D[21:18]),
        .S({\KER_size_0_reg_1178[21]_i_6_n_3 ,\KER_size_0_reg_1178[21]_i_7_n_3 ,\KER_size_0_reg_1178[21]_i_8_n_3 ,\KER_size_0_reg_1178[21]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[21]_i_10 
       (.CI(\KER_size_0_reg_1178_reg[17]_i_10_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[21]_i_10_n_3 ,\KER_size_0_reg_1178_reg[21]_i_10_n_4 ,\KER_size_0_reg_1178_reg[21]_i_10_n_5 ,\KER_size_0_reg_1178_reg[21]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[21]_i_12_n_3 ,\KER_size_0_reg_1178[21]_i_13_n_3 ,\KER_size_0_reg_1178[21]_i_14_n_3 ,\KER_size_0_reg_1178[21]_i_15_n_3 }),
        .O({\KER_size_0_reg_1178_reg[21]_i_10_n_7 ,\KER_size_0_reg_1178_reg[21]_i_10_n_8 ,\KER_size_0_reg_1178_reg[21]_i_10_n_9 ,\KER_size_0_reg_1178_reg[21]_i_10_n_10 }),
        .S({\KER_size_0_reg_1178[21]_i_16_n_3 ,\KER_size_0_reg_1178[21]_i_17_n_3 ,\KER_size_0_reg_1178[21]_i_18_n_3 ,\KER_size_0_reg_1178[21]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[21]_i_11 
       (.CI(\KER_size_0_reg_1178_reg[17]_i_11_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[21]_i_11_n_3 ,\KER_size_0_reg_1178_reg[21]_i_11_n_4 ,\KER_size_0_reg_1178_reg[21]_i_11_n_5 ,\KER_size_0_reg_1178_reg[21]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[21]_i_20_n_3 ,\KER_size_0_reg_1178[21]_i_21_n_3 ,\KER_size_0_reg_1178[21]_i_22_n_3 ,\KER_size_0_reg_1178[21]_i_23_n_3 }),
        .O({\KER_size_0_reg_1178_reg[21]_i_11_n_7 ,\KER_size_0_reg_1178_reg[21]_i_11_n_8 ,\KER_size_0_reg_1178_reg[21]_i_11_n_9 ,\KER_size_0_reg_1178_reg[21]_i_11_n_10 }),
        .S({\KER_size_0_reg_1178[21]_i_24_n_3 ,\KER_size_0_reg_1178[21]_i_25_n_3 ,\KER_size_0_reg_1178[21]_i_26_n_3 ,\KER_size_0_reg_1178[21]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[21]_i_28 
       (.CI(\KER_size_0_reg_1178_reg[13]_i_10_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[21]_i_28_n_3 ,\KER_size_0_reg_1178_reg[21]_i_28_n_4 ,\KER_size_0_reg_1178_reg[21]_i_28_n_5 ,\KER_size_0_reg_1178_reg[21]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[21]_i_34_n_3 ,\KER_size_0_reg_1178[21]_i_35_n_3 ,\KER_size_0_reg_1178[21]_i_36_n_3 ,\KER_size_0_reg_1178[21]_i_37_n_3 }),
        .O({\KER_size_0_reg_1178_reg[21]_i_28_n_7 ,\KER_size_0_reg_1178_reg[21]_i_28_n_8 ,\KER_size_0_reg_1178_reg[21]_i_28_n_9 ,\KER_size_0_reg_1178_reg[21]_i_28_n_10 }),
        .S({\KER_size_0_reg_1178[21]_i_38_n_3 ,\KER_size_0_reg_1178[21]_i_39_n_3 ,\KER_size_0_reg_1178[21]_i_40_n_3 ,\KER_size_0_reg_1178[21]_i_41_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[21]_i_29 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[21]_i_29_n_3 ,\KER_size_0_reg_1178_reg[21]_i_29_n_4 ,\KER_size_0_reg_1178_reg[21]_i_29_n_5 ,\KER_size_0_reg_1178_reg[21]_i_29_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[21]_i_42_n_3 ,\KER_size_0_reg_1178[21]_i_43_n_3 ,\KER_size_0_reg_1178[21]_i_44_n_3 ,1'b0}),
        .O({\KER_size_0_reg_1178_reg[21]_i_29_n_7 ,\KER_size_0_reg_1178_reg[21]_i_29_n_8 ,\KER_size_0_reg_1178_reg[21]_i_29_n_9 ,\KER_size_0_reg_1178_reg[21]_i_29_n_10 }),
        .S({\KER_size_0_reg_1178[21]_i_45_n_3 ,\KER_size_0_reg_1178[21]_i_46_n_3 ,\KER_size_0_reg_1178[21]_i_47_n_3 ,\KER_size_0_reg_1178[21]_i_48_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[21]_i_30 
       (.CI(\KER_size_0_reg_1178_reg[9]_i_2_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[21]_i_30_n_3 ,\KER_size_0_reg_1178_reg[21]_i_30_n_4 ,\KER_size_0_reg_1178_reg[21]_i_30_n_5 ,\KER_size_0_reg_1178_reg[21]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[21]_i_49_n_3 ,\KER_size_0_reg_1178[21]_i_50_n_3 ,\KER_size_0_reg_1178[21]_i_51_n_3 ,\KER_size_0_reg_1178[21]_i_52_n_3 }),
        .O({\KER_size_0_reg_1178_reg[21]_i_30_n_7 ,\KER_size_0_reg_1178_reg[21]_i_30_n_8 ,\KER_size_0_reg_1178_reg[21]_i_30_n_9 ,\KER_size_0_reg_1178_reg[21]_i_30_n_10 }),
        .S({\KER_size_0_reg_1178[21]_i_53_n_3 ,\KER_size_0_reg_1178[21]_i_54_n_3 ,\KER_size_0_reg_1178[21]_i_55_n_3 ,\KER_size_0_reg_1178[21]_i_56_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[21]_i_31 
       (.CI(\KER_size_0_reg_1178_reg[8]_i_15_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[21]_i_31_n_3 ,\KER_size_0_reg_1178_reg[21]_i_31_n_4 ,\KER_size_0_reg_1178_reg[21]_i_31_n_5 ,\KER_size_0_reg_1178_reg[21]_i_31_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[21]_i_57_n_3 ,\KER_size_0_reg_1178[21]_i_58_n_3 ,\KER_size_0_reg_1178[21]_i_59_n_3 ,\KER_size_0_reg_1178[21]_i_60_n_3 }),
        .O({\KER_size_0_reg_1178_reg[21]_i_31_n_7 ,\KER_size_0_reg_1178_reg[21]_i_31_n_8 ,\KER_size_0_reg_1178_reg[21]_i_31_n_9 ,\KER_size_0_reg_1178_reg[21]_i_31_n_10 }),
        .S({\KER_size_0_reg_1178[21]_i_61_n_3 ,\KER_size_0_reg_1178[21]_i_62_n_3 ,\KER_size_0_reg_1178[21]_i_63_n_3 ,\KER_size_0_reg_1178[21]_i_64_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[21]_i_32 
       (.CI(\KER_size_0_reg_1178_reg[8]_i_11_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[21]_i_32_n_3 ,\KER_size_0_reg_1178_reg[21]_i_32_n_4 ,\KER_size_0_reg_1178_reg[21]_i_32_n_5 ,\KER_size_0_reg_1178_reg[21]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[21]_i_65_n_3 ,\KER_size_0_reg_1178[21]_i_66_n_3 ,\KER_size_0_reg_1178[21]_i_67_n_3 ,\KER_size_0_reg_1178[21]_i_68_n_3 }),
        .O({\KER_size_0_reg_1178_reg[21]_i_32_n_7 ,\KER_size_0_reg_1178_reg[21]_i_32_n_8 ,\KER_size_0_reg_1178_reg[21]_i_32_n_9 ,\KER_size_0_reg_1178_reg[21]_i_32_n_10 }),
        .S({\KER_size_0_reg_1178[21]_i_69_n_3 ,\KER_size_0_reg_1178[21]_i_70_n_3 ,\KER_size_0_reg_1178[21]_i_71_n_3 ,\KER_size_0_reg_1178[21]_i_72_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[21]_i_33 
       (.CI(\KER_size_0_reg_1178_reg[8]_i_10_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[21]_i_33_n_3 ,\KER_size_0_reg_1178_reg[21]_i_33_n_4 ,\KER_size_0_reg_1178_reg[21]_i_33_n_5 ,\KER_size_0_reg_1178_reg[21]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[21]_i_73_n_3 ,\KER_size_0_reg_1178[21]_i_74_n_3 ,\KER_size_0_reg_1178[21]_i_75_n_3 ,\KER_size_0_reg_1178[21]_i_76_n_3 }),
        .O({\KER_size_0_reg_1178_reg[21]_i_33_n_7 ,\KER_size_0_reg_1178_reg[21]_i_33_n_8 ,\KER_size_0_reg_1178_reg[21]_i_33_n_9 ,\KER_size_0_reg_1178_reg[21]_i_33_n_10 }),
        .S({\KER_size_0_reg_1178[21]_i_77_n_3 ,\KER_size_0_reg_1178[21]_i_78_n_3 ,\KER_size_0_reg_1178[21]_i_79_n_3 ,\KER_size_0_reg_1178[21]_i_80_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[25]_i_1 
       (.CI(\KER_size_0_reg_1178_reg[21]_i_1_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[25]_i_1_n_3 ,\KER_size_0_reg_1178_reg[25]_i_1_n_4 ,\KER_size_0_reg_1178_reg[25]_i_1_n_5 ,\KER_size_0_reg_1178_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[25]_i_2_n_3 ,\KER_size_0_reg_1178[25]_i_3_n_3 ,\KER_size_0_reg_1178[25]_i_4_n_3 ,\KER_size_0_reg_1178[25]_i_5_n_3 }),
        .O(D[25:22]),
        .S({\KER_size_0_reg_1178[25]_i_6_n_3 ,\KER_size_0_reg_1178[25]_i_7_n_3 ,\KER_size_0_reg_1178[25]_i_8_n_3 ,\KER_size_0_reg_1178[25]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[25]_i_10 
       (.CI(\KER_size_0_reg_1178_reg[21]_i_10_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[25]_i_10_n_3 ,\KER_size_0_reg_1178_reg[25]_i_10_n_4 ,\KER_size_0_reg_1178_reg[25]_i_10_n_5 ,\KER_size_0_reg_1178_reg[25]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[25]_i_15_n_3 ,\KER_size_0_reg_1178[25]_i_16_n_3 ,\KER_size_0_reg_1178[25]_i_17_n_3 ,\KER_size_0_reg_1178[25]_i_18_n_3 }),
        .O({\KER_size_0_reg_1178_reg[25]_i_10_n_7 ,\KER_size_0_reg_1178_reg[25]_i_10_n_8 ,\KER_size_0_reg_1178_reg[25]_i_10_n_9 ,\KER_size_0_reg_1178_reg[25]_i_10_n_10 }),
        .S({\KER_size_0_reg_1178[25]_i_19_n_3 ,\KER_size_0_reg_1178[25]_i_20_n_3 ,\KER_size_0_reg_1178[25]_i_21_n_3 ,\KER_size_0_reg_1178[25]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[25]_i_11 
       (.CI(\KER_size_0_reg_1178_reg[21]_i_11_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[25]_i_11_n_3 ,\KER_size_0_reg_1178_reg[25]_i_11_n_4 ,\KER_size_0_reg_1178_reg[25]_i_11_n_5 ,\KER_size_0_reg_1178_reg[25]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[25]_i_23_n_3 ,\KER_size_0_reg_1178[25]_i_24_n_3 ,\KER_size_0_reg_1178[25]_i_25_n_3 ,\KER_size_0_reg_1178[25]_i_26_n_3 }),
        .O({\KER_size_0_reg_1178_reg[25]_i_11_n_7 ,\KER_size_0_reg_1178_reg[25]_i_11_n_8 ,\KER_size_0_reg_1178_reg[25]_i_11_n_9 ,\KER_size_0_reg_1178_reg[25]_i_11_n_10 }),
        .S({\KER_size_0_reg_1178[25]_i_27_n_3 ,\KER_size_0_reg_1178[25]_i_28_n_3 ,\KER_size_0_reg_1178[25]_i_29_n_3 ,\KER_size_0_reg_1178[25]_i_30_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[25]_i_12 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[25]_i_12_n_3 ,\KER_size_0_reg_1178_reg[25]_i_12_n_4 ,\KER_size_0_reg_1178_reg[25]_i_12_n_5 ,\KER_size_0_reg_1178_reg[25]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[25]_i_31_n_3 ,\KER_size_0_reg_1178[25]_i_32_n_3 ,\KER_size_0_reg_1178[25]_i_33_n_3 ,1'b0}),
        .O({\KER_size_0_reg_1178_reg[25]_i_12_n_7 ,\KER_size_0_reg_1178_reg[25]_i_12_n_8 ,\KER_size_0_reg_1178_reg[25]_i_12_n_9 ,\KER_size_0_reg_1178_reg[25]_i_12_n_10 }),
        .S({\KER_size_0_reg_1178[25]_i_34_n_3 ,\KER_size_0_reg_1178[25]_i_35_n_3 ,\KER_size_0_reg_1178[25]_i_36_n_3 ,\KER_size_0_reg_1178[25]_i_37_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[25]_i_13 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[25]_i_13_n_3 ,\KER_size_0_reg_1178_reg[25]_i_13_n_4 ,\KER_size_0_reg_1178_reg[25]_i_13_n_5 ,\KER_size_0_reg_1178_reg[25]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[25]_i_38_n_3 ,\KER_size_0_reg_1178[25]_i_39_n_3 ,\KER_size_0_reg_1178[25]_i_40_n_3 ,1'b0}),
        .O({\KER_size_0_reg_1178_reg[25]_i_13_n_7 ,\KER_size_0_reg_1178_reg[25]_i_13_n_8 ,\KER_size_0_reg_1178_reg[25]_i_13_n_9 ,\KER_size_0_reg_1178_reg[25]_i_13_n_10 }),
        .S({\KER_size_0_reg_1178[25]_i_41_n_3 ,\KER_size_0_reg_1178[25]_i_42_n_3 ,\KER_size_0_reg_1178[25]_i_43_n_3 ,\KER_size_0_reg_1178[25]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[25]_i_45 
       (.CI(\KER_size_0_reg_1178_reg[21]_i_28_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[25]_i_45_n_3 ,\KER_size_0_reg_1178_reg[25]_i_45_n_4 ,\KER_size_0_reg_1178_reg[25]_i_45_n_5 ,\KER_size_0_reg_1178_reg[25]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[25]_i_51_n_3 ,\KER_size_0_reg_1178[25]_i_52_n_3 ,\KER_size_0_reg_1178[25]_i_53_n_3 ,\KER_size_0_reg_1178[25]_i_54_n_3 }),
        .O({\KER_size_0_reg_1178_reg[25]_i_45_n_7 ,\KER_size_0_reg_1178_reg[25]_i_45_n_8 ,\KER_size_0_reg_1178_reg[25]_i_45_n_9 ,\KER_size_0_reg_1178_reg[25]_i_45_n_10 }),
        .S({\KER_size_0_reg_1178[25]_i_55_n_3 ,\KER_size_0_reg_1178[25]_i_56_n_3 ,\KER_size_0_reg_1178[25]_i_57_n_3 ,\KER_size_0_reg_1178[25]_i_58_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[25]_i_46 
       (.CI(\KER_size_0_reg_1178_reg[21]_i_29_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[25]_i_46_n_3 ,\KER_size_0_reg_1178_reg[25]_i_46_n_4 ,\KER_size_0_reg_1178_reg[25]_i_46_n_5 ,\KER_size_0_reg_1178_reg[25]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[25]_i_59_n_3 ,\KER_size_0_reg_1178[25]_i_60_n_3 ,\KER_size_0_reg_1178[25]_i_61_n_3 ,\KER_size_0_reg_1178[25]_i_62_n_3 }),
        .O({\KER_size_0_reg_1178_reg[25]_i_46_n_7 ,\KER_size_0_reg_1178_reg[25]_i_46_n_8 ,\KER_size_0_reg_1178_reg[25]_i_46_n_9 ,\KER_size_0_reg_1178_reg[25]_i_46_n_10 }),
        .S({\KER_size_0_reg_1178[25]_i_63_n_3 ,\KER_size_0_reg_1178[25]_i_64_n_3 ,\KER_size_0_reg_1178[25]_i_65_n_3 ,\KER_size_0_reg_1178[25]_i_66_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[25]_i_47 
       (.CI(\KER_size_0_reg_1178_reg[21]_i_30_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[25]_i_47_n_3 ,\KER_size_0_reg_1178_reg[25]_i_47_n_4 ,\KER_size_0_reg_1178_reg[25]_i_47_n_5 ,\KER_size_0_reg_1178_reg[25]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[25]_i_67_n_3 ,\KER_size_0_reg_1178[25]_i_68_n_3 ,\KER_size_0_reg_1178[25]_i_69_n_3 ,\KER_size_0_reg_1178[25]_i_70_n_3 }),
        .O({\KER_size_0_reg_1178_reg[25]_i_47_n_7 ,\KER_size_0_reg_1178_reg[25]_i_47_n_8 ,\KER_size_0_reg_1178_reg[25]_i_47_n_9 ,\KER_size_0_reg_1178_reg[25]_i_47_n_10 }),
        .S({\KER_size_0_reg_1178[25]_i_71_n_3 ,\KER_size_0_reg_1178[25]_i_72_n_3 ,\KER_size_0_reg_1178[25]_i_73_n_3 ,\KER_size_0_reg_1178[25]_i_74_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[25]_i_48 
       (.CI(\KER_size_0_reg_1178_reg[21]_i_31_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[25]_i_48_n_3 ,\KER_size_0_reg_1178_reg[25]_i_48_n_4 ,\KER_size_0_reg_1178_reg[25]_i_48_n_5 ,\KER_size_0_reg_1178_reg[25]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[25]_i_75_n_3 ,\KER_size_0_reg_1178[25]_i_76_n_3 ,\KER_size_0_reg_1178[25]_i_77_n_3 ,\KER_size_0_reg_1178[25]_i_78_n_3 }),
        .O({\KER_size_0_reg_1178_reg[25]_i_48_n_7 ,\KER_size_0_reg_1178_reg[25]_i_48_n_8 ,\KER_size_0_reg_1178_reg[25]_i_48_n_9 ,\KER_size_0_reg_1178_reg[25]_i_48_n_10 }),
        .S({\KER_size_0_reg_1178[25]_i_79_n_3 ,\KER_size_0_reg_1178[25]_i_80_n_3 ,\KER_size_0_reg_1178[25]_i_81_n_3 ,\KER_size_0_reg_1178[25]_i_82_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[25]_i_49 
       (.CI(\KER_size_0_reg_1178_reg[21]_i_32_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[25]_i_49_n_3 ,\KER_size_0_reg_1178_reg[25]_i_49_n_4 ,\KER_size_0_reg_1178_reg[25]_i_49_n_5 ,\KER_size_0_reg_1178_reg[25]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[25]_i_83_n_3 ,\KER_size_0_reg_1178[25]_i_84_n_3 ,\KER_size_0_reg_1178[25]_i_85_n_3 ,\KER_size_0_reg_1178[25]_i_86_n_3 }),
        .O({\KER_size_0_reg_1178_reg[25]_i_49_n_7 ,\KER_size_0_reg_1178_reg[25]_i_49_n_8 ,\KER_size_0_reg_1178_reg[25]_i_49_n_9 ,\KER_size_0_reg_1178_reg[25]_i_49_n_10 }),
        .S({\KER_size_0_reg_1178[25]_i_87_n_3 ,\KER_size_0_reg_1178[25]_i_88_n_3 ,\KER_size_0_reg_1178[25]_i_89_n_3 ,\KER_size_0_reg_1178[25]_i_90_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[25]_i_50 
       (.CI(\KER_size_0_reg_1178_reg[21]_i_33_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[25]_i_50_n_3 ,\KER_size_0_reg_1178_reg[25]_i_50_n_4 ,\KER_size_0_reg_1178_reg[25]_i_50_n_5 ,\KER_size_0_reg_1178_reg[25]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[25]_i_91_n_3 ,\KER_size_0_reg_1178[25]_i_92_n_3 ,\KER_size_0_reg_1178[25]_i_93_n_3 ,\KER_size_0_reg_1178[25]_i_94_n_3 }),
        .O({\KER_size_0_reg_1178_reg[25]_i_50_n_7 ,\KER_size_0_reg_1178_reg[25]_i_50_n_8 ,\KER_size_0_reg_1178_reg[25]_i_50_n_9 ,\KER_size_0_reg_1178_reg[25]_i_50_n_10 }),
        .S({\KER_size_0_reg_1178[25]_i_95_n_3 ,\KER_size_0_reg_1178[25]_i_96_n_3 ,\KER_size_0_reg_1178[25]_i_97_n_3 ,\KER_size_0_reg_1178[25]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_1 
       (.CI(\KER_size_0_reg_1178_reg[25]_i_1_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[29]_i_1_n_3 ,\KER_size_0_reg_1178_reg[29]_i_1_n_4 ,\KER_size_0_reg_1178_reg[29]_i_1_n_5 ,\KER_size_0_reg_1178_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_2_n_3 ,\KER_size_0_reg_1178[29]_i_3_n_3 ,\KER_size_0_reg_1178[29]_i_4_n_3 ,\KER_size_0_reg_1178[29]_i_5_n_3 }),
        .O(D[29:26]),
        .S({\KER_size_0_reg_1178[29]_i_6_n_3 ,\KER_size_0_reg_1178[29]_i_7_n_3 ,\KER_size_0_reg_1178[29]_i_8_n_3 ,\KER_size_0_reg_1178[29]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_10 
       (.CI(\KER_size_0_reg_1178_reg[25]_i_10_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[29]_i_10_n_3 ,\KER_size_0_reg_1178_reg[29]_i_10_n_4 ,\KER_size_0_reg_1178_reg[29]_i_10_n_5 ,\KER_size_0_reg_1178_reg[29]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_13_n_3 ,\KER_size_0_reg_1178[29]_i_14_n_3 ,\KER_size_0_reg_1178[29]_i_15_n_3 ,\KER_size_0_reg_1178[29]_i_16_n_3 }),
        .O({\KER_size_0_reg_1178_reg[29]_i_10_n_7 ,\KER_size_0_reg_1178_reg[29]_i_10_n_8 ,\KER_size_0_reg_1178_reg[29]_i_10_n_9 ,\KER_size_0_reg_1178_reg[29]_i_10_n_10 }),
        .S({\KER_size_0_reg_1178[29]_i_17_n_3 ,\KER_size_0_reg_1178[29]_i_18_n_3 ,\KER_size_0_reg_1178[29]_i_19_n_3 ,\KER_size_0_reg_1178[29]_i_20_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_11 
       (.CI(\KER_size_0_reg_1178_reg[25]_i_11_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[29]_i_11_n_3 ,\KER_size_0_reg_1178_reg[29]_i_11_n_4 ,\KER_size_0_reg_1178_reg[29]_i_11_n_5 ,\KER_size_0_reg_1178_reg[29]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_21_n_3 ,\KER_size_0_reg_1178[29]_i_22_n_3 ,\KER_size_0_reg_1178[29]_i_23_n_3 ,\KER_size_0_reg_1178[29]_i_24_n_3 }),
        .O({\KER_size_0_reg_1178_reg[29]_i_11_n_7 ,\KER_size_0_reg_1178_reg[29]_i_11_n_8 ,\KER_size_0_reg_1178_reg[29]_i_11_n_9 ,\KER_size_0_reg_1178_reg[29]_i_11_n_10 }),
        .S({\KER_size_0_reg_1178[29]_i_25_n_3 ,\KER_size_0_reg_1178[29]_i_26_n_3 ,\KER_size_0_reg_1178[29]_i_27_n_3 ,\KER_size_0_reg_1178[29]_i_28_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_12 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[29]_i_12_n_3 ,\KER_size_0_reg_1178_reg[29]_i_12_n_4 ,\KER_size_0_reg_1178_reg[29]_i_12_n_5 ,\KER_size_0_reg_1178_reg[29]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_29_n_3 ,\KER_size_0_reg_1178[29]_i_30_n_3 ,\KER_size_0_reg_1178[29]_i_31_n_3 ,\KER_size_0_reg_1178[29]_i_32_n_3 }),
        .O({\KER_size_0_reg_1178_reg[29]_i_12_n_7 ,\KER_size_0_reg_1178_reg[29]_i_12_n_8 ,\KER_size_0_reg_1178_reg[29]_i_12_n_9 ,\KER_size_0_reg_1178_reg[29]_i_12_n_10 }),
        .S({\KER_size_0_reg_1178[29]_i_33_n_3 ,\KER_size_0_reg_1178[29]_i_34_n_3 ,\KER_size_0_reg_1178[29]_i_35_n_3 ,\KER_size_0_reg_1178[29]_i_36_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_37 
       (.CI(\KER_size_0_reg_1178_reg[25]_i_45_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[29]_i_37_n_3 ,\KER_size_0_reg_1178_reg[29]_i_37_n_4 ,\KER_size_0_reg_1178_reg[29]_i_37_n_5 ,\KER_size_0_reg_1178_reg[29]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_46_n_3 ,\KER_size_0_reg_1178[29]_i_47_n_3 ,\KER_size_0_reg_1178[29]_i_48_n_3 ,\KER_size_0_reg_1178[29]_i_49_n_3 }),
        .O({\KER_size_0_reg_1178_reg[29]_i_37_n_7 ,\KER_size_0_reg_1178_reg[29]_i_37_n_8 ,\KER_size_0_reg_1178_reg[29]_i_37_n_9 ,\KER_size_0_reg_1178_reg[29]_i_37_n_10 }),
        .S({\KER_size_0_reg_1178[29]_i_50_n_3 ,\KER_size_0_reg_1178[29]_i_51_n_3 ,\KER_size_0_reg_1178[29]_i_52_n_3 ,\KER_size_0_reg_1178[29]_i_53_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_38 
       (.CI(\KER_size_0_reg_1178_reg[25]_i_46_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[29]_i_38_n_3 ,\KER_size_0_reg_1178_reg[29]_i_38_n_4 ,\KER_size_0_reg_1178_reg[29]_i_38_n_5 ,\KER_size_0_reg_1178_reg[29]_i_38_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_54_n_3 ,\KER_size_0_reg_1178[29]_i_55_n_3 ,\KER_size_0_reg_1178[29]_i_56_n_3 ,\KER_size_0_reg_1178[29]_i_57_n_3 }),
        .O({\KER_size_0_reg_1178_reg[29]_i_38_n_7 ,\KER_size_0_reg_1178_reg[29]_i_38_n_8 ,\KER_size_0_reg_1178_reg[29]_i_38_n_9 ,\KER_size_0_reg_1178_reg[29]_i_38_n_10 }),
        .S({\KER_size_0_reg_1178[29]_i_58_n_3 ,\KER_size_0_reg_1178[29]_i_59_n_3 ,\KER_size_0_reg_1178[29]_i_60_n_3 ,\KER_size_0_reg_1178[29]_i_61_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_39 
       (.CI(\KER_size_0_reg_1178_reg[25]_i_47_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[29]_i_39_n_3 ,\KER_size_0_reg_1178_reg[29]_i_39_n_4 ,\KER_size_0_reg_1178_reg[29]_i_39_n_5 ,\KER_size_0_reg_1178_reg[29]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_62_n_3 ,\KER_size_0_reg_1178[29]_i_63_n_3 ,\KER_size_0_reg_1178[29]_i_64_n_3 ,\KER_size_0_reg_1178[29]_i_65_n_3 }),
        .O({\KER_size_0_reg_1178_reg[29]_i_39_n_7 ,\KER_size_0_reg_1178_reg[29]_i_39_n_8 ,\KER_size_0_reg_1178_reg[29]_i_39_n_9 ,\KER_size_0_reg_1178_reg[29]_i_39_n_10 }),
        .S({\KER_size_0_reg_1178[29]_i_66_n_3 ,\KER_size_0_reg_1178[29]_i_67_n_3 ,\KER_size_0_reg_1178[29]_i_68_n_3 ,\KER_size_0_reg_1178[29]_i_69_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_40 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_44_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[29]_i_40_n_3 ,\KER_size_0_reg_1178_reg[29]_i_40_n_4 ,\KER_size_0_reg_1178_reg[29]_i_40_n_5 ,\KER_size_0_reg_1178_reg[29]_i_40_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_70_n_3 ,\KER_size_0_reg_1178[29]_i_71_n_3 ,\KER_size_0_reg_1178[29]_i_72_n_3 ,\KER_size_0_reg_1178[29]_i_73_n_3 }),
        .O({\KER_size_0_reg_1178_reg[29]_i_40_n_7 ,\KER_size_0_reg_1178_reg[29]_i_40_n_8 ,\KER_size_0_reg_1178_reg[29]_i_40_n_9 ,\KER_size_0_reg_1178_reg[29]_i_40_n_10 }),
        .S({\KER_size_0_reg_1178[29]_i_74_n_3 ,\KER_size_0_reg_1178[29]_i_75_n_3 ,\KER_size_0_reg_1178[29]_i_76_n_3 ,\KER_size_0_reg_1178[29]_i_77_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_41 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_43_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[29]_i_41_n_3 ,\KER_size_0_reg_1178_reg[29]_i_41_n_4 ,\KER_size_0_reg_1178_reg[29]_i_41_n_5 ,\KER_size_0_reg_1178_reg[29]_i_41_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_78_n_3 ,\KER_size_0_reg_1178[29]_i_79_n_3 ,\KER_size_0_reg_1178[29]_i_80_n_3 ,\KER_size_0_reg_1178[29]_i_81_n_3 }),
        .O({\KER_size_0_reg_1178_reg[29]_i_41_n_7 ,\KER_size_0_reg_1178_reg[29]_i_41_n_8 ,\KER_size_0_reg_1178_reg[29]_i_41_n_9 ,\KER_size_0_reg_1178_reg[29]_i_41_n_10 }),
        .S({\KER_size_0_reg_1178[29]_i_82_n_3 ,\KER_size_0_reg_1178[29]_i_83_n_3 ,\KER_size_0_reg_1178[29]_i_84_n_3 ,\KER_size_0_reg_1178[29]_i_85_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_42 
       (.CI(\KER_size_0_reg_1178_reg[25]_i_48_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[29]_i_42_n_3 ,\KER_size_0_reg_1178_reg[29]_i_42_n_4 ,\KER_size_0_reg_1178_reg[29]_i_42_n_5 ,\KER_size_0_reg_1178_reg[29]_i_42_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_86_n_3 ,\KER_size_0_reg_1178[29]_i_87_n_3 ,\KER_size_0_reg_1178[29]_i_88_n_3 ,\KER_size_0_reg_1178[29]_i_89_n_3 }),
        .O({\KER_size_0_reg_1178_reg[29]_i_42_n_7 ,\KER_size_0_reg_1178_reg[29]_i_42_n_8 ,\KER_size_0_reg_1178_reg[29]_i_42_n_9 ,\KER_size_0_reg_1178_reg[29]_i_42_n_10 }),
        .S({\KER_size_0_reg_1178[29]_i_90_n_3 ,\KER_size_0_reg_1178[29]_i_91_n_3 ,\KER_size_0_reg_1178[29]_i_92_n_3 ,\KER_size_0_reg_1178[29]_i_93_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_43 
       (.CI(\KER_size_0_reg_1178_reg[25]_i_49_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[29]_i_43_n_3 ,\KER_size_0_reg_1178_reg[29]_i_43_n_4 ,\KER_size_0_reg_1178_reg[29]_i_43_n_5 ,\KER_size_0_reg_1178_reg[29]_i_43_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_94_n_3 ,\KER_size_0_reg_1178[29]_i_95_n_3 ,\KER_size_0_reg_1178[29]_i_96_n_3 ,\KER_size_0_reg_1178[29]_i_97_n_3 }),
        .O({\KER_size_0_reg_1178_reg[29]_i_43_n_7 ,\KER_size_0_reg_1178_reg[29]_i_43_n_8 ,\KER_size_0_reg_1178_reg[29]_i_43_n_9 ,\KER_size_0_reg_1178_reg[29]_i_43_n_10 }),
        .S({\KER_size_0_reg_1178[29]_i_98_n_3 ,\KER_size_0_reg_1178[29]_i_99_n_3 ,\KER_size_0_reg_1178[29]_i_100_n_3 ,\KER_size_0_reg_1178[29]_i_101_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_44 
       (.CI(\KER_size_0_reg_1178_reg[25]_i_50_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[29]_i_44_n_3 ,\KER_size_0_reg_1178_reg[29]_i_44_n_4 ,\KER_size_0_reg_1178_reg[29]_i_44_n_5 ,\KER_size_0_reg_1178_reg[29]_i_44_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_102_n_3 ,\KER_size_0_reg_1178[29]_i_103_n_3 ,\KER_size_0_reg_1178[29]_i_104_n_3 ,\KER_size_0_reg_1178[29]_i_105_n_3 }),
        .O({\KER_size_0_reg_1178_reg[29]_i_44_n_7 ,\KER_size_0_reg_1178_reg[29]_i_44_n_8 ,\KER_size_0_reg_1178_reg[29]_i_44_n_9 ,\KER_size_0_reg_1178_reg[29]_i_44_n_10 }),
        .S({\KER_size_0_reg_1178[29]_i_106_n_3 ,\KER_size_0_reg_1178[29]_i_107_n_3 ,\KER_size_0_reg_1178[29]_i_108_n_3 ,\KER_size_0_reg_1178[29]_i_109_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[29]_i_45 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_42_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[29]_i_45_n_3 ,\KER_size_0_reg_1178_reg[29]_i_45_n_4 ,\KER_size_0_reg_1178_reg[29]_i_45_n_5 ,\KER_size_0_reg_1178_reg[29]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[29]_i_110_n_3 ,\KER_size_0_reg_1178[29]_i_111_n_3 ,\KER_size_0_reg_1178[29]_i_112_n_3 ,\KER_size_0_reg_1178[29]_i_113_n_3 }),
        .O({\KER_size_0_reg_1178_reg[29]_i_45_n_7 ,\KER_size_0_reg_1178_reg[29]_i_45_n_8 ,\KER_size_0_reg_1178_reg[29]_i_45_n_9 ,\KER_size_0_reg_1178_reg[29]_i_45_n_10 }),
        .S({\KER_size_0_reg_1178[29]_i_114_n_3 ,\KER_size_0_reg_1178[29]_i_115_n_3 ,\KER_size_0_reg_1178[29]_i_116_n_3 ,\KER_size_0_reg_1178[29]_i_117_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[2]_i_1_n_3 ,\KER_size_0_reg_1178_reg[2]_i_1_n_4 ,\KER_size_0_reg_1178_reg[2]_i_1_n_5 ,\KER_size_0_reg_1178_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[2]_i_2_n_3 ,\KER_size_0_reg_1178[2]_i_3_n_3 ,\KER_size_0_reg_1178[2]_i_4_n_3 ,1'b0}),
        .O({\KER_size_0_reg_1178_reg[2]_i_1_n_7 ,D[2:0]}),
        .S({\KER_size_0_reg_1178[2]_i_5_n_3 ,\KER_size_0_reg_1178[2]_i_6_n_3 ,\KER_size_0_reg_1178[2]_i_7_n_3 ,\KER_size_0_reg_1178[2]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_1 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_1_n_3 ),
        .CO({\NLW_KER_size_0_reg_1178_reg[31]_i_1_CO_UNCONNECTED [3:1],\KER_size_0_reg_1178_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_1178[31]_i_2_n_3 }),
        .O({\NLW_KER_size_0_reg_1178_reg[31]_i_1_O_UNCONNECTED [3:2],D[31:30]}),
        .S({1'b0,1'b0,\KER_size_0_reg_1178[31]_i_3_n_3 ,\KER_size_0_reg_1178[31]_i_4_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_15 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_11_n_3 ),
        .CO({\NLW_KER_size_0_reg_1178_reg[31]_i_15_CO_UNCONNECTED [3],\KER_size_0_reg_1178_reg[31]_i_15_n_4 ,\KER_size_0_reg_1178_reg[31]_i_15_n_5 ,\KER_size_0_reg_1178_reg[31]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_0_reg_1178[31]_i_38_n_3 ,\KER_size_0_reg_1178[31]_i_39_n_3 ,\KER_size_0_reg_1178[31]_i_40_n_3 }),
        .O({\KER_size_0_reg_1178_reg[31]_i_15_n_7 ,\KER_size_0_reg_1178_reg[31]_i_15_n_8 ,\KER_size_0_reg_1178_reg[31]_i_15_n_9 ,\KER_size_0_reg_1178_reg[31]_i_15_n_10 }),
        .S({\KER_size_0_reg_1178[31]_i_41_n_3 ,\KER_size_0_reg_1178[31]_i_42_n_3 ,\KER_size_0_reg_1178[31]_i_43_n_3 ,\KER_size_0_reg_1178[31]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_33 
       (.CI(\KER_size_0_reg_1178_reg[31]_i_36_n_3 ),
        .CO({\NLW_KER_size_0_reg_1178_reg[31]_i_33_CO_UNCONNECTED [3:2],\KER_size_0_reg_1178_reg[31]_i_33_n_5 ,\KER_size_0_reg_1178_reg[31]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_0_reg_1178[31]_i_59_n_3 ,\KER_size_0_reg_1178[31]_i_60_n_3 }),
        .O({\NLW_KER_size_0_reg_1178_reg[31]_i_33_O_UNCONNECTED [3],\KER_size_0_reg_1178_reg[31]_i_33_n_8 ,\KER_size_0_reg_1178_reg[31]_i_33_n_9 ,\KER_size_0_reg_1178_reg[31]_i_33_n_10 }),
        .S({1'b0,\KER_size_0_reg_1178[31]_i_61_n_3 ,\KER_size_0_reg_1178[31]_i_62_n_3 ,\KER_size_0_reg_1178[31]_i_63_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_34 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_38_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[31]_i_34_n_3 ,\KER_size_0_reg_1178_reg[31]_i_34_n_4 ,\KER_size_0_reg_1178_reg[31]_i_34_n_5 ,\KER_size_0_reg_1178_reg[31]_i_34_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[31]_i_64_n_3 ,\KER_size_0_reg_1178[31]_i_65_n_3 ,\KER_size_0_reg_1178[31]_i_66_n_3 ,\KER_size_0_reg_1178[31]_i_67_n_3 }),
        .O({\KER_size_0_reg_1178_reg[31]_i_34_n_7 ,\KER_size_0_reg_1178_reg[31]_i_34_n_8 ,\KER_size_0_reg_1178_reg[31]_i_34_n_9 ,\KER_size_0_reg_1178_reg[31]_i_34_n_10 }),
        .S({\KER_size_0_reg_1178[31]_i_68_n_3 ,\KER_size_0_reg_1178[31]_i_69_n_3 ,\KER_size_0_reg_1178[31]_i_70_n_3 ,\KER_size_0_reg_1178[31]_i_71_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_35 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_37_n_3 ),
        .CO({\NLW_KER_size_0_reg_1178_reg[31]_i_35_CO_UNCONNECTED [3],\KER_size_0_reg_1178_reg[31]_i_35_n_4 ,\KER_size_0_reg_1178_reg[31]_i_35_n_5 ,\KER_size_0_reg_1178_reg[31]_i_35_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_0_reg_1178[31]_i_72_n_3 ,\KER_size_0_reg_1178[31]_i_73_n_3 ,\KER_size_0_reg_1178[31]_i_74_n_3 }),
        .O({\KER_size_0_reg_1178_reg[31]_i_35_n_7 ,\KER_size_0_reg_1178_reg[31]_i_35_n_8 ,\KER_size_0_reg_1178_reg[31]_i_35_n_9 ,\KER_size_0_reg_1178_reg[31]_i_35_n_10 }),
        .S({\KER_size_0_reg_1178[31]_i_75_n_3 ,\KER_size_0_reg_1178[31]_i_76_n_3 ,\KER_size_0_reg_1178[31]_i_77_n_3 ,\KER_size_0_reg_1178[31]_i_78_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_36 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_39_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[31]_i_36_n_3 ,\KER_size_0_reg_1178_reg[31]_i_36_n_4 ,\KER_size_0_reg_1178_reg[31]_i_36_n_5 ,\KER_size_0_reg_1178_reg[31]_i_36_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[31]_i_79_n_3 ,\KER_size_0_reg_1178[31]_i_80_n_3 ,\KER_size_0_reg_1178[31]_i_81_n_3 ,\KER_size_0_reg_1178[31]_i_82_n_3 }),
        .O({\KER_size_0_reg_1178_reg[31]_i_36_n_7 ,\KER_size_0_reg_1178_reg[31]_i_36_n_8 ,\KER_size_0_reg_1178_reg[31]_i_36_n_9 ,\KER_size_0_reg_1178_reg[31]_i_36_n_10 }),
        .S({\KER_size_0_reg_1178[31]_i_83_n_3 ,\KER_size_0_reg_1178[31]_i_84_n_3 ,\KER_size_0_reg_1178[31]_i_85_n_3 ,\KER_size_0_reg_1178[31]_i_86_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_37 
       (.CI(\KER_size_0_reg_1178_reg[31]_i_34_n_3 ),
        .CO(\NLW_KER_size_0_reg_1178_reg[31]_i_37_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_size_0_reg_1178_reg[31]_i_37_O_UNCONNECTED [3:1],\KER_size_0_reg_1178_reg[31]_i_37_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_size_0_reg_1178[31]_i_87_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_47 
       (.CI(\KER_size_0_reg_1178_reg[31]_i_51_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[31]_i_47_n_3 ,\KER_size_0_reg_1178_reg[31]_i_47_n_4 ,\KER_size_0_reg_1178_reg[31]_i_47_n_5 ,\KER_size_0_reg_1178_reg[31]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[31]_i_91_n_3 ,\KER_size_0_reg_1178[31]_i_92_n_3 ,\KER_size_0_reg_1178[31]_i_93_n_3 ,\KER_size_0_reg_1178[31]_i_94_n_3 }),
        .O({\KER_size_0_reg_1178_reg[31]_i_47_n_7 ,\KER_size_0_reg_1178_reg[31]_i_47_n_8 ,\KER_size_0_reg_1178_reg[31]_i_47_n_9 ,\KER_size_0_reg_1178_reg[31]_i_47_n_10 }),
        .S({\KER_size_0_reg_1178[31]_i_95_n_3 ,\KER_size_0_reg_1178[31]_i_96_n_3 ,\KER_size_0_reg_1178[31]_i_97_n_3 ,\KER_size_0_reg_1178[31]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_48 
       (.CI(\KER_size_0_reg_1178_reg[31]_i_50_n_3 ),
        .CO({\NLW_KER_size_0_reg_1178_reg[31]_i_48_CO_UNCONNECTED [3],\KER_size_0_reg_1178_reg[31]_i_48_n_4 ,\KER_size_0_reg_1178_reg[31]_i_48_n_5 ,\KER_size_0_reg_1178_reg[31]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_0_reg_1178[31]_i_99_n_3 ,\KER_size_0_reg_1178[31]_i_100_n_3 ,\KER_size_0_reg_1178[31]_i_101_n_3 }),
        .O({\KER_size_0_reg_1178_reg[31]_i_48_n_7 ,\KER_size_0_reg_1178_reg[31]_i_48_n_8 ,\KER_size_0_reg_1178_reg[31]_i_48_n_9 ,\KER_size_0_reg_1178_reg[31]_i_48_n_10 }),
        .S({\KER_size_0_reg_1178[31]_i_102_n_3 ,\KER_size_0_reg_1178[31]_i_103_n_3 ,\KER_size_0_reg_1178[31]_i_104_n_3 ,\KER_size_0_reg_1178[31]_i_105_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_49 
       (.CI(\KER_size_0_reg_1178_reg[25]_i_13_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[31]_i_49_n_3 ,\KER_size_0_reg_1178_reg[31]_i_49_n_4 ,\KER_size_0_reg_1178_reg[31]_i_49_n_5 ,\KER_size_0_reg_1178_reg[31]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[31]_i_106_n_3 ,\KER_size_0_reg_1178[31]_i_107_n_3 ,\KER_size_0_reg_1178[31]_i_108_n_3 ,\KER_size_0_reg_1178[31]_i_109_n_3 }),
        .O({\KER_size_0_reg_1178_reg[31]_i_49_n_7 ,\KER_size_0_reg_1178_reg[31]_i_49_n_8 ,\KER_size_0_reg_1178_reg[31]_i_49_n_9 ,\KER_size_0_reg_1178_reg[31]_i_49_n_10 }),
        .S({\KER_size_0_reg_1178[31]_i_110_n_3 ,\KER_size_0_reg_1178[31]_i_111_n_3 ,\KER_size_0_reg_1178[31]_i_112_n_3 ,\KER_size_0_reg_1178[31]_i_113_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_5 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_10_n_3 ),
        .CO({\NLW_KER_size_0_reg_1178_reg[31]_i_5_CO_UNCONNECTED [3:2],\KER_size_0_reg_1178_reg[31]_i_5_n_5 ,\KER_size_0_reg_1178_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_0_reg_1178[31]_i_10_n_3 ,\KER_size_0_reg_1178[31]_i_11_n_3 }),
        .O({\NLW_KER_size_0_reg_1178_reg[31]_i_5_O_UNCONNECTED [3],\KER_size_0_reg_1178_reg[31]_i_5_n_8 ,\KER_size_0_reg_1178_reg[31]_i_5_n_9 ,\KER_size_0_reg_1178_reg[31]_i_5_n_10 }),
        .S({1'b0,\KER_size_0_reg_1178[31]_i_12_n_3 ,\KER_size_0_reg_1178[31]_i_13_n_3 ,\KER_size_0_reg_1178[31]_i_14_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_50 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[31]_i_50_n_3 ,\KER_size_0_reg_1178_reg[31]_i_50_n_4 ,\KER_size_0_reg_1178_reg[31]_i_50_n_5 ,\KER_size_0_reg_1178_reg[31]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[31]_i_114_n_3 ,\KER_size_0_reg_1178[31]_i_115_n_3 ,\KER_size_0_reg_1178[31]_i_116_n_3 ,1'b0}),
        .O({\KER_size_0_reg_1178_reg[31]_i_50_n_7 ,\KER_size_0_reg_1178_reg[31]_i_50_n_8 ,\KER_size_0_reg_1178_reg[31]_i_50_n_9 ,\KER_size_0_reg_1178_reg[31]_i_50_n_10 }),
        .S({\KER_size_0_reg_1178[31]_i_117_n_3 ,\KER_size_0_reg_1178[31]_i_118_n_3 ,\KER_size_0_reg_1178[31]_i_119_n_3 ,\KER_size_0_reg_1178[31]_i_120_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_51 
       (.CI(\KER_size_0_reg_1178_reg[25]_i_12_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[31]_i_51_n_3 ,\KER_size_0_reg_1178_reg[31]_i_51_n_4 ,\KER_size_0_reg_1178_reg[31]_i_51_n_5 ,\KER_size_0_reg_1178_reg[31]_i_51_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[31]_i_121_n_3 ,\KER_size_0_reg_1178[31]_i_122_n_3 ,\KER_size_0_reg_1178[31]_i_123_n_3 ,\KER_size_0_reg_1178[31]_i_124_n_3 }),
        .O({\KER_size_0_reg_1178_reg[31]_i_51_n_7 ,\KER_size_0_reg_1178_reg[31]_i_51_n_8 ,\KER_size_0_reg_1178_reg[31]_i_51_n_9 ,\KER_size_0_reg_1178_reg[31]_i_51_n_10 }),
        .S({\KER_size_0_reg_1178[31]_i_125_n_3 ,\KER_size_0_reg_1178[31]_i_126_n_3 ,\KER_size_0_reg_1178[31]_i_127_n_3 ,\KER_size_0_reg_1178[31]_i_128_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_52 
       (.CI(\KER_size_0_reg_1178_reg[31]_i_49_n_3 ),
        .CO({\NLW_KER_size_0_reg_1178_reg[31]_i_52_CO_UNCONNECTED [3:2],\KER_size_0_reg_1178_reg[31]_i_52_n_5 ,\KER_size_0_reg_1178_reg[31]_i_52_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_0_reg_1178[31]_i_129_n_3 ,\KER_size_0_reg_1178[31]_i_130_n_3 }),
        .O({\NLW_KER_size_0_reg_1178_reg[31]_i_52_O_UNCONNECTED [3],\KER_size_0_reg_1178_reg[31]_i_52_n_8 ,\KER_size_0_reg_1178_reg[31]_i_52_n_9 ,\KER_size_0_reg_1178_reg[31]_i_52_n_10 }),
        .S({1'b0,\KER_size_0_reg_1178[31]_i_131_n_3 ,\KER_size_0_reg_1178[31]_i_132_n_3 ,\KER_size_0_reg_1178[31]_i_133_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_53 
       (.CI(\KER_size_0_reg_1178_reg[31]_i_47_n_3 ),
        .CO({\NLW_KER_size_0_reg_1178_reg[31]_i_53_CO_UNCONNECTED [3:1],\KER_size_0_reg_1178_reg[31]_i_53_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_1178[31]_i_134_n_3 }),
        .O({\NLW_KER_size_0_reg_1178_reg[31]_i_53_O_UNCONNECTED [3:2],\KER_size_0_reg_1178_reg[31]_i_53_n_9 ,\KER_size_0_reg_1178_reg[31]_i_53_n_10 }),
        .S({1'b0,1'b0,\KER_size_0_reg_1178[31]_i_135_n_3 ,\KER_size_0_reg_1178[31]_i_136_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_6 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[31]_i_6_n_3 ,\KER_size_0_reg_1178_reg[31]_i_6_n_4 ,\KER_size_0_reg_1178_reg[31]_i_6_n_5 ,\KER_size_0_reg_1178_reg[31]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178_reg[31]_i_15_n_9 ,\KER_size_0_reg_1178_reg[31]_i_15_n_10 ,\KER_size_0_reg_1178_reg[29]_i_11_n_7 ,1'b0}),
        .O({\KER_size_0_reg_1178_reg[31]_i_6_n_7 ,\KER_size_0_reg_1178_reg[31]_i_6_n_8 ,\KER_size_0_reg_1178_reg[31]_i_6_n_9 ,\KER_size_0_reg_1178_reg[31]_i_6_n_10 }),
        .S({\KER_size_0_reg_1178[31]_i_16_n_3 ,\KER_size_0_reg_1178[31]_i_17_n_3 ,\KER_size_0_reg_1178[31]_i_18_n_3 ,\KER_size_0_reg_1178_reg[29]_i_11_n_8 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_7 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_12_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[31]_i_7_n_3 ,\KER_size_0_reg_1178_reg[31]_i_7_n_4 ,\KER_size_0_reg_1178_reg[31]_i_7_n_5 ,\KER_size_0_reg_1178_reg[31]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[31]_i_19_n_3 ,\KER_size_0_reg_1178[31]_i_20_n_3 ,\KER_size_0_reg_1178[31]_i_21_n_3 ,\KER_size_0_reg_1178[31]_i_22_n_3 }),
        .O({\KER_size_0_reg_1178_reg[31]_i_7_n_7 ,\KER_size_0_reg_1178_reg[31]_i_7_n_8 ,\KER_size_0_reg_1178_reg[31]_i_7_n_9 ,\KER_size_0_reg_1178_reg[31]_i_7_n_10 }),
        .S({\KER_size_0_reg_1178[31]_i_23_n_3 ,\KER_size_0_reg_1178[31]_i_24_n_3 ,\KER_size_0_reg_1178[31]_i_25_n_3 ,\KER_size_0_reg_1178[31]_i_26_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_8 
       (.CI(\KER_size_0_reg_1178_reg[31]_i_7_n_3 ),
        .CO({\NLW_KER_size_0_reg_1178_reg[31]_i_8_CO_UNCONNECTED [3:1],\KER_size_0_reg_1178_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_1178[31]_i_27_n_3 }),
        .O({\NLW_KER_size_0_reg_1178_reg[31]_i_8_O_UNCONNECTED [3:2],\KER_size_0_reg_1178_reg[31]_i_8_n_9 ,\KER_size_0_reg_1178_reg[31]_i_8_n_10 }),
        .S({1'b0,1'b0,\KER_size_0_reg_1178[31]_i_28_n_3 ,\KER_size_0_reg_1178[31]_i_29_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_88 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_40_n_3 ),
        .CO({\NLW_KER_size_0_reg_1178_reg[31]_i_88_CO_UNCONNECTED [3],\KER_size_0_reg_1178_reg[31]_i_88_n_4 ,\KER_size_0_reg_1178_reg[31]_i_88_n_5 ,\KER_size_0_reg_1178_reg[31]_i_88_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_0_reg_1178[31]_i_155_n_3 ,\KER_size_0_reg_1178[31]_i_156_n_3 ,\KER_size_0_reg_1178[31]_i_157_n_3 }),
        .O({\KER_size_0_reg_1178_reg[31]_i_88_n_7 ,\KER_size_0_reg_1178_reg[31]_i_88_n_8 ,\KER_size_0_reg_1178_reg[31]_i_88_n_9 ,\KER_size_0_reg_1178_reg[31]_i_88_n_10 }),
        .S({\KER_size_0_reg_1178[31]_i_158_n_3 ,\KER_size_0_reg_1178[31]_i_159_n_3 ,\KER_size_0_reg_1178[31]_i_160_n_3 ,\KER_size_0_reg_1178[31]_i_161_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_89 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_41_n_3 ),
        .CO({\NLW_KER_size_0_reg_1178_reg[31]_i_89_CO_UNCONNECTED [3:1],\KER_size_0_reg_1178_reg[31]_i_89_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_1178[31]_i_162_n_3 }),
        .O({\NLW_KER_size_0_reg_1178_reg[31]_i_89_O_UNCONNECTED [3:2],\KER_size_0_reg_1178_reg[31]_i_89_n_9 ,\KER_size_0_reg_1178_reg[31]_i_89_n_10 }),
        .S({1'b0,1'b0,\KER_size_0_reg_1178[31]_i_163_n_3 ,\KER_size_0_reg_1178[31]_i_164_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_9 
       (.CI(\KER_size_0_reg_1178_reg[31]_i_6_n_3 ),
        .CO({\NLW_KER_size_0_reg_1178_reg[31]_i_9_CO_UNCONNECTED [3:1],\KER_size_0_reg_1178_reg[31]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_0_reg_1178[31]_i_30_n_3 }),
        .O({\NLW_KER_size_0_reg_1178_reg[31]_i_9_O_UNCONNECTED [3:2],\KER_size_0_reg_1178_reg[31]_i_9_n_9 ,\KER_size_0_reg_1178_reg[31]_i_9_n_10 }),
        .S({1'b0,1'b0,\KER_size_0_reg_1178[31]_i_31_n_3 ,\KER_size_0_reg_1178[31]_i_32_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[31]_i_90 
       (.CI(\KER_size_0_reg_1178_reg[29]_i_45_n_3 ),
        .CO(\NLW_KER_size_0_reg_1178_reg[31]_i_90_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_size_0_reg_1178_reg[31]_i_90_O_UNCONNECTED [3:1],\KER_size_0_reg_1178_reg[31]_i_90_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_size_0_reg_1178[31]_i_165_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[3]_i_2_n_3 ,\KER_size_0_reg_1178_reg[3]_i_2_n_4 ,\KER_size_0_reg_1178_reg[3]_i_2_n_5 ,\KER_size_0_reg_1178_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[3]_i_3_n_3 ,\KER_size_0_reg_1178[3]_i_4_n_3 ,\KER_size_0_reg_1178[3]_i_5_n_3 ,1'b0}),
        .O({\KER_size_0_reg_1178_reg[3]_i_2_n_7 ,\KER_size_0_reg_1178_reg[3]_i_2_n_8 ,\KER_size_0_reg_1178_reg[3]_i_2_n_9 ,\KER_size_0_reg_1178_reg[3]_i_2_n_10 }),
        .S({\KER_size_0_reg_1178[3]_i_6_n_3 ,\KER_size_0_reg_1178[3]_i_7_n_3 ,\KER_size_0_reg_1178[3]_i_8_n_3 ,\KER_size_0_reg_1178[3]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[7]_i_1_n_3 ,\KER_size_0_reg_1178_reg[7]_i_1_n_4 ,\KER_size_0_reg_1178_reg[7]_i_1_n_5 ,\KER_size_0_reg_1178_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[7]_i_2_n_3 ,\KER_size_0_reg_1178[7]_i_3_n_3 ,\KER_size_0_reg_1178[7]_i_4_n_3 ,\KER_size_0_reg_1178[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\KER_size_0_reg_1178[7]_i_6_n_3 ,\KER_size_0_reg_1178[7]_i_7_n_3 ,\KER_size_0_reg_1178[7]_i_8_n_3 ,\KER_size_0_reg_1178[7]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[8]_i_1 
       (.CI(\KER_size_0_reg_1178_reg[7]_i_1_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[8]_i_1_n_3 ,\KER_size_0_reg_1178_reg[8]_i_1_n_4 ,\KER_size_0_reg_1178_reg[8]_i_1_n_5 ,\KER_size_0_reg_1178_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[8]_i_2_n_3 ,\KER_size_0_reg_1178[8]_i_3_n_3 ,\KER_size_0_reg_1178[8]_i_4_n_3 ,\KER_size_0_reg_1178[8]_i_5_n_3 }),
        .O({\KER_size_0_reg_1178_reg[8]_i_1_n_7 ,\KER_size_0_reg_1178_reg[8]_i_1_n_8 ,\KER_size_0_reg_1178_reg[8]_i_1_n_9 ,D[8]}),
        .S({\KER_size_0_reg_1178[8]_i_6_n_3 ,\KER_size_0_reg_1178[8]_i_7_n_3 ,\KER_size_0_reg_1178[8]_i_8_n_3 ,\KER_size_0_reg_1178[8]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[8]_i_10 
       (.CI(\KER_size_0_reg_1178_reg[8]_i_14_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[8]_i_10_n_3 ,\KER_size_0_reg_1178_reg[8]_i_10_n_4 ,\KER_size_0_reg_1178_reg[8]_i_10_n_5 ,\KER_size_0_reg_1178_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[8]_i_16_n_3 ,\KER_size_0_reg_1178[8]_i_17_n_3 ,\KER_size_0_reg_1178[8]_i_18_n_3 ,\KER_size_0_reg_1178[8]_i_19_n_3 }),
        .O({\KER_size_0_reg_1178_reg[8]_i_10_n_7 ,\KER_size_0_reg_1178_reg[8]_i_10_n_8 ,\KER_size_0_reg_1178_reg[8]_i_10_n_9 ,\KER_size_0_reg_1178_reg[8]_i_10_n_10 }),
        .S({\KER_size_0_reg_1178[8]_i_20_n_3 ,\KER_size_0_reg_1178[8]_i_21_n_3 ,\KER_size_0_reg_1178[8]_i_22_n_3 ,\KER_size_0_reg_1178[8]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[8]_i_11 
       (.CI(\KER_size_0_reg_1178_reg[8]_i_13_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[8]_i_11_n_3 ,\KER_size_0_reg_1178_reg[8]_i_11_n_4 ,\KER_size_0_reg_1178_reg[8]_i_11_n_5 ,\KER_size_0_reg_1178_reg[8]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[8]_i_24_n_3 ,\KER_size_0_reg_1178[8]_i_25_n_3 ,\KER_size_0_reg_1178[8]_i_26_n_3 ,\KER_size_0_reg_1178[8]_i_27_n_3 }),
        .O({\KER_size_0_reg_1178_reg[8]_i_11_n_7 ,\KER_size_0_reg_1178_reg[8]_i_11_n_8 ,\KER_size_0_reg_1178_reg[8]_i_11_n_9 ,\KER_size_0_reg_1178_reg[8]_i_11_n_10 }),
        .S({\KER_size_0_reg_1178[8]_i_28_n_3 ,\KER_size_0_reg_1178[8]_i_29_n_3 ,\KER_size_0_reg_1178[8]_i_30_n_3 ,\KER_size_0_reg_1178[8]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[8]_i_12 
       (.CI(\KER_size_0_reg_1178_reg[3]_i_2_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[8]_i_12_n_3 ,\KER_size_0_reg_1178_reg[8]_i_12_n_4 ,\KER_size_0_reg_1178_reg[8]_i_12_n_5 ,\KER_size_0_reg_1178_reg[8]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[8]_i_32_n_3 ,\KER_size_0_reg_1178[8]_i_33_n_3 ,\KER_size_0_reg_1178[8]_i_34_n_3 ,\KER_size_0_reg_1178[8]_i_35_n_3 }),
        .O({\KER_size_0_reg_1178_reg[8]_i_12_n_7 ,\KER_size_0_reg_1178_reg[8]_i_12_n_8 ,\KER_size_0_reg_1178_reg[8]_i_12_n_9 ,\KER_size_0_reg_1178_reg[8]_i_12_n_10 }),
        .S({\KER_size_0_reg_1178[8]_i_36_n_3 ,\KER_size_0_reg_1178[8]_i_37_n_3 ,\KER_size_0_reg_1178[8]_i_38_n_3 ,\KER_size_0_reg_1178[8]_i_39_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[8]_i_13 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[8]_i_13_n_3 ,\KER_size_0_reg_1178_reg[8]_i_13_n_4 ,\KER_size_0_reg_1178_reg[8]_i_13_n_5 ,\KER_size_0_reg_1178_reg[8]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[8]_i_40_n_3 ,\KER_size_0_reg_1178[8]_i_41_n_3 ,\KER_size_0_reg_1178[8]_i_42_n_3 ,1'b0}),
        .O({\KER_size_0_reg_1178_reg[8]_i_13_n_7 ,\KER_size_0_reg_1178_reg[8]_i_13_n_8 ,\KER_size_0_reg_1178_reg[8]_i_13_n_9 ,\KER_size_0_reg_1178_reg[8]_i_13_n_10 }),
        .S({\KER_size_0_reg_1178[8]_i_43_n_3 ,\KER_size_0_reg_1178[8]_i_44_n_3 ,\KER_size_0_reg_1178[8]_i_45_n_3 ,\KER_size_0_reg_1178[8]_i_46_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[8]_i_14 
       (.CI(\KER_size_0_reg_1178_reg[2]_i_1_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[8]_i_14_n_3 ,\KER_size_0_reg_1178_reg[8]_i_14_n_4 ,\KER_size_0_reg_1178_reg[8]_i_14_n_5 ,\KER_size_0_reg_1178_reg[8]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[8]_i_47_n_3 ,\KER_size_0_reg_1178[8]_i_48_n_3 ,\KER_size_0_reg_1178[8]_i_49_n_3 ,\KER_size_0_reg_1178[8]_i_50_n_3 }),
        .O({\KER_size_0_reg_1178_reg[8]_i_14_n_7 ,\KER_size_0_reg_1178_reg[8]_i_14_n_8 ,\KER_size_0_reg_1178_reg[8]_i_14_n_9 ,\KER_size_0_reg_1178_reg[8]_i_14_n_10 }),
        .S({\KER_size_0_reg_1178[8]_i_51_n_3 ,\KER_size_0_reg_1178[8]_i_52_n_3 ,\KER_size_0_reg_1178[8]_i_53_n_3 ,\KER_size_0_reg_1178[8]_i_54_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[8]_i_15 
       (.CI(\KER_size_0_reg_1178_reg[8]_i_12_n_3 ),
        .CO({\KER_size_0_reg_1178_reg[8]_i_15_n_3 ,\KER_size_0_reg_1178_reg[8]_i_15_n_4 ,\KER_size_0_reg_1178_reg[8]_i_15_n_5 ,\KER_size_0_reg_1178_reg[8]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[8]_i_55_n_3 ,\KER_size_0_reg_1178[8]_i_56_n_3 ,\KER_size_0_reg_1178[8]_i_57_n_3 ,\KER_size_0_reg_1178[8]_i_58_n_3 }),
        .O({\KER_size_0_reg_1178_reg[8]_i_15_n_7 ,\KER_size_0_reg_1178_reg[8]_i_15_n_8 ,\KER_size_0_reg_1178_reg[8]_i_15_n_9 ,\KER_size_0_reg_1178_reg[8]_i_15_n_10 }),
        .S({\KER_size_0_reg_1178[8]_i_59_n_3 ,\KER_size_0_reg_1178[8]_i_60_n_3 ,\KER_size_0_reg_1178[8]_i_61_n_3 ,\KER_size_0_reg_1178[8]_i_62_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_0_reg_1178_reg[9]_i_2 
       (.CI(1'b0),
        .CO({\KER_size_0_reg_1178_reg[9]_i_2_n_3 ,\KER_size_0_reg_1178_reg[9]_i_2_n_4 ,\KER_size_0_reg_1178_reg[9]_i_2_n_5 ,\KER_size_0_reg_1178_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_0_reg_1178[9]_i_3_n_3 ,\KER_size_0_reg_1178[9]_i_4_n_3 ,\KER_size_0_reg_1178[9]_i_5_n_3 ,1'b0}),
        .O({\KER_size_0_reg_1178_reg[9]_i_2_n_7 ,\KER_size_0_reg_1178_reg[9]_i_2_n_8 ,\KER_size_0_reg_1178_reg[9]_i_2_n_9 ,\KER_size_0_reg_1178_reg[9]_i_2_n_10 }),
        .S({\KER_size_0_reg_1178[9]_i_6_n_3 ,\KER_size_0_reg_1178[9]_i_7_n_3 ,\KER_size_0_reg_1178[9]_i_8_n_3 ,\KER_size_0_reg_1178[9]_i_9_n_3 }));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_3_mul_32s_32s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_mul_32s_32s_32_1_1_3
   (D,
    Q,
    \KER_size_1_reg_1231[31]_i_31_0 );
  output [31:0]D;
  input [31:0]Q;
  input [31:0]\KER_size_1_reg_1231[31]_i_31_0 ;

  wire [31:0]D;
  wire \KER_size_1_reg_1231[13]_i_11_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_12_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_13_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_14_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_15_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_16_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_17_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_2_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_3_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_4_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_5_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_6_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_7_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_8_n_3 ;
  wire \KER_size_1_reg_1231[13]_i_9_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_12_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_13_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_14_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_15_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_16_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_17_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_18_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_19_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_20_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_21_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_22_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_23_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_24_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_25_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_26_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_27_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_2_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_3_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_4_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_5_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_6_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_7_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_8_n_3 ;
  wire \KER_size_1_reg_1231[17]_i_9_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_100_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_12_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_13_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_14_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_15_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_16_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_17_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_18_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_19_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_20_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_21_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_22_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_23_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_24_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_25_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_26_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_27_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_2_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_34_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_35_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_36_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_37_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_38_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_39_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_3_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_40_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_41_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_42_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_43_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_44_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_45_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_46_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_47_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_48_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_49_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_4_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_50_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_51_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_52_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_53_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_54_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_55_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_56_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_57_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_58_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_59_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_5_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_60_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_61_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_62_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_63_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_64_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_65_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_66_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_67_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_68_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_69_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_6_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_70_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_71_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_72_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_73_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_74_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_75_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_76_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_77_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_78_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_79_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_7_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_80_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_81_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_82_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_83_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_84_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_85_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_86_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_87_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_88_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_89_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_8_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_90_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_91_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_92_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_93_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_94_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_95_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_96_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_97_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_98_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_99_n_3 ;
  wire \KER_size_1_reg_1231[21]_i_9_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_100_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_101_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_102_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_103_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_104_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_105_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_106_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_107_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_108_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_109_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_110_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_111_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_112_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_113_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_114_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_115_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_116_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_117_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_118_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_119_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_120_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_121_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_122_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_14_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_15_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_16_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_17_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_18_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_19_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_20_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_21_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_22_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_23_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_24_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_25_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_26_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_27_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_28_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_29_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_2_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_30_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_31_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_32_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_33_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_34_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_35_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_36_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_37_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_38_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_39_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_3_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_40_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_41_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_42_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_43_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_44_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_4_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_51_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_52_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_53_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_54_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_55_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_56_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_57_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_58_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_59_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_5_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_60_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_61_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_62_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_63_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_64_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_65_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_66_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_67_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_68_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_69_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_6_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_70_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_71_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_72_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_73_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_74_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_75_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_76_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_77_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_78_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_79_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_7_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_80_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_81_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_82_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_83_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_84_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_85_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_86_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_87_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_88_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_89_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_8_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_90_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_91_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_92_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_93_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_94_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_95_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_96_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_97_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_98_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_99_n_3 ;
  wire \KER_size_1_reg_1231[25]_i_9_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_100_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_101_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_102_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_103_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_104_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_105_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_106_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_107_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_108_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_109_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_110_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_111_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_112_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_113_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_114_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_115_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_116_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_117_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_118_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_119_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_120_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_121_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_122_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_123_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_124_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_125_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_126_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_127_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_128_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_129_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_130_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_131_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_132_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_133_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_134_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_135_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_136_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_137_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_138_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_139_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_13_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_140_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_141_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_142_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_143_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_144_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_145_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_146_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_147_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_148_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_149_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_14_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_150_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_151_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_152_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_153_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_15_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_16_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_17_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_18_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_19_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_20_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_21_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_22_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_23_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_24_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_25_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_26_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_27_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_28_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_29_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_2_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_30_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_31_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_32_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_33_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_34_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_35_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_36_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_3_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_46_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_47_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_48_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_49_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_4_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_50_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_51_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_52_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_53_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_54_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_55_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_56_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_57_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_58_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_59_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_5_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_60_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_61_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_62_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_63_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_64_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_65_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_66_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_67_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_68_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_69_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_6_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_70_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_71_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_72_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_73_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_74_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_75_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_76_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_77_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_78_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_79_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_7_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_80_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_81_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_82_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_83_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_84_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_85_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_86_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_87_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_88_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_89_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_8_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_90_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_91_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_92_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_93_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_94_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_95_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_96_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_97_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_98_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_99_n_3 ;
  wire \KER_size_1_reg_1231[29]_i_9_n_3 ;
  wire \KER_size_1_reg_1231[2]_i_2_n_3 ;
  wire \KER_size_1_reg_1231[2]_i_3_n_3 ;
  wire \KER_size_1_reg_1231[2]_i_4_n_3 ;
  wire \KER_size_1_reg_1231[2]_i_5_n_3 ;
  wire \KER_size_1_reg_1231[2]_i_6_n_3 ;
  wire \KER_size_1_reg_1231[2]_i_7_n_3 ;
  wire \KER_size_1_reg_1231[2]_i_8_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_100_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_101_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_102_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_103_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_104_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_105_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_106_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_107_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_108_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_109_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_10_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_110_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_111_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_112_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_113_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_114_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_115_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_116_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_117_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_118_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_119_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_11_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_120_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_121_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_122_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_123_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_124_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_125_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_126_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_127_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_128_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_129_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_12_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_130_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_131_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_132_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_133_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_134_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_135_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_136_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_137_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_138_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_139_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_13_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_140_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_141_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_142_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_143_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_144_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_145_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_146_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_147_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_148_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_149_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_14_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_150_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_151_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_152_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_153_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_154_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_155_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_156_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_157_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_158_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_159_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_160_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_161_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_162_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_163_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_164_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_165_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_166_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_167_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_168_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_169_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_16_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_170_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_171_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_172_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_173_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_174_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_175_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_176_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_177_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_178_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_179_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_17_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_180_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_181_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_182_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_183_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_184_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_185_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_186_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_187_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_188_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_189_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_18_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_190_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_191_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_192_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_193_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_19_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_20_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_21_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_22_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_23_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_24_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_25_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_26_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_27_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_28_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_29_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_2_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_30_n_3 ;
  wire [31:0]\KER_size_1_reg_1231[31]_i_31_0 ;
  wire \KER_size_1_reg_1231[31]_i_31_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_32_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_38_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_39_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_3_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_40_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_41_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_42_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_43_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_44_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_45_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_46_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_4_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_54_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_55_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_56_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_57_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_58_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_59_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_60_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_61_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_62_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_63_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_64_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_65_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_66_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_67_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_68_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_69_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_70_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_71_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_72_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_73_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_74_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_75_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_76_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_77_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_78_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_79_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_80_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_81_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_82_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_83_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_84_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_85_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_86_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_87_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_91_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_92_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_93_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_94_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_95_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_96_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_97_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_98_n_3 ;
  wire \KER_size_1_reg_1231[31]_i_99_n_3 ;
  wire \KER_size_1_reg_1231[3]_i_3_n_3 ;
  wire \KER_size_1_reg_1231[3]_i_4_n_3 ;
  wire \KER_size_1_reg_1231[3]_i_5_n_3 ;
  wire \KER_size_1_reg_1231[3]_i_6_n_3 ;
  wire \KER_size_1_reg_1231[3]_i_7_n_3 ;
  wire \KER_size_1_reg_1231[3]_i_8_n_3 ;
  wire \KER_size_1_reg_1231[3]_i_9_n_3 ;
  wire \KER_size_1_reg_1231[7]_i_2_n_3 ;
  wire \KER_size_1_reg_1231[7]_i_3_n_3 ;
  wire \KER_size_1_reg_1231[7]_i_4_n_3 ;
  wire \KER_size_1_reg_1231[7]_i_5_n_3 ;
  wire \KER_size_1_reg_1231[7]_i_6_n_3 ;
  wire \KER_size_1_reg_1231[7]_i_7_n_3 ;
  wire \KER_size_1_reg_1231[7]_i_8_n_3 ;
  wire \KER_size_1_reg_1231[7]_i_9_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_16_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_17_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_18_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_19_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_20_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_21_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_22_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_23_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_24_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_25_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_26_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_27_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_28_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_29_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_2_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_30_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_31_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_32_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_33_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_34_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_35_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_36_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_37_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_38_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_39_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_3_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_40_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_41_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_42_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_43_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_44_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_45_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_46_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_47_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_48_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_49_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_4_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_50_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_51_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_52_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_53_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_54_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_55_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_56_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_57_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_58_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_59_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_5_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_60_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_61_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_62_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_63_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_64_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_65_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_66_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_67_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_68_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_69_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_6_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_70_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_71_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_72_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_73_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_74_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_75_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_76_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_77_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_78_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_79_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_7_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_80_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_81_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_82_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_8_n_3 ;
  wire \KER_size_1_reg_1231[8]_i_9_n_3 ;
  wire \KER_size_1_reg_1231[9]_i_3_n_3 ;
  wire \KER_size_1_reg_1231[9]_i_4_n_3 ;
  wire \KER_size_1_reg_1231[9]_i_5_n_3 ;
  wire \KER_size_1_reg_1231[9]_i_6_n_3 ;
  wire \KER_size_1_reg_1231[9]_i_7_n_3 ;
  wire \KER_size_1_reg_1231[9]_i_8_n_3 ;
  wire \KER_size_1_reg_1231[9]_i_9_n_3 ;
  wire \KER_size_1_reg_1231_reg[13]_i_10_n_10 ;
  wire \KER_size_1_reg_1231_reg[13]_i_10_n_3 ;
  wire \KER_size_1_reg_1231_reg[13]_i_10_n_4 ;
  wire \KER_size_1_reg_1231_reg[13]_i_10_n_5 ;
  wire \KER_size_1_reg_1231_reg[13]_i_10_n_6 ;
  wire \KER_size_1_reg_1231_reg[13]_i_10_n_7 ;
  wire \KER_size_1_reg_1231_reg[13]_i_10_n_8 ;
  wire \KER_size_1_reg_1231_reg[13]_i_10_n_9 ;
  wire \KER_size_1_reg_1231_reg[13]_i_1_n_3 ;
  wire \KER_size_1_reg_1231_reg[13]_i_1_n_4 ;
  wire \KER_size_1_reg_1231_reg[13]_i_1_n_5 ;
  wire \KER_size_1_reg_1231_reg[13]_i_1_n_6 ;
  wire \KER_size_1_reg_1231_reg[17]_i_10_n_10 ;
  wire \KER_size_1_reg_1231_reg[17]_i_10_n_3 ;
  wire \KER_size_1_reg_1231_reg[17]_i_10_n_4 ;
  wire \KER_size_1_reg_1231_reg[17]_i_10_n_5 ;
  wire \KER_size_1_reg_1231_reg[17]_i_10_n_6 ;
  wire \KER_size_1_reg_1231_reg[17]_i_10_n_7 ;
  wire \KER_size_1_reg_1231_reg[17]_i_10_n_8 ;
  wire \KER_size_1_reg_1231_reg[17]_i_10_n_9 ;
  wire \KER_size_1_reg_1231_reg[17]_i_11_n_10 ;
  wire \KER_size_1_reg_1231_reg[17]_i_11_n_3 ;
  wire \KER_size_1_reg_1231_reg[17]_i_11_n_4 ;
  wire \KER_size_1_reg_1231_reg[17]_i_11_n_5 ;
  wire \KER_size_1_reg_1231_reg[17]_i_11_n_6 ;
  wire \KER_size_1_reg_1231_reg[17]_i_11_n_7 ;
  wire \KER_size_1_reg_1231_reg[17]_i_11_n_8 ;
  wire \KER_size_1_reg_1231_reg[17]_i_11_n_9 ;
  wire \KER_size_1_reg_1231_reg[17]_i_1_n_3 ;
  wire \KER_size_1_reg_1231_reg[17]_i_1_n_4 ;
  wire \KER_size_1_reg_1231_reg[17]_i_1_n_5 ;
  wire \KER_size_1_reg_1231_reg[17]_i_1_n_6 ;
  wire \KER_size_1_reg_1231_reg[21]_i_10_n_10 ;
  wire \KER_size_1_reg_1231_reg[21]_i_10_n_3 ;
  wire \KER_size_1_reg_1231_reg[21]_i_10_n_4 ;
  wire \KER_size_1_reg_1231_reg[21]_i_10_n_5 ;
  wire \KER_size_1_reg_1231_reg[21]_i_10_n_6 ;
  wire \KER_size_1_reg_1231_reg[21]_i_10_n_7 ;
  wire \KER_size_1_reg_1231_reg[21]_i_10_n_8 ;
  wire \KER_size_1_reg_1231_reg[21]_i_10_n_9 ;
  wire \KER_size_1_reg_1231_reg[21]_i_11_n_10 ;
  wire \KER_size_1_reg_1231_reg[21]_i_11_n_3 ;
  wire \KER_size_1_reg_1231_reg[21]_i_11_n_4 ;
  wire \KER_size_1_reg_1231_reg[21]_i_11_n_5 ;
  wire \KER_size_1_reg_1231_reg[21]_i_11_n_6 ;
  wire \KER_size_1_reg_1231_reg[21]_i_11_n_7 ;
  wire \KER_size_1_reg_1231_reg[21]_i_11_n_8 ;
  wire \KER_size_1_reg_1231_reg[21]_i_11_n_9 ;
  wire \KER_size_1_reg_1231_reg[21]_i_1_n_3 ;
  wire \KER_size_1_reg_1231_reg[21]_i_1_n_4 ;
  wire \KER_size_1_reg_1231_reg[21]_i_1_n_5 ;
  wire \KER_size_1_reg_1231_reg[21]_i_1_n_6 ;
  wire \KER_size_1_reg_1231_reg[21]_i_28_n_10 ;
  wire \KER_size_1_reg_1231_reg[21]_i_28_n_3 ;
  wire \KER_size_1_reg_1231_reg[21]_i_28_n_4 ;
  wire \KER_size_1_reg_1231_reg[21]_i_28_n_5 ;
  wire \KER_size_1_reg_1231_reg[21]_i_28_n_6 ;
  wire \KER_size_1_reg_1231_reg[21]_i_28_n_7 ;
  wire \KER_size_1_reg_1231_reg[21]_i_28_n_8 ;
  wire \KER_size_1_reg_1231_reg[21]_i_28_n_9 ;
  wire \KER_size_1_reg_1231_reg[21]_i_29_n_10 ;
  wire \KER_size_1_reg_1231_reg[21]_i_29_n_3 ;
  wire \KER_size_1_reg_1231_reg[21]_i_29_n_4 ;
  wire \KER_size_1_reg_1231_reg[21]_i_29_n_5 ;
  wire \KER_size_1_reg_1231_reg[21]_i_29_n_6 ;
  wire \KER_size_1_reg_1231_reg[21]_i_29_n_7 ;
  wire \KER_size_1_reg_1231_reg[21]_i_29_n_8 ;
  wire \KER_size_1_reg_1231_reg[21]_i_29_n_9 ;
  wire \KER_size_1_reg_1231_reg[21]_i_30_n_10 ;
  wire \KER_size_1_reg_1231_reg[21]_i_30_n_3 ;
  wire \KER_size_1_reg_1231_reg[21]_i_30_n_4 ;
  wire \KER_size_1_reg_1231_reg[21]_i_30_n_5 ;
  wire \KER_size_1_reg_1231_reg[21]_i_30_n_6 ;
  wire \KER_size_1_reg_1231_reg[21]_i_30_n_7 ;
  wire \KER_size_1_reg_1231_reg[21]_i_30_n_8 ;
  wire \KER_size_1_reg_1231_reg[21]_i_30_n_9 ;
  wire \KER_size_1_reg_1231_reg[21]_i_31_n_10 ;
  wire \KER_size_1_reg_1231_reg[21]_i_31_n_3 ;
  wire \KER_size_1_reg_1231_reg[21]_i_31_n_4 ;
  wire \KER_size_1_reg_1231_reg[21]_i_31_n_5 ;
  wire \KER_size_1_reg_1231_reg[21]_i_31_n_6 ;
  wire \KER_size_1_reg_1231_reg[21]_i_31_n_7 ;
  wire \KER_size_1_reg_1231_reg[21]_i_31_n_8 ;
  wire \KER_size_1_reg_1231_reg[21]_i_31_n_9 ;
  wire \KER_size_1_reg_1231_reg[21]_i_32_n_10 ;
  wire \KER_size_1_reg_1231_reg[21]_i_32_n_3 ;
  wire \KER_size_1_reg_1231_reg[21]_i_32_n_4 ;
  wire \KER_size_1_reg_1231_reg[21]_i_32_n_5 ;
  wire \KER_size_1_reg_1231_reg[21]_i_32_n_6 ;
  wire \KER_size_1_reg_1231_reg[21]_i_32_n_7 ;
  wire \KER_size_1_reg_1231_reg[21]_i_32_n_8 ;
  wire \KER_size_1_reg_1231_reg[21]_i_32_n_9 ;
  wire \KER_size_1_reg_1231_reg[21]_i_33_n_10 ;
  wire \KER_size_1_reg_1231_reg[21]_i_33_n_3 ;
  wire \KER_size_1_reg_1231_reg[21]_i_33_n_4 ;
  wire \KER_size_1_reg_1231_reg[21]_i_33_n_5 ;
  wire \KER_size_1_reg_1231_reg[21]_i_33_n_6 ;
  wire \KER_size_1_reg_1231_reg[21]_i_33_n_7 ;
  wire \KER_size_1_reg_1231_reg[21]_i_33_n_8 ;
  wire \KER_size_1_reg_1231_reg[21]_i_33_n_9 ;
  wire \KER_size_1_reg_1231_reg[25]_i_10_n_10 ;
  wire \KER_size_1_reg_1231_reg[25]_i_10_n_3 ;
  wire \KER_size_1_reg_1231_reg[25]_i_10_n_4 ;
  wire \KER_size_1_reg_1231_reg[25]_i_10_n_5 ;
  wire \KER_size_1_reg_1231_reg[25]_i_10_n_6 ;
  wire \KER_size_1_reg_1231_reg[25]_i_10_n_7 ;
  wire \KER_size_1_reg_1231_reg[25]_i_10_n_8 ;
  wire \KER_size_1_reg_1231_reg[25]_i_10_n_9 ;
  wire \KER_size_1_reg_1231_reg[25]_i_11_n_10 ;
  wire \KER_size_1_reg_1231_reg[25]_i_11_n_3 ;
  wire \KER_size_1_reg_1231_reg[25]_i_11_n_4 ;
  wire \KER_size_1_reg_1231_reg[25]_i_11_n_5 ;
  wire \KER_size_1_reg_1231_reg[25]_i_11_n_6 ;
  wire \KER_size_1_reg_1231_reg[25]_i_11_n_7 ;
  wire \KER_size_1_reg_1231_reg[25]_i_11_n_8 ;
  wire \KER_size_1_reg_1231_reg[25]_i_11_n_9 ;
  wire \KER_size_1_reg_1231_reg[25]_i_12_n_10 ;
  wire \KER_size_1_reg_1231_reg[25]_i_12_n_3 ;
  wire \KER_size_1_reg_1231_reg[25]_i_12_n_4 ;
  wire \KER_size_1_reg_1231_reg[25]_i_12_n_5 ;
  wire \KER_size_1_reg_1231_reg[25]_i_12_n_6 ;
  wire \KER_size_1_reg_1231_reg[25]_i_12_n_7 ;
  wire \KER_size_1_reg_1231_reg[25]_i_12_n_8 ;
  wire \KER_size_1_reg_1231_reg[25]_i_12_n_9 ;
  wire \KER_size_1_reg_1231_reg[25]_i_13_n_10 ;
  wire \KER_size_1_reg_1231_reg[25]_i_13_n_3 ;
  wire \KER_size_1_reg_1231_reg[25]_i_13_n_4 ;
  wire \KER_size_1_reg_1231_reg[25]_i_13_n_5 ;
  wire \KER_size_1_reg_1231_reg[25]_i_13_n_6 ;
  wire \KER_size_1_reg_1231_reg[25]_i_13_n_7 ;
  wire \KER_size_1_reg_1231_reg[25]_i_13_n_8 ;
  wire \KER_size_1_reg_1231_reg[25]_i_13_n_9 ;
  wire \KER_size_1_reg_1231_reg[25]_i_1_n_3 ;
  wire \KER_size_1_reg_1231_reg[25]_i_1_n_4 ;
  wire \KER_size_1_reg_1231_reg[25]_i_1_n_5 ;
  wire \KER_size_1_reg_1231_reg[25]_i_1_n_6 ;
  wire \KER_size_1_reg_1231_reg[25]_i_45_n_10 ;
  wire \KER_size_1_reg_1231_reg[25]_i_45_n_3 ;
  wire \KER_size_1_reg_1231_reg[25]_i_45_n_4 ;
  wire \KER_size_1_reg_1231_reg[25]_i_45_n_5 ;
  wire \KER_size_1_reg_1231_reg[25]_i_45_n_6 ;
  wire \KER_size_1_reg_1231_reg[25]_i_45_n_7 ;
  wire \KER_size_1_reg_1231_reg[25]_i_45_n_8 ;
  wire \KER_size_1_reg_1231_reg[25]_i_45_n_9 ;
  wire \KER_size_1_reg_1231_reg[25]_i_46_n_10 ;
  wire \KER_size_1_reg_1231_reg[25]_i_46_n_3 ;
  wire \KER_size_1_reg_1231_reg[25]_i_46_n_4 ;
  wire \KER_size_1_reg_1231_reg[25]_i_46_n_5 ;
  wire \KER_size_1_reg_1231_reg[25]_i_46_n_6 ;
  wire \KER_size_1_reg_1231_reg[25]_i_46_n_7 ;
  wire \KER_size_1_reg_1231_reg[25]_i_46_n_8 ;
  wire \KER_size_1_reg_1231_reg[25]_i_46_n_9 ;
  wire \KER_size_1_reg_1231_reg[25]_i_47_n_10 ;
  wire \KER_size_1_reg_1231_reg[25]_i_47_n_3 ;
  wire \KER_size_1_reg_1231_reg[25]_i_47_n_4 ;
  wire \KER_size_1_reg_1231_reg[25]_i_47_n_5 ;
  wire \KER_size_1_reg_1231_reg[25]_i_47_n_6 ;
  wire \KER_size_1_reg_1231_reg[25]_i_47_n_7 ;
  wire \KER_size_1_reg_1231_reg[25]_i_47_n_8 ;
  wire \KER_size_1_reg_1231_reg[25]_i_47_n_9 ;
  wire \KER_size_1_reg_1231_reg[25]_i_48_n_10 ;
  wire \KER_size_1_reg_1231_reg[25]_i_48_n_3 ;
  wire \KER_size_1_reg_1231_reg[25]_i_48_n_4 ;
  wire \KER_size_1_reg_1231_reg[25]_i_48_n_5 ;
  wire \KER_size_1_reg_1231_reg[25]_i_48_n_6 ;
  wire \KER_size_1_reg_1231_reg[25]_i_48_n_7 ;
  wire \KER_size_1_reg_1231_reg[25]_i_48_n_8 ;
  wire \KER_size_1_reg_1231_reg[25]_i_48_n_9 ;
  wire \KER_size_1_reg_1231_reg[25]_i_49_n_10 ;
  wire \KER_size_1_reg_1231_reg[25]_i_49_n_3 ;
  wire \KER_size_1_reg_1231_reg[25]_i_49_n_4 ;
  wire \KER_size_1_reg_1231_reg[25]_i_49_n_5 ;
  wire \KER_size_1_reg_1231_reg[25]_i_49_n_6 ;
  wire \KER_size_1_reg_1231_reg[25]_i_49_n_7 ;
  wire \KER_size_1_reg_1231_reg[25]_i_49_n_8 ;
  wire \KER_size_1_reg_1231_reg[25]_i_49_n_9 ;
  wire \KER_size_1_reg_1231_reg[25]_i_50_n_10 ;
  wire \KER_size_1_reg_1231_reg[25]_i_50_n_3 ;
  wire \KER_size_1_reg_1231_reg[25]_i_50_n_4 ;
  wire \KER_size_1_reg_1231_reg[25]_i_50_n_5 ;
  wire \KER_size_1_reg_1231_reg[25]_i_50_n_6 ;
  wire \KER_size_1_reg_1231_reg[25]_i_50_n_7 ;
  wire \KER_size_1_reg_1231_reg[25]_i_50_n_8 ;
  wire \KER_size_1_reg_1231_reg[25]_i_50_n_9 ;
  wire \KER_size_1_reg_1231_reg[29]_i_10_n_10 ;
  wire \KER_size_1_reg_1231_reg[29]_i_10_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_10_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_10_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_10_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_10_n_7 ;
  wire \KER_size_1_reg_1231_reg[29]_i_10_n_8 ;
  wire \KER_size_1_reg_1231_reg[29]_i_10_n_9 ;
  wire \KER_size_1_reg_1231_reg[29]_i_11_n_10 ;
  wire \KER_size_1_reg_1231_reg[29]_i_11_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_11_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_11_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_11_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_11_n_7 ;
  wire \KER_size_1_reg_1231_reg[29]_i_11_n_8 ;
  wire \KER_size_1_reg_1231_reg[29]_i_11_n_9 ;
  wire \KER_size_1_reg_1231_reg[29]_i_12_n_10 ;
  wire \KER_size_1_reg_1231_reg[29]_i_12_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_12_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_12_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_12_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_12_n_7 ;
  wire \KER_size_1_reg_1231_reg[29]_i_12_n_8 ;
  wire \KER_size_1_reg_1231_reg[29]_i_12_n_9 ;
  wire \KER_size_1_reg_1231_reg[29]_i_1_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_1_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_1_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_1_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_37_n_10 ;
  wire \KER_size_1_reg_1231_reg[29]_i_37_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_37_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_37_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_37_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_37_n_7 ;
  wire \KER_size_1_reg_1231_reg[29]_i_37_n_8 ;
  wire \KER_size_1_reg_1231_reg[29]_i_37_n_9 ;
  wire \KER_size_1_reg_1231_reg[29]_i_38_n_10 ;
  wire \KER_size_1_reg_1231_reg[29]_i_38_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_38_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_38_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_38_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_38_n_7 ;
  wire \KER_size_1_reg_1231_reg[29]_i_38_n_8 ;
  wire \KER_size_1_reg_1231_reg[29]_i_38_n_9 ;
  wire \KER_size_1_reg_1231_reg[29]_i_39_n_10 ;
  wire \KER_size_1_reg_1231_reg[29]_i_39_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_39_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_39_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_39_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_39_n_7 ;
  wire \KER_size_1_reg_1231_reg[29]_i_39_n_8 ;
  wire \KER_size_1_reg_1231_reg[29]_i_39_n_9 ;
  wire \KER_size_1_reg_1231_reg[29]_i_40_n_10 ;
  wire \KER_size_1_reg_1231_reg[29]_i_40_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_40_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_40_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_40_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_40_n_7 ;
  wire \KER_size_1_reg_1231_reg[29]_i_40_n_8 ;
  wire \KER_size_1_reg_1231_reg[29]_i_40_n_9 ;
  wire \KER_size_1_reg_1231_reg[29]_i_41_n_10 ;
  wire \KER_size_1_reg_1231_reg[29]_i_41_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_41_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_41_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_41_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_41_n_7 ;
  wire \KER_size_1_reg_1231_reg[29]_i_41_n_8 ;
  wire \KER_size_1_reg_1231_reg[29]_i_41_n_9 ;
  wire \KER_size_1_reg_1231_reg[29]_i_42_n_10 ;
  wire \KER_size_1_reg_1231_reg[29]_i_42_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_42_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_42_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_42_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_42_n_7 ;
  wire \KER_size_1_reg_1231_reg[29]_i_42_n_8 ;
  wire \KER_size_1_reg_1231_reg[29]_i_42_n_9 ;
  wire \KER_size_1_reg_1231_reg[29]_i_43_n_10 ;
  wire \KER_size_1_reg_1231_reg[29]_i_43_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_43_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_43_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_43_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_43_n_7 ;
  wire \KER_size_1_reg_1231_reg[29]_i_43_n_8 ;
  wire \KER_size_1_reg_1231_reg[29]_i_43_n_9 ;
  wire \KER_size_1_reg_1231_reg[29]_i_44_n_10 ;
  wire \KER_size_1_reg_1231_reg[29]_i_44_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_44_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_44_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_44_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_44_n_7 ;
  wire \KER_size_1_reg_1231_reg[29]_i_44_n_8 ;
  wire \KER_size_1_reg_1231_reg[29]_i_44_n_9 ;
  wire \KER_size_1_reg_1231_reg[29]_i_45_n_10 ;
  wire \KER_size_1_reg_1231_reg[29]_i_45_n_3 ;
  wire \KER_size_1_reg_1231_reg[29]_i_45_n_4 ;
  wire \KER_size_1_reg_1231_reg[29]_i_45_n_5 ;
  wire \KER_size_1_reg_1231_reg[29]_i_45_n_6 ;
  wire \KER_size_1_reg_1231_reg[29]_i_45_n_7 ;
  wire \KER_size_1_reg_1231_reg[29]_i_45_n_8 ;
  wire \KER_size_1_reg_1231_reg[29]_i_45_n_9 ;
  wire \KER_size_1_reg_1231_reg[2]_i_1_n_3 ;
  wire \KER_size_1_reg_1231_reg[2]_i_1_n_4 ;
  wire \KER_size_1_reg_1231_reg[2]_i_1_n_5 ;
  wire \KER_size_1_reg_1231_reg[2]_i_1_n_6 ;
  wire \KER_size_1_reg_1231_reg[2]_i_1_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_15_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_15_n_4 ;
  wire \KER_size_1_reg_1231_reg[31]_i_15_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_15_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_15_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_15_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_15_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_1_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_33_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_33_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_33_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_33_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_33_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_34_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_34_n_3 ;
  wire \KER_size_1_reg_1231_reg[31]_i_34_n_4 ;
  wire \KER_size_1_reg_1231_reg[31]_i_34_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_34_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_34_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_34_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_34_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_35_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_35_n_4 ;
  wire \KER_size_1_reg_1231_reg[31]_i_35_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_35_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_35_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_35_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_35_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_36_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_36_n_3 ;
  wire \KER_size_1_reg_1231_reg[31]_i_36_n_4 ;
  wire \KER_size_1_reg_1231_reg[31]_i_36_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_36_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_36_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_36_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_36_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_37_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_47_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_47_n_3 ;
  wire \KER_size_1_reg_1231_reg[31]_i_47_n_4 ;
  wire \KER_size_1_reg_1231_reg[31]_i_47_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_47_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_47_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_47_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_47_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_48_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_48_n_4 ;
  wire \KER_size_1_reg_1231_reg[31]_i_48_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_48_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_48_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_48_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_48_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_49_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_49_n_3 ;
  wire \KER_size_1_reg_1231_reg[31]_i_49_n_4 ;
  wire \KER_size_1_reg_1231_reg[31]_i_49_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_49_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_49_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_49_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_49_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_50_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_50_n_3 ;
  wire \KER_size_1_reg_1231_reg[31]_i_50_n_4 ;
  wire \KER_size_1_reg_1231_reg[31]_i_50_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_50_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_50_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_50_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_50_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_51_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_51_n_3 ;
  wire \KER_size_1_reg_1231_reg[31]_i_51_n_4 ;
  wire \KER_size_1_reg_1231_reg[31]_i_51_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_51_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_51_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_51_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_51_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_52_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_52_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_52_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_52_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_52_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_53_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_53_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_53_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_5_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_5_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_5_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_5_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_5_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_6_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_6_n_3 ;
  wire \KER_size_1_reg_1231_reg[31]_i_6_n_4 ;
  wire \KER_size_1_reg_1231_reg[31]_i_6_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_6_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_6_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_6_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_6_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_7_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_7_n_3 ;
  wire \KER_size_1_reg_1231_reg[31]_i_7_n_4 ;
  wire \KER_size_1_reg_1231_reg[31]_i_7_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_7_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_7_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_7_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_7_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_88_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_88_n_4 ;
  wire \KER_size_1_reg_1231_reg[31]_i_88_n_5 ;
  wire \KER_size_1_reg_1231_reg[31]_i_88_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_88_n_7 ;
  wire \KER_size_1_reg_1231_reg[31]_i_88_n_8 ;
  wire \KER_size_1_reg_1231_reg[31]_i_88_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_89_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_89_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_89_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_8_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_8_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_8_n_9 ;
  wire \KER_size_1_reg_1231_reg[31]_i_90_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_9_n_10 ;
  wire \KER_size_1_reg_1231_reg[31]_i_9_n_6 ;
  wire \KER_size_1_reg_1231_reg[31]_i_9_n_9 ;
  wire \KER_size_1_reg_1231_reg[3]_i_2_n_10 ;
  wire \KER_size_1_reg_1231_reg[3]_i_2_n_3 ;
  wire \KER_size_1_reg_1231_reg[3]_i_2_n_4 ;
  wire \KER_size_1_reg_1231_reg[3]_i_2_n_5 ;
  wire \KER_size_1_reg_1231_reg[3]_i_2_n_6 ;
  wire \KER_size_1_reg_1231_reg[3]_i_2_n_7 ;
  wire \KER_size_1_reg_1231_reg[3]_i_2_n_8 ;
  wire \KER_size_1_reg_1231_reg[3]_i_2_n_9 ;
  wire \KER_size_1_reg_1231_reg[7]_i_1_n_3 ;
  wire \KER_size_1_reg_1231_reg[7]_i_1_n_4 ;
  wire \KER_size_1_reg_1231_reg[7]_i_1_n_5 ;
  wire \KER_size_1_reg_1231_reg[7]_i_1_n_6 ;
  wire \KER_size_1_reg_1231_reg[8]_i_10_n_10 ;
  wire \KER_size_1_reg_1231_reg[8]_i_10_n_3 ;
  wire \KER_size_1_reg_1231_reg[8]_i_10_n_4 ;
  wire \KER_size_1_reg_1231_reg[8]_i_10_n_5 ;
  wire \KER_size_1_reg_1231_reg[8]_i_10_n_6 ;
  wire \KER_size_1_reg_1231_reg[8]_i_10_n_7 ;
  wire \KER_size_1_reg_1231_reg[8]_i_10_n_8 ;
  wire \KER_size_1_reg_1231_reg[8]_i_10_n_9 ;
  wire \KER_size_1_reg_1231_reg[8]_i_11_n_10 ;
  wire \KER_size_1_reg_1231_reg[8]_i_11_n_3 ;
  wire \KER_size_1_reg_1231_reg[8]_i_11_n_4 ;
  wire \KER_size_1_reg_1231_reg[8]_i_11_n_5 ;
  wire \KER_size_1_reg_1231_reg[8]_i_11_n_6 ;
  wire \KER_size_1_reg_1231_reg[8]_i_11_n_7 ;
  wire \KER_size_1_reg_1231_reg[8]_i_11_n_8 ;
  wire \KER_size_1_reg_1231_reg[8]_i_11_n_9 ;
  wire \KER_size_1_reg_1231_reg[8]_i_12_n_10 ;
  wire \KER_size_1_reg_1231_reg[8]_i_12_n_3 ;
  wire \KER_size_1_reg_1231_reg[8]_i_12_n_4 ;
  wire \KER_size_1_reg_1231_reg[8]_i_12_n_5 ;
  wire \KER_size_1_reg_1231_reg[8]_i_12_n_6 ;
  wire \KER_size_1_reg_1231_reg[8]_i_12_n_7 ;
  wire \KER_size_1_reg_1231_reg[8]_i_12_n_8 ;
  wire \KER_size_1_reg_1231_reg[8]_i_12_n_9 ;
  wire \KER_size_1_reg_1231_reg[8]_i_13_n_10 ;
  wire \KER_size_1_reg_1231_reg[8]_i_13_n_3 ;
  wire \KER_size_1_reg_1231_reg[8]_i_13_n_4 ;
  wire \KER_size_1_reg_1231_reg[8]_i_13_n_5 ;
  wire \KER_size_1_reg_1231_reg[8]_i_13_n_6 ;
  wire \KER_size_1_reg_1231_reg[8]_i_13_n_7 ;
  wire \KER_size_1_reg_1231_reg[8]_i_13_n_8 ;
  wire \KER_size_1_reg_1231_reg[8]_i_13_n_9 ;
  wire \KER_size_1_reg_1231_reg[8]_i_14_n_10 ;
  wire \KER_size_1_reg_1231_reg[8]_i_14_n_3 ;
  wire \KER_size_1_reg_1231_reg[8]_i_14_n_4 ;
  wire \KER_size_1_reg_1231_reg[8]_i_14_n_5 ;
  wire \KER_size_1_reg_1231_reg[8]_i_14_n_6 ;
  wire \KER_size_1_reg_1231_reg[8]_i_14_n_7 ;
  wire \KER_size_1_reg_1231_reg[8]_i_14_n_8 ;
  wire \KER_size_1_reg_1231_reg[8]_i_14_n_9 ;
  wire \KER_size_1_reg_1231_reg[8]_i_15_n_10 ;
  wire \KER_size_1_reg_1231_reg[8]_i_15_n_3 ;
  wire \KER_size_1_reg_1231_reg[8]_i_15_n_4 ;
  wire \KER_size_1_reg_1231_reg[8]_i_15_n_5 ;
  wire \KER_size_1_reg_1231_reg[8]_i_15_n_6 ;
  wire \KER_size_1_reg_1231_reg[8]_i_15_n_7 ;
  wire \KER_size_1_reg_1231_reg[8]_i_15_n_8 ;
  wire \KER_size_1_reg_1231_reg[8]_i_15_n_9 ;
  wire \KER_size_1_reg_1231_reg[8]_i_1_n_3 ;
  wire \KER_size_1_reg_1231_reg[8]_i_1_n_4 ;
  wire \KER_size_1_reg_1231_reg[8]_i_1_n_5 ;
  wire \KER_size_1_reg_1231_reg[8]_i_1_n_6 ;
  wire \KER_size_1_reg_1231_reg[8]_i_1_n_7 ;
  wire \KER_size_1_reg_1231_reg[8]_i_1_n_8 ;
  wire \KER_size_1_reg_1231_reg[8]_i_1_n_9 ;
  wire \KER_size_1_reg_1231_reg[9]_i_2_n_10 ;
  wire \KER_size_1_reg_1231_reg[9]_i_2_n_3 ;
  wire \KER_size_1_reg_1231_reg[9]_i_2_n_4 ;
  wire \KER_size_1_reg_1231_reg[9]_i_2_n_5 ;
  wire \KER_size_1_reg_1231_reg[9]_i_2_n_6 ;
  wire \KER_size_1_reg_1231_reg[9]_i_2_n_7 ;
  wire \KER_size_1_reg_1231_reg[9]_i_2_n_8 ;
  wire \KER_size_1_reg_1231_reg[9]_i_2_n_9 ;
  wire [31:0]Q;
  wire [3:1]\NLW_KER_size_1_reg_1231_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_1231_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_1231_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_1231_reg[31]_i_33_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_1231_reg[31]_i_33_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_1231_reg[31]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_KER_size_1_reg_1231_reg[31]_i_37_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_1231_reg[31]_i_37_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_1231_reg[31]_i_48_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_1231_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_1231_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_1231_reg[31]_i_52_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_1231_reg[31]_i_52_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_1231_reg[31]_i_53_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_1231_reg[31]_i_53_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_1231_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_1231_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_size_1_reg_1231_reg[31]_i_88_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_1231_reg[31]_i_89_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_1231_reg[31]_i_89_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_1231_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_size_1_reg_1231_reg[31]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_KER_size_1_reg_1231_reg[31]_i_90_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_size_1_reg_1231_reg[31]_i_90_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[13]_i_11 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[13]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[13]_i_12 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[13]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[13]_i_13 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .O(\KER_size_1_reg_1231[13]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_1231[13]_i_14 
       (.I0(\KER_size_1_reg_1231[13]_i_11_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_1231[13]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_1231[13]_i_15 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[13]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[13]_i_16 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[13]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[13]_i_17 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .O(\KER_size_1_reg_1231[13]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \KER_size_1_reg_1231[13]_i_2 
       (.I0(\KER_size_1_reg_1231_reg[17]_i_11_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[13]_i_10_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[9]_i_2_n_7 ),
        .O(\KER_size_1_reg_1231[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[13]_i_3 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_1_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[9]_i_2_n_8 ),
        .O(\KER_size_1_reg_1231[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[13]_i_4 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_1_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[9]_i_2_n_9 ),
        .O(\KER_size_1_reg_1231[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[13]_i_5 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_1_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[9]_i_2_n_10 ),
        .O(\KER_size_1_reg_1231[13]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h609F9F60)) 
    \KER_size_1_reg_1231[13]_i_6 
       (.I0(\KER_size_1_reg_1231_reg[9]_i_2_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[13]_i_10_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[17]_i_11_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[17]_i_11_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[17]_i_10_n_10 ),
        .O(\KER_size_1_reg_1231[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_1231[13]_i_7 
       (.I0(\KER_size_1_reg_1231_reg[9]_i_2_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_1_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[17]_i_11_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[9]_i_2_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[13]_i_10_n_10 ),
        .O(\KER_size_1_reg_1231[13]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_1231[13]_i_8 
       (.I0(\KER_size_1_reg_1231_reg[9]_i_2_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_1_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_1_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[9]_i_2_n_8 ),
        .O(\KER_size_1_reg_1231[13]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_1231[13]_i_9 
       (.I0(\KER_size_1_reg_1231_reg[9]_i_2_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_1_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_1_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[9]_i_2_n_9 ),
        .O(\KER_size_1_reg_1231[13]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[17]_i_12 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_30_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_29_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[13]_i_10_n_7 ),
        .O(\KER_size_1_reg_1231[17]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[17]_i_13 
       (.I0(\KER_size_1_reg_1231_reg[13]_i_10_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_30_n_9 ),
        .O(\KER_size_1_reg_1231[17]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[17]_i_14 
       (.I0(\KER_size_1_reg_1231_reg[13]_i_10_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_30_n_10 ),
        .O(\KER_size_1_reg_1231[17]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[17]_i_15 
       (.I0(\KER_size_1_reg_1231_reg[13]_i_10_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[9]_i_2_n_7 ),
        .O(\KER_size_1_reg_1231[17]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[17]_i_16 
       (.I0(\KER_size_1_reg_1231_reg[13]_i_10_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_29_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_30_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[21]_i_30_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[21]_i_28_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[21]_i_29_n_9 ),
        .O(\KER_size_1_reg_1231[17]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_1231[17]_i_17 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_30_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[13]_i_10_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_30_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[13]_i_10_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[21]_i_29_n_10 ),
        .O(\KER_size_1_reg_1231[17]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_1231[17]_i_18 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_30_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[13]_i_10_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[13]_i_10_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[21]_i_30_n_9 ),
        .O(\KER_size_1_reg_1231[17]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_1231[17]_i_19 
       (.I0(\KER_size_1_reg_1231_reg[9]_i_2_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[13]_i_10_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[13]_i_10_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[21]_i_30_n_10 ),
        .O(\KER_size_1_reg_1231[17]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[17]_i_2 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_11_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[17]_i_10_n_7 ),
        .O(\KER_size_1_reg_1231[17]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[17]_i_20 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_33_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_32_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_15_n_7 ),
        .O(\KER_size_1_reg_1231[17]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[17]_i_21 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_33_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_11_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_15_n_8 ),
        .O(\KER_size_1_reg_1231[17]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[17]_i_22 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_33_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_11_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_15_n_9 ),
        .O(\KER_size_1_reg_1231[17]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[17]_i_23 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_10_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_11_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_15_n_10 ),
        .O(\KER_size_1_reg_1231[17]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[17]_i_24 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_15_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_32_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_33_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[21]_i_33_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[21]_i_31_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[21]_i_32_n_9 ),
        .O(\KER_size_1_reg_1231[17]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[17]_i_25 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_15_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_11_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_33_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[21]_i_33_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[8]_i_15_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[21]_i_32_n_10 ),
        .O(\KER_size_1_reg_1231[17]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[17]_i_26 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_15_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_11_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_33_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[21]_i_33_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[8]_i_15_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[8]_i_11_n_7 ),
        .O(\KER_size_1_reg_1231[17]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[17]_i_27 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_15_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_11_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_10_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[21]_i_33_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[8]_i_15_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[8]_i_11_n_8 ),
        .O(\KER_size_1_reg_1231[17]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[17]_i_3 
       (.I0(\KER_size_1_reg_1231_reg[17]_i_11_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[17]_i_10_n_8 ),
        .O(\KER_size_1_reg_1231[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[17]_i_4 
       (.I0(\KER_size_1_reg_1231_reg[17]_i_11_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[17]_i_10_n_9 ),
        .O(\KER_size_1_reg_1231[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[17]_i_5 
       (.I0(\KER_size_1_reg_1231_reg[17]_i_11_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[17]_i_10_n_10 ),
        .O(\KER_size_1_reg_1231[17]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_1231[17]_i_6 
       (.I0(\KER_size_1_reg_1231_reg[17]_i_10_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_11_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_11_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[21]_i_10_n_10 ),
        .O(\KER_size_1_reg_1231[17]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_1231[17]_i_7 
       (.I0(\KER_size_1_reg_1231_reg[17]_i_10_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[17]_i_11_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_11_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[17]_i_10_n_7 ),
        .O(\KER_size_1_reg_1231[17]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_1231[17]_i_8 
       (.I0(\KER_size_1_reg_1231_reg[17]_i_10_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[17]_i_11_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[17]_i_11_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[17]_i_10_n_8 ),
        .O(\KER_size_1_reg_1231[17]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_1231[17]_i_9 
       (.I0(\KER_size_1_reg_1231_reg[17]_i_10_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[17]_i_11_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[17]_i_11_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[17]_i_10_n_9 ),
        .O(\KER_size_1_reg_1231[17]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_100 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[21]_i_100_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[21]_i_12 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_47_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_46_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_28_n_7 ),
        .O(\KER_size_1_reg_1231[21]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[21]_i_13 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_47_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_29_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_28_n_8 ),
        .O(\KER_size_1_reg_1231[21]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[21]_i_14 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_47_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_29_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_28_n_9 ),
        .O(\KER_size_1_reg_1231[21]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[21]_i_15 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_30_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_29_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_28_n_10 ),
        .O(\KER_size_1_reg_1231[21]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[21]_i_16 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_28_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_46_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_47_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_47_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[25]_i_45_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[25]_i_46_n_9 ),
        .O(\KER_size_1_reg_1231[21]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[21]_i_17 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_28_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_29_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_47_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_47_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[21]_i_28_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[25]_i_46_n_10 ),
        .O(\KER_size_1_reg_1231[21]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[21]_i_18 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_28_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_29_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_47_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_47_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[21]_i_28_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[21]_i_29_n_7 ),
        .O(\KER_size_1_reg_1231[21]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[21]_i_19 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_28_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_29_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_30_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_47_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[21]_i_28_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[21]_i_29_n_8 ),
        .O(\KER_size_1_reg_1231[21]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[21]_i_2 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_10_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_11_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_12_n_8 ),
        .O(\KER_size_1_reg_1231[21]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[21]_i_20 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_50_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_49_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_31_n_7 ),
        .O(\KER_size_1_reg_1231[21]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[21]_i_21 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_50_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_32_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_31_n_8 ),
        .O(\KER_size_1_reg_1231[21]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[21]_i_22 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_50_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_32_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_31_n_9 ),
        .O(\KER_size_1_reg_1231[21]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[21]_i_23 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_33_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_32_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_31_n_10 ),
        .O(\KER_size_1_reg_1231[21]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[21]_i_24 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_31_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_49_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_50_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_50_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[25]_i_48_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[25]_i_49_n_9 ),
        .O(\KER_size_1_reg_1231[21]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[21]_i_25 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_31_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_32_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_50_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_50_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[21]_i_31_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[25]_i_49_n_10 ),
        .O(\KER_size_1_reg_1231[21]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[21]_i_26 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_31_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_32_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_50_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_50_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[21]_i_31_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[21]_i_32_n_7 ),
        .O(\KER_size_1_reg_1231[21]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[21]_i_27 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_31_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_32_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_33_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_50_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[21]_i_31_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[21]_i_32_n_8 ),
        .O(\KER_size_1_reg_1231[21]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[21]_i_3 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_10_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_11_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_12_n_9 ),
        .O(\KER_size_1_reg_1231[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_34 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I1(Q[5]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_1231[21]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_35 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I1(Q[4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_1231[21]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_36 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I1(Q[3]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[21]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_37 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I1(Q[2]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_1231[21]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_38 
       (.I0(\KER_size_1_reg_1231[21]_i_34_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_81_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_39 
       (.I0(\KER_size_1_reg_1231[21]_i_35_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_82_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[21]_i_4 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_10_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_11_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_12_n_10 ),
        .O(\KER_size_1_reg_1231[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_40 
       (.I0(\KER_size_1_reg_1231[21]_i_36_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_83_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_41 
       (.I0(\KER_size_1_reg_1231[21]_i_37_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_84_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_42 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[21]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[21]_i_43 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[21]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[21]_i_44 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .O(\KER_size_1_reg_1231[21]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_1231[21]_i_45 
       (.I0(\KER_size_1_reg_1231[21]_i_42_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_1231[21]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_1231[21]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[21]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[21]_i_47 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[21]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[21]_i_48 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .O(\KER_size_1_reg_1231[21]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_49 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_1231[21]_i_49_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[21]_i_5 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_11_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_10_n_10 ),
        .O(\KER_size_1_reg_1231[21]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_50 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_1231[21]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_51 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[21]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_52 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I1(Q[2]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_1231[21]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_53 
       (.I0(\KER_size_1_reg_1231[21]_i_49_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_85_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_54 
       (.I0(\KER_size_1_reg_1231[21]_i_50_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_86_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_55 
       (.I0(\KER_size_1_reg_1231[21]_i_51_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_87_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_56 
       (.I0(\KER_size_1_reg_1231[21]_i_52_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_88_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_57 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_1231[21]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_58 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_1231[21]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_59 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_1231[21]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[21]_i_6 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_12_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_11_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_10_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_10_n_10 ),
        .I4(\KER_size_1_reg_1231[25]_i_14_n_3 ),
        .I5(\KER_size_1_reg_1231_reg[25]_i_11_n_9 ),
        .O(\KER_size_1_reg_1231[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_60 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_1231[21]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_61 
       (.I0(\KER_size_1_reg_1231[21]_i_57_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_89_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_62 
       (.I0(\KER_size_1_reg_1231[21]_i_58_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_90_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_63 
       (.I0(\KER_size_1_reg_1231[21]_i_59_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_91_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_64 
       (.I0(\KER_size_1_reg_1231[21]_i_60_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_92_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_65 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_1231[21]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_66 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_1231[21]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_67 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_1231[21]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_68 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_1231[21]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_69 
       (.I0(\KER_size_1_reg_1231[21]_i_65_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_93_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[21]_i_7 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_12_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_11_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_10_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[21]_i_10_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[25]_i_12_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[25]_i_11_n_10 ),
        .O(\KER_size_1_reg_1231[21]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_70 
       (.I0(\KER_size_1_reg_1231[21]_i_66_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_94_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_71 
       (.I0(\KER_size_1_reg_1231[21]_i_67_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_95_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_72 
       (.I0(\KER_size_1_reg_1231[21]_i_68_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_96_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_73 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_1231[21]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_74 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_1231[21]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_75 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_1231[21]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[21]_i_76 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_1231[21]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_77 
       (.I0(\KER_size_1_reg_1231[21]_i_73_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_97_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_78 
       (.I0(\KER_size_1_reg_1231[21]_i_74_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_98_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_79 
       (.I0(\KER_size_1_reg_1231[21]_i_75_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_99_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[21]_i_8 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_12_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_11_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_10_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[21]_i_10_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[25]_i_12_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[21]_i_11_n_7 ),
        .O(\KER_size_1_reg_1231[21]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[21]_i_80 
       (.I0(\KER_size_1_reg_1231[21]_i_76_n_3 ),
        .I1(\KER_size_1_reg_1231[21]_i_100_n_3 ),
        .O(\KER_size_1_reg_1231[21]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_81 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[21]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_82 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[21]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_83 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[21]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_84 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[21]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_85 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[21]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_86 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[21]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_87 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[21]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_88 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[21]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_89 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[21]_i_89_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_1231[21]_i_9 
       (.I0(\KER_size_1_reg_1231_reg[21]_i_10_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[21]_i_11_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[21]_i_10_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_12_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[21]_i_11_n_8 ),
        .O(\KER_size_1_reg_1231[21]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_90 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[21]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_91 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[21]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_92 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[21]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_93 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[21]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_94 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[21]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_95 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[21]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_96 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[21]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_97 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[21]_i_97_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_98 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[21]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[21]_i_99 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[21]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_100 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[25]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_101 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[25]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_102 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[25]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_103 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[25]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_104 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[25]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_105 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[25]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_106 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[25]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_107 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[25]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_108 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[25]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_109 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[25]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_110 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[25]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_111 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[25]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_112 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[25]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_113 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[25]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_114 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[25]_i_114_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_115 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[25]_i_115_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_116 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[25]_i_116_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_117 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[25]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_118 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[25]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_119 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[25]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_120 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[25]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_121 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[25]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_122 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[25]_i_122_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_14 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_12_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_13_n_10 ),
        .O(\KER_size_1_reg_1231[25]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[25]_i_15 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_39_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_38_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_45_n_7 ),
        .O(\KER_size_1_reg_1231[25]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[25]_i_16 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_39_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_46_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_45_n_8 ),
        .O(\KER_size_1_reg_1231[25]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[25]_i_17 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_39_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_46_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_45_n_9 ),
        .O(\KER_size_1_reg_1231[25]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[25]_i_18 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_47_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_46_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_45_n_10 ),
        .O(\KER_size_1_reg_1231[25]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[25]_i_19 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_45_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_38_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_39_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_39_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_37_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_38_n_9 ),
        .O(\KER_size_1_reg_1231[25]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[25]_i_2 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_10_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_11_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_12_n_8 ),
        .O(\KER_size_1_reg_1231[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[25]_i_20 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_45_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_46_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_39_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_39_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[25]_i_45_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_38_n_10 ),
        .O(\KER_size_1_reg_1231[25]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[25]_i_21 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_45_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_46_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_39_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_39_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[25]_i_45_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[25]_i_46_n_7 ),
        .O(\KER_size_1_reg_1231[25]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[25]_i_22 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_45_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_46_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_47_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_39_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[25]_i_45_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[25]_i_46_n_8 ),
        .O(\KER_size_1_reg_1231[25]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[25]_i_23 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_44_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_43_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_48_n_7 ),
        .O(\KER_size_1_reg_1231[25]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[25]_i_24 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_44_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_49_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_48_n_8 ),
        .O(\KER_size_1_reg_1231[25]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[25]_i_25 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_44_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_49_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_48_n_9 ),
        .O(\KER_size_1_reg_1231[25]_i_25_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[25]_i_26 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_50_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_49_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_48_n_10 ),
        .O(\KER_size_1_reg_1231[25]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[25]_i_27 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_48_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_43_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_44_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_44_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_42_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_43_n_9 ),
        .O(\KER_size_1_reg_1231[25]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[25]_i_28 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_48_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_49_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_44_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_44_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[25]_i_48_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_43_n_10 ),
        .O(\KER_size_1_reg_1231[25]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[25]_i_29 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_48_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_49_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_44_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_44_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[25]_i_48_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[25]_i_49_n_7 ),
        .O(\KER_size_1_reg_1231[25]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[25]_i_3 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_10_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_11_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_12_n_9 ),
        .O(\KER_size_1_reg_1231[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[25]_i_30 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_48_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_49_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_50_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_44_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[25]_i_48_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[25]_i_49_n_8 ),
        .O(\KER_size_1_reg_1231[25]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_31 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_1231[25]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[25]_i_32 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[25]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[25]_i_33 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .O(\KER_size_1_reg_1231[25]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_1231[25]_i_34 
       (.I0(\KER_size_1_reg_1231[25]_i_31_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_1231[25]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_1231[25]_i_35 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[25]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[25]_i_36 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[25]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[25]_i_37 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .O(\KER_size_1_reg_1231[25]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_38 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_1231[25]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[25]_i_39 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[25]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[25]_i_4 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_10_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_11_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_12_n_10 ),
        .O(\KER_size_1_reg_1231[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[25]_i_40 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .O(\KER_size_1_reg_1231[25]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_1231[25]_i_41 
       (.I0(\KER_size_1_reg_1231[25]_i_38_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_1231[25]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_1231[25]_i_42 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[25]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[25]_i_43 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[25]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[25]_i_44 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .O(\KER_size_1_reg_1231[25]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \KER_size_1_reg_1231[25]_i_5 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_10_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_11_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_12_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_13_n_10 ),
        .O(\KER_size_1_reg_1231[25]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_51 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_1231[25]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_52 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_1231[25]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_53 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I1(Q[7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_1231[25]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_54 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I1(Q[6]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_1231[25]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_55 
       (.I0(\KER_size_1_reg_1231[25]_i_51_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_99_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_56 
       (.I0(\KER_size_1_reg_1231[25]_i_52_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_100_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_57 
       (.I0(\KER_size_1_reg_1231[25]_i_53_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_101_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_58 
       (.I0(\KER_size_1_reg_1231[25]_i_54_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_102_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_59 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I1(Q[5]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_1231[25]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[25]_i_6 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_12_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_11_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_10_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_10_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_12_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_11_n_9 ),
        .O(\KER_size_1_reg_1231[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_60 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I1(Q[4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_1231[25]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_61 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I1(Q[3]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[25]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_62 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I1(Q[2]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_1231[25]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_63 
       (.I0(\KER_size_1_reg_1231[25]_i_59_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_103_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_64 
       (.I0(\KER_size_1_reg_1231[25]_i_60_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_104_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_64_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_65 
       (.I0(\KER_size_1_reg_1231[25]_i_61_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_105_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_66 
       (.I0(\KER_size_1_reg_1231[25]_i_62_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_106_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_67 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_1231[25]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_68 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_1231[25]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_69 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_1231[25]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[25]_i_7 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_12_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_11_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_10_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_10_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_12_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_11_n_10 ),
        .O(\KER_size_1_reg_1231[25]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_70 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_1231[25]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_71 
       (.I0(\KER_size_1_reg_1231[25]_i_67_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_107_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_72 
       (.I0(\KER_size_1_reg_1231[25]_i_68_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_108_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_72_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_73 
       (.I0(\KER_size_1_reg_1231[25]_i_69_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_109_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_74 
       (.I0(\KER_size_1_reg_1231[25]_i_70_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_110_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_75 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_1_reg_1231[25]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_76 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_1231[25]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_77 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_1231[25]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_78 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_1231[25]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_79 
       (.I0(\KER_size_1_reg_1231[25]_i_75_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_111_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[25]_i_8 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_12_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_11_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_10_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_10_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_12_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[25]_i_11_n_7 ),
        .O(\KER_size_1_reg_1231[25]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_80 
       (.I0(\KER_size_1_reg_1231[25]_i_76_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_112_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_80_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_81 
       (.I0(\KER_size_1_reg_1231[25]_i_77_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_113_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_82 
       (.I0(\KER_size_1_reg_1231[25]_i_78_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_114_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_83 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_1231[25]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_84 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_1231[25]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_85 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_1231[25]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_86 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_1231[25]_i_86_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_87 
       (.I0(\KER_size_1_reg_1231[25]_i_83_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_115_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_87_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_88 
       (.I0(\KER_size_1_reg_1231[25]_i_84_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_116_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_88_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_89 
       (.I0(\KER_size_1_reg_1231[25]_i_85_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_117_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[25]_i_9 
       (.I0(\KER_size_1_reg_1231[25]_i_14_n_3 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_11_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_10_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_10_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_12_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[25]_i_11_n_8 ),
        .O(\KER_size_1_reg_1231[25]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_90 
       (.I0(\KER_size_1_reg_1231[25]_i_86_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_118_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_91 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_1_reg_1231[25]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_92 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_1231[25]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_93 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_1231[25]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[25]_i_94 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_1231[25]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_95 
       (.I0(\KER_size_1_reg_1231[25]_i_91_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_119_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_96 
       (.I0(\KER_size_1_reg_1231[25]_i_92_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_120_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_97 
       (.I0(\KER_size_1_reg_1231[25]_i_93_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_121_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[25]_i_98 
       (.I0(\KER_size_1_reg_1231[25]_i_94_n_3 ),
        .I1(\KER_size_1_reg_1231[25]_i_122_n_3 ),
        .O(\KER_size_1_reg_1231[25]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[25]_i_99 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[25]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_100 
       (.I0(\KER_size_1_reg_1231[29]_i_96_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_144_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_100_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_101 
       (.I0(\KER_size_1_reg_1231[29]_i_97_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_145_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[29]_i_102 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_1_reg_1231[29]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_103 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_1_reg_1231[29]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_104 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_1_reg_1231[29]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_105 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_1_reg_1231[29]_i_105_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_106 
       (.I0(\KER_size_1_reg_1231[29]_i_102_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_146_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_106_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_107 
       (.I0(\KER_size_1_reg_1231[29]_i_103_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_147_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_107_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_108 
       (.I0(\KER_size_1_reg_1231[29]_i_104_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_148_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_108_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_109 
       (.I0(\KER_size_1_reg_1231[29]_i_105_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_149_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[29]_i_110 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_size_1_reg_1231[29]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[29]_i_111 
       (.I0(Q[24]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_size_1_reg_1231[29]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[29]_i_112 
       (.I0(Q[23]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_size_1_reg_1231[29]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[29]_i_113 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_1_reg_1231[29]_i_113_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_114 
       (.I0(\KER_size_1_reg_1231[29]_i_110_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_150_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_114_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_115 
       (.I0(\KER_size_1_reg_1231[29]_i_111_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_151_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_116 
       (.I0(\KER_size_1_reg_1231[29]_i_112_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_152_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_116_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_117 
       (.I0(\KER_size_1_reg_1231[29]_i_113_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_153_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_118 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[29]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_119 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[29]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_120 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[29]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_121 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[29]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_122 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[29]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_123 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[29]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_124 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[29]_i_124_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_125 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[29]_i_125_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_126 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[29]_i_126_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_127 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[29]_i_127_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_128 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[29]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_129 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[29]_i_129_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_13 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_36_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_34_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_37_n_7 ),
        .O(\KER_size_1_reg_1231[29]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_130 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[29]_i_130_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_131 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[29]_i_131_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_132 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[25]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[29]_i_132_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_133 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[29]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_134 
       (.I0(Q[23]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[29]_i_134_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_135 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[29]_i_135_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_136 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[29]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_137 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[29]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_138 
       (.I0(Q[23]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[29]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_139 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[29]_i_139_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_14 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_36_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_38_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_37_n_8 ),
        .O(\KER_size_1_reg_1231[29]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_140 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[29]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_141 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[29]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_142 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[29]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_143 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[29]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_144 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[29]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_145 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[29]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_146 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[29]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_147 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[29]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_148 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[21]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[29]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_149 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[29]_i_149_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_15 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_36_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_38_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_37_n_9 ),
        .O(\KER_size_1_reg_1231[29]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_150 
       (.I0(Q[27]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[29]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_151 
       (.I0(Q[26]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[29]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_152 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[29]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[29]_i_153 
       (.I0(Q[24]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[29]_i_153_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_16 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_39_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_38_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_37_n_10 ),
        .O(\KER_size_1_reg_1231[29]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_17 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_37_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_34_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_36_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_36_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_35_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_34_n_9 ),
        .O(\KER_size_1_reg_1231[29]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_18 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_37_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_38_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_36_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_36_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_37_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_34_n_10 ),
        .O(\KER_size_1_reg_1231[29]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_19 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_37_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_38_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_36_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_36_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_37_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_38_n_7 ),
        .O(\KER_size_1_reg_1231[29]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_2 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_10_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_6_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_7_n_8 ),
        .O(\KER_size_1_reg_1231[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_20 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_37_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_38_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_39_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_36_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_37_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_38_n_8 ),
        .O(\KER_size_1_reg_1231[29]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_21 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_40_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_41_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_42_n_7 ),
        .O(\KER_size_1_reg_1231[29]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_22 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_40_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_43_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_42_n_8 ),
        .O(\KER_size_1_reg_1231[29]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_23 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_40_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_43_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_42_n_9 ),
        .O(\KER_size_1_reg_1231[29]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_24 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_44_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_43_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_42_n_10 ),
        .O(\KER_size_1_reg_1231[29]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_25 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_42_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_41_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_40_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_40_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_45_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_41_n_9 ),
        .O(\KER_size_1_reg_1231[29]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_26 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_42_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_43_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_40_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_40_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_42_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_41_n_10 ),
        .O(\KER_size_1_reg_1231[29]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_27 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_42_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_43_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_40_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_40_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_42_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_43_n_7 ),
        .O(\KER_size_1_reg_1231[29]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_28 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_42_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_43_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_44_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_40_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_42_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_43_n_8 ),
        .O(\KER_size_1_reg_1231[29]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_29 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_51_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_50_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_13_n_7 ),
        .O(\KER_size_1_reg_1231[29]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_3 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_10_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_6_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_7_n_9 ),
        .O(\KER_size_1_reg_1231[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[29]_i_30 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_13_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_51_n_9 ),
        .O(\KER_size_1_reg_1231[29]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[29]_i_31 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_13_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_51_n_10 ),
        .O(\KER_size_1_reg_1231[29]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[29]_i_32 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_13_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_12_n_7 ),
        .O(\KER_size_1_reg_1231[29]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_33 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_13_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_50_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_51_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_51_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_49_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_50_n_9 ),
        .O(\KER_size_1_reg_1231[29]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_1231[29]_i_34 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_51_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_13_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_51_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[25]_i_13_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_50_n_10 ),
        .O(\KER_size_1_reg_1231[29]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_1231[29]_i_35 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_51_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_13_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_13_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_51_n_9 ),
        .O(\KER_size_1_reg_1231[29]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_1231[29]_i_36 
       (.I0(\KER_size_1_reg_1231_reg[25]_i_12_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[25]_i_13_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[25]_i_13_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_51_n_10 ),
        .O(\KER_size_1_reg_1231[29]_i_36_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_4 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_10_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_6_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_7_n_10 ),
        .O(\KER_size_1_reg_1231[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_46 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_1231[29]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_47 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_1231[29]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_48 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_1231[29]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_49 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_1231[29]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[29]_i_5 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_10_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_11_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_12_n_7 ),
        .O(\KER_size_1_reg_1231[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_50 
       (.I0(\KER_size_1_reg_1231[29]_i_46_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_118_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_51 
       (.I0(\KER_size_1_reg_1231[29]_i_47_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_119_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_52 
       (.I0(\KER_size_1_reg_1231[29]_i_48_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_120_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_53 
       (.I0(\KER_size_1_reg_1231[29]_i_49_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_121_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_54 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I1(Q[9]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_1231[29]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_55 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I1(Q[8]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_1231[29]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_56 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I1(Q[7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_1231[29]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_57 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I1(Q[6]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_1231[29]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_58 
       (.I0(\KER_size_1_reg_1231[29]_i_54_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_122_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_59 
       (.I0(\KER_size_1_reg_1231[29]_i_55_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_123_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_6 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_7_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_6_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_10_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_5_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_7_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_6_n_7 ),
        .O(\KER_size_1_reg_1231[29]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_60 
       (.I0(\KER_size_1_reg_1231[29]_i_56_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_124_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_61 
       (.I0(\KER_size_1_reg_1231[29]_i_57_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_125_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_62 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_1231[29]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_63 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_1231[29]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_64 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_1231[29]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_65 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_1231[29]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_66 
       (.I0(\KER_size_1_reg_1231[29]_i_62_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_126_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_66_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_67 
       (.I0(\KER_size_1_reg_1231[29]_i_63_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_127_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_68 
       (.I0(\KER_size_1_reg_1231[29]_i_64_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_128_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_69 
       (.I0(\KER_size_1_reg_1231[29]_i_65_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_129_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_7 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_7_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_6_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_10_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_10_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_7_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_6_n_8 ),
        .O(\KER_size_1_reg_1231[29]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[29]_i_70 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_size_1_reg_1231[29]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[29]_i_71 
       (.I0(Q[24]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_size_1_reg_1231[29]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[29]_i_72 
       (.I0(Q[23]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_size_1_reg_1231[29]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[29]_i_73 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_1_reg_1231[29]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_74 
       (.I0(\KER_size_1_reg_1231[29]_i_70_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_130_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_74_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_75 
       (.I0(\KER_size_1_reg_1231[29]_i_71_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_131_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_76 
       (.I0(\KER_size_1_reg_1231[29]_i_72_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_132_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_77 
       (.I0(\KER_size_1_reg_1231[29]_i_73_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_133_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[29]_i_78 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_1_reg_1231[29]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_79 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_1_reg_1231[29]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_8 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_7_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_6_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_10_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_10_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_7_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_6_n_9 ),
        .O(\KER_size_1_reg_1231[29]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_80 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_1_reg_1231[29]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_81 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_1_reg_1231[29]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_82 
       (.I0(\KER_size_1_reg_1231[29]_i_78_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_134_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_83 
       (.I0(\KER_size_1_reg_1231[29]_i_79_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_135_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_84 
       (.I0(\KER_size_1_reg_1231[29]_i_80_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_136_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_85 
       (.I0(\KER_size_1_reg_1231[29]_i_81_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_137_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[29]_i_86 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_size_1_reg_1231[29]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_87 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_size_1_reg_1231[29]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_88 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_1_reg_1231[29]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_89 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_1_reg_1231[29]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[29]_i_9 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_12_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_11_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_10_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[29]_i_10_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_7_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_6_n_10 ),
        .O(\KER_size_1_reg_1231[29]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_90 
       (.I0(\KER_size_1_reg_1231[29]_i_86_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_138_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_90_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_91 
       (.I0(\KER_size_1_reg_1231[29]_i_87_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_139_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_91_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_92 
       (.I0(\KER_size_1_reg_1231[29]_i_88_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_140_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_92_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_93 
       (.I0(\KER_size_1_reg_1231[29]_i_89_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_141_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_94 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_1_reg_1231[29]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_95 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_1231[29]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_96 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_1231[29]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[29]_i_97 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_1231[29]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_98 
       (.I0(\KER_size_1_reg_1231[29]_i_94_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_142_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_98_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[29]_i_99 
       (.I0(\KER_size_1_reg_1231[29]_i_95_n_3 ),
        .I1(\KER_size_1_reg_1231[29]_i_143_n_3 ),
        .O(\KER_size_1_reg_1231[29]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[2]_i_2 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[2]_i_3 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[2]_i_4 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .O(\KER_size_1_reg_1231[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_1231[2]_i_5 
       (.I0(\KER_size_1_reg_1231[2]_i_2_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_1231[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_1231[2]_i_6 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[2]_i_7 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[2]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[2]_i_8 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .O(\KER_size_1_reg_1231[2]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[31]_i_10 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_33_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_34_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_35_n_9 ),
        .O(\KER_size_1_reg_1231[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_100 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [25]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [26]),
        .O(\KER_size_1_reg_1231[31]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_101 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [25]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [26]),
        .O(\KER_size_1_reg_1231[31]_i_101_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_1231[31]_i_102 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .I2(\KER_size_1_reg_1231[31]_i_170_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_102_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_103 
       (.I0(\KER_size_1_reg_1231[31]_i_99_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_171_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_103_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_104 
       (.I0(\KER_size_1_reg_1231[31]_i_100_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_172_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_104_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_105 
       (.I0(\KER_size_1_reg_1231[31]_i_101_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_173_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_106 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_1231[31]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_107 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_1231[31]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_108 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_1231[31]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_109 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_1231[31]_i_109_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[31]_i_11 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_36_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_34_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_35_n_10 ),
        .O(\KER_size_1_reg_1231[31]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_110 
       (.I0(\KER_size_1_reg_1231[31]_i_106_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_174_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_110_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_111 
       (.I0(\KER_size_1_reg_1231[31]_i_107_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_175_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_111_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_112 
       (.I0(\KER_size_1_reg_1231[31]_i_108_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_176_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_112_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_113 
       (.I0(\KER_size_1_reg_1231[31]_i_109_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_177_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_114 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_1231[31]_i_114_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[31]_i_115 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [25]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [26]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[31]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[31]_i_116 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .O(\KER_size_1_reg_1231[31]_i_116_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_1231[31]_i_117 
       (.I0(\KER_size_1_reg_1231[31]_i_114_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [26]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_1231[31]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_1231[31]_i_118 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [26]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [25]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[31]_i_118_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[31]_i_119 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [25]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[31]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_12 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_33_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_35_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_34_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_33_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_35_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_37_n_10 ),
        .O(\KER_size_1_reg_1231[31]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[31]_i_120 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .O(\KER_size_1_reg_1231[31]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_121 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .I1(Q[5]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_1231[31]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_122 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .I1(Q[4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_1231[31]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_123 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .I1(Q[3]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[31]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_124 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .I1(Q[2]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_1231[31]_i_124_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_125 
       (.I0(\KER_size_1_reg_1231[31]_i_121_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_178_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_125_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_126 
       (.I0(\KER_size_1_reg_1231[31]_i_122_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_179_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_126_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_127 
       (.I0(\KER_size_1_reg_1231[31]_i_123_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_180_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_127_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_128 
       (.I0(\KER_size_1_reg_1231[31]_i_124_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_181_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_129 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_1231[31]_i_129_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_13 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_35_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_34_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_33_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_33_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_35_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_34_n_7 ),
        .O(\KER_size_1_reg_1231[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_130 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .O(\KER_size_1_reg_1231[31]_i_130_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_1231[31]_i_131 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I2(\KER_size_1_reg_1231[31]_i_182_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_131_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_132 
       (.I0(\KER_size_1_reg_1231[31]_i_129_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_183_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_132_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_133 
       (.I0(\KER_size_1_reg_1231[31]_i_130_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_184_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_134 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .I1(Q[10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_1231[31]_i_134_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_1231[31]_i_135 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I2(\KER_size_1_reg_1231[31]_i_185_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_135_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_136 
       (.I0(\KER_size_1_reg_1231[31]_i_134_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_186_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_1231[31]_i_137 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [27]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [28]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [29]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[31]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_138 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [28]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [27]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [29]),
        .O(\KER_size_1_reg_1231[31]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_1231[31]_i_139 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[31]_i_139_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_14 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_35_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_34_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_36_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_33_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_35_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_34_n_8 ),
        .O(\KER_size_1_reg_1231[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_140 
       (.I0(Q[21]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[31]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_141 
       (.I0(Q[20]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[31]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_142 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[31]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_143 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[31]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_144 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[31]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_145 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[31]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_1231[31]_i_146 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[31]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_147 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[31]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_148 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[31]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_149 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .O(\KER_size_1_reg_1231[31]_i_149_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_150 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[31]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_151 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[31]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_152 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[31]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_153 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[31]_i_153_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_1231[31]_i_154 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .O(\KER_size_1_reg_1231[31]_i_154_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[31]_i_155 
       (.I0(Q[28]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[29]),
        .O(\KER_size_1_reg_1231[31]_i_155_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[31]_i_156 
       (.I0(Q[27]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[26]),
        .I5(Q[28]),
        .O(\KER_size_1_reg_1231[31]_i_156_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_157 
       (.I0(Q[26]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[25]),
        .O(\KER_size_1_reg_1231[31]_i_157_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_1_reg_1231[31]_i_158 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[31]),
        .I2(\KER_size_1_reg_1231[31]_i_187_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_158_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_159 
       (.I0(\KER_size_1_reg_1231[31]_i_155_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_188_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_159_n_3 ));
  LUT6 #(
    .INIT(64'h4CB3807FB34C7F80)) 
    \KER_size_1_reg_1231[31]_i_16 
       (.I0(\KER_size_1_reg_1231[31]_i_45_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [27]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [28]),
        .I3(\KER_size_1_reg_1231[31]_i_46_n_3 ),
        .I4(Q[2]),
        .I5(\KER_size_1_reg_1231_reg[31]_i_15_n_9 ),
        .O(\KER_size_1_reg_1231[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_160 
       (.I0(\KER_size_1_reg_1231[31]_i_156_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_189_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_160_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_161 
       (.I0(\KER_size_1_reg_1231[31]_i_157_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_190_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_161_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_size_1_reg_1231[31]_i_162 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_size_1_reg_1231[31]_i_162_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_1231[31]_i_163 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(\KER_size_1_reg_1231[31]_i_191_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_163_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_164 
       (.I0(\KER_size_1_reg_1231[31]_i_162_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_192_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_164_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_1231[31]_i_165 
       (.I0(Q[28]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(\KER_size_1_reg_1231[31]_i_193_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_165_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_166 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_1231[31]_i_166_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_167 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_1231[31]_i_167_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_168 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_1231[31]_i_168_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_169 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_1231[31]_i_169_n_3 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \KER_size_1_reg_1231[31]_i_17 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [27]),
        .I4(\KER_size_1_reg_1231_reg[31]_i_15_n_10 ),
        .O(\KER_size_1_reg_1231[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_size_1_reg_1231[31]_i_170 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_1231[31]_i_170_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_171 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_1231[31]_i_171_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_172 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_1231[31]_i_172_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_173 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [26]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [25]),
        .O(\KER_size_1_reg_1231[31]_i_173_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_174 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_1231[31]_i_174_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_175 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_1231[31]_i_175_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_176 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_1231[31]_i_176_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_177 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_1231[31]_i_177_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_178 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_1231[31]_i_178_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_179 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_1231[31]_i_179_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_1_reg_1231[31]_i_18 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [27]),
        .I1(Q[0]),
        .I2(\KER_size_1_reg_1231_reg[29]_i_11_n_7 ),
        .O(\KER_size_1_reg_1231[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_180 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_1231[31]_i_180_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_181 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_1231[31]_i_181_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_size_1_reg_1231[31]_i_182 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_1231[31]_i_182_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_183 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_1231[31]_i_183_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_184 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [21]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [23]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [22]),
        .O(\KER_size_1_reg_1231[31]_i_184_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_1231[31]_i_185 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_1231[31]_i_185_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_186 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .O(\KER_size_1_reg_1231[31]_i_186_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_1231[31]_i_187 
       (.I0(Q[28]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I2(Q[30]),
        .I3(Q[29]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[31]_i_187_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_188 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[30]),
        .I2(Q[29]),
        .I3(Q[28]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[31]_i_188_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_189 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[31]_i_189_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[31]_i_19 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_47_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_48_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_49_n_7 ),
        .O(\KER_size_1_reg_1231[31]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_190 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[31]_i_190_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_1231[31]_i_191 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[31]_i_191_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[31]_i_192 
       (.I0(Q[24]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[31]_i_192_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_size_1_reg_1231[31]_i_193 
       (.I0(Q[25]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[31]_i_193_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[31]_i_2 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_5_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_6_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_7_n_7 ),
        .O(\KER_size_1_reg_1231[31]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[31]_i_20 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_47_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_50_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_49_n_8 ),
        .O(\KER_size_1_reg_1231[31]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[31]_i_21 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_47_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_50_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_49_n_9 ),
        .O(\KER_size_1_reg_1231[31]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[31]_i_22 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_51_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_50_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_49_n_10 ),
        .O(\KER_size_1_reg_1231[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_23 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_49_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_48_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_47_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_47_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_52_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_48_n_9 ),
        .O(\KER_size_1_reg_1231[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_24 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_49_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_50_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_47_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_47_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_49_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_48_n_10 ),
        .O(\KER_size_1_reg_1231[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_25 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_49_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_50_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_47_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_47_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_49_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_50_n_7 ),
        .O(\KER_size_1_reg_1231[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_26 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_49_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_50_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_51_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_47_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_49_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_50_n_8 ),
        .O(\KER_size_1_reg_1231[31]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[31]_i_27 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_47_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_48_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_52_n_10 ),
        .O(\KER_size_1_reg_1231[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_28 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_53_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_52_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_48_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_53_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_52_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_48_n_7 ),
        .O(\KER_size_1_reg_1231[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_29 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_52_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_48_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_47_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_53_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_52_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_48_n_8 ),
        .O(\KER_size_1_reg_1231[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_3 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_5_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_8_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_9_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_5_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_8_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_9_n_9 ),
        .O(\KER_size_1_reg_1231[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_size_1_reg_1231[31]_i_30 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [30]),
        .I2(\KER_size_1_reg_1231_reg[31]_i_15_n_8 ),
        .O(\KER_size_1_reg_1231[31]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h7F80807F807F7F80)) 
    \KER_size_1_reg_1231[31]_i_31 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_15_n_8 ),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_size_1_reg_1231[31]_i_54_n_3 ),
        .I4(\KER_size_1_reg_1231[31]_i_55_n_3 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_15_n_7 ),
        .O(\KER_size_1_reg_1231[31]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    \KER_size_1_reg_1231[31]_i_32 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_15_n_8 ),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_size_1_reg_1231[31]_i_56_n_3 ),
        .I4(\KER_size_1_reg_1231[31]_i_57_n_3 ),
        .I5(\KER_size_1_reg_1231[31]_i_58_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_32_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[31]_i_38 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_88_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_41_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_45_n_8 ),
        .O(\KER_size_1_reg_1231[31]_i_38_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[31]_i_39 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_88_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_41_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_45_n_9 ),
        .O(\KER_size_1_reg_1231[31]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_4 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_7_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[31]_i_6_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_5_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_5_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_8_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_9_n_10 ),
        .O(\KER_size_1_reg_1231[31]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[31]_i_40 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_40_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_41_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_45_n_10 ),
        .O(\KER_size_1_reg_1231[31]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_41 
       (.I0(\KER_size_1_reg_1231_reg[31]_i_88_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_45_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_89_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_88_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[31]_i_90_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_89_n_9 ),
        .O(\KER_size_1_reg_1231[31]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_42 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_45_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_41_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_88_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_88_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_45_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[31]_i_89_n_10 ),
        .O(\KER_size_1_reg_1231[31]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_43 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_45_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_41_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[31]_i_88_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_88_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_45_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_41_n_7 ),
        .O(\KER_size_1_reg_1231[31]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[31]_i_44 
       (.I0(\KER_size_1_reg_1231_reg[29]_i_45_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[29]_i_41_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[29]_i_40_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[31]_i_88_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[29]_i_45_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[29]_i_41_n_8 ),
        .O(\KER_size_1_reg_1231[31]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[31]_i_45 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\KER_size_1_reg_1231[31]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[31]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [29]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [28]),
        .O(\KER_size_1_reg_1231[31]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \KER_size_1_reg_1231[31]_i_54 
       (.I0(\KER_size_1_reg_1231[31]_i_137_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_138_n_3 ),
        .I2(\KER_size_1_reg_1231[31]_i_57_n_3 ),
        .I3(\KER_size_1_reg_1231[31]_i_58_n_3 ),
        .I4(\KER_size_1_reg_1231[31]_i_56_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_54_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h935F)) 
    \KER_size_1_reg_1231[31]_i_55 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [31]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [30]),
        .O(\KER_size_1_reg_1231[31]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'h88C8800080008000)) 
    \KER_size_1_reg_1231[31]_i_56 
       (.I0(Q[2]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [27]),
        .I2(Q[0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [29]),
        .I4(Q[1]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [28]),
        .O(\KER_size_1_reg_1231[31]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_1231[31]_i_57 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [27]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [28]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [29]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_1231[31]_i_57_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \KER_size_1_reg_1231[31]_i_58 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [29]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[31]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_59 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_size_1_reg_1231[31]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_60 
       (.I0(Q[18]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_size_1_reg_1231[31]_i_60_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_1231[31]_i_61 
       (.I0(Q[22]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(\KER_size_1_reg_1231[31]_i_139_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_62 
       (.I0(\KER_size_1_reg_1231[31]_i_59_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_140_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_63 
       (.I0(\KER_size_1_reg_1231[31]_i_60_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_141_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_64 
       (.I0(Q[13]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_size_1_reg_1231[31]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_65 
       (.I0(Q[12]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_size_1_reg_1231[31]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_66 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I1(Q[11]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_size_1_reg_1231[31]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_67 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [16]),
        .I1(Q[10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [17]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_size_1_reg_1231[31]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_68 
       (.I0(\KER_size_1_reg_1231[31]_i_64_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_142_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_69 
       (.I0(\KER_size_1_reg_1231[31]_i_65_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_143_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_69_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_70 
       (.I0(\KER_size_1_reg_1231[31]_i_66_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_144_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_71 
       (.I0(\KER_size_1_reg_1231[31]_i_67_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_145_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_72 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_1231[31]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_73 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_1231[31]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_74 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [13]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [14]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_1231[31]_i_74_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_1231[31]_i_75 
       (.I0(Q[19]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [12]),
        .I2(\KER_size_1_reg_1231[31]_i_146_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_76 
       (.I0(\KER_size_1_reg_1231[31]_i_72_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_147_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_77 
       (.I0(\KER_size_1_reg_1231[31]_i_73_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_148_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_78 
       (.I0(\KER_size_1_reg_1231[31]_i_74_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_149_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_79 
       (.I0(Q[17]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_size_1_reg_1231[31]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_80 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_size_1_reg_1231[31]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_81 
       (.I0(Q[15]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_size_1_reg_1231[31]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_82 
       (.I0(Q[14]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_size_1_reg_1231[31]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_83 
       (.I0(\KER_size_1_reg_1231[31]_i_79_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_150_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_84 
       (.I0(\KER_size_1_reg_1231[31]_i_80_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_151_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_85 
       (.I0(\KER_size_1_reg_1231[31]_i_81_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_152_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_85_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_86 
       (.I0(\KER_size_1_reg_1231[31]_i_82_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_153_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_86_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_size_1_reg_1231[31]_i_87 
       (.I0(Q[16]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [15]),
        .I2(\KER_size_1_reg_1231[31]_i_154_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_91 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .I1(Q[9]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_1231[31]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_92 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .I1(Q[8]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_1231[31]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_93 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .I1(Q[7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_1231[31]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_94 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [19]),
        .I1(Q[6]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [18]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [20]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_1231[31]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_95 
       (.I0(\KER_size_1_reg_1231[31]_i_91_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_166_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_96 
       (.I0(\KER_size_1_reg_1231[31]_i_92_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_167_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_97 
       (.I0(\KER_size_1_reg_1231[31]_i_93_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_168_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[31]_i_98 
       (.I0(\KER_size_1_reg_1231[31]_i_94_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_169_n_3 ),
        .O(\KER_size_1_reg_1231[31]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[31]_i_99 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [25]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [24]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [26]),
        .O(\KER_size_1_reg_1231[31]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[3]_i_1 
       (.I0(\KER_size_1_reg_1231_reg[2]_i_1_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[3]_i_2_n_10 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[3]_i_3 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[3]_i_4 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[3]_i_5 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .O(\KER_size_1_reg_1231[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_1231[3]_i_6 
       (.I0(\KER_size_1_reg_1231[3]_i_3_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_1231[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_1231[3]_i_7 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[3]_i_8 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[3]_i_9 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .O(\KER_size_1_reg_1231[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[7]_i_2 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_14_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_13_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[3]_i_2_n_7 ),
        .O(\KER_size_1_reg_1231[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[7]_i_3 
       (.I0(\KER_size_1_reg_1231_reg[3]_i_2_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_14_n_9 ),
        .O(\KER_size_1_reg_1231[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[7]_i_4 
       (.I0(\KER_size_1_reg_1231_reg[3]_i_2_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_14_n_10 ),
        .O(\KER_size_1_reg_1231[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[7]_i_5 
       (.I0(\KER_size_1_reg_1231_reg[3]_i_2_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[2]_i_1_n_7 ),
        .O(\KER_size_1_reg_1231[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[7]_i_6 
       (.I0(\KER_size_1_reg_1231_reg[3]_i_2_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_13_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_14_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[8]_i_14_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[8]_i_12_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[8]_i_13_n_9 ),
        .O(\KER_size_1_reg_1231[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_size_1_reg_1231[7]_i_7 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_14_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[3]_i_2_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_14_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[3]_i_2_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[8]_i_13_n_10 ),
        .O(\KER_size_1_reg_1231[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_1231[7]_i_8 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_14_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[3]_i_2_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[3]_i_2_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[8]_i_14_n_9 ),
        .O(\KER_size_1_reg_1231[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_size_1_reg_1231[7]_i_9 
       (.I0(\KER_size_1_reg_1231_reg[2]_i_1_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[3]_i_2_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[3]_i_2_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[8]_i_14_n_10 ),
        .O(\KER_size_1_reg_1231[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_16 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_1231[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_17 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_1231[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_18 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_1231[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_19 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_1231[8]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[8]_i_2 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_10_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_11_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_12_n_7 ),
        .O(\KER_size_1_reg_1231[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_20 
       (.I0(\KER_size_1_reg_1231[8]_i_16_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_63_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_21 
       (.I0(\KER_size_1_reg_1231[8]_i_17_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_64_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_22 
       (.I0(\KER_size_1_reg_1231[8]_i_18_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_65_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_23 
       (.I0(\KER_size_1_reg_1231[8]_i_19_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_66_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_24 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_1231[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_25 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_1231[8]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_26 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_27 
       (.I0(Q[2]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_1231[8]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_28 
       (.I0(\KER_size_1_reg_1231[8]_i_24_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_67_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_29 
       (.I0(\KER_size_1_reg_1231[8]_i_25_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_68_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[8]_i_3 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_10_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_13_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_12_n_8 ),
        .O(\KER_size_1_reg_1231[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_30 
       (.I0(\KER_size_1_reg_1231[8]_i_26_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_69_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_31 
       (.I0(\KER_size_1_reg_1231[8]_i_27_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_70_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_32 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_1231[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_33 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_1231[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_34 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_35 
       (.I0(Q[2]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_1231[8]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_36 
       (.I0(\KER_size_1_reg_1231[8]_i_32_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_71_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_37 
       (.I0(\KER_size_1_reg_1231[8]_i_33_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_72_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_38 
       (.I0(\KER_size_1_reg_1231[8]_i_34_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_73_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_39 
       (.I0(\KER_size_1_reg_1231[8]_i_35_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_74_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[8]_i_4 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_10_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_13_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_12_n_9 ),
        .O(\KER_size_1_reg_1231[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_40 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[8]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[8]_i_41 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[8]_i_41_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[8]_i_42 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .O(\KER_size_1_reg_1231[8]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_1231[8]_i_43 
       (.I0(\KER_size_1_reg_1231[8]_i_40_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_1231[8]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_1231[8]_i_44 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[8]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[8]_i_45 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[8]_i_45_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[8]_i_46 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .O(\KER_size_1_reg_1231[8]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_47 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_size_1_reg_1231[8]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_48 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_size_1_reg_1231[8]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_49 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[8]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_size_1_reg_1231[8]_i_5 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_14_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_13_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_12_n_10 ),
        .O(\KER_size_1_reg_1231[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_50 
       (.I0(Q[2]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_size_1_reg_1231[8]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_51 
       (.I0(\KER_size_1_reg_1231[8]_i_47_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_75_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_52 
       (.I0(\KER_size_1_reg_1231[8]_i_48_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_76_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_53 
       (.I0(\KER_size_1_reg_1231[8]_i_49_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_77_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_54 
       (.I0(\KER_size_1_reg_1231[8]_i_50_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_78_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_55 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_size_1_reg_1231[8]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_56 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_size_1_reg_1231[8]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_57 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_size_1_reg_1231[8]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_size_1_reg_1231[8]_i_58 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_size_1_reg_1231[8]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_59 
       (.I0(\KER_size_1_reg_1231[8]_i_55_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_79_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[8]_i_6 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_12_n_7 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_11_n_10 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_10_n_8 ),
        .I3(\KER_size_1_reg_1231_reg[8]_i_10_n_7 ),
        .I4(\KER_size_1_reg_1231_reg[8]_i_15_n_10 ),
        .I5(\KER_size_1_reg_1231_reg[8]_i_11_n_9 ),
        .O(\KER_size_1_reg_1231[8]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_60 
       (.I0(\KER_size_1_reg_1231[8]_i_56_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_80_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_61 
       (.I0(\KER_size_1_reg_1231[8]_i_57_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_81_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[8]_i_62 
       (.I0(\KER_size_1_reg_1231[8]_i_58_n_3 ),
        .I1(\KER_size_1_reg_1231[8]_i_82_n_3 ),
        .O(\KER_size_1_reg_1231[8]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_63 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[8]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_64 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[8]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_65 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[8]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_66 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[8]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_67 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[8]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_68 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[8]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_69 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[8]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[8]_i_7 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_12_n_8 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_13_n_7 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_10_n_9 ),
        .I3(\KER_size_1_reg_1231_reg[8]_i_10_n_8 ),
        .I4(\KER_size_1_reg_1231_reg[8]_i_12_n_7 ),
        .I5(\KER_size_1_reg_1231_reg[8]_i_11_n_10 ),
        .O(\KER_size_1_reg_1231[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_70 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [8]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [7]),
        .O(\KER_size_1_reg_1231[8]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_71 
       (.I0(Q[7]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[8]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_72 
       (.I0(Q[6]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[8]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_73 
       (.I0(Q[5]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[8]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_74 
       (.I0(Q[4]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[8]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_75 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[8]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_76 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[8]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_77 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[8]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_78 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [2]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [1]),
        .O(\KER_size_1_reg_1231[8]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_79 
       (.I0(Q[11]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[8]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[8]_i_8 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_12_n_9 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_13_n_8 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_10_n_10 ),
        .I3(\KER_size_1_reg_1231_reg[8]_i_10_n_9 ),
        .I4(\KER_size_1_reg_1231_reg[8]_i_12_n_8 ),
        .I5(\KER_size_1_reg_1231_reg[8]_i_13_n_7 ),
        .O(\KER_size_1_reg_1231[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_80 
       (.I0(Q[10]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[8]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_81 
       (.I0(Q[9]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[8]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[8]_i_82 
       (.I0(Q[8]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [5]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [4]),
        .O(\KER_size_1_reg_1231[8]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_size_1_reg_1231[8]_i_9 
       (.I0(\KER_size_1_reg_1231_reg[8]_i_12_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_13_n_9 ),
        .I2(\KER_size_1_reg_1231_reg[8]_i_14_n_7 ),
        .I3(\KER_size_1_reg_1231_reg[8]_i_10_n_10 ),
        .I4(\KER_size_1_reg_1231_reg[8]_i_12_n_9 ),
        .I5(\KER_size_1_reg_1231_reg[8]_i_13_n_8 ),
        .O(\KER_size_1_reg_1231[8]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_size_1_reg_1231[9]_i_1 
       (.I0(\KER_size_1_reg_1231_reg[9]_i_2_n_10 ),
        .I1(\KER_size_1_reg_1231_reg[8]_i_1_n_9 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_size_1_reg_1231[9]_i_3 
       (.I0(Q[3]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I5(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .O(\KER_size_1_reg_1231[9]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[9]_i_4 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[9]_i_5 
       (.I0(Q[1]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .O(\KER_size_1_reg_1231[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_size_1_reg_1231[9]_i_6 
       (.I0(\KER_size_1_reg_1231[9]_i_3_n_3 ),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_size_1_reg_1231[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_size_1_reg_1231[9]_i_7 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [11]),
        .I2(Q[1]),
        .I3(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I4(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I5(Q[2]),
        .O(\KER_size_1_reg_1231[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_size_1_reg_1231[9]_i_8 
       (.I0(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .I1(Q[1]),
        .I2(\KER_size_1_reg_1231[31]_i_31_0 [10]),
        .I3(Q[0]),
        .O(\KER_size_1_reg_1231[9]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_size_1_reg_1231[9]_i_9 
       (.I0(Q[0]),
        .I1(\KER_size_1_reg_1231[31]_i_31_0 [9]),
        .O(\KER_size_1_reg_1231[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[13]_i_1_n_3 ,\KER_size_1_reg_1231_reg[13]_i_1_n_4 ,\KER_size_1_reg_1231_reg[13]_i_1_n_5 ,\KER_size_1_reg_1231_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[13]_i_2_n_3 ,\KER_size_1_reg_1231[13]_i_3_n_3 ,\KER_size_1_reg_1231[13]_i_4_n_3 ,\KER_size_1_reg_1231[13]_i_5_n_3 }),
        .O(D[13:10]),
        .S({\KER_size_1_reg_1231[13]_i_6_n_3 ,\KER_size_1_reg_1231[13]_i_7_n_3 ,\KER_size_1_reg_1231[13]_i_8_n_3 ,\KER_size_1_reg_1231[13]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[13]_i_10 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[13]_i_10_n_3 ,\KER_size_1_reg_1231_reg[13]_i_10_n_4 ,\KER_size_1_reg_1231_reg[13]_i_10_n_5 ,\KER_size_1_reg_1231_reg[13]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[13]_i_11_n_3 ,\KER_size_1_reg_1231[13]_i_12_n_3 ,\KER_size_1_reg_1231[13]_i_13_n_3 ,1'b0}),
        .O({\KER_size_1_reg_1231_reg[13]_i_10_n_7 ,\KER_size_1_reg_1231_reg[13]_i_10_n_8 ,\KER_size_1_reg_1231_reg[13]_i_10_n_9 ,\KER_size_1_reg_1231_reg[13]_i_10_n_10 }),
        .S({\KER_size_1_reg_1231[13]_i_14_n_3 ,\KER_size_1_reg_1231[13]_i_15_n_3 ,\KER_size_1_reg_1231[13]_i_16_n_3 ,\KER_size_1_reg_1231[13]_i_17_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[17]_i_1 
       (.CI(\KER_size_1_reg_1231_reg[13]_i_1_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[17]_i_1_n_3 ,\KER_size_1_reg_1231_reg[17]_i_1_n_4 ,\KER_size_1_reg_1231_reg[17]_i_1_n_5 ,\KER_size_1_reg_1231_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[17]_i_2_n_3 ,\KER_size_1_reg_1231[17]_i_3_n_3 ,\KER_size_1_reg_1231[17]_i_4_n_3 ,\KER_size_1_reg_1231[17]_i_5_n_3 }),
        .O(D[17:14]),
        .S({\KER_size_1_reg_1231[17]_i_6_n_3 ,\KER_size_1_reg_1231[17]_i_7_n_3 ,\KER_size_1_reg_1231[17]_i_8_n_3 ,\KER_size_1_reg_1231[17]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[17]_i_10 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[17]_i_10_n_3 ,\KER_size_1_reg_1231_reg[17]_i_10_n_4 ,\KER_size_1_reg_1231_reg[17]_i_10_n_5 ,\KER_size_1_reg_1231_reg[17]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[17]_i_12_n_3 ,\KER_size_1_reg_1231[17]_i_13_n_3 ,\KER_size_1_reg_1231[17]_i_14_n_3 ,\KER_size_1_reg_1231[17]_i_15_n_3 }),
        .O({\KER_size_1_reg_1231_reg[17]_i_10_n_7 ,\KER_size_1_reg_1231_reg[17]_i_10_n_8 ,\KER_size_1_reg_1231_reg[17]_i_10_n_9 ,\KER_size_1_reg_1231_reg[17]_i_10_n_10 }),
        .S({\KER_size_1_reg_1231[17]_i_16_n_3 ,\KER_size_1_reg_1231[17]_i_17_n_3 ,\KER_size_1_reg_1231[17]_i_18_n_3 ,\KER_size_1_reg_1231[17]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[17]_i_11 
       (.CI(\KER_size_1_reg_1231_reg[8]_i_1_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[17]_i_11_n_3 ,\KER_size_1_reg_1231_reg[17]_i_11_n_4 ,\KER_size_1_reg_1231_reg[17]_i_11_n_5 ,\KER_size_1_reg_1231_reg[17]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[17]_i_20_n_3 ,\KER_size_1_reg_1231[17]_i_21_n_3 ,\KER_size_1_reg_1231[17]_i_22_n_3 ,\KER_size_1_reg_1231[17]_i_23_n_3 }),
        .O({\KER_size_1_reg_1231_reg[17]_i_11_n_7 ,\KER_size_1_reg_1231_reg[17]_i_11_n_8 ,\KER_size_1_reg_1231_reg[17]_i_11_n_9 ,\KER_size_1_reg_1231_reg[17]_i_11_n_10 }),
        .S({\KER_size_1_reg_1231[17]_i_24_n_3 ,\KER_size_1_reg_1231[17]_i_25_n_3 ,\KER_size_1_reg_1231[17]_i_26_n_3 ,\KER_size_1_reg_1231[17]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[21]_i_1 
       (.CI(\KER_size_1_reg_1231_reg[17]_i_1_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[21]_i_1_n_3 ,\KER_size_1_reg_1231_reg[21]_i_1_n_4 ,\KER_size_1_reg_1231_reg[21]_i_1_n_5 ,\KER_size_1_reg_1231_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[21]_i_2_n_3 ,\KER_size_1_reg_1231[21]_i_3_n_3 ,\KER_size_1_reg_1231[21]_i_4_n_3 ,\KER_size_1_reg_1231[21]_i_5_n_3 }),
        .O(D[21:18]),
        .S({\KER_size_1_reg_1231[21]_i_6_n_3 ,\KER_size_1_reg_1231[21]_i_7_n_3 ,\KER_size_1_reg_1231[21]_i_8_n_3 ,\KER_size_1_reg_1231[21]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[21]_i_10 
       (.CI(\KER_size_1_reg_1231_reg[17]_i_10_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[21]_i_10_n_3 ,\KER_size_1_reg_1231_reg[21]_i_10_n_4 ,\KER_size_1_reg_1231_reg[21]_i_10_n_5 ,\KER_size_1_reg_1231_reg[21]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[21]_i_12_n_3 ,\KER_size_1_reg_1231[21]_i_13_n_3 ,\KER_size_1_reg_1231[21]_i_14_n_3 ,\KER_size_1_reg_1231[21]_i_15_n_3 }),
        .O({\KER_size_1_reg_1231_reg[21]_i_10_n_7 ,\KER_size_1_reg_1231_reg[21]_i_10_n_8 ,\KER_size_1_reg_1231_reg[21]_i_10_n_9 ,\KER_size_1_reg_1231_reg[21]_i_10_n_10 }),
        .S({\KER_size_1_reg_1231[21]_i_16_n_3 ,\KER_size_1_reg_1231[21]_i_17_n_3 ,\KER_size_1_reg_1231[21]_i_18_n_3 ,\KER_size_1_reg_1231[21]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[21]_i_11 
       (.CI(\KER_size_1_reg_1231_reg[17]_i_11_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[21]_i_11_n_3 ,\KER_size_1_reg_1231_reg[21]_i_11_n_4 ,\KER_size_1_reg_1231_reg[21]_i_11_n_5 ,\KER_size_1_reg_1231_reg[21]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[21]_i_20_n_3 ,\KER_size_1_reg_1231[21]_i_21_n_3 ,\KER_size_1_reg_1231[21]_i_22_n_3 ,\KER_size_1_reg_1231[21]_i_23_n_3 }),
        .O({\KER_size_1_reg_1231_reg[21]_i_11_n_7 ,\KER_size_1_reg_1231_reg[21]_i_11_n_8 ,\KER_size_1_reg_1231_reg[21]_i_11_n_9 ,\KER_size_1_reg_1231_reg[21]_i_11_n_10 }),
        .S({\KER_size_1_reg_1231[21]_i_24_n_3 ,\KER_size_1_reg_1231[21]_i_25_n_3 ,\KER_size_1_reg_1231[21]_i_26_n_3 ,\KER_size_1_reg_1231[21]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[21]_i_28 
       (.CI(\KER_size_1_reg_1231_reg[13]_i_10_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[21]_i_28_n_3 ,\KER_size_1_reg_1231_reg[21]_i_28_n_4 ,\KER_size_1_reg_1231_reg[21]_i_28_n_5 ,\KER_size_1_reg_1231_reg[21]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[21]_i_34_n_3 ,\KER_size_1_reg_1231[21]_i_35_n_3 ,\KER_size_1_reg_1231[21]_i_36_n_3 ,\KER_size_1_reg_1231[21]_i_37_n_3 }),
        .O({\KER_size_1_reg_1231_reg[21]_i_28_n_7 ,\KER_size_1_reg_1231_reg[21]_i_28_n_8 ,\KER_size_1_reg_1231_reg[21]_i_28_n_9 ,\KER_size_1_reg_1231_reg[21]_i_28_n_10 }),
        .S({\KER_size_1_reg_1231[21]_i_38_n_3 ,\KER_size_1_reg_1231[21]_i_39_n_3 ,\KER_size_1_reg_1231[21]_i_40_n_3 ,\KER_size_1_reg_1231[21]_i_41_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[21]_i_29 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[21]_i_29_n_3 ,\KER_size_1_reg_1231_reg[21]_i_29_n_4 ,\KER_size_1_reg_1231_reg[21]_i_29_n_5 ,\KER_size_1_reg_1231_reg[21]_i_29_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[21]_i_42_n_3 ,\KER_size_1_reg_1231[21]_i_43_n_3 ,\KER_size_1_reg_1231[21]_i_44_n_3 ,1'b0}),
        .O({\KER_size_1_reg_1231_reg[21]_i_29_n_7 ,\KER_size_1_reg_1231_reg[21]_i_29_n_8 ,\KER_size_1_reg_1231_reg[21]_i_29_n_9 ,\KER_size_1_reg_1231_reg[21]_i_29_n_10 }),
        .S({\KER_size_1_reg_1231[21]_i_45_n_3 ,\KER_size_1_reg_1231[21]_i_46_n_3 ,\KER_size_1_reg_1231[21]_i_47_n_3 ,\KER_size_1_reg_1231[21]_i_48_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[21]_i_30 
       (.CI(\KER_size_1_reg_1231_reg[9]_i_2_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[21]_i_30_n_3 ,\KER_size_1_reg_1231_reg[21]_i_30_n_4 ,\KER_size_1_reg_1231_reg[21]_i_30_n_5 ,\KER_size_1_reg_1231_reg[21]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[21]_i_49_n_3 ,\KER_size_1_reg_1231[21]_i_50_n_3 ,\KER_size_1_reg_1231[21]_i_51_n_3 ,\KER_size_1_reg_1231[21]_i_52_n_3 }),
        .O({\KER_size_1_reg_1231_reg[21]_i_30_n_7 ,\KER_size_1_reg_1231_reg[21]_i_30_n_8 ,\KER_size_1_reg_1231_reg[21]_i_30_n_9 ,\KER_size_1_reg_1231_reg[21]_i_30_n_10 }),
        .S({\KER_size_1_reg_1231[21]_i_53_n_3 ,\KER_size_1_reg_1231[21]_i_54_n_3 ,\KER_size_1_reg_1231[21]_i_55_n_3 ,\KER_size_1_reg_1231[21]_i_56_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[21]_i_31 
       (.CI(\KER_size_1_reg_1231_reg[8]_i_15_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[21]_i_31_n_3 ,\KER_size_1_reg_1231_reg[21]_i_31_n_4 ,\KER_size_1_reg_1231_reg[21]_i_31_n_5 ,\KER_size_1_reg_1231_reg[21]_i_31_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[21]_i_57_n_3 ,\KER_size_1_reg_1231[21]_i_58_n_3 ,\KER_size_1_reg_1231[21]_i_59_n_3 ,\KER_size_1_reg_1231[21]_i_60_n_3 }),
        .O({\KER_size_1_reg_1231_reg[21]_i_31_n_7 ,\KER_size_1_reg_1231_reg[21]_i_31_n_8 ,\KER_size_1_reg_1231_reg[21]_i_31_n_9 ,\KER_size_1_reg_1231_reg[21]_i_31_n_10 }),
        .S({\KER_size_1_reg_1231[21]_i_61_n_3 ,\KER_size_1_reg_1231[21]_i_62_n_3 ,\KER_size_1_reg_1231[21]_i_63_n_3 ,\KER_size_1_reg_1231[21]_i_64_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[21]_i_32 
       (.CI(\KER_size_1_reg_1231_reg[8]_i_11_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[21]_i_32_n_3 ,\KER_size_1_reg_1231_reg[21]_i_32_n_4 ,\KER_size_1_reg_1231_reg[21]_i_32_n_5 ,\KER_size_1_reg_1231_reg[21]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[21]_i_65_n_3 ,\KER_size_1_reg_1231[21]_i_66_n_3 ,\KER_size_1_reg_1231[21]_i_67_n_3 ,\KER_size_1_reg_1231[21]_i_68_n_3 }),
        .O({\KER_size_1_reg_1231_reg[21]_i_32_n_7 ,\KER_size_1_reg_1231_reg[21]_i_32_n_8 ,\KER_size_1_reg_1231_reg[21]_i_32_n_9 ,\KER_size_1_reg_1231_reg[21]_i_32_n_10 }),
        .S({\KER_size_1_reg_1231[21]_i_69_n_3 ,\KER_size_1_reg_1231[21]_i_70_n_3 ,\KER_size_1_reg_1231[21]_i_71_n_3 ,\KER_size_1_reg_1231[21]_i_72_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[21]_i_33 
       (.CI(\KER_size_1_reg_1231_reg[8]_i_10_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[21]_i_33_n_3 ,\KER_size_1_reg_1231_reg[21]_i_33_n_4 ,\KER_size_1_reg_1231_reg[21]_i_33_n_5 ,\KER_size_1_reg_1231_reg[21]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[21]_i_73_n_3 ,\KER_size_1_reg_1231[21]_i_74_n_3 ,\KER_size_1_reg_1231[21]_i_75_n_3 ,\KER_size_1_reg_1231[21]_i_76_n_3 }),
        .O({\KER_size_1_reg_1231_reg[21]_i_33_n_7 ,\KER_size_1_reg_1231_reg[21]_i_33_n_8 ,\KER_size_1_reg_1231_reg[21]_i_33_n_9 ,\KER_size_1_reg_1231_reg[21]_i_33_n_10 }),
        .S({\KER_size_1_reg_1231[21]_i_77_n_3 ,\KER_size_1_reg_1231[21]_i_78_n_3 ,\KER_size_1_reg_1231[21]_i_79_n_3 ,\KER_size_1_reg_1231[21]_i_80_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[25]_i_1 
       (.CI(\KER_size_1_reg_1231_reg[21]_i_1_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[25]_i_1_n_3 ,\KER_size_1_reg_1231_reg[25]_i_1_n_4 ,\KER_size_1_reg_1231_reg[25]_i_1_n_5 ,\KER_size_1_reg_1231_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[25]_i_2_n_3 ,\KER_size_1_reg_1231[25]_i_3_n_3 ,\KER_size_1_reg_1231[25]_i_4_n_3 ,\KER_size_1_reg_1231[25]_i_5_n_3 }),
        .O(D[25:22]),
        .S({\KER_size_1_reg_1231[25]_i_6_n_3 ,\KER_size_1_reg_1231[25]_i_7_n_3 ,\KER_size_1_reg_1231[25]_i_8_n_3 ,\KER_size_1_reg_1231[25]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[25]_i_10 
       (.CI(\KER_size_1_reg_1231_reg[21]_i_10_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[25]_i_10_n_3 ,\KER_size_1_reg_1231_reg[25]_i_10_n_4 ,\KER_size_1_reg_1231_reg[25]_i_10_n_5 ,\KER_size_1_reg_1231_reg[25]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[25]_i_15_n_3 ,\KER_size_1_reg_1231[25]_i_16_n_3 ,\KER_size_1_reg_1231[25]_i_17_n_3 ,\KER_size_1_reg_1231[25]_i_18_n_3 }),
        .O({\KER_size_1_reg_1231_reg[25]_i_10_n_7 ,\KER_size_1_reg_1231_reg[25]_i_10_n_8 ,\KER_size_1_reg_1231_reg[25]_i_10_n_9 ,\KER_size_1_reg_1231_reg[25]_i_10_n_10 }),
        .S({\KER_size_1_reg_1231[25]_i_19_n_3 ,\KER_size_1_reg_1231[25]_i_20_n_3 ,\KER_size_1_reg_1231[25]_i_21_n_3 ,\KER_size_1_reg_1231[25]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[25]_i_11 
       (.CI(\KER_size_1_reg_1231_reg[21]_i_11_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[25]_i_11_n_3 ,\KER_size_1_reg_1231_reg[25]_i_11_n_4 ,\KER_size_1_reg_1231_reg[25]_i_11_n_5 ,\KER_size_1_reg_1231_reg[25]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[25]_i_23_n_3 ,\KER_size_1_reg_1231[25]_i_24_n_3 ,\KER_size_1_reg_1231[25]_i_25_n_3 ,\KER_size_1_reg_1231[25]_i_26_n_3 }),
        .O({\KER_size_1_reg_1231_reg[25]_i_11_n_7 ,\KER_size_1_reg_1231_reg[25]_i_11_n_8 ,\KER_size_1_reg_1231_reg[25]_i_11_n_9 ,\KER_size_1_reg_1231_reg[25]_i_11_n_10 }),
        .S({\KER_size_1_reg_1231[25]_i_27_n_3 ,\KER_size_1_reg_1231[25]_i_28_n_3 ,\KER_size_1_reg_1231[25]_i_29_n_3 ,\KER_size_1_reg_1231[25]_i_30_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[25]_i_12 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[25]_i_12_n_3 ,\KER_size_1_reg_1231_reg[25]_i_12_n_4 ,\KER_size_1_reg_1231_reg[25]_i_12_n_5 ,\KER_size_1_reg_1231_reg[25]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[25]_i_31_n_3 ,\KER_size_1_reg_1231[25]_i_32_n_3 ,\KER_size_1_reg_1231[25]_i_33_n_3 ,1'b0}),
        .O({\KER_size_1_reg_1231_reg[25]_i_12_n_7 ,\KER_size_1_reg_1231_reg[25]_i_12_n_8 ,\KER_size_1_reg_1231_reg[25]_i_12_n_9 ,\KER_size_1_reg_1231_reg[25]_i_12_n_10 }),
        .S({\KER_size_1_reg_1231[25]_i_34_n_3 ,\KER_size_1_reg_1231[25]_i_35_n_3 ,\KER_size_1_reg_1231[25]_i_36_n_3 ,\KER_size_1_reg_1231[25]_i_37_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[25]_i_13 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[25]_i_13_n_3 ,\KER_size_1_reg_1231_reg[25]_i_13_n_4 ,\KER_size_1_reg_1231_reg[25]_i_13_n_5 ,\KER_size_1_reg_1231_reg[25]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[25]_i_38_n_3 ,\KER_size_1_reg_1231[25]_i_39_n_3 ,\KER_size_1_reg_1231[25]_i_40_n_3 ,1'b0}),
        .O({\KER_size_1_reg_1231_reg[25]_i_13_n_7 ,\KER_size_1_reg_1231_reg[25]_i_13_n_8 ,\KER_size_1_reg_1231_reg[25]_i_13_n_9 ,\KER_size_1_reg_1231_reg[25]_i_13_n_10 }),
        .S({\KER_size_1_reg_1231[25]_i_41_n_3 ,\KER_size_1_reg_1231[25]_i_42_n_3 ,\KER_size_1_reg_1231[25]_i_43_n_3 ,\KER_size_1_reg_1231[25]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[25]_i_45 
       (.CI(\KER_size_1_reg_1231_reg[21]_i_28_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[25]_i_45_n_3 ,\KER_size_1_reg_1231_reg[25]_i_45_n_4 ,\KER_size_1_reg_1231_reg[25]_i_45_n_5 ,\KER_size_1_reg_1231_reg[25]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[25]_i_51_n_3 ,\KER_size_1_reg_1231[25]_i_52_n_3 ,\KER_size_1_reg_1231[25]_i_53_n_3 ,\KER_size_1_reg_1231[25]_i_54_n_3 }),
        .O({\KER_size_1_reg_1231_reg[25]_i_45_n_7 ,\KER_size_1_reg_1231_reg[25]_i_45_n_8 ,\KER_size_1_reg_1231_reg[25]_i_45_n_9 ,\KER_size_1_reg_1231_reg[25]_i_45_n_10 }),
        .S({\KER_size_1_reg_1231[25]_i_55_n_3 ,\KER_size_1_reg_1231[25]_i_56_n_3 ,\KER_size_1_reg_1231[25]_i_57_n_3 ,\KER_size_1_reg_1231[25]_i_58_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[25]_i_46 
       (.CI(\KER_size_1_reg_1231_reg[21]_i_29_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[25]_i_46_n_3 ,\KER_size_1_reg_1231_reg[25]_i_46_n_4 ,\KER_size_1_reg_1231_reg[25]_i_46_n_5 ,\KER_size_1_reg_1231_reg[25]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[25]_i_59_n_3 ,\KER_size_1_reg_1231[25]_i_60_n_3 ,\KER_size_1_reg_1231[25]_i_61_n_3 ,\KER_size_1_reg_1231[25]_i_62_n_3 }),
        .O({\KER_size_1_reg_1231_reg[25]_i_46_n_7 ,\KER_size_1_reg_1231_reg[25]_i_46_n_8 ,\KER_size_1_reg_1231_reg[25]_i_46_n_9 ,\KER_size_1_reg_1231_reg[25]_i_46_n_10 }),
        .S({\KER_size_1_reg_1231[25]_i_63_n_3 ,\KER_size_1_reg_1231[25]_i_64_n_3 ,\KER_size_1_reg_1231[25]_i_65_n_3 ,\KER_size_1_reg_1231[25]_i_66_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[25]_i_47 
       (.CI(\KER_size_1_reg_1231_reg[21]_i_30_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[25]_i_47_n_3 ,\KER_size_1_reg_1231_reg[25]_i_47_n_4 ,\KER_size_1_reg_1231_reg[25]_i_47_n_5 ,\KER_size_1_reg_1231_reg[25]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[25]_i_67_n_3 ,\KER_size_1_reg_1231[25]_i_68_n_3 ,\KER_size_1_reg_1231[25]_i_69_n_3 ,\KER_size_1_reg_1231[25]_i_70_n_3 }),
        .O({\KER_size_1_reg_1231_reg[25]_i_47_n_7 ,\KER_size_1_reg_1231_reg[25]_i_47_n_8 ,\KER_size_1_reg_1231_reg[25]_i_47_n_9 ,\KER_size_1_reg_1231_reg[25]_i_47_n_10 }),
        .S({\KER_size_1_reg_1231[25]_i_71_n_3 ,\KER_size_1_reg_1231[25]_i_72_n_3 ,\KER_size_1_reg_1231[25]_i_73_n_3 ,\KER_size_1_reg_1231[25]_i_74_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[25]_i_48 
       (.CI(\KER_size_1_reg_1231_reg[21]_i_31_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[25]_i_48_n_3 ,\KER_size_1_reg_1231_reg[25]_i_48_n_4 ,\KER_size_1_reg_1231_reg[25]_i_48_n_5 ,\KER_size_1_reg_1231_reg[25]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[25]_i_75_n_3 ,\KER_size_1_reg_1231[25]_i_76_n_3 ,\KER_size_1_reg_1231[25]_i_77_n_3 ,\KER_size_1_reg_1231[25]_i_78_n_3 }),
        .O({\KER_size_1_reg_1231_reg[25]_i_48_n_7 ,\KER_size_1_reg_1231_reg[25]_i_48_n_8 ,\KER_size_1_reg_1231_reg[25]_i_48_n_9 ,\KER_size_1_reg_1231_reg[25]_i_48_n_10 }),
        .S({\KER_size_1_reg_1231[25]_i_79_n_3 ,\KER_size_1_reg_1231[25]_i_80_n_3 ,\KER_size_1_reg_1231[25]_i_81_n_3 ,\KER_size_1_reg_1231[25]_i_82_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[25]_i_49 
       (.CI(\KER_size_1_reg_1231_reg[21]_i_32_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[25]_i_49_n_3 ,\KER_size_1_reg_1231_reg[25]_i_49_n_4 ,\KER_size_1_reg_1231_reg[25]_i_49_n_5 ,\KER_size_1_reg_1231_reg[25]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[25]_i_83_n_3 ,\KER_size_1_reg_1231[25]_i_84_n_3 ,\KER_size_1_reg_1231[25]_i_85_n_3 ,\KER_size_1_reg_1231[25]_i_86_n_3 }),
        .O({\KER_size_1_reg_1231_reg[25]_i_49_n_7 ,\KER_size_1_reg_1231_reg[25]_i_49_n_8 ,\KER_size_1_reg_1231_reg[25]_i_49_n_9 ,\KER_size_1_reg_1231_reg[25]_i_49_n_10 }),
        .S({\KER_size_1_reg_1231[25]_i_87_n_3 ,\KER_size_1_reg_1231[25]_i_88_n_3 ,\KER_size_1_reg_1231[25]_i_89_n_3 ,\KER_size_1_reg_1231[25]_i_90_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[25]_i_50 
       (.CI(\KER_size_1_reg_1231_reg[21]_i_33_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[25]_i_50_n_3 ,\KER_size_1_reg_1231_reg[25]_i_50_n_4 ,\KER_size_1_reg_1231_reg[25]_i_50_n_5 ,\KER_size_1_reg_1231_reg[25]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[25]_i_91_n_3 ,\KER_size_1_reg_1231[25]_i_92_n_3 ,\KER_size_1_reg_1231[25]_i_93_n_3 ,\KER_size_1_reg_1231[25]_i_94_n_3 }),
        .O({\KER_size_1_reg_1231_reg[25]_i_50_n_7 ,\KER_size_1_reg_1231_reg[25]_i_50_n_8 ,\KER_size_1_reg_1231_reg[25]_i_50_n_9 ,\KER_size_1_reg_1231_reg[25]_i_50_n_10 }),
        .S({\KER_size_1_reg_1231[25]_i_95_n_3 ,\KER_size_1_reg_1231[25]_i_96_n_3 ,\KER_size_1_reg_1231[25]_i_97_n_3 ,\KER_size_1_reg_1231[25]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_1 
       (.CI(\KER_size_1_reg_1231_reg[25]_i_1_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[29]_i_1_n_3 ,\KER_size_1_reg_1231_reg[29]_i_1_n_4 ,\KER_size_1_reg_1231_reg[29]_i_1_n_5 ,\KER_size_1_reg_1231_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_2_n_3 ,\KER_size_1_reg_1231[29]_i_3_n_3 ,\KER_size_1_reg_1231[29]_i_4_n_3 ,\KER_size_1_reg_1231[29]_i_5_n_3 }),
        .O(D[29:26]),
        .S({\KER_size_1_reg_1231[29]_i_6_n_3 ,\KER_size_1_reg_1231[29]_i_7_n_3 ,\KER_size_1_reg_1231[29]_i_8_n_3 ,\KER_size_1_reg_1231[29]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_10 
       (.CI(\KER_size_1_reg_1231_reg[25]_i_10_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[29]_i_10_n_3 ,\KER_size_1_reg_1231_reg[29]_i_10_n_4 ,\KER_size_1_reg_1231_reg[29]_i_10_n_5 ,\KER_size_1_reg_1231_reg[29]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_13_n_3 ,\KER_size_1_reg_1231[29]_i_14_n_3 ,\KER_size_1_reg_1231[29]_i_15_n_3 ,\KER_size_1_reg_1231[29]_i_16_n_3 }),
        .O({\KER_size_1_reg_1231_reg[29]_i_10_n_7 ,\KER_size_1_reg_1231_reg[29]_i_10_n_8 ,\KER_size_1_reg_1231_reg[29]_i_10_n_9 ,\KER_size_1_reg_1231_reg[29]_i_10_n_10 }),
        .S({\KER_size_1_reg_1231[29]_i_17_n_3 ,\KER_size_1_reg_1231[29]_i_18_n_3 ,\KER_size_1_reg_1231[29]_i_19_n_3 ,\KER_size_1_reg_1231[29]_i_20_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_11 
       (.CI(\KER_size_1_reg_1231_reg[25]_i_11_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[29]_i_11_n_3 ,\KER_size_1_reg_1231_reg[29]_i_11_n_4 ,\KER_size_1_reg_1231_reg[29]_i_11_n_5 ,\KER_size_1_reg_1231_reg[29]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_21_n_3 ,\KER_size_1_reg_1231[29]_i_22_n_3 ,\KER_size_1_reg_1231[29]_i_23_n_3 ,\KER_size_1_reg_1231[29]_i_24_n_3 }),
        .O({\KER_size_1_reg_1231_reg[29]_i_11_n_7 ,\KER_size_1_reg_1231_reg[29]_i_11_n_8 ,\KER_size_1_reg_1231_reg[29]_i_11_n_9 ,\KER_size_1_reg_1231_reg[29]_i_11_n_10 }),
        .S({\KER_size_1_reg_1231[29]_i_25_n_3 ,\KER_size_1_reg_1231[29]_i_26_n_3 ,\KER_size_1_reg_1231[29]_i_27_n_3 ,\KER_size_1_reg_1231[29]_i_28_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_12 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[29]_i_12_n_3 ,\KER_size_1_reg_1231_reg[29]_i_12_n_4 ,\KER_size_1_reg_1231_reg[29]_i_12_n_5 ,\KER_size_1_reg_1231_reg[29]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_29_n_3 ,\KER_size_1_reg_1231[29]_i_30_n_3 ,\KER_size_1_reg_1231[29]_i_31_n_3 ,\KER_size_1_reg_1231[29]_i_32_n_3 }),
        .O({\KER_size_1_reg_1231_reg[29]_i_12_n_7 ,\KER_size_1_reg_1231_reg[29]_i_12_n_8 ,\KER_size_1_reg_1231_reg[29]_i_12_n_9 ,\KER_size_1_reg_1231_reg[29]_i_12_n_10 }),
        .S({\KER_size_1_reg_1231[29]_i_33_n_3 ,\KER_size_1_reg_1231[29]_i_34_n_3 ,\KER_size_1_reg_1231[29]_i_35_n_3 ,\KER_size_1_reg_1231[29]_i_36_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_37 
       (.CI(\KER_size_1_reg_1231_reg[25]_i_45_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[29]_i_37_n_3 ,\KER_size_1_reg_1231_reg[29]_i_37_n_4 ,\KER_size_1_reg_1231_reg[29]_i_37_n_5 ,\KER_size_1_reg_1231_reg[29]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_46_n_3 ,\KER_size_1_reg_1231[29]_i_47_n_3 ,\KER_size_1_reg_1231[29]_i_48_n_3 ,\KER_size_1_reg_1231[29]_i_49_n_3 }),
        .O({\KER_size_1_reg_1231_reg[29]_i_37_n_7 ,\KER_size_1_reg_1231_reg[29]_i_37_n_8 ,\KER_size_1_reg_1231_reg[29]_i_37_n_9 ,\KER_size_1_reg_1231_reg[29]_i_37_n_10 }),
        .S({\KER_size_1_reg_1231[29]_i_50_n_3 ,\KER_size_1_reg_1231[29]_i_51_n_3 ,\KER_size_1_reg_1231[29]_i_52_n_3 ,\KER_size_1_reg_1231[29]_i_53_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_38 
       (.CI(\KER_size_1_reg_1231_reg[25]_i_46_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[29]_i_38_n_3 ,\KER_size_1_reg_1231_reg[29]_i_38_n_4 ,\KER_size_1_reg_1231_reg[29]_i_38_n_5 ,\KER_size_1_reg_1231_reg[29]_i_38_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_54_n_3 ,\KER_size_1_reg_1231[29]_i_55_n_3 ,\KER_size_1_reg_1231[29]_i_56_n_3 ,\KER_size_1_reg_1231[29]_i_57_n_3 }),
        .O({\KER_size_1_reg_1231_reg[29]_i_38_n_7 ,\KER_size_1_reg_1231_reg[29]_i_38_n_8 ,\KER_size_1_reg_1231_reg[29]_i_38_n_9 ,\KER_size_1_reg_1231_reg[29]_i_38_n_10 }),
        .S({\KER_size_1_reg_1231[29]_i_58_n_3 ,\KER_size_1_reg_1231[29]_i_59_n_3 ,\KER_size_1_reg_1231[29]_i_60_n_3 ,\KER_size_1_reg_1231[29]_i_61_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_39 
       (.CI(\KER_size_1_reg_1231_reg[25]_i_47_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[29]_i_39_n_3 ,\KER_size_1_reg_1231_reg[29]_i_39_n_4 ,\KER_size_1_reg_1231_reg[29]_i_39_n_5 ,\KER_size_1_reg_1231_reg[29]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_62_n_3 ,\KER_size_1_reg_1231[29]_i_63_n_3 ,\KER_size_1_reg_1231[29]_i_64_n_3 ,\KER_size_1_reg_1231[29]_i_65_n_3 }),
        .O({\KER_size_1_reg_1231_reg[29]_i_39_n_7 ,\KER_size_1_reg_1231_reg[29]_i_39_n_8 ,\KER_size_1_reg_1231_reg[29]_i_39_n_9 ,\KER_size_1_reg_1231_reg[29]_i_39_n_10 }),
        .S({\KER_size_1_reg_1231[29]_i_66_n_3 ,\KER_size_1_reg_1231[29]_i_67_n_3 ,\KER_size_1_reg_1231[29]_i_68_n_3 ,\KER_size_1_reg_1231[29]_i_69_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_40 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_44_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[29]_i_40_n_3 ,\KER_size_1_reg_1231_reg[29]_i_40_n_4 ,\KER_size_1_reg_1231_reg[29]_i_40_n_5 ,\KER_size_1_reg_1231_reg[29]_i_40_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_70_n_3 ,\KER_size_1_reg_1231[29]_i_71_n_3 ,\KER_size_1_reg_1231[29]_i_72_n_3 ,\KER_size_1_reg_1231[29]_i_73_n_3 }),
        .O({\KER_size_1_reg_1231_reg[29]_i_40_n_7 ,\KER_size_1_reg_1231_reg[29]_i_40_n_8 ,\KER_size_1_reg_1231_reg[29]_i_40_n_9 ,\KER_size_1_reg_1231_reg[29]_i_40_n_10 }),
        .S({\KER_size_1_reg_1231[29]_i_74_n_3 ,\KER_size_1_reg_1231[29]_i_75_n_3 ,\KER_size_1_reg_1231[29]_i_76_n_3 ,\KER_size_1_reg_1231[29]_i_77_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_41 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_43_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[29]_i_41_n_3 ,\KER_size_1_reg_1231_reg[29]_i_41_n_4 ,\KER_size_1_reg_1231_reg[29]_i_41_n_5 ,\KER_size_1_reg_1231_reg[29]_i_41_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_78_n_3 ,\KER_size_1_reg_1231[29]_i_79_n_3 ,\KER_size_1_reg_1231[29]_i_80_n_3 ,\KER_size_1_reg_1231[29]_i_81_n_3 }),
        .O({\KER_size_1_reg_1231_reg[29]_i_41_n_7 ,\KER_size_1_reg_1231_reg[29]_i_41_n_8 ,\KER_size_1_reg_1231_reg[29]_i_41_n_9 ,\KER_size_1_reg_1231_reg[29]_i_41_n_10 }),
        .S({\KER_size_1_reg_1231[29]_i_82_n_3 ,\KER_size_1_reg_1231[29]_i_83_n_3 ,\KER_size_1_reg_1231[29]_i_84_n_3 ,\KER_size_1_reg_1231[29]_i_85_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_42 
       (.CI(\KER_size_1_reg_1231_reg[25]_i_48_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[29]_i_42_n_3 ,\KER_size_1_reg_1231_reg[29]_i_42_n_4 ,\KER_size_1_reg_1231_reg[29]_i_42_n_5 ,\KER_size_1_reg_1231_reg[29]_i_42_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_86_n_3 ,\KER_size_1_reg_1231[29]_i_87_n_3 ,\KER_size_1_reg_1231[29]_i_88_n_3 ,\KER_size_1_reg_1231[29]_i_89_n_3 }),
        .O({\KER_size_1_reg_1231_reg[29]_i_42_n_7 ,\KER_size_1_reg_1231_reg[29]_i_42_n_8 ,\KER_size_1_reg_1231_reg[29]_i_42_n_9 ,\KER_size_1_reg_1231_reg[29]_i_42_n_10 }),
        .S({\KER_size_1_reg_1231[29]_i_90_n_3 ,\KER_size_1_reg_1231[29]_i_91_n_3 ,\KER_size_1_reg_1231[29]_i_92_n_3 ,\KER_size_1_reg_1231[29]_i_93_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_43 
       (.CI(\KER_size_1_reg_1231_reg[25]_i_49_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[29]_i_43_n_3 ,\KER_size_1_reg_1231_reg[29]_i_43_n_4 ,\KER_size_1_reg_1231_reg[29]_i_43_n_5 ,\KER_size_1_reg_1231_reg[29]_i_43_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_94_n_3 ,\KER_size_1_reg_1231[29]_i_95_n_3 ,\KER_size_1_reg_1231[29]_i_96_n_3 ,\KER_size_1_reg_1231[29]_i_97_n_3 }),
        .O({\KER_size_1_reg_1231_reg[29]_i_43_n_7 ,\KER_size_1_reg_1231_reg[29]_i_43_n_8 ,\KER_size_1_reg_1231_reg[29]_i_43_n_9 ,\KER_size_1_reg_1231_reg[29]_i_43_n_10 }),
        .S({\KER_size_1_reg_1231[29]_i_98_n_3 ,\KER_size_1_reg_1231[29]_i_99_n_3 ,\KER_size_1_reg_1231[29]_i_100_n_3 ,\KER_size_1_reg_1231[29]_i_101_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_44 
       (.CI(\KER_size_1_reg_1231_reg[25]_i_50_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[29]_i_44_n_3 ,\KER_size_1_reg_1231_reg[29]_i_44_n_4 ,\KER_size_1_reg_1231_reg[29]_i_44_n_5 ,\KER_size_1_reg_1231_reg[29]_i_44_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_102_n_3 ,\KER_size_1_reg_1231[29]_i_103_n_3 ,\KER_size_1_reg_1231[29]_i_104_n_3 ,\KER_size_1_reg_1231[29]_i_105_n_3 }),
        .O({\KER_size_1_reg_1231_reg[29]_i_44_n_7 ,\KER_size_1_reg_1231_reg[29]_i_44_n_8 ,\KER_size_1_reg_1231_reg[29]_i_44_n_9 ,\KER_size_1_reg_1231_reg[29]_i_44_n_10 }),
        .S({\KER_size_1_reg_1231[29]_i_106_n_3 ,\KER_size_1_reg_1231[29]_i_107_n_3 ,\KER_size_1_reg_1231[29]_i_108_n_3 ,\KER_size_1_reg_1231[29]_i_109_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[29]_i_45 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_42_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[29]_i_45_n_3 ,\KER_size_1_reg_1231_reg[29]_i_45_n_4 ,\KER_size_1_reg_1231_reg[29]_i_45_n_5 ,\KER_size_1_reg_1231_reg[29]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[29]_i_110_n_3 ,\KER_size_1_reg_1231[29]_i_111_n_3 ,\KER_size_1_reg_1231[29]_i_112_n_3 ,\KER_size_1_reg_1231[29]_i_113_n_3 }),
        .O({\KER_size_1_reg_1231_reg[29]_i_45_n_7 ,\KER_size_1_reg_1231_reg[29]_i_45_n_8 ,\KER_size_1_reg_1231_reg[29]_i_45_n_9 ,\KER_size_1_reg_1231_reg[29]_i_45_n_10 }),
        .S({\KER_size_1_reg_1231[29]_i_114_n_3 ,\KER_size_1_reg_1231[29]_i_115_n_3 ,\KER_size_1_reg_1231[29]_i_116_n_3 ,\KER_size_1_reg_1231[29]_i_117_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[2]_i_1_n_3 ,\KER_size_1_reg_1231_reg[2]_i_1_n_4 ,\KER_size_1_reg_1231_reg[2]_i_1_n_5 ,\KER_size_1_reg_1231_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[2]_i_2_n_3 ,\KER_size_1_reg_1231[2]_i_3_n_3 ,\KER_size_1_reg_1231[2]_i_4_n_3 ,1'b0}),
        .O({\KER_size_1_reg_1231_reg[2]_i_1_n_7 ,D[2:0]}),
        .S({\KER_size_1_reg_1231[2]_i_5_n_3 ,\KER_size_1_reg_1231[2]_i_6_n_3 ,\KER_size_1_reg_1231[2]_i_7_n_3 ,\KER_size_1_reg_1231[2]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_1 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_1_n_3 ),
        .CO({\NLW_KER_size_1_reg_1231_reg[31]_i_1_CO_UNCONNECTED [3:1],\KER_size_1_reg_1231_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_1231[31]_i_2_n_3 }),
        .O({\NLW_KER_size_1_reg_1231_reg[31]_i_1_O_UNCONNECTED [3:2],D[31:30]}),
        .S({1'b0,1'b0,\KER_size_1_reg_1231[31]_i_3_n_3 ,\KER_size_1_reg_1231[31]_i_4_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_15 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_11_n_3 ),
        .CO({\NLW_KER_size_1_reg_1231_reg[31]_i_15_CO_UNCONNECTED [3],\KER_size_1_reg_1231_reg[31]_i_15_n_4 ,\KER_size_1_reg_1231_reg[31]_i_15_n_5 ,\KER_size_1_reg_1231_reg[31]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_1_reg_1231[31]_i_38_n_3 ,\KER_size_1_reg_1231[31]_i_39_n_3 ,\KER_size_1_reg_1231[31]_i_40_n_3 }),
        .O({\KER_size_1_reg_1231_reg[31]_i_15_n_7 ,\KER_size_1_reg_1231_reg[31]_i_15_n_8 ,\KER_size_1_reg_1231_reg[31]_i_15_n_9 ,\KER_size_1_reg_1231_reg[31]_i_15_n_10 }),
        .S({\KER_size_1_reg_1231[31]_i_41_n_3 ,\KER_size_1_reg_1231[31]_i_42_n_3 ,\KER_size_1_reg_1231[31]_i_43_n_3 ,\KER_size_1_reg_1231[31]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_33 
       (.CI(\KER_size_1_reg_1231_reg[31]_i_36_n_3 ),
        .CO({\NLW_KER_size_1_reg_1231_reg[31]_i_33_CO_UNCONNECTED [3:2],\KER_size_1_reg_1231_reg[31]_i_33_n_5 ,\KER_size_1_reg_1231_reg[31]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_1_reg_1231[31]_i_59_n_3 ,\KER_size_1_reg_1231[31]_i_60_n_3 }),
        .O({\NLW_KER_size_1_reg_1231_reg[31]_i_33_O_UNCONNECTED [3],\KER_size_1_reg_1231_reg[31]_i_33_n_8 ,\KER_size_1_reg_1231_reg[31]_i_33_n_9 ,\KER_size_1_reg_1231_reg[31]_i_33_n_10 }),
        .S({1'b0,\KER_size_1_reg_1231[31]_i_61_n_3 ,\KER_size_1_reg_1231[31]_i_62_n_3 ,\KER_size_1_reg_1231[31]_i_63_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_34 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_38_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[31]_i_34_n_3 ,\KER_size_1_reg_1231_reg[31]_i_34_n_4 ,\KER_size_1_reg_1231_reg[31]_i_34_n_5 ,\KER_size_1_reg_1231_reg[31]_i_34_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[31]_i_64_n_3 ,\KER_size_1_reg_1231[31]_i_65_n_3 ,\KER_size_1_reg_1231[31]_i_66_n_3 ,\KER_size_1_reg_1231[31]_i_67_n_3 }),
        .O({\KER_size_1_reg_1231_reg[31]_i_34_n_7 ,\KER_size_1_reg_1231_reg[31]_i_34_n_8 ,\KER_size_1_reg_1231_reg[31]_i_34_n_9 ,\KER_size_1_reg_1231_reg[31]_i_34_n_10 }),
        .S({\KER_size_1_reg_1231[31]_i_68_n_3 ,\KER_size_1_reg_1231[31]_i_69_n_3 ,\KER_size_1_reg_1231[31]_i_70_n_3 ,\KER_size_1_reg_1231[31]_i_71_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_35 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_37_n_3 ),
        .CO({\NLW_KER_size_1_reg_1231_reg[31]_i_35_CO_UNCONNECTED [3],\KER_size_1_reg_1231_reg[31]_i_35_n_4 ,\KER_size_1_reg_1231_reg[31]_i_35_n_5 ,\KER_size_1_reg_1231_reg[31]_i_35_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_1_reg_1231[31]_i_72_n_3 ,\KER_size_1_reg_1231[31]_i_73_n_3 ,\KER_size_1_reg_1231[31]_i_74_n_3 }),
        .O({\KER_size_1_reg_1231_reg[31]_i_35_n_7 ,\KER_size_1_reg_1231_reg[31]_i_35_n_8 ,\KER_size_1_reg_1231_reg[31]_i_35_n_9 ,\KER_size_1_reg_1231_reg[31]_i_35_n_10 }),
        .S({\KER_size_1_reg_1231[31]_i_75_n_3 ,\KER_size_1_reg_1231[31]_i_76_n_3 ,\KER_size_1_reg_1231[31]_i_77_n_3 ,\KER_size_1_reg_1231[31]_i_78_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_36 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_39_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[31]_i_36_n_3 ,\KER_size_1_reg_1231_reg[31]_i_36_n_4 ,\KER_size_1_reg_1231_reg[31]_i_36_n_5 ,\KER_size_1_reg_1231_reg[31]_i_36_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[31]_i_79_n_3 ,\KER_size_1_reg_1231[31]_i_80_n_3 ,\KER_size_1_reg_1231[31]_i_81_n_3 ,\KER_size_1_reg_1231[31]_i_82_n_3 }),
        .O({\KER_size_1_reg_1231_reg[31]_i_36_n_7 ,\KER_size_1_reg_1231_reg[31]_i_36_n_8 ,\KER_size_1_reg_1231_reg[31]_i_36_n_9 ,\KER_size_1_reg_1231_reg[31]_i_36_n_10 }),
        .S({\KER_size_1_reg_1231[31]_i_83_n_3 ,\KER_size_1_reg_1231[31]_i_84_n_3 ,\KER_size_1_reg_1231[31]_i_85_n_3 ,\KER_size_1_reg_1231[31]_i_86_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_37 
       (.CI(\KER_size_1_reg_1231_reg[31]_i_34_n_3 ),
        .CO(\NLW_KER_size_1_reg_1231_reg[31]_i_37_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_size_1_reg_1231_reg[31]_i_37_O_UNCONNECTED [3:1],\KER_size_1_reg_1231_reg[31]_i_37_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_size_1_reg_1231[31]_i_87_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_47 
       (.CI(\KER_size_1_reg_1231_reg[31]_i_51_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[31]_i_47_n_3 ,\KER_size_1_reg_1231_reg[31]_i_47_n_4 ,\KER_size_1_reg_1231_reg[31]_i_47_n_5 ,\KER_size_1_reg_1231_reg[31]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[31]_i_91_n_3 ,\KER_size_1_reg_1231[31]_i_92_n_3 ,\KER_size_1_reg_1231[31]_i_93_n_3 ,\KER_size_1_reg_1231[31]_i_94_n_3 }),
        .O({\KER_size_1_reg_1231_reg[31]_i_47_n_7 ,\KER_size_1_reg_1231_reg[31]_i_47_n_8 ,\KER_size_1_reg_1231_reg[31]_i_47_n_9 ,\KER_size_1_reg_1231_reg[31]_i_47_n_10 }),
        .S({\KER_size_1_reg_1231[31]_i_95_n_3 ,\KER_size_1_reg_1231[31]_i_96_n_3 ,\KER_size_1_reg_1231[31]_i_97_n_3 ,\KER_size_1_reg_1231[31]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_48 
       (.CI(\KER_size_1_reg_1231_reg[31]_i_50_n_3 ),
        .CO({\NLW_KER_size_1_reg_1231_reg[31]_i_48_CO_UNCONNECTED [3],\KER_size_1_reg_1231_reg[31]_i_48_n_4 ,\KER_size_1_reg_1231_reg[31]_i_48_n_5 ,\KER_size_1_reg_1231_reg[31]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_1_reg_1231[31]_i_99_n_3 ,\KER_size_1_reg_1231[31]_i_100_n_3 ,\KER_size_1_reg_1231[31]_i_101_n_3 }),
        .O({\KER_size_1_reg_1231_reg[31]_i_48_n_7 ,\KER_size_1_reg_1231_reg[31]_i_48_n_8 ,\KER_size_1_reg_1231_reg[31]_i_48_n_9 ,\KER_size_1_reg_1231_reg[31]_i_48_n_10 }),
        .S({\KER_size_1_reg_1231[31]_i_102_n_3 ,\KER_size_1_reg_1231[31]_i_103_n_3 ,\KER_size_1_reg_1231[31]_i_104_n_3 ,\KER_size_1_reg_1231[31]_i_105_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_49 
       (.CI(\KER_size_1_reg_1231_reg[25]_i_13_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[31]_i_49_n_3 ,\KER_size_1_reg_1231_reg[31]_i_49_n_4 ,\KER_size_1_reg_1231_reg[31]_i_49_n_5 ,\KER_size_1_reg_1231_reg[31]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[31]_i_106_n_3 ,\KER_size_1_reg_1231[31]_i_107_n_3 ,\KER_size_1_reg_1231[31]_i_108_n_3 ,\KER_size_1_reg_1231[31]_i_109_n_3 }),
        .O({\KER_size_1_reg_1231_reg[31]_i_49_n_7 ,\KER_size_1_reg_1231_reg[31]_i_49_n_8 ,\KER_size_1_reg_1231_reg[31]_i_49_n_9 ,\KER_size_1_reg_1231_reg[31]_i_49_n_10 }),
        .S({\KER_size_1_reg_1231[31]_i_110_n_3 ,\KER_size_1_reg_1231[31]_i_111_n_3 ,\KER_size_1_reg_1231[31]_i_112_n_3 ,\KER_size_1_reg_1231[31]_i_113_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_5 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_10_n_3 ),
        .CO({\NLW_KER_size_1_reg_1231_reg[31]_i_5_CO_UNCONNECTED [3:2],\KER_size_1_reg_1231_reg[31]_i_5_n_5 ,\KER_size_1_reg_1231_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_1_reg_1231[31]_i_10_n_3 ,\KER_size_1_reg_1231[31]_i_11_n_3 }),
        .O({\NLW_KER_size_1_reg_1231_reg[31]_i_5_O_UNCONNECTED [3],\KER_size_1_reg_1231_reg[31]_i_5_n_8 ,\KER_size_1_reg_1231_reg[31]_i_5_n_9 ,\KER_size_1_reg_1231_reg[31]_i_5_n_10 }),
        .S({1'b0,\KER_size_1_reg_1231[31]_i_12_n_3 ,\KER_size_1_reg_1231[31]_i_13_n_3 ,\KER_size_1_reg_1231[31]_i_14_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_50 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[31]_i_50_n_3 ,\KER_size_1_reg_1231_reg[31]_i_50_n_4 ,\KER_size_1_reg_1231_reg[31]_i_50_n_5 ,\KER_size_1_reg_1231_reg[31]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[31]_i_114_n_3 ,\KER_size_1_reg_1231[31]_i_115_n_3 ,\KER_size_1_reg_1231[31]_i_116_n_3 ,1'b0}),
        .O({\KER_size_1_reg_1231_reg[31]_i_50_n_7 ,\KER_size_1_reg_1231_reg[31]_i_50_n_8 ,\KER_size_1_reg_1231_reg[31]_i_50_n_9 ,\KER_size_1_reg_1231_reg[31]_i_50_n_10 }),
        .S({\KER_size_1_reg_1231[31]_i_117_n_3 ,\KER_size_1_reg_1231[31]_i_118_n_3 ,\KER_size_1_reg_1231[31]_i_119_n_3 ,\KER_size_1_reg_1231[31]_i_120_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_51 
       (.CI(\KER_size_1_reg_1231_reg[25]_i_12_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[31]_i_51_n_3 ,\KER_size_1_reg_1231_reg[31]_i_51_n_4 ,\KER_size_1_reg_1231_reg[31]_i_51_n_5 ,\KER_size_1_reg_1231_reg[31]_i_51_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[31]_i_121_n_3 ,\KER_size_1_reg_1231[31]_i_122_n_3 ,\KER_size_1_reg_1231[31]_i_123_n_3 ,\KER_size_1_reg_1231[31]_i_124_n_3 }),
        .O({\KER_size_1_reg_1231_reg[31]_i_51_n_7 ,\KER_size_1_reg_1231_reg[31]_i_51_n_8 ,\KER_size_1_reg_1231_reg[31]_i_51_n_9 ,\KER_size_1_reg_1231_reg[31]_i_51_n_10 }),
        .S({\KER_size_1_reg_1231[31]_i_125_n_3 ,\KER_size_1_reg_1231[31]_i_126_n_3 ,\KER_size_1_reg_1231[31]_i_127_n_3 ,\KER_size_1_reg_1231[31]_i_128_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_52 
       (.CI(\KER_size_1_reg_1231_reg[31]_i_49_n_3 ),
        .CO({\NLW_KER_size_1_reg_1231_reg[31]_i_52_CO_UNCONNECTED [3:2],\KER_size_1_reg_1231_reg[31]_i_52_n_5 ,\KER_size_1_reg_1231_reg[31]_i_52_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_size_1_reg_1231[31]_i_129_n_3 ,\KER_size_1_reg_1231[31]_i_130_n_3 }),
        .O({\NLW_KER_size_1_reg_1231_reg[31]_i_52_O_UNCONNECTED [3],\KER_size_1_reg_1231_reg[31]_i_52_n_8 ,\KER_size_1_reg_1231_reg[31]_i_52_n_9 ,\KER_size_1_reg_1231_reg[31]_i_52_n_10 }),
        .S({1'b0,\KER_size_1_reg_1231[31]_i_131_n_3 ,\KER_size_1_reg_1231[31]_i_132_n_3 ,\KER_size_1_reg_1231[31]_i_133_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_53 
       (.CI(\KER_size_1_reg_1231_reg[31]_i_47_n_3 ),
        .CO({\NLW_KER_size_1_reg_1231_reg[31]_i_53_CO_UNCONNECTED [3:1],\KER_size_1_reg_1231_reg[31]_i_53_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_1231[31]_i_134_n_3 }),
        .O({\NLW_KER_size_1_reg_1231_reg[31]_i_53_O_UNCONNECTED [3:2],\KER_size_1_reg_1231_reg[31]_i_53_n_9 ,\KER_size_1_reg_1231_reg[31]_i_53_n_10 }),
        .S({1'b0,1'b0,\KER_size_1_reg_1231[31]_i_135_n_3 ,\KER_size_1_reg_1231[31]_i_136_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_6 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[31]_i_6_n_3 ,\KER_size_1_reg_1231_reg[31]_i_6_n_4 ,\KER_size_1_reg_1231_reg[31]_i_6_n_5 ,\KER_size_1_reg_1231_reg[31]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231_reg[31]_i_15_n_9 ,\KER_size_1_reg_1231_reg[31]_i_15_n_10 ,\KER_size_1_reg_1231_reg[29]_i_11_n_7 ,1'b0}),
        .O({\KER_size_1_reg_1231_reg[31]_i_6_n_7 ,\KER_size_1_reg_1231_reg[31]_i_6_n_8 ,\KER_size_1_reg_1231_reg[31]_i_6_n_9 ,\KER_size_1_reg_1231_reg[31]_i_6_n_10 }),
        .S({\KER_size_1_reg_1231[31]_i_16_n_3 ,\KER_size_1_reg_1231[31]_i_17_n_3 ,\KER_size_1_reg_1231[31]_i_18_n_3 ,\KER_size_1_reg_1231_reg[29]_i_11_n_8 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_7 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_12_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[31]_i_7_n_3 ,\KER_size_1_reg_1231_reg[31]_i_7_n_4 ,\KER_size_1_reg_1231_reg[31]_i_7_n_5 ,\KER_size_1_reg_1231_reg[31]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[31]_i_19_n_3 ,\KER_size_1_reg_1231[31]_i_20_n_3 ,\KER_size_1_reg_1231[31]_i_21_n_3 ,\KER_size_1_reg_1231[31]_i_22_n_3 }),
        .O({\KER_size_1_reg_1231_reg[31]_i_7_n_7 ,\KER_size_1_reg_1231_reg[31]_i_7_n_8 ,\KER_size_1_reg_1231_reg[31]_i_7_n_9 ,\KER_size_1_reg_1231_reg[31]_i_7_n_10 }),
        .S({\KER_size_1_reg_1231[31]_i_23_n_3 ,\KER_size_1_reg_1231[31]_i_24_n_3 ,\KER_size_1_reg_1231[31]_i_25_n_3 ,\KER_size_1_reg_1231[31]_i_26_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_8 
       (.CI(\KER_size_1_reg_1231_reg[31]_i_7_n_3 ),
        .CO({\NLW_KER_size_1_reg_1231_reg[31]_i_8_CO_UNCONNECTED [3:1],\KER_size_1_reg_1231_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_1231[31]_i_27_n_3 }),
        .O({\NLW_KER_size_1_reg_1231_reg[31]_i_8_O_UNCONNECTED [3:2],\KER_size_1_reg_1231_reg[31]_i_8_n_9 ,\KER_size_1_reg_1231_reg[31]_i_8_n_10 }),
        .S({1'b0,1'b0,\KER_size_1_reg_1231[31]_i_28_n_3 ,\KER_size_1_reg_1231[31]_i_29_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_88 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_40_n_3 ),
        .CO({\NLW_KER_size_1_reg_1231_reg[31]_i_88_CO_UNCONNECTED [3],\KER_size_1_reg_1231_reg[31]_i_88_n_4 ,\KER_size_1_reg_1231_reg[31]_i_88_n_5 ,\KER_size_1_reg_1231_reg[31]_i_88_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_size_1_reg_1231[31]_i_155_n_3 ,\KER_size_1_reg_1231[31]_i_156_n_3 ,\KER_size_1_reg_1231[31]_i_157_n_3 }),
        .O({\KER_size_1_reg_1231_reg[31]_i_88_n_7 ,\KER_size_1_reg_1231_reg[31]_i_88_n_8 ,\KER_size_1_reg_1231_reg[31]_i_88_n_9 ,\KER_size_1_reg_1231_reg[31]_i_88_n_10 }),
        .S({\KER_size_1_reg_1231[31]_i_158_n_3 ,\KER_size_1_reg_1231[31]_i_159_n_3 ,\KER_size_1_reg_1231[31]_i_160_n_3 ,\KER_size_1_reg_1231[31]_i_161_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_89 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_41_n_3 ),
        .CO({\NLW_KER_size_1_reg_1231_reg[31]_i_89_CO_UNCONNECTED [3:1],\KER_size_1_reg_1231_reg[31]_i_89_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_1231[31]_i_162_n_3 }),
        .O({\NLW_KER_size_1_reg_1231_reg[31]_i_89_O_UNCONNECTED [3:2],\KER_size_1_reg_1231_reg[31]_i_89_n_9 ,\KER_size_1_reg_1231_reg[31]_i_89_n_10 }),
        .S({1'b0,1'b0,\KER_size_1_reg_1231[31]_i_163_n_3 ,\KER_size_1_reg_1231[31]_i_164_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_9 
       (.CI(\KER_size_1_reg_1231_reg[31]_i_6_n_3 ),
        .CO({\NLW_KER_size_1_reg_1231_reg[31]_i_9_CO_UNCONNECTED [3:1],\KER_size_1_reg_1231_reg[31]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_size_1_reg_1231[31]_i_30_n_3 }),
        .O({\NLW_KER_size_1_reg_1231_reg[31]_i_9_O_UNCONNECTED [3:2],\KER_size_1_reg_1231_reg[31]_i_9_n_9 ,\KER_size_1_reg_1231_reg[31]_i_9_n_10 }),
        .S({1'b0,1'b0,\KER_size_1_reg_1231[31]_i_31_n_3 ,\KER_size_1_reg_1231[31]_i_32_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[31]_i_90 
       (.CI(\KER_size_1_reg_1231_reg[29]_i_45_n_3 ),
        .CO(\NLW_KER_size_1_reg_1231_reg[31]_i_90_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_size_1_reg_1231_reg[31]_i_90_O_UNCONNECTED [3:1],\KER_size_1_reg_1231_reg[31]_i_90_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_size_1_reg_1231[31]_i_165_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[3]_i_2_n_3 ,\KER_size_1_reg_1231_reg[3]_i_2_n_4 ,\KER_size_1_reg_1231_reg[3]_i_2_n_5 ,\KER_size_1_reg_1231_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[3]_i_3_n_3 ,\KER_size_1_reg_1231[3]_i_4_n_3 ,\KER_size_1_reg_1231[3]_i_5_n_3 ,1'b0}),
        .O({\KER_size_1_reg_1231_reg[3]_i_2_n_7 ,\KER_size_1_reg_1231_reg[3]_i_2_n_8 ,\KER_size_1_reg_1231_reg[3]_i_2_n_9 ,\KER_size_1_reg_1231_reg[3]_i_2_n_10 }),
        .S({\KER_size_1_reg_1231[3]_i_6_n_3 ,\KER_size_1_reg_1231[3]_i_7_n_3 ,\KER_size_1_reg_1231[3]_i_8_n_3 ,\KER_size_1_reg_1231[3]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[7]_i_1_n_3 ,\KER_size_1_reg_1231_reg[7]_i_1_n_4 ,\KER_size_1_reg_1231_reg[7]_i_1_n_5 ,\KER_size_1_reg_1231_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[7]_i_2_n_3 ,\KER_size_1_reg_1231[7]_i_3_n_3 ,\KER_size_1_reg_1231[7]_i_4_n_3 ,\KER_size_1_reg_1231[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\KER_size_1_reg_1231[7]_i_6_n_3 ,\KER_size_1_reg_1231[7]_i_7_n_3 ,\KER_size_1_reg_1231[7]_i_8_n_3 ,\KER_size_1_reg_1231[7]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[8]_i_1 
       (.CI(\KER_size_1_reg_1231_reg[7]_i_1_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[8]_i_1_n_3 ,\KER_size_1_reg_1231_reg[8]_i_1_n_4 ,\KER_size_1_reg_1231_reg[8]_i_1_n_5 ,\KER_size_1_reg_1231_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[8]_i_2_n_3 ,\KER_size_1_reg_1231[8]_i_3_n_3 ,\KER_size_1_reg_1231[8]_i_4_n_3 ,\KER_size_1_reg_1231[8]_i_5_n_3 }),
        .O({\KER_size_1_reg_1231_reg[8]_i_1_n_7 ,\KER_size_1_reg_1231_reg[8]_i_1_n_8 ,\KER_size_1_reg_1231_reg[8]_i_1_n_9 ,D[8]}),
        .S({\KER_size_1_reg_1231[8]_i_6_n_3 ,\KER_size_1_reg_1231[8]_i_7_n_3 ,\KER_size_1_reg_1231[8]_i_8_n_3 ,\KER_size_1_reg_1231[8]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[8]_i_10 
       (.CI(\KER_size_1_reg_1231_reg[8]_i_14_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[8]_i_10_n_3 ,\KER_size_1_reg_1231_reg[8]_i_10_n_4 ,\KER_size_1_reg_1231_reg[8]_i_10_n_5 ,\KER_size_1_reg_1231_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[8]_i_16_n_3 ,\KER_size_1_reg_1231[8]_i_17_n_3 ,\KER_size_1_reg_1231[8]_i_18_n_3 ,\KER_size_1_reg_1231[8]_i_19_n_3 }),
        .O({\KER_size_1_reg_1231_reg[8]_i_10_n_7 ,\KER_size_1_reg_1231_reg[8]_i_10_n_8 ,\KER_size_1_reg_1231_reg[8]_i_10_n_9 ,\KER_size_1_reg_1231_reg[8]_i_10_n_10 }),
        .S({\KER_size_1_reg_1231[8]_i_20_n_3 ,\KER_size_1_reg_1231[8]_i_21_n_3 ,\KER_size_1_reg_1231[8]_i_22_n_3 ,\KER_size_1_reg_1231[8]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[8]_i_11 
       (.CI(\KER_size_1_reg_1231_reg[8]_i_13_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[8]_i_11_n_3 ,\KER_size_1_reg_1231_reg[8]_i_11_n_4 ,\KER_size_1_reg_1231_reg[8]_i_11_n_5 ,\KER_size_1_reg_1231_reg[8]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[8]_i_24_n_3 ,\KER_size_1_reg_1231[8]_i_25_n_3 ,\KER_size_1_reg_1231[8]_i_26_n_3 ,\KER_size_1_reg_1231[8]_i_27_n_3 }),
        .O({\KER_size_1_reg_1231_reg[8]_i_11_n_7 ,\KER_size_1_reg_1231_reg[8]_i_11_n_8 ,\KER_size_1_reg_1231_reg[8]_i_11_n_9 ,\KER_size_1_reg_1231_reg[8]_i_11_n_10 }),
        .S({\KER_size_1_reg_1231[8]_i_28_n_3 ,\KER_size_1_reg_1231[8]_i_29_n_3 ,\KER_size_1_reg_1231[8]_i_30_n_3 ,\KER_size_1_reg_1231[8]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[8]_i_12 
       (.CI(\KER_size_1_reg_1231_reg[3]_i_2_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[8]_i_12_n_3 ,\KER_size_1_reg_1231_reg[8]_i_12_n_4 ,\KER_size_1_reg_1231_reg[8]_i_12_n_5 ,\KER_size_1_reg_1231_reg[8]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[8]_i_32_n_3 ,\KER_size_1_reg_1231[8]_i_33_n_3 ,\KER_size_1_reg_1231[8]_i_34_n_3 ,\KER_size_1_reg_1231[8]_i_35_n_3 }),
        .O({\KER_size_1_reg_1231_reg[8]_i_12_n_7 ,\KER_size_1_reg_1231_reg[8]_i_12_n_8 ,\KER_size_1_reg_1231_reg[8]_i_12_n_9 ,\KER_size_1_reg_1231_reg[8]_i_12_n_10 }),
        .S({\KER_size_1_reg_1231[8]_i_36_n_3 ,\KER_size_1_reg_1231[8]_i_37_n_3 ,\KER_size_1_reg_1231[8]_i_38_n_3 ,\KER_size_1_reg_1231[8]_i_39_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[8]_i_13 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[8]_i_13_n_3 ,\KER_size_1_reg_1231_reg[8]_i_13_n_4 ,\KER_size_1_reg_1231_reg[8]_i_13_n_5 ,\KER_size_1_reg_1231_reg[8]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[8]_i_40_n_3 ,\KER_size_1_reg_1231[8]_i_41_n_3 ,\KER_size_1_reg_1231[8]_i_42_n_3 ,1'b0}),
        .O({\KER_size_1_reg_1231_reg[8]_i_13_n_7 ,\KER_size_1_reg_1231_reg[8]_i_13_n_8 ,\KER_size_1_reg_1231_reg[8]_i_13_n_9 ,\KER_size_1_reg_1231_reg[8]_i_13_n_10 }),
        .S({\KER_size_1_reg_1231[8]_i_43_n_3 ,\KER_size_1_reg_1231[8]_i_44_n_3 ,\KER_size_1_reg_1231[8]_i_45_n_3 ,\KER_size_1_reg_1231[8]_i_46_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[8]_i_14 
       (.CI(\KER_size_1_reg_1231_reg[2]_i_1_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[8]_i_14_n_3 ,\KER_size_1_reg_1231_reg[8]_i_14_n_4 ,\KER_size_1_reg_1231_reg[8]_i_14_n_5 ,\KER_size_1_reg_1231_reg[8]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[8]_i_47_n_3 ,\KER_size_1_reg_1231[8]_i_48_n_3 ,\KER_size_1_reg_1231[8]_i_49_n_3 ,\KER_size_1_reg_1231[8]_i_50_n_3 }),
        .O({\KER_size_1_reg_1231_reg[8]_i_14_n_7 ,\KER_size_1_reg_1231_reg[8]_i_14_n_8 ,\KER_size_1_reg_1231_reg[8]_i_14_n_9 ,\KER_size_1_reg_1231_reg[8]_i_14_n_10 }),
        .S({\KER_size_1_reg_1231[8]_i_51_n_3 ,\KER_size_1_reg_1231[8]_i_52_n_3 ,\KER_size_1_reg_1231[8]_i_53_n_3 ,\KER_size_1_reg_1231[8]_i_54_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[8]_i_15 
       (.CI(\KER_size_1_reg_1231_reg[8]_i_12_n_3 ),
        .CO({\KER_size_1_reg_1231_reg[8]_i_15_n_3 ,\KER_size_1_reg_1231_reg[8]_i_15_n_4 ,\KER_size_1_reg_1231_reg[8]_i_15_n_5 ,\KER_size_1_reg_1231_reg[8]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[8]_i_55_n_3 ,\KER_size_1_reg_1231[8]_i_56_n_3 ,\KER_size_1_reg_1231[8]_i_57_n_3 ,\KER_size_1_reg_1231[8]_i_58_n_3 }),
        .O({\KER_size_1_reg_1231_reg[8]_i_15_n_7 ,\KER_size_1_reg_1231_reg[8]_i_15_n_8 ,\KER_size_1_reg_1231_reg[8]_i_15_n_9 ,\KER_size_1_reg_1231_reg[8]_i_15_n_10 }),
        .S({\KER_size_1_reg_1231[8]_i_59_n_3 ,\KER_size_1_reg_1231[8]_i_60_n_3 ,\KER_size_1_reg_1231[8]_i_61_n_3 ,\KER_size_1_reg_1231[8]_i_62_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_size_1_reg_1231_reg[9]_i_2 
       (.CI(1'b0),
        .CO({\KER_size_1_reg_1231_reg[9]_i_2_n_3 ,\KER_size_1_reg_1231_reg[9]_i_2_n_4 ,\KER_size_1_reg_1231_reg[9]_i_2_n_5 ,\KER_size_1_reg_1231_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_size_1_reg_1231[9]_i_3_n_3 ,\KER_size_1_reg_1231[9]_i_4_n_3 ,\KER_size_1_reg_1231[9]_i_5_n_3 ,1'b0}),
        .O({\KER_size_1_reg_1231_reg[9]_i_2_n_7 ,\KER_size_1_reg_1231_reg[9]_i_2_n_8 ,\KER_size_1_reg_1231_reg[9]_i_2_n_9 ,\KER_size_1_reg_1231_reg[9]_i_2_n_10 }),
        .S({\KER_size_1_reg_1231[9]_i_6_n_3 ,\KER_size_1_reg_1231[9]_i_7_n_3 ,\KER_size_1_reg_1231[9]_i_8_n_3 ,\KER_size_1_reg_1231[9]_i_9_n_3 }));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_3_mul_32s_32s_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_mul_32s_32s_32_1_1_4
   (D,
    Q,
    \KER_bound_reg_1236[31]_i_31_0 );
  output [31:0]D;
  input [31:0]Q;
  input [31:0]\KER_bound_reg_1236[31]_i_31_0 ;

  wire [31:0]D;
  wire \KER_bound_reg_1236[13]_i_11_n_3 ;
  wire \KER_bound_reg_1236[13]_i_12_n_3 ;
  wire \KER_bound_reg_1236[13]_i_13_n_3 ;
  wire \KER_bound_reg_1236[13]_i_14_n_3 ;
  wire \KER_bound_reg_1236[13]_i_15_n_3 ;
  wire \KER_bound_reg_1236[13]_i_16_n_3 ;
  wire \KER_bound_reg_1236[13]_i_17_n_3 ;
  wire \KER_bound_reg_1236[13]_i_2_n_3 ;
  wire \KER_bound_reg_1236[13]_i_3_n_3 ;
  wire \KER_bound_reg_1236[13]_i_4_n_3 ;
  wire \KER_bound_reg_1236[13]_i_5_n_3 ;
  wire \KER_bound_reg_1236[13]_i_6_n_3 ;
  wire \KER_bound_reg_1236[13]_i_7_n_3 ;
  wire \KER_bound_reg_1236[13]_i_8_n_3 ;
  wire \KER_bound_reg_1236[13]_i_9_n_3 ;
  wire \KER_bound_reg_1236[17]_i_12_n_3 ;
  wire \KER_bound_reg_1236[17]_i_13_n_3 ;
  wire \KER_bound_reg_1236[17]_i_14_n_3 ;
  wire \KER_bound_reg_1236[17]_i_15_n_3 ;
  wire \KER_bound_reg_1236[17]_i_16_n_3 ;
  wire \KER_bound_reg_1236[17]_i_17_n_3 ;
  wire \KER_bound_reg_1236[17]_i_18_n_3 ;
  wire \KER_bound_reg_1236[17]_i_19_n_3 ;
  wire \KER_bound_reg_1236[17]_i_20_n_3 ;
  wire \KER_bound_reg_1236[17]_i_21_n_3 ;
  wire \KER_bound_reg_1236[17]_i_22_n_3 ;
  wire \KER_bound_reg_1236[17]_i_23_n_3 ;
  wire \KER_bound_reg_1236[17]_i_24_n_3 ;
  wire \KER_bound_reg_1236[17]_i_25_n_3 ;
  wire \KER_bound_reg_1236[17]_i_26_n_3 ;
  wire \KER_bound_reg_1236[17]_i_27_n_3 ;
  wire \KER_bound_reg_1236[17]_i_2_n_3 ;
  wire \KER_bound_reg_1236[17]_i_3_n_3 ;
  wire \KER_bound_reg_1236[17]_i_4_n_3 ;
  wire \KER_bound_reg_1236[17]_i_5_n_3 ;
  wire \KER_bound_reg_1236[17]_i_6_n_3 ;
  wire \KER_bound_reg_1236[17]_i_7_n_3 ;
  wire \KER_bound_reg_1236[17]_i_8_n_3 ;
  wire \KER_bound_reg_1236[17]_i_9_n_3 ;
  wire \KER_bound_reg_1236[21]_i_100_n_3 ;
  wire \KER_bound_reg_1236[21]_i_12_n_3 ;
  wire \KER_bound_reg_1236[21]_i_13_n_3 ;
  wire \KER_bound_reg_1236[21]_i_14_n_3 ;
  wire \KER_bound_reg_1236[21]_i_15_n_3 ;
  wire \KER_bound_reg_1236[21]_i_16_n_3 ;
  wire \KER_bound_reg_1236[21]_i_17_n_3 ;
  wire \KER_bound_reg_1236[21]_i_18_n_3 ;
  wire \KER_bound_reg_1236[21]_i_19_n_3 ;
  wire \KER_bound_reg_1236[21]_i_20_n_3 ;
  wire \KER_bound_reg_1236[21]_i_21_n_3 ;
  wire \KER_bound_reg_1236[21]_i_22_n_3 ;
  wire \KER_bound_reg_1236[21]_i_23_n_3 ;
  wire \KER_bound_reg_1236[21]_i_24_n_3 ;
  wire \KER_bound_reg_1236[21]_i_25_n_3 ;
  wire \KER_bound_reg_1236[21]_i_26_n_3 ;
  wire \KER_bound_reg_1236[21]_i_27_n_3 ;
  wire \KER_bound_reg_1236[21]_i_2_n_3 ;
  wire \KER_bound_reg_1236[21]_i_34_n_3 ;
  wire \KER_bound_reg_1236[21]_i_35_n_3 ;
  wire \KER_bound_reg_1236[21]_i_36_n_3 ;
  wire \KER_bound_reg_1236[21]_i_37_n_3 ;
  wire \KER_bound_reg_1236[21]_i_38_n_3 ;
  wire \KER_bound_reg_1236[21]_i_39_n_3 ;
  wire \KER_bound_reg_1236[21]_i_3_n_3 ;
  wire \KER_bound_reg_1236[21]_i_40_n_3 ;
  wire \KER_bound_reg_1236[21]_i_41_n_3 ;
  wire \KER_bound_reg_1236[21]_i_42_n_3 ;
  wire \KER_bound_reg_1236[21]_i_43_n_3 ;
  wire \KER_bound_reg_1236[21]_i_44_n_3 ;
  wire \KER_bound_reg_1236[21]_i_45_n_3 ;
  wire \KER_bound_reg_1236[21]_i_46_n_3 ;
  wire \KER_bound_reg_1236[21]_i_47_n_3 ;
  wire \KER_bound_reg_1236[21]_i_48_n_3 ;
  wire \KER_bound_reg_1236[21]_i_49_n_3 ;
  wire \KER_bound_reg_1236[21]_i_4_n_3 ;
  wire \KER_bound_reg_1236[21]_i_50_n_3 ;
  wire \KER_bound_reg_1236[21]_i_51_n_3 ;
  wire \KER_bound_reg_1236[21]_i_52_n_3 ;
  wire \KER_bound_reg_1236[21]_i_53_n_3 ;
  wire \KER_bound_reg_1236[21]_i_54_n_3 ;
  wire \KER_bound_reg_1236[21]_i_55_n_3 ;
  wire \KER_bound_reg_1236[21]_i_56_n_3 ;
  wire \KER_bound_reg_1236[21]_i_57_n_3 ;
  wire \KER_bound_reg_1236[21]_i_58_n_3 ;
  wire \KER_bound_reg_1236[21]_i_59_n_3 ;
  wire \KER_bound_reg_1236[21]_i_5_n_3 ;
  wire \KER_bound_reg_1236[21]_i_60_n_3 ;
  wire \KER_bound_reg_1236[21]_i_61_n_3 ;
  wire \KER_bound_reg_1236[21]_i_62_n_3 ;
  wire \KER_bound_reg_1236[21]_i_63_n_3 ;
  wire \KER_bound_reg_1236[21]_i_64_n_3 ;
  wire \KER_bound_reg_1236[21]_i_65_n_3 ;
  wire \KER_bound_reg_1236[21]_i_66_n_3 ;
  wire \KER_bound_reg_1236[21]_i_67_n_3 ;
  wire \KER_bound_reg_1236[21]_i_68_n_3 ;
  wire \KER_bound_reg_1236[21]_i_69_n_3 ;
  wire \KER_bound_reg_1236[21]_i_6_n_3 ;
  wire \KER_bound_reg_1236[21]_i_70_n_3 ;
  wire \KER_bound_reg_1236[21]_i_71_n_3 ;
  wire \KER_bound_reg_1236[21]_i_72_n_3 ;
  wire \KER_bound_reg_1236[21]_i_73_n_3 ;
  wire \KER_bound_reg_1236[21]_i_74_n_3 ;
  wire \KER_bound_reg_1236[21]_i_75_n_3 ;
  wire \KER_bound_reg_1236[21]_i_76_n_3 ;
  wire \KER_bound_reg_1236[21]_i_77_n_3 ;
  wire \KER_bound_reg_1236[21]_i_78_n_3 ;
  wire \KER_bound_reg_1236[21]_i_79_n_3 ;
  wire \KER_bound_reg_1236[21]_i_7_n_3 ;
  wire \KER_bound_reg_1236[21]_i_80_n_3 ;
  wire \KER_bound_reg_1236[21]_i_81_n_3 ;
  wire \KER_bound_reg_1236[21]_i_82_n_3 ;
  wire \KER_bound_reg_1236[21]_i_83_n_3 ;
  wire \KER_bound_reg_1236[21]_i_84_n_3 ;
  wire \KER_bound_reg_1236[21]_i_85_n_3 ;
  wire \KER_bound_reg_1236[21]_i_86_n_3 ;
  wire \KER_bound_reg_1236[21]_i_87_n_3 ;
  wire \KER_bound_reg_1236[21]_i_88_n_3 ;
  wire \KER_bound_reg_1236[21]_i_89_n_3 ;
  wire \KER_bound_reg_1236[21]_i_8_n_3 ;
  wire \KER_bound_reg_1236[21]_i_90_n_3 ;
  wire \KER_bound_reg_1236[21]_i_91_n_3 ;
  wire \KER_bound_reg_1236[21]_i_92_n_3 ;
  wire \KER_bound_reg_1236[21]_i_93_n_3 ;
  wire \KER_bound_reg_1236[21]_i_94_n_3 ;
  wire \KER_bound_reg_1236[21]_i_95_n_3 ;
  wire \KER_bound_reg_1236[21]_i_96_n_3 ;
  wire \KER_bound_reg_1236[21]_i_97_n_3 ;
  wire \KER_bound_reg_1236[21]_i_98_n_3 ;
  wire \KER_bound_reg_1236[21]_i_99_n_3 ;
  wire \KER_bound_reg_1236[21]_i_9_n_3 ;
  wire \KER_bound_reg_1236[25]_i_100_n_3 ;
  wire \KER_bound_reg_1236[25]_i_101_n_3 ;
  wire \KER_bound_reg_1236[25]_i_102_n_3 ;
  wire \KER_bound_reg_1236[25]_i_103_n_3 ;
  wire \KER_bound_reg_1236[25]_i_104_n_3 ;
  wire \KER_bound_reg_1236[25]_i_105_n_3 ;
  wire \KER_bound_reg_1236[25]_i_106_n_3 ;
  wire \KER_bound_reg_1236[25]_i_107_n_3 ;
  wire \KER_bound_reg_1236[25]_i_108_n_3 ;
  wire \KER_bound_reg_1236[25]_i_109_n_3 ;
  wire \KER_bound_reg_1236[25]_i_110_n_3 ;
  wire \KER_bound_reg_1236[25]_i_111_n_3 ;
  wire \KER_bound_reg_1236[25]_i_112_n_3 ;
  wire \KER_bound_reg_1236[25]_i_113_n_3 ;
  wire \KER_bound_reg_1236[25]_i_114_n_3 ;
  wire \KER_bound_reg_1236[25]_i_115_n_3 ;
  wire \KER_bound_reg_1236[25]_i_116_n_3 ;
  wire \KER_bound_reg_1236[25]_i_117_n_3 ;
  wire \KER_bound_reg_1236[25]_i_118_n_3 ;
  wire \KER_bound_reg_1236[25]_i_119_n_3 ;
  wire \KER_bound_reg_1236[25]_i_120_n_3 ;
  wire \KER_bound_reg_1236[25]_i_121_n_3 ;
  wire \KER_bound_reg_1236[25]_i_122_n_3 ;
  wire \KER_bound_reg_1236[25]_i_14_n_3 ;
  wire \KER_bound_reg_1236[25]_i_15_n_3 ;
  wire \KER_bound_reg_1236[25]_i_16_n_3 ;
  wire \KER_bound_reg_1236[25]_i_17_n_3 ;
  wire \KER_bound_reg_1236[25]_i_18_n_3 ;
  wire \KER_bound_reg_1236[25]_i_19_n_3 ;
  wire \KER_bound_reg_1236[25]_i_20_n_3 ;
  wire \KER_bound_reg_1236[25]_i_21_n_3 ;
  wire \KER_bound_reg_1236[25]_i_22_n_3 ;
  wire \KER_bound_reg_1236[25]_i_23_n_3 ;
  wire \KER_bound_reg_1236[25]_i_24_n_3 ;
  wire \KER_bound_reg_1236[25]_i_25_n_3 ;
  wire \KER_bound_reg_1236[25]_i_26_n_3 ;
  wire \KER_bound_reg_1236[25]_i_27_n_3 ;
  wire \KER_bound_reg_1236[25]_i_28_n_3 ;
  wire \KER_bound_reg_1236[25]_i_29_n_3 ;
  wire \KER_bound_reg_1236[25]_i_2_n_3 ;
  wire \KER_bound_reg_1236[25]_i_30_n_3 ;
  wire \KER_bound_reg_1236[25]_i_31_n_3 ;
  wire \KER_bound_reg_1236[25]_i_32_n_3 ;
  wire \KER_bound_reg_1236[25]_i_33_n_3 ;
  wire \KER_bound_reg_1236[25]_i_34_n_3 ;
  wire \KER_bound_reg_1236[25]_i_35_n_3 ;
  wire \KER_bound_reg_1236[25]_i_36_n_3 ;
  wire \KER_bound_reg_1236[25]_i_37_n_3 ;
  wire \KER_bound_reg_1236[25]_i_38_n_3 ;
  wire \KER_bound_reg_1236[25]_i_39_n_3 ;
  wire \KER_bound_reg_1236[25]_i_3_n_3 ;
  wire \KER_bound_reg_1236[25]_i_40_n_3 ;
  wire \KER_bound_reg_1236[25]_i_41_n_3 ;
  wire \KER_bound_reg_1236[25]_i_42_n_3 ;
  wire \KER_bound_reg_1236[25]_i_43_n_3 ;
  wire \KER_bound_reg_1236[25]_i_44_n_3 ;
  wire \KER_bound_reg_1236[25]_i_4_n_3 ;
  wire \KER_bound_reg_1236[25]_i_51_n_3 ;
  wire \KER_bound_reg_1236[25]_i_52_n_3 ;
  wire \KER_bound_reg_1236[25]_i_53_n_3 ;
  wire \KER_bound_reg_1236[25]_i_54_n_3 ;
  wire \KER_bound_reg_1236[25]_i_55_n_3 ;
  wire \KER_bound_reg_1236[25]_i_56_n_3 ;
  wire \KER_bound_reg_1236[25]_i_57_n_3 ;
  wire \KER_bound_reg_1236[25]_i_58_n_3 ;
  wire \KER_bound_reg_1236[25]_i_59_n_3 ;
  wire \KER_bound_reg_1236[25]_i_5_n_3 ;
  wire \KER_bound_reg_1236[25]_i_60_n_3 ;
  wire \KER_bound_reg_1236[25]_i_61_n_3 ;
  wire \KER_bound_reg_1236[25]_i_62_n_3 ;
  wire \KER_bound_reg_1236[25]_i_63_n_3 ;
  wire \KER_bound_reg_1236[25]_i_64_n_3 ;
  wire \KER_bound_reg_1236[25]_i_65_n_3 ;
  wire \KER_bound_reg_1236[25]_i_66_n_3 ;
  wire \KER_bound_reg_1236[25]_i_67_n_3 ;
  wire \KER_bound_reg_1236[25]_i_68_n_3 ;
  wire \KER_bound_reg_1236[25]_i_69_n_3 ;
  wire \KER_bound_reg_1236[25]_i_6_n_3 ;
  wire \KER_bound_reg_1236[25]_i_70_n_3 ;
  wire \KER_bound_reg_1236[25]_i_71_n_3 ;
  wire \KER_bound_reg_1236[25]_i_72_n_3 ;
  wire \KER_bound_reg_1236[25]_i_73_n_3 ;
  wire \KER_bound_reg_1236[25]_i_74_n_3 ;
  wire \KER_bound_reg_1236[25]_i_75_n_3 ;
  wire \KER_bound_reg_1236[25]_i_76_n_3 ;
  wire \KER_bound_reg_1236[25]_i_77_n_3 ;
  wire \KER_bound_reg_1236[25]_i_78_n_3 ;
  wire \KER_bound_reg_1236[25]_i_79_n_3 ;
  wire \KER_bound_reg_1236[25]_i_7_n_3 ;
  wire \KER_bound_reg_1236[25]_i_80_n_3 ;
  wire \KER_bound_reg_1236[25]_i_81_n_3 ;
  wire \KER_bound_reg_1236[25]_i_82_n_3 ;
  wire \KER_bound_reg_1236[25]_i_83_n_3 ;
  wire \KER_bound_reg_1236[25]_i_84_n_3 ;
  wire \KER_bound_reg_1236[25]_i_85_n_3 ;
  wire \KER_bound_reg_1236[25]_i_86_n_3 ;
  wire \KER_bound_reg_1236[25]_i_87_n_3 ;
  wire \KER_bound_reg_1236[25]_i_88_n_3 ;
  wire \KER_bound_reg_1236[25]_i_89_n_3 ;
  wire \KER_bound_reg_1236[25]_i_8_n_3 ;
  wire \KER_bound_reg_1236[25]_i_90_n_3 ;
  wire \KER_bound_reg_1236[25]_i_91_n_3 ;
  wire \KER_bound_reg_1236[25]_i_92_n_3 ;
  wire \KER_bound_reg_1236[25]_i_93_n_3 ;
  wire \KER_bound_reg_1236[25]_i_94_n_3 ;
  wire \KER_bound_reg_1236[25]_i_95_n_3 ;
  wire \KER_bound_reg_1236[25]_i_96_n_3 ;
  wire \KER_bound_reg_1236[25]_i_97_n_3 ;
  wire \KER_bound_reg_1236[25]_i_98_n_3 ;
  wire \KER_bound_reg_1236[25]_i_99_n_3 ;
  wire \KER_bound_reg_1236[25]_i_9_n_3 ;
  wire \KER_bound_reg_1236[29]_i_100_n_3 ;
  wire \KER_bound_reg_1236[29]_i_101_n_3 ;
  wire \KER_bound_reg_1236[29]_i_102_n_3 ;
  wire \KER_bound_reg_1236[29]_i_103_n_3 ;
  wire \KER_bound_reg_1236[29]_i_104_n_3 ;
  wire \KER_bound_reg_1236[29]_i_105_n_3 ;
  wire \KER_bound_reg_1236[29]_i_106_n_3 ;
  wire \KER_bound_reg_1236[29]_i_107_n_3 ;
  wire \KER_bound_reg_1236[29]_i_108_n_3 ;
  wire \KER_bound_reg_1236[29]_i_109_n_3 ;
  wire \KER_bound_reg_1236[29]_i_110_n_3 ;
  wire \KER_bound_reg_1236[29]_i_111_n_3 ;
  wire \KER_bound_reg_1236[29]_i_112_n_3 ;
  wire \KER_bound_reg_1236[29]_i_113_n_3 ;
  wire \KER_bound_reg_1236[29]_i_114_n_3 ;
  wire \KER_bound_reg_1236[29]_i_115_n_3 ;
  wire \KER_bound_reg_1236[29]_i_116_n_3 ;
  wire \KER_bound_reg_1236[29]_i_117_n_3 ;
  wire \KER_bound_reg_1236[29]_i_118_n_3 ;
  wire \KER_bound_reg_1236[29]_i_119_n_3 ;
  wire \KER_bound_reg_1236[29]_i_120_n_3 ;
  wire \KER_bound_reg_1236[29]_i_121_n_3 ;
  wire \KER_bound_reg_1236[29]_i_122_n_3 ;
  wire \KER_bound_reg_1236[29]_i_123_n_3 ;
  wire \KER_bound_reg_1236[29]_i_124_n_3 ;
  wire \KER_bound_reg_1236[29]_i_125_n_3 ;
  wire \KER_bound_reg_1236[29]_i_126_n_3 ;
  wire \KER_bound_reg_1236[29]_i_127_n_3 ;
  wire \KER_bound_reg_1236[29]_i_128_n_3 ;
  wire \KER_bound_reg_1236[29]_i_129_n_3 ;
  wire \KER_bound_reg_1236[29]_i_130_n_3 ;
  wire \KER_bound_reg_1236[29]_i_131_n_3 ;
  wire \KER_bound_reg_1236[29]_i_132_n_3 ;
  wire \KER_bound_reg_1236[29]_i_133_n_3 ;
  wire \KER_bound_reg_1236[29]_i_134_n_3 ;
  wire \KER_bound_reg_1236[29]_i_135_n_3 ;
  wire \KER_bound_reg_1236[29]_i_136_n_3 ;
  wire \KER_bound_reg_1236[29]_i_137_n_3 ;
  wire \KER_bound_reg_1236[29]_i_138_n_3 ;
  wire \KER_bound_reg_1236[29]_i_139_n_3 ;
  wire \KER_bound_reg_1236[29]_i_13_n_3 ;
  wire \KER_bound_reg_1236[29]_i_140_n_3 ;
  wire \KER_bound_reg_1236[29]_i_141_n_3 ;
  wire \KER_bound_reg_1236[29]_i_142_n_3 ;
  wire \KER_bound_reg_1236[29]_i_143_n_3 ;
  wire \KER_bound_reg_1236[29]_i_144_n_3 ;
  wire \KER_bound_reg_1236[29]_i_145_n_3 ;
  wire \KER_bound_reg_1236[29]_i_146_n_3 ;
  wire \KER_bound_reg_1236[29]_i_147_n_3 ;
  wire \KER_bound_reg_1236[29]_i_148_n_3 ;
  wire \KER_bound_reg_1236[29]_i_149_n_3 ;
  wire \KER_bound_reg_1236[29]_i_14_n_3 ;
  wire \KER_bound_reg_1236[29]_i_150_n_3 ;
  wire \KER_bound_reg_1236[29]_i_151_n_3 ;
  wire \KER_bound_reg_1236[29]_i_152_n_3 ;
  wire \KER_bound_reg_1236[29]_i_153_n_3 ;
  wire \KER_bound_reg_1236[29]_i_15_n_3 ;
  wire \KER_bound_reg_1236[29]_i_16_n_3 ;
  wire \KER_bound_reg_1236[29]_i_17_n_3 ;
  wire \KER_bound_reg_1236[29]_i_18_n_3 ;
  wire \KER_bound_reg_1236[29]_i_19_n_3 ;
  wire \KER_bound_reg_1236[29]_i_20_n_3 ;
  wire \KER_bound_reg_1236[29]_i_21_n_3 ;
  wire \KER_bound_reg_1236[29]_i_22_n_3 ;
  wire \KER_bound_reg_1236[29]_i_23_n_3 ;
  wire \KER_bound_reg_1236[29]_i_24_n_3 ;
  wire \KER_bound_reg_1236[29]_i_25_n_3 ;
  wire \KER_bound_reg_1236[29]_i_26_n_3 ;
  wire \KER_bound_reg_1236[29]_i_27_n_3 ;
  wire \KER_bound_reg_1236[29]_i_28_n_3 ;
  wire \KER_bound_reg_1236[29]_i_29_n_3 ;
  wire \KER_bound_reg_1236[29]_i_2_n_3 ;
  wire \KER_bound_reg_1236[29]_i_30_n_3 ;
  wire \KER_bound_reg_1236[29]_i_31_n_3 ;
  wire \KER_bound_reg_1236[29]_i_32_n_3 ;
  wire \KER_bound_reg_1236[29]_i_33_n_3 ;
  wire \KER_bound_reg_1236[29]_i_34_n_3 ;
  wire \KER_bound_reg_1236[29]_i_35_n_3 ;
  wire \KER_bound_reg_1236[29]_i_36_n_3 ;
  wire \KER_bound_reg_1236[29]_i_3_n_3 ;
  wire \KER_bound_reg_1236[29]_i_46_n_3 ;
  wire \KER_bound_reg_1236[29]_i_47_n_3 ;
  wire \KER_bound_reg_1236[29]_i_48_n_3 ;
  wire \KER_bound_reg_1236[29]_i_49_n_3 ;
  wire \KER_bound_reg_1236[29]_i_4_n_3 ;
  wire \KER_bound_reg_1236[29]_i_50_n_3 ;
  wire \KER_bound_reg_1236[29]_i_51_n_3 ;
  wire \KER_bound_reg_1236[29]_i_52_n_3 ;
  wire \KER_bound_reg_1236[29]_i_53_n_3 ;
  wire \KER_bound_reg_1236[29]_i_54_n_3 ;
  wire \KER_bound_reg_1236[29]_i_55_n_3 ;
  wire \KER_bound_reg_1236[29]_i_56_n_3 ;
  wire \KER_bound_reg_1236[29]_i_57_n_3 ;
  wire \KER_bound_reg_1236[29]_i_58_n_3 ;
  wire \KER_bound_reg_1236[29]_i_59_n_3 ;
  wire \KER_bound_reg_1236[29]_i_5_n_3 ;
  wire \KER_bound_reg_1236[29]_i_60_n_3 ;
  wire \KER_bound_reg_1236[29]_i_61_n_3 ;
  wire \KER_bound_reg_1236[29]_i_62_n_3 ;
  wire \KER_bound_reg_1236[29]_i_63_n_3 ;
  wire \KER_bound_reg_1236[29]_i_64_n_3 ;
  wire \KER_bound_reg_1236[29]_i_65_n_3 ;
  wire \KER_bound_reg_1236[29]_i_66_n_3 ;
  wire \KER_bound_reg_1236[29]_i_67_n_3 ;
  wire \KER_bound_reg_1236[29]_i_68_n_3 ;
  wire \KER_bound_reg_1236[29]_i_69_n_3 ;
  wire \KER_bound_reg_1236[29]_i_6_n_3 ;
  wire \KER_bound_reg_1236[29]_i_70_n_3 ;
  wire \KER_bound_reg_1236[29]_i_71_n_3 ;
  wire \KER_bound_reg_1236[29]_i_72_n_3 ;
  wire \KER_bound_reg_1236[29]_i_73_n_3 ;
  wire \KER_bound_reg_1236[29]_i_74_n_3 ;
  wire \KER_bound_reg_1236[29]_i_75_n_3 ;
  wire \KER_bound_reg_1236[29]_i_76_n_3 ;
  wire \KER_bound_reg_1236[29]_i_77_n_3 ;
  wire \KER_bound_reg_1236[29]_i_78_n_3 ;
  wire \KER_bound_reg_1236[29]_i_79_n_3 ;
  wire \KER_bound_reg_1236[29]_i_7_n_3 ;
  wire \KER_bound_reg_1236[29]_i_80_n_3 ;
  wire \KER_bound_reg_1236[29]_i_81_n_3 ;
  wire \KER_bound_reg_1236[29]_i_82_n_3 ;
  wire \KER_bound_reg_1236[29]_i_83_n_3 ;
  wire \KER_bound_reg_1236[29]_i_84_n_3 ;
  wire \KER_bound_reg_1236[29]_i_85_n_3 ;
  wire \KER_bound_reg_1236[29]_i_86_n_3 ;
  wire \KER_bound_reg_1236[29]_i_87_n_3 ;
  wire \KER_bound_reg_1236[29]_i_88_n_3 ;
  wire \KER_bound_reg_1236[29]_i_89_n_3 ;
  wire \KER_bound_reg_1236[29]_i_8_n_3 ;
  wire \KER_bound_reg_1236[29]_i_90_n_3 ;
  wire \KER_bound_reg_1236[29]_i_91_n_3 ;
  wire \KER_bound_reg_1236[29]_i_92_n_3 ;
  wire \KER_bound_reg_1236[29]_i_93_n_3 ;
  wire \KER_bound_reg_1236[29]_i_94_n_3 ;
  wire \KER_bound_reg_1236[29]_i_95_n_3 ;
  wire \KER_bound_reg_1236[29]_i_96_n_3 ;
  wire \KER_bound_reg_1236[29]_i_97_n_3 ;
  wire \KER_bound_reg_1236[29]_i_98_n_3 ;
  wire \KER_bound_reg_1236[29]_i_99_n_3 ;
  wire \KER_bound_reg_1236[29]_i_9_n_3 ;
  wire \KER_bound_reg_1236[2]_i_2_n_3 ;
  wire \KER_bound_reg_1236[2]_i_3_n_3 ;
  wire \KER_bound_reg_1236[2]_i_4_n_3 ;
  wire \KER_bound_reg_1236[2]_i_5_n_3 ;
  wire \KER_bound_reg_1236[2]_i_6_n_3 ;
  wire \KER_bound_reg_1236[2]_i_7_n_3 ;
  wire \KER_bound_reg_1236[2]_i_8_n_3 ;
  wire \KER_bound_reg_1236[31]_i_100_n_3 ;
  wire \KER_bound_reg_1236[31]_i_101_n_3 ;
  wire \KER_bound_reg_1236[31]_i_102_n_3 ;
  wire \KER_bound_reg_1236[31]_i_103_n_3 ;
  wire \KER_bound_reg_1236[31]_i_104_n_3 ;
  wire \KER_bound_reg_1236[31]_i_105_n_3 ;
  wire \KER_bound_reg_1236[31]_i_106_n_3 ;
  wire \KER_bound_reg_1236[31]_i_107_n_3 ;
  wire \KER_bound_reg_1236[31]_i_108_n_3 ;
  wire \KER_bound_reg_1236[31]_i_109_n_3 ;
  wire \KER_bound_reg_1236[31]_i_10_n_3 ;
  wire \KER_bound_reg_1236[31]_i_110_n_3 ;
  wire \KER_bound_reg_1236[31]_i_111_n_3 ;
  wire \KER_bound_reg_1236[31]_i_112_n_3 ;
  wire \KER_bound_reg_1236[31]_i_113_n_3 ;
  wire \KER_bound_reg_1236[31]_i_114_n_3 ;
  wire \KER_bound_reg_1236[31]_i_115_n_3 ;
  wire \KER_bound_reg_1236[31]_i_116_n_3 ;
  wire \KER_bound_reg_1236[31]_i_117_n_3 ;
  wire \KER_bound_reg_1236[31]_i_118_n_3 ;
  wire \KER_bound_reg_1236[31]_i_119_n_3 ;
  wire \KER_bound_reg_1236[31]_i_11_n_3 ;
  wire \KER_bound_reg_1236[31]_i_120_n_3 ;
  wire \KER_bound_reg_1236[31]_i_121_n_3 ;
  wire \KER_bound_reg_1236[31]_i_122_n_3 ;
  wire \KER_bound_reg_1236[31]_i_123_n_3 ;
  wire \KER_bound_reg_1236[31]_i_124_n_3 ;
  wire \KER_bound_reg_1236[31]_i_125_n_3 ;
  wire \KER_bound_reg_1236[31]_i_126_n_3 ;
  wire \KER_bound_reg_1236[31]_i_127_n_3 ;
  wire \KER_bound_reg_1236[31]_i_128_n_3 ;
  wire \KER_bound_reg_1236[31]_i_129_n_3 ;
  wire \KER_bound_reg_1236[31]_i_12_n_3 ;
  wire \KER_bound_reg_1236[31]_i_130_n_3 ;
  wire \KER_bound_reg_1236[31]_i_131_n_3 ;
  wire \KER_bound_reg_1236[31]_i_132_n_3 ;
  wire \KER_bound_reg_1236[31]_i_133_n_3 ;
  wire \KER_bound_reg_1236[31]_i_134_n_3 ;
  wire \KER_bound_reg_1236[31]_i_135_n_3 ;
  wire \KER_bound_reg_1236[31]_i_136_n_3 ;
  wire \KER_bound_reg_1236[31]_i_137_n_3 ;
  wire \KER_bound_reg_1236[31]_i_138_n_3 ;
  wire \KER_bound_reg_1236[31]_i_139_n_3 ;
  wire \KER_bound_reg_1236[31]_i_13_n_3 ;
  wire \KER_bound_reg_1236[31]_i_140_n_3 ;
  wire \KER_bound_reg_1236[31]_i_141_n_3 ;
  wire \KER_bound_reg_1236[31]_i_142_n_3 ;
  wire \KER_bound_reg_1236[31]_i_143_n_3 ;
  wire \KER_bound_reg_1236[31]_i_144_n_3 ;
  wire \KER_bound_reg_1236[31]_i_145_n_3 ;
  wire \KER_bound_reg_1236[31]_i_146_n_3 ;
  wire \KER_bound_reg_1236[31]_i_147_n_3 ;
  wire \KER_bound_reg_1236[31]_i_148_n_3 ;
  wire \KER_bound_reg_1236[31]_i_149_n_3 ;
  wire \KER_bound_reg_1236[31]_i_14_n_3 ;
  wire \KER_bound_reg_1236[31]_i_150_n_3 ;
  wire \KER_bound_reg_1236[31]_i_151_n_3 ;
  wire \KER_bound_reg_1236[31]_i_152_n_3 ;
  wire \KER_bound_reg_1236[31]_i_153_n_3 ;
  wire \KER_bound_reg_1236[31]_i_154_n_3 ;
  wire \KER_bound_reg_1236[31]_i_155_n_3 ;
  wire \KER_bound_reg_1236[31]_i_156_n_3 ;
  wire \KER_bound_reg_1236[31]_i_157_n_3 ;
  wire \KER_bound_reg_1236[31]_i_158_n_3 ;
  wire \KER_bound_reg_1236[31]_i_159_n_3 ;
  wire \KER_bound_reg_1236[31]_i_160_n_3 ;
  wire \KER_bound_reg_1236[31]_i_161_n_3 ;
  wire \KER_bound_reg_1236[31]_i_162_n_3 ;
  wire \KER_bound_reg_1236[31]_i_163_n_3 ;
  wire \KER_bound_reg_1236[31]_i_164_n_3 ;
  wire \KER_bound_reg_1236[31]_i_165_n_3 ;
  wire \KER_bound_reg_1236[31]_i_166_n_3 ;
  wire \KER_bound_reg_1236[31]_i_167_n_3 ;
  wire \KER_bound_reg_1236[31]_i_168_n_3 ;
  wire \KER_bound_reg_1236[31]_i_169_n_3 ;
  wire \KER_bound_reg_1236[31]_i_16_n_3 ;
  wire \KER_bound_reg_1236[31]_i_170_n_3 ;
  wire \KER_bound_reg_1236[31]_i_171_n_3 ;
  wire \KER_bound_reg_1236[31]_i_172_n_3 ;
  wire \KER_bound_reg_1236[31]_i_173_n_3 ;
  wire \KER_bound_reg_1236[31]_i_174_n_3 ;
  wire \KER_bound_reg_1236[31]_i_175_n_3 ;
  wire \KER_bound_reg_1236[31]_i_176_n_3 ;
  wire \KER_bound_reg_1236[31]_i_177_n_3 ;
  wire \KER_bound_reg_1236[31]_i_178_n_3 ;
  wire \KER_bound_reg_1236[31]_i_179_n_3 ;
  wire \KER_bound_reg_1236[31]_i_17_n_3 ;
  wire \KER_bound_reg_1236[31]_i_180_n_3 ;
  wire \KER_bound_reg_1236[31]_i_181_n_3 ;
  wire \KER_bound_reg_1236[31]_i_182_n_3 ;
  wire \KER_bound_reg_1236[31]_i_183_n_3 ;
  wire \KER_bound_reg_1236[31]_i_184_n_3 ;
  wire \KER_bound_reg_1236[31]_i_185_n_3 ;
  wire \KER_bound_reg_1236[31]_i_186_n_3 ;
  wire \KER_bound_reg_1236[31]_i_187_n_3 ;
  wire \KER_bound_reg_1236[31]_i_188_n_3 ;
  wire \KER_bound_reg_1236[31]_i_189_n_3 ;
  wire \KER_bound_reg_1236[31]_i_18_n_3 ;
  wire \KER_bound_reg_1236[31]_i_190_n_3 ;
  wire \KER_bound_reg_1236[31]_i_191_n_3 ;
  wire \KER_bound_reg_1236[31]_i_192_n_3 ;
  wire \KER_bound_reg_1236[31]_i_193_n_3 ;
  wire \KER_bound_reg_1236[31]_i_19_n_3 ;
  wire \KER_bound_reg_1236[31]_i_20_n_3 ;
  wire \KER_bound_reg_1236[31]_i_21_n_3 ;
  wire \KER_bound_reg_1236[31]_i_22_n_3 ;
  wire \KER_bound_reg_1236[31]_i_23_n_3 ;
  wire \KER_bound_reg_1236[31]_i_24_n_3 ;
  wire \KER_bound_reg_1236[31]_i_25_n_3 ;
  wire \KER_bound_reg_1236[31]_i_26_n_3 ;
  wire \KER_bound_reg_1236[31]_i_27_n_3 ;
  wire \KER_bound_reg_1236[31]_i_28_n_3 ;
  wire \KER_bound_reg_1236[31]_i_29_n_3 ;
  wire \KER_bound_reg_1236[31]_i_2_n_3 ;
  wire \KER_bound_reg_1236[31]_i_30_n_3 ;
  wire [31:0]\KER_bound_reg_1236[31]_i_31_0 ;
  wire \KER_bound_reg_1236[31]_i_31_n_3 ;
  wire \KER_bound_reg_1236[31]_i_32_n_3 ;
  wire \KER_bound_reg_1236[31]_i_38_n_3 ;
  wire \KER_bound_reg_1236[31]_i_39_n_3 ;
  wire \KER_bound_reg_1236[31]_i_3_n_3 ;
  wire \KER_bound_reg_1236[31]_i_40_n_3 ;
  wire \KER_bound_reg_1236[31]_i_41_n_3 ;
  wire \KER_bound_reg_1236[31]_i_42_n_3 ;
  wire \KER_bound_reg_1236[31]_i_43_n_3 ;
  wire \KER_bound_reg_1236[31]_i_44_n_3 ;
  wire \KER_bound_reg_1236[31]_i_45_n_3 ;
  wire \KER_bound_reg_1236[31]_i_46_n_3 ;
  wire \KER_bound_reg_1236[31]_i_4_n_3 ;
  wire \KER_bound_reg_1236[31]_i_54_n_3 ;
  wire \KER_bound_reg_1236[31]_i_55_n_3 ;
  wire \KER_bound_reg_1236[31]_i_56_n_3 ;
  wire \KER_bound_reg_1236[31]_i_57_n_3 ;
  wire \KER_bound_reg_1236[31]_i_58_n_3 ;
  wire \KER_bound_reg_1236[31]_i_59_n_3 ;
  wire \KER_bound_reg_1236[31]_i_60_n_3 ;
  wire \KER_bound_reg_1236[31]_i_61_n_3 ;
  wire \KER_bound_reg_1236[31]_i_62_n_3 ;
  wire \KER_bound_reg_1236[31]_i_63_n_3 ;
  wire \KER_bound_reg_1236[31]_i_64_n_3 ;
  wire \KER_bound_reg_1236[31]_i_65_n_3 ;
  wire \KER_bound_reg_1236[31]_i_66_n_3 ;
  wire \KER_bound_reg_1236[31]_i_67_n_3 ;
  wire \KER_bound_reg_1236[31]_i_68_n_3 ;
  wire \KER_bound_reg_1236[31]_i_69_n_3 ;
  wire \KER_bound_reg_1236[31]_i_70_n_3 ;
  wire \KER_bound_reg_1236[31]_i_71_n_3 ;
  wire \KER_bound_reg_1236[31]_i_72_n_3 ;
  wire \KER_bound_reg_1236[31]_i_73_n_3 ;
  wire \KER_bound_reg_1236[31]_i_74_n_3 ;
  wire \KER_bound_reg_1236[31]_i_75_n_3 ;
  wire \KER_bound_reg_1236[31]_i_76_n_3 ;
  wire \KER_bound_reg_1236[31]_i_77_n_3 ;
  wire \KER_bound_reg_1236[31]_i_78_n_3 ;
  wire \KER_bound_reg_1236[31]_i_79_n_3 ;
  wire \KER_bound_reg_1236[31]_i_80_n_3 ;
  wire \KER_bound_reg_1236[31]_i_81_n_3 ;
  wire \KER_bound_reg_1236[31]_i_82_n_3 ;
  wire \KER_bound_reg_1236[31]_i_83_n_3 ;
  wire \KER_bound_reg_1236[31]_i_84_n_3 ;
  wire \KER_bound_reg_1236[31]_i_85_n_3 ;
  wire \KER_bound_reg_1236[31]_i_86_n_3 ;
  wire \KER_bound_reg_1236[31]_i_87_n_3 ;
  wire \KER_bound_reg_1236[31]_i_91_n_3 ;
  wire \KER_bound_reg_1236[31]_i_92_n_3 ;
  wire \KER_bound_reg_1236[31]_i_93_n_3 ;
  wire \KER_bound_reg_1236[31]_i_94_n_3 ;
  wire \KER_bound_reg_1236[31]_i_95_n_3 ;
  wire \KER_bound_reg_1236[31]_i_96_n_3 ;
  wire \KER_bound_reg_1236[31]_i_97_n_3 ;
  wire \KER_bound_reg_1236[31]_i_98_n_3 ;
  wire \KER_bound_reg_1236[31]_i_99_n_3 ;
  wire \KER_bound_reg_1236[3]_i_3_n_3 ;
  wire \KER_bound_reg_1236[3]_i_4_n_3 ;
  wire \KER_bound_reg_1236[3]_i_5_n_3 ;
  wire \KER_bound_reg_1236[3]_i_6_n_3 ;
  wire \KER_bound_reg_1236[3]_i_7_n_3 ;
  wire \KER_bound_reg_1236[3]_i_8_n_3 ;
  wire \KER_bound_reg_1236[3]_i_9_n_3 ;
  wire \KER_bound_reg_1236[7]_i_2_n_3 ;
  wire \KER_bound_reg_1236[7]_i_3_n_3 ;
  wire \KER_bound_reg_1236[7]_i_4_n_3 ;
  wire \KER_bound_reg_1236[7]_i_5_n_3 ;
  wire \KER_bound_reg_1236[7]_i_6_n_3 ;
  wire \KER_bound_reg_1236[7]_i_7_n_3 ;
  wire \KER_bound_reg_1236[7]_i_8_n_3 ;
  wire \KER_bound_reg_1236[7]_i_9_n_3 ;
  wire \KER_bound_reg_1236[8]_i_16_n_3 ;
  wire \KER_bound_reg_1236[8]_i_17_n_3 ;
  wire \KER_bound_reg_1236[8]_i_18_n_3 ;
  wire \KER_bound_reg_1236[8]_i_19_n_3 ;
  wire \KER_bound_reg_1236[8]_i_20_n_3 ;
  wire \KER_bound_reg_1236[8]_i_21_n_3 ;
  wire \KER_bound_reg_1236[8]_i_22_n_3 ;
  wire \KER_bound_reg_1236[8]_i_23_n_3 ;
  wire \KER_bound_reg_1236[8]_i_24_n_3 ;
  wire \KER_bound_reg_1236[8]_i_25_n_3 ;
  wire \KER_bound_reg_1236[8]_i_26_n_3 ;
  wire \KER_bound_reg_1236[8]_i_27_n_3 ;
  wire \KER_bound_reg_1236[8]_i_28_n_3 ;
  wire \KER_bound_reg_1236[8]_i_29_n_3 ;
  wire \KER_bound_reg_1236[8]_i_2_n_3 ;
  wire \KER_bound_reg_1236[8]_i_30_n_3 ;
  wire \KER_bound_reg_1236[8]_i_31_n_3 ;
  wire \KER_bound_reg_1236[8]_i_32_n_3 ;
  wire \KER_bound_reg_1236[8]_i_33_n_3 ;
  wire \KER_bound_reg_1236[8]_i_34_n_3 ;
  wire \KER_bound_reg_1236[8]_i_35_n_3 ;
  wire \KER_bound_reg_1236[8]_i_36_n_3 ;
  wire \KER_bound_reg_1236[8]_i_37_n_3 ;
  wire \KER_bound_reg_1236[8]_i_38_n_3 ;
  wire \KER_bound_reg_1236[8]_i_39_n_3 ;
  wire \KER_bound_reg_1236[8]_i_3_n_3 ;
  wire \KER_bound_reg_1236[8]_i_40_n_3 ;
  wire \KER_bound_reg_1236[8]_i_41_n_3 ;
  wire \KER_bound_reg_1236[8]_i_42_n_3 ;
  wire \KER_bound_reg_1236[8]_i_43_n_3 ;
  wire \KER_bound_reg_1236[8]_i_44_n_3 ;
  wire \KER_bound_reg_1236[8]_i_45_n_3 ;
  wire \KER_bound_reg_1236[8]_i_46_n_3 ;
  wire \KER_bound_reg_1236[8]_i_47_n_3 ;
  wire \KER_bound_reg_1236[8]_i_48_n_3 ;
  wire \KER_bound_reg_1236[8]_i_49_n_3 ;
  wire \KER_bound_reg_1236[8]_i_4_n_3 ;
  wire \KER_bound_reg_1236[8]_i_50_n_3 ;
  wire \KER_bound_reg_1236[8]_i_51_n_3 ;
  wire \KER_bound_reg_1236[8]_i_52_n_3 ;
  wire \KER_bound_reg_1236[8]_i_53_n_3 ;
  wire \KER_bound_reg_1236[8]_i_54_n_3 ;
  wire \KER_bound_reg_1236[8]_i_55_n_3 ;
  wire \KER_bound_reg_1236[8]_i_56_n_3 ;
  wire \KER_bound_reg_1236[8]_i_57_n_3 ;
  wire \KER_bound_reg_1236[8]_i_58_n_3 ;
  wire \KER_bound_reg_1236[8]_i_59_n_3 ;
  wire \KER_bound_reg_1236[8]_i_5_n_3 ;
  wire \KER_bound_reg_1236[8]_i_60_n_3 ;
  wire \KER_bound_reg_1236[8]_i_61_n_3 ;
  wire \KER_bound_reg_1236[8]_i_62_n_3 ;
  wire \KER_bound_reg_1236[8]_i_63_n_3 ;
  wire \KER_bound_reg_1236[8]_i_64_n_3 ;
  wire \KER_bound_reg_1236[8]_i_65_n_3 ;
  wire \KER_bound_reg_1236[8]_i_66_n_3 ;
  wire \KER_bound_reg_1236[8]_i_67_n_3 ;
  wire \KER_bound_reg_1236[8]_i_68_n_3 ;
  wire \KER_bound_reg_1236[8]_i_69_n_3 ;
  wire \KER_bound_reg_1236[8]_i_6_n_3 ;
  wire \KER_bound_reg_1236[8]_i_70_n_3 ;
  wire \KER_bound_reg_1236[8]_i_71_n_3 ;
  wire \KER_bound_reg_1236[8]_i_72_n_3 ;
  wire \KER_bound_reg_1236[8]_i_73_n_3 ;
  wire \KER_bound_reg_1236[8]_i_74_n_3 ;
  wire \KER_bound_reg_1236[8]_i_75_n_3 ;
  wire \KER_bound_reg_1236[8]_i_76_n_3 ;
  wire \KER_bound_reg_1236[8]_i_77_n_3 ;
  wire \KER_bound_reg_1236[8]_i_78_n_3 ;
  wire \KER_bound_reg_1236[8]_i_79_n_3 ;
  wire \KER_bound_reg_1236[8]_i_7_n_3 ;
  wire \KER_bound_reg_1236[8]_i_80_n_3 ;
  wire \KER_bound_reg_1236[8]_i_81_n_3 ;
  wire \KER_bound_reg_1236[8]_i_82_n_3 ;
  wire \KER_bound_reg_1236[8]_i_8_n_3 ;
  wire \KER_bound_reg_1236[8]_i_9_n_3 ;
  wire \KER_bound_reg_1236[9]_i_3_n_3 ;
  wire \KER_bound_reg_1236[9]_i_4_n_3 ;
  wire \KER_bound_reg_1236[9]_i_5_n_3 ;
  wire \KER_bound_reg_1236[9]_i_6_n_3 ;
  wire \KER_bound_reg_1236[9]_i_7_n_3 ;
  wire \KER_bound_reg_1236[9]_i_8_n_3 ;
  wire \KER_bound_reg_1236[9]_i_9_n_3 ;
  wire \KER_bound_reg_1236_reg[13]_i_10_n_10 ;
  wire \KER_bound_reg_1236_reg[13]_i_10_n_3 ;
  wire \KER_bound_reg_1236_reg[13]_i_10_n_4 ;
  wire \KER_bound_reg_1236_reg[13]_i_10_n_5 ;
  wire \KER_bound_reg_1236_reg[13]_i_10_n_6 ;
  wire \KER_bound_reg_1236_reg[13]_i_10_n_7 ;
  wire \KER_bound_reg_1236_reg[13]_i_10_n_8 ;
  wire \KER_bound_reg_1236_reg[13]_i_10_n_9 ;
  wire \KER_bound_reg_1236_reg[13]_i_1_n_3 ;
  wire \KER_bound_reg_1236_reg[13]_i_1_n_4 ;
  wire \KER_bound_reg_1236_reg[13]_i_1_n_5 ;
  wire \KER_bound_reg_1236_reg[13]_i_1_n_6 ;
  wire \KER_bound_reg_1236_reg[17]_i_10_n_10 ;
  wire \KER_bound_reg_1236_reg[17]_i_10_n_3 ;
  wire \KER_bound_reg_1236_reg[17]_i_10_n_4 ;
  wire \KER_bound_reg_1236_reg[17]_i_10_n_5 ;
  wire \KER_bound_reg_1236_reg[17]_i_10_n_6 ;
  wire \KER_bound_reg_1236_reg[17]_i_10_n_7 ;
  wire \KER_bound_reg_1236_reg[17]_i_10_n_8 ;
  wire \KER_bound_reg_1236_reg[17]_i_10_n_9 ;
  wire \KER_bound_reg_1236_reg[17]_i_11_n_10 ;
  wire \KER_bound_reg_1236_reg[17]_i_11_n_3 ;
  wire \KER_bound_reg_1236_reg[17]_i_11_n_4 ;
  wire \KER_bound_reg_1236_reg[17]_i_11_n_5 ;
  wire \KER_bound_reg_1236_reg[17]_i_11_n_6 ;
  wire \KER_bound_reg_1236_reg[17]_i_11_n_7 ;
  wire \KER_bound_reg_1236_reg[17]_i_11_n_8 ;
  wire \KER_bound_reg_1236_reg[17]_i_11_n_9 ;
  wire \KER_bound_reg_1236_reg[17]_i_1_n_3 ;
  wire \KER_bound_reg_1236_reg[17]_i_1_n_4 ;
  wire \KER_bound_reg_1236_reg[17]_i_1_n_5 ;
  wire \KER_bound_reg_1236_reg[17]_i_1_n_6 ;
  wire \KER_bound_reg_1236_reg[21]_i_10_n_10 ;
  wire \KER_bound_reg_1236_reg[21]_i_10_n_3 ;
  wire \KER_bound_reg_1236_reg[21]_i_10_n_4 ;
  wire \KER_bound_reg_1236_reg[21]_i_10_n_5 ;
  wire \KER_bound_reg_1236_reg[21]_i_10_n_6 ;
  wire \KER_bound_reg_1236_reg[21]_i_10_n_7 ;
  wire \KER_bound_reg_1236_reg[21]_i_10_n_8 ;
  wire \KER_bound_reg_1236_reg[21]_i_10_n_9 ;
  wire \KER_bound_reg_1236_reg[21]_i_11_n_10 ;
  wire \KER_bound_reg_1236_reg[21]_i_11_n_3 ;
  wire \KER_bound_reg_1236_reg[21]_i_11_n_4 ;
  wire \KER_bound_reg_1236_reg[21]_i_11_n_5 ;
  wire \KER_bound_reg_1236_reg[21]_i_11_n_6 ;
  wire \KER_bound_reg_1236_reg[21]_i_11_n_7 ;
  wire \KER_bound_reg_1236_reg[21]_i_11_n_8 ;
  wire \KER_bound_reg_1236_reg[21]_i_11_n_9 ;
  wire \KER_bound_reg_1236_reg[21]_i_1_n_3 ;
  wire \KER_bound_reg_1236_reg[21]_i_1_n_4 ;
  wire \KER_bound_reg_1236_reg[21]_i_1_n_5 ;
  wire \KER_bound_reg_1236_reg[21]_i_1_n_6 ;
  wire \KER_bound_reg_1236_reg[21]_i_28_n_10 ;
  wire \KER_bound_reg_1236_reg[21]_i_28_n_3 ;
  wire \KER_bound_reg_1236_reg[21]_i_28_n_4 ;
  wire \KER_bound_reg_1236_reg[21]_i_28_n_5 ;
  wire \KER_bound_reg_1236_reg[21]_i_28_n_6 ;
  wire \KER_bound_reg_1236_reg[21]_i_28_n_7 ;
  wire \KER_bound_reg_1236_reg[21]_i_28_n_8 ;
  wire \KER_bound_reg_1236_reg[21]_i_28_n_9 ;
  wire \KER_bound_reg_1236_reg[21]_i_29_n_10 ;
  wire \KER_bound_reg_1236_reg[21]_i_29_n_3 ;
  wire \KER_bound_reg_1236_reg[21]_i_29_n_4 ;
  wire \KER_bound_reg_1236_reg[21]_i_29_n_5 ;
  wire \KER_bound_reg_1236_reg[21]_i_29_n_6 ;
  wire \KER_bound_reg_1236_reg[21]_i_29_n_7 ;
  wire \KER_bound_reg_1236_reg[21]_i_29_n_8 ;
  wire \KER_bound_reg_1236_reg[21]_i_29_n_9 ;
  wire \KER_bound_reg_1236_reg[21]_i_30_n_10 ;
  wire \KER_bound_reg_1236_reg[21]_i_30_n_3 ;
  wire \KER_bound_reg_1236_reg[21]_i_30_n_4 ;
  wire \KER_bound_reg_1236_reg[21]_i_30_n_5 ;
  wire \KER_bound_reg_1236_reg[21]_i_30_n_6 ;
  wire \KER_bound_reg_1236_reg[21]_i_30_n_7 ;
  wire \KER_bound_reg_1236_reg[21]_i_30_n_8 ;
  wire \KER_bound_reg_1236_reg[21]_i_30_n_9 ;
  wire \KER_bound_reg_1236_reg[21]_i_31_n_10 ;
  wire \KER_bound_reg_1236_reg[21]_i_31_n_3 ;
  wire \KER_bound_reg_1236_reg[21]_i_31_n_4 ;
  wire \KER_bound_reg_1236_reg[21]_i_31_n_5 ;
  wire \KER_bound_reg_1236_reg[21]_i_31_n_6 ;
  wire \KER_bound_reg_1236_reg[21]_i_31_n_7 ;
  wire \KER_bound_reg_1236_reg[21]_i_31_n_8 ;
  wire \KER_bound_reg_1236_reg[21]_i_31_n_9 ;
  wire \KER_bound_reg_1236_reg[21]_i_32_n_10 ;
  wire \KER_bound_reg_1236_reg[21]_i_32_n_3 ;
  wire \KER_bound_reg_1236_reg[21]_i_32_n_4 ;
  wire \KER_bound_reg_1236_reg[21]_i_32_n_5 ;
  wire \KER_bound_reg_1236_reg[21]_i_32_n_6 ;
  wire \KER_bound_reg_1236_reg[21]_i_32_n_7 ;
  wire \KER_bound_reg_1236_reg[21]_i_32_n_8 ;
  wire \KER_bound_reg_1236_reg[21]_i_32_n_9 ;
  wire \KER_bound_reg_1236_reg[21]_i_33_n_10 ;
  wire \KER_bound_reg_1236_reg[21]_i_33_n_3 ;
  wire \KER_bound_reg_1236_reg[21]_i_33_n_4 ;
  wire \KER_bound_reg_1236_reg[21]_i_33_n_5 ;
  wire \KER_bound_reg_1236_reg[21]_i_33_n_6 ;
  wire \KER_bound_reg_1236_reg[21]_i_33_n_7 ;
  wire \KER_bound_reg_1236_reg[21]_i_33_n_8 ;
  wire \KER_bound_reg_1236_reg[21]_i_33_n_9 ;
  wire \KER_bound_reg_1236_reg[25]_i_10_n_10 ;
  wire \KER_bound_reg_1236_reg[25]_i_10_n_3 ;
  wire \KER_bound_reg_1236_reg[25]_i_10_n_4 ;
  wire \KER_bound_reg_1236_reg[25]_i_10_n_5 ;
  wire \KER_bound_reg_1236_reg[25]_i_10_n_6 ;
  wire \KER_bound_reg_1236_reg[25]_i_10_n_7 ;
  wire \KER_bound_reg_1236_reg[25]_i_10_n_8 ;
  wire \KER_bound_reg_1236_reg[25]_i_10_n_9 ;
  wire \KER_bound_reg_1236_reg[25]_i_11_n_10 ;
  wire \KER_bound_reg_1236_reg[25]_i_11_n_3 ;
  wire \KER_bound_reg_1236_reg[25]_i_11_n_4 ;
  wire \KER_bound_reg_1236_reg[25]_i_11_n_5 ;
  wire \KER_bound_reg_1236_reg[25]_i_11_n_6 ;
  wire \KER_bound_reg_1236_reg[25]_i_11_n_7 ;
  wire \KER_bound_reg_1236_reg[25]_i_11_n_8 ;
  wire \KER_bound_reg_1236_reg[25]_i_11_n_9 ;
  wire \KER_bound_reg_1236_reg[25]_i_12_n_10 ;
  wire \KER_bound_reg_1236_reg[25]_i_12_n_3 ;
  wire \KER_bound_reg_1236_reg[25]_i_12_n_4 ;
  wire \KER_bound_reg_1236_reg[25]_i_12_n_5 ;
  wire \KER_bound_reg_1236_reg[25]_i_12_n_6 ;
  wire \KER_bound_reg_1236_reg[25]_i_12_n_7 ;
  wire \KER_bound_reg_1236_reg[25]_i_12_n_8 ;
  wire \KER_bound_reg_1236_reg[25]_i_12_n_9 ;
  wire \KER_bound_reg_1236_reg[25]_i_13_n_10 ;
  wire \KER_bound_reg_1236_reg[25]_i_13_n_3 ;
  wire \KER_bound_reg_1236_reg[25]_i_13_n_4 ;
  wire \KER_bound_reg_1236_reg[25]_i_13_n_5 ;
  wire \KER_bound_reg_1236_reg[25]_i_13_n_6 ;
  wire \KER_bound_reg_1236_reg[25]_i_13_n_7 ;
  wire \KER_bound_reg_1236_reg[25]_i_13_n_8 ;
  wire \KER_bound_reg_1236_reg[25]_i_13_n_9 ;
  wire \KER_bound_reg_1236_reg[25]_i_1_n_3 ;
  wire \KER_bound_reg_1236_reg[25]_i_1_n_4 ;
  wire \KER_bound_reg_1236_reg[25]_i_1_n_5 ;
  wire \KER_bound_reg_1236_reg[25]_i_1_n_6 ;
  wire \KER_bound_reg_1236_reg[25]_i_45_n_10 ;
  wire \KER_bound_reg_1236_reg[25]_i_45_n_3 ;
  wire \KER_bound_reg_1236_reg[25]_i_45_n_4 ;
  wire \KER_bound_reg_1236_reg[25]_i_45_n_5 ;
  wire \KER_bound_reg_1236_reg[25]_i_45_n_6 ;
  wire \KER_bound_reg_1236_reg[25]_i_45_n_7 ;
  wire \KER_bound_reg_1236_reg[25]_i_45_n_8 ;
  wire \KER_bound_reg_1236_reg[25]_i_45_n_9 ;
  wire \KER_bound_reg_1236_reg[25]_i_46_n_10 ;
  wire \KER_bound_reg_1236_reg[25]_i_46_n_3 ;
  wire \KER_bound_reg_1236_reg[25]_i_46_n_4 ;
  wire \KER_bound_reg_1236_reg[25]_i_46_n_5 ;
  wire \KER_bound_reg_1236_reg[25]_i_46_n_6 ;
  wire \KER_bound_reg_1236_reg[25]_i_46_n_7 ;
  wire \KER_bound_reg_1236_reg[25]_i_46_n_8 ;
  wire \KER_bound_reg_1236_reg[25]_i_46_n_9 ;
  wire \KER_bound_reg_1236_reg[25]_i_47_n_10 ;
  wire \KER_bound_reg_1236_reg[25]_i_47_n_3 ;
  wire \KER_bound_reg_1236_reg[25]_i_47_n_4 ;
  wire \KER_bound_reg_1236_reg[25]_i_47_n_5 ;
  wire \KER_bound_reg_1236_reg[25]_i_47_n_6 ;
  wire \KER_bound_reg_1236_reg[25]_i_47_n_7 ;
  wire \KER_bound_reg_1236_reg[25]_i_47_n_8 ;
  wire \KER_bound_reg_1236_reg[25]_i_47_n_9 ;
  wire \KER_bound_reg_1236_reg[25]_i_48_n_10 ;
  wire \KER_bound_reg_1236_reg[25]_i_48_n_3 ;
  wire \KER_bound_reg_1236_reg[25]_i_48_n_4 ;
  wire \KER_bound_reg_1236_reg[25]_i_48_n_5 ;
  wire \KER_bound_reg_1236_reg[25]_i_48_n_6 ;
  wire \KER_bound_reg_1236_reg[25]_i_48_n_7 ;
  wire \KER_bound_reg_1236_reg[25]_i_48_n_8 ;
  wire \KER_bound_reg_1236_reg[25]_i_48_n_9 ;
  wire \KER_bound_reg_1236_reg[25]_i_49_n_10 ;
  wire \KER_bound_reg_1236_reg[25]_i_49_n_3 ;
  wire \KER_bound_reg_1236_reg[25]_i_49_n_4 ;
  wire \KER_bound_reg_1236_reg[25]_i_49_n_5 ;
  wire \KER_bound_reg_1236_reg[25]_i_49_n_6 ;
  wire \KER_bound_reg_1236_reg[25]_i_49_n_7 ;
  wire \KER_bound_reg_1236_reg[25]_i_49_n_8 ;
  wire \KER_bound_reg_1236_reg[25]_i_49_n_9 ;
  wire \KER_bound_reg_1236_reg[25]_i_50_n_10 ;
  wire \KER_bound_reg_1236_reg[25]_i_50_n_3 ;
  wire \KER_bound_reg_1236_reg[25]_i_50_n_4 ;
  wire \KER_bound_reg_1236_reg[25]_i_50_n_5 ;
  wire \KER_bound_reg_1236_reg[25]_i_50_n_6 ;
  wire \KER_bound_reg_1236_reg[25]_i_50_n_7 ;
  wire \KER_bound_reg_1236_reg[25]_i_50_n_8 ;
  wire \KER_bound_reg_1236_reg[25]_i_50_n_9 ;
  wire \KER_bound_reg_1236_reg[29]_i_10_n_10 ;
  wire \KER_bound_reg_1236_reg[29]_i_10_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_10_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_10_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_10_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_10_n_7 ;
  wire \KER_bound_reg_1236_reg[29]_i_10_n_8 ;
  wire \KER_bound_reg_1236_reg[29]_i_10_n_9 ;
  wire \KER_bound_reg_1236_reg[29]_i_11_n_10 ;
  wire \KER_bound_reg_1236_reg[29]_i_11_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_11_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_11_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_11_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_11_n_7 ;
  wire \KER_bound_reg_1236_reg[29]_i_11_n_8 ;
  wire \KER_bound_reg_1236_reg[29]_i_11_n_9 ;
  wire \KER_bound_reg_1236_reg[29]_i_12_n_10 ;
  wire \KER_bound_reg_1236_reg[29]_i_12_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_12_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_12_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_12_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_12_n_7 ;
  wire \KER_bound_reg_1236_reg[29]_i_12_n_8 ;
  wire \KER_bound_reg_1236_reg[29]_i_12_n_9 ;
  wire \KER_bound_reg_1236_reg[29]_i_1_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_1_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_1_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_1_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_37_n_10 ;
  wire \KER_bound_reg_1236_reg[29]_i_37_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_37_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_37_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_37_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_37_n_7 ;
  wire \KER_bound_reg_1236_reg[29]_i_37_n_8 ;
  wire \KER_bound_reg_1236_reg[29]_i_37_n_9 ;
  wire \KER_bound_reg_1236_reg[29]_i_38_n_10 ;
  wire \KER_bound_reg_1236_reg[29]_i_38_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_38_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_38_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_38_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_38_n_7 ;
  wire \KER_bound_reg_1236_reg[29]_i_38_n_8 ;
  wire \KER_bound_reg_1236_reg[29]_i_38_n_9 ;
  wire \KER_bound_reg_1236_reg[29]_i_39_n_10 ;
  wire \KER_bound_reg_1236_reg[29]_i_39_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_39_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_39_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_39_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_39_n_7 ;
  wire \KER_bound_reg_1236_reg[29]_i_39_n_8 ;
  wire \KER_bound_reg_1236_reg[29]_i_39_n_9 ;
  wire \KER_bound_reg_1236_reg[29]_i_40_n_10 ;
  wire \KER_bound_reg_1236_reg[29]_i_40_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_40_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_40_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_40_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_40_n_7 ;
  wire \KER_bound_reg_1236_reg[29]_i_40_n_8 ;
  wire \KER_bound_reg_1236_reg[29]_i_40_n_9 ;
  wire \KER_bound_reg_1236_reg[29]_i_41_n_10 ;
  wire \KER_bound_reg_1236_reg[29]_i_41_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_41_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_41_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_41_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_41_n_7 ;
  wire \KER_bound_reg_1236_reg[29]_i_41_n_8 ;
  wire \KER_bound_reg_1236_reg[29]_i_41_n_9 ;
  wire \KER_bound_reg_1236_reg[29]_i_42_n_10 ;
  wire \KER_bound_reg_1236_reg[29]_i_42_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_42_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_42_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_42_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_42_n_7 ;
  wire \KER_bound_reg_1236_reg[29]_i_42_n_8 ;
  wire \KER_bound_reg_1236_reg[29]_i_42_n_9 ;
  wire \KER_bound_reg_1236_reg[29]_i_43_n_10 ;
  wire \KER_bound_reg_1236_reg[29]_i_43_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_43_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_43_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_43_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_43_n_7 ;
  wire \KER_bound_reg_1236_reg[29]_i_43_n_8 ;
  wire \KER_bound_reg_1236_reg[29]_i_43_n_9 ;
  wire \KER_bound_reg_1236_reg[29]_i_44_n_10 ;
  wire \KER_bound_reg_1236_reg[29]_i_44_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_44_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_44_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_44_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_44_n_7 ;
  wire \KER_bound_reg_1236_reg[29]_i_44_n_8 ;
  wire \KER_bound_reg_1236_reg[29]_i_44_n_9 ;
  wire \KER_bound_reg_1236_reg[29]_i_45_n_10 ;
  wire \KER_bound_reg_1236_reg[29]_i_45_n_3 ;
  wire \KER_bound_reg_1236_reg[29]_i_45_n_4 ;
  wire \KER_bound_reg_1236_reg[29]_i_45_n_5 ;
  wire \KER_bound_reg_1236_reg[29]_i_45_n_6 ;
  wire \KER_bound_reg_1236_reg[29]_i_45_n_7 ;
  wire \KER_bound_reg_1236_reg[29]_i_45_n_8 ;
  wire \KER_bound_reg_1236_reg[29]_i_45_n_9 ;
  wire \KER_bound_reg_1236_reg[2]_i_1_n_3 ;
  wire \KER_bound_reg_1236_reg[2]_i_1_n_4 ;
  wire \KER_bound_reg_1236_reg[2]_i_1_n_5 ;
  wire \KER_bound_reg_1236_reg[2]_i_1_n_6 ;
  wire \KER_bound_reg_1236_reg[2]_i_1_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_15_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_15_n_4 ;
  wire \KER_bound_reg_1236_reg[31]_i_15_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_15_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_15_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_15_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_15_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_1_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_33_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_33_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_33_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_33_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_33_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_34_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_34_n_3 ;
  wire \KER_bound_reg_1236_reg[31]_i_34_n_4 ;
  wire \KER_bound_reg_1236_reg[31]_i_34_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_34_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_34_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_34_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_34_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_35_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_35_n_4 ;
  wire \KER_bound_reg_1236_reg[31]_i_35_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_35_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_35_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_35_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_35_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_36_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_36_n_3 ;
  wire \KER_bound_reg_1236_reg[31]_i_36_n_4 ;
  wire \KER_bound_reg_1236_reg[31]_i_36_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_36_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_36_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_36_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_36_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_37_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_47_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_47_n_3 ;
  wire \KER_bound_reg_1236_reg[31]_i_47_n_4 ;
  wire \KER_bound_reg_1236_reg[31]_i_47_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_47_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_47_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_47_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_47_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_48_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_48_n_4 ;
  wire \KER_bound_reg_1236_reg[31]_i_48_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_48_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_48_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_48_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_48_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_49_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_49_n_3 ;
  wire \KER_bound_reg_1236_reg[31]_i_49_n_4 ;
  wire \KER_bound_reg_1236_reg[31]_i_49_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_49_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_49_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_49_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_49_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_50_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_50_n_3 ;
  wire \KER_bound_reg_1236_reg[31]_i_50_n_4 ;
  wire \KER_bound_reg_1236_reg[31]_i_50_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_50_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_50_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_50_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_50_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_51_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_51_n_3 ;
  wire \KER_bound_reg_1236_reg[31]_i_51_n_4 ;
  wire \KER_bound_reg_1236_reg[31]_i_51_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_51_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_51_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_51_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_51_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_52_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_52_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_52_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_52_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_52_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_53_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_53_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_53_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_5_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_5_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_5_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_5_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_5_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_6_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_6_n_3 ;
  wire \KER_bound_reg_1236_reg[31]_i_6_n_4 ;
  wire \KER_bound_reg_1236_reg[31]_i_6_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_6_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_6_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_6_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_6_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_7_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_7_n_3 ;
  wire \KER_bound_reg_1236_reg[31]_i_7_n_4 ;
  wire \KER_bound_reg_1236_reg[31]_i_7_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_7_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_7_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_7_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_7_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_88_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_88_n_4 ;
  wire \KER_bound_reg_1236_reg[31]_i_88_n_5 ;
  wire \KER_bound_reg_1236_reg[31]_i_88_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_88_n_7 ;
  wire \KER_bound_reg_1236_reg[31]_i_88_n_8 ;
  wire \KER_bound_reg_1236_reg[31]_i_88_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_89_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_89_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_89_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_8_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_8_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_8_n_9 ;
  wire \KER_bound_reg_1236_reg[31]_i_90_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_9_n_10 ;
  wire \KER_bound_reg_1236_reg[31]_i_9_n_6 ;
  wire \KER_bound_reg_1236_reg[31]_i_9_n_9 ;
  wire \KER_bound_reg_1236_reg[3]_i_2_n_10 ;
  wire \KER_bound_reg_1236_reg[3]_i_2_n_3 ;
  wire \KER_bound_reg_1236_reg[3]_i_2_n_4 ;
  wire \KER_bound_reg_1236_reg[3]_i_2_n_5 ;
  wire \KER_bound_reg_1236_reg[3]_i_2_n_6 ;
  wire \KER_bound_reg_1236_reg[3]_i_2_n_7 ;
  wire \KER_bound_reg_1236_reg[3]_i_2_n_8 ;
  wire \KER_bound_reg_1236_reg[3]_i_2_n_9 ;
  wire \KER_bound_reg_1236_reg[7]_i_1_n_3 ;
  wire \KER_bound_reg_1236_reg[7]_i_1_n_4 ;
  wire \KER_bound_reg_1236_reg[7]_i_1_n_5 ;
  wire \KER_bound_reg_1236_reg[7]_i_1_n_6 ;
  wire \KER_bound_reg_1236_reg[8]_i_10_n_10 ;
  wire \KER_bound_reg_1236_reg[8]_i_10_n_3 ;
  wire \KER_bound_reg_1236_reg[8]_i_10_n_4 ;
  wire \KER_bound_reg_1236_reg[8]_i_10_n_5 ;
  wire \KER_bound_reg_1236_reg[8]_i_10_n_6 ;
  wire \KER_bound_reg_1236_reg[8]_i_10_n_7 ;
  wire \KER_bound_reg_1236_reg[8]_i_10_n_8 ;
  wire \KER_bound_reg_1236_reg[8]_i_10_n_9 ;
  wire \KER_bound_reg_1236_reg[8]_i_11_n_10 ;
  wire \KER_bound_reg_1236_reg[8]_i_11_n_3 ;
  wire \KER_bound_reg_1236_reg[8]_i_11_n_4 ;
  wire \KER_bound_reg_1236_reg[8]_i_11_n_5 ;
  wire \KER_bound_reg_1236_reg[8]_i_11_n_6 ;
  wire \KER_bound_reg_1236_reg[8]_i_11_n_7 ;
  wire \KER_bound_reg_1236_reg[8]_i_11_n_8 ;
  wire \KER_bound_reg_1236_reg[8]_i_11_n_9 ;
  wire \KER_bound_reg_1236_reg[8]_i_12_n_10 ;
  wire \KER_bound_reg_1236_reg[8]_i_12_n_3 ;
  wire \KER_bound_reg_1236_reg[8]_i_12_n_4 ;
  wire \KER_bound_reg_1236_reg[8]_i_12_n_5 ;
  wire \KER_bound_reg_1236_reg[8]_i_12_n_6 ;
  wire \KER_bound_reg_1236_reg[8]_i_12_n_7 ;
  wire \KER_bound_reg_1236_reg[8]_i_12_n_8 ;
  wire \KER_bound_reg_1236_reg[8]_i_12_n_9 ;
  wire \KER_bound_reg_1236_reg[8]_i_13_n_10 ;
  wire \KER_bound_reg_1236_reg[8]_i_13_n_3 ;
  wire \KER_bound_reg_1236_reg[8]_i_13_n_4 ;
  wire \KER_bound_reg_1236_reg[8]_i_13_n_5 ;
  wire \KER_bound_reg_1236_reg[8]_i_13_n_6 ;
  wire \KER_bound_reg_1236_reg[8]_i_13_n_7 ;
  wire \KER_bound_reg_1236_reg[8]_i_13_n_8 ;
  wire \KER_bound_reg_1236_reg[8]_i_13_n_9 ;
  wire \KER_bound_reg_1236_reg[8]_i_14_n_10 ;
  wire \KER_bound_reg_1236_reg[8]_i_14_n_3 ;
  wire \KER_bound_reg_1236_reg[8]_i_14_n_4 ;
  wire \KER_bound_reg_1236_reg[8]_i_14_n_5 ;
  wire \KER_bound_reg_1236_reg[8]_i_14_n_6 ;
  wire \KER_bound_reg_1236_reg[8]_i_14_n_7 ;
  wire \KER_bound_reg_1236_reg[8]_i_14_n_8 ;
  wire \KER_bound_reg_1236_reg[8]_i_14_n_9 ;
  wire \KER_bound_reg_1236_reg[8]_i_15_n_10 ;
  wire \KER_bound_reg_1236_reg[8]_i_15_n_3 ;
  wire \KER_bound_reg_1236_reg[8]_i_15_n_4 ;
  wire \KER_bound_reg_1236_reg[8]_i_15_n_5 ;
  wire \KER_bound_reg_1236_reg[8]_i_15_n_6 ;
  wire \KER_bound_reg_1236_reg[8]_i_15_n_7 ;
  wire \KER_bound_reg_1236_reg[8]_i_15_n_8 ;
  wire \KER_bound_reg_1236_reg[8]_i_15_n_9 ;
  wire \KER_bound_reg_1236_reg[8]_i_1_n_3 ;
  wire \KER_bound_reg_1236_reg[8]_i_1_n_4 ;
  wire \KER_bound_reg_1236_reg[8]_i_1_n_5 ;
  wire \KER_bound_reg_1236_reg[8]_i_1_n_6 ;
  wire \KER_bound_reg_1236_reg[8]_i_1_n_7 ;
  wire \KER_bound_reg_1236_reg[8]_i_1_n_8 ;
  wire \KER_bound_reg_1236_reg[8]_i_1_n_9 ;
  wire \KER_bound_reg_1236_reg[9]_i_2_n_10 ;
  wire \KER_bound_reg_1236_reg[9]_i_2_n_3 ;
  wire \KER_bound_reg_1236_reg[9]_i_2_n_4 ;
  wire \KER_bound_reg_1236_reg[9]_i_2_n_5 ;
  wire \KER_bound_reg_1236_reg[9]_i_2_n_6 ;
  wire \KER_bound_reg_1236_reg[9]_i_2_n_7 ;
  wire \KER_bound_reg_1236_reg[9]_i_2_n_8 ;
  wire \KER_bound_reg_1236_reg[9]_i_2_n_9 ;
  wire [31:0]Q;
  wire [3:1]\NLW_KER_bound_reg_1236_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1236_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1236_reg[31]_i_15_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1236_reg[31]_i_33_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1236_reg[31]_i_33_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1236_reg[31]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_KER_bound_reg_1236_reg[31]_i_37_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_1236_reg[31]_i_37_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1236_reg[31]_i_48_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1236_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1236_reg[31]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1236_reg[31]_i_52_CO_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1236_reg[31]_i_52_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_1236_reg[31]_i_53_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1236_reg[31]_i_53_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_1236_reg[31]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1236_reg[31]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_KER_bound_reg_1236_reg[31]_i_88_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_1236_reg[31]_i_89_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1236_reg[31]_i_89_O_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_1236_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_KER_bound_reg_1236_reg[31]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_KER_bound_reg_1236_reg[31]_i_90_CO_UNCONNECTED ;
  wire [3:1]\NLW_KER_bound_reg_1236_reg[31]_i_90_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[13]_i_11 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[13]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[13]_i_12 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[13]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[13]_i_13 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .O(\KER_bound_reg_1236[13]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1236[13]_i_14 
       (.I0(\KER_bound_reg_1236[13]_i_11_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_1236[13]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1236[13]_i_15 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[13]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[13]_i_16 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[13]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[13]_i_17 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .O(\KER_bound_reg_1236[13]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \KER_bound_reg_1236[13]_i_2 
       (.I0(\KER_bound_reg_1236_reg[17]_i_11_n_10 ),
        .I1(\KER_bound_reg_1236_reg[13]_i_10_n_10 ),
        .I2(\KER_bound_reg_1236_reg[9]_i_2_n_7 ),
        .O(\KER_bound_reg_1236[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[13]_i_3 
       (.I0(\KER_bound_reg_1236_reg[8]_i_1_n_7 ),
        .I1(\KER_bound_reg_1236_reg[9]_i_2_n_8 ),
        .O(\KER_bound_reg_1236[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[13]_i_4 
       (.I0(\KER_bound_reg_1236_reg[8]_i_1_n_8 ),
        .I1(\KER_bound_reg_1236_reg[9]_i_2_n_9 ),
        .O(\KER_bound_reg_1236[13]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[13]_i_5 
       (.I0(\KER_bound_reg_1236_reg[8]_i_1_n_9 ),
        .I1(\KER_bound_reg_1236_reg[9]_i_2_n_10 ),
        .O(\KER_bound_reg_1236[13]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h609F9F60)) 
    \KER_bound_reg_1236[13]_i_6 
       (.I0(\KER_bound_reg_1236_reg[9]_i_2_n_7 ),
        .I1(\KER_bound_reg_1236_reg[13]_i_10_n_10 ),
        .I2(\KER_bound_reg_1236_reg[17]_i_11_n_10 ),
        .I3(\KER_bound_reg_1236_reg[17]_i_11_n_9 ),
        .I4(\KER_bound_reg_1236_reg[17]_i_10_n_10 ),
        .O(\KER_bound_reg_1236[13]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_1236[13]_i_7 
       (.I0(\KER_bound_reg_1236_reg[9]_i_2_n_8 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_1_n_7 ),
        .I2(\KER_bound_reg_1236_reg[17]_i_11_n_10 ),
        .I3(\KER_bound_reg_1236_reg[9]_i_2_n_7 ),
        .I4(\KER_bound_reg_1236_reg[13]_i_10_n_10 ),
        .O(\KER_bound_reg_1236[13]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1236[13]_i_8 
       (.I0(\KER_bound_reg_1236_reg[9]_i_2_n_9 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_1_n_8 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_1_n_7 ),
        .I3(\KER_bound_reg_1236_reg[9]_i_2_n_8 ),
        .O(\KER_bound_reg_1236[13]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1236[13]_i_9 
       (.I0(\KER_bound_reg_1236_reg[9]_i_2_n_10 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_1_n_9 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_1_n_8 ),
        .I3(\KER_bound_reg_1236_reg[9]_i_2_n_9 ),
        .O(\KER_bound_reg_1236[13]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[17]_i_12 
       (.I0(\KER_bound_reg_1236_reg[21]_i_30_n_8 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_29_n_10 ),
        .I2(\KER_bound_reg_1236_reg[13]_i_10_n_7 ),
        .O(\KER_bound_reg_1236[17]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[17]_i_13 
       (.I0(\KER_bound_reg_1236_reg[13]_i_10_n_8 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_30_n_9 ),
        .O(\KER_bound_reg_1236[17]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[17]_i_14 
       (.I0(\KER_bound_reg_1236_reg[13]_i_10_n_9 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_30_n_10 ),
        .O(\KER_bound_reg_1236[17]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[17]_i_15 
       (.I0(\KER_bound_reg_1236_reg[13]_i_10_n_10 ),
        .I1(\KER_bound_reg_1236_reg[9]_i_2_n_7 ),
        .O(\KER_bound_reg_1236[17]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[17]_i_16 
       (.I0(\KER_bound_reg_1236_reg[13]_i_10_n_7 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_29_n_10 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_30_n_8 ),
        .I3(\KER_bound_reg_1236_reg[21]_i_30_n_7 ),
        .I4(\KER_bound_reg_1236_reg[21]_i_28_n_10 ),
        .I5(\KER_bound_reg_1236_reg[21]_i_29_n_9 ),
        .O(\KER_bound_reg_1236[17]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_1236[17]_i_17 
       (.I0(\KER_bound_reg_1236_reg[21]_i_30_n_9 ),
        .I1(\KER_bound_reg_1236_reg[13]_i_10_n_8 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_30_n_8 ),
        .I3(\KER_bound_reg_1236_reg[13]_i_10_n_7 ),
        .I4(\KER_bound_reg_1236_reg[21]_i_29_n_10 ),
        .O(\KER_bound_reg_1236[17]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1236[17]_i_18 
       (.I0(\KER_bound_reg_1236_reg[21]_i_30_n_10 ),
        .I1(\KER_bound_reg_1236_reg[13]_i_10_n_9 ),
        .I2(\KER_bound_reg_1236_reg[13]_i_10_n_8 ),
        .I3(\KER_bound_reg_1236_reg[21]_i_30_n_9 ),
        .O(\KER_bound_reg_1236[17]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1236[17]_i_19 
       (.I0(\KER_bound_reg_1236_reg[9]_i_2_n_7 ),
        .I1(\KER_bound_reg_1236_reg[13]_i_10_n_10 ),
        .I2(\KER_bound_reg_1236_reg[13]_i_10_n_9 ),
        .I3(\KER_bound_reg_1236_reg[21]_i_30_n_10 ),
        .O(\KER_bound_reg_1236[17]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[17]_i_2 
       (.I0(\KER_bound_reg_1236_reg[21]_i_11_n_10 ),
        .I1(\KER_bound_reg_1236_reg[17]_i_10_n_7 ),
        .O(\KER_bound_reg_1236[17]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[17]_i_20 
       (.I0(\KER_bound_reg_1236_reg[21]_i_33_n_8 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_32_n_10 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_15_n_7 ),
        .O(\KER_bound_reg_1236[17]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[17]_i_21 
       (.I0(\KER_bound_reg_1236_reg[21]_i_33_n_9 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_11_n_7 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_15_n_8 ),
        .O(\KER_bound_reg_1236[17]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[17]_i_22 
       (.I0(\KER_bound_reg_1236_reg[21]_i_33_n_10 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_11_n_8 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_15_n_9 ),
        .O(\KER_bound_reg_1236[17]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[17]_i_23 
       (.I0(\KER_bound_reg_1236_reg[8]_i_10_n_7 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_11_n_9 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_15_n_10 ),
        .O(\KER_bound_reg_1236[17]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[17]_i_24 
       (.I0(\KER_bound_reg_1236_reg[8]_i_15_n_7 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_32_n_10 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_33_n_8 ),
        .I3(\KER_bound_reg_1236_reg[21]_i_33_n_7 ),
        .I4(\KER_bound_reg_1236_reg[21]_i_31_n_10 ),
        .I5(\KER_bound_reg_1236_reg[21]_i_32_n_9 ),
        .O(\KER_bound_reg_1236[17]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[17]_i_25 
       (.I0(\KER_bound_reg_1236_reg[8]_i_15_n_8 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_11_n_7 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_33_n_9 ),
        .I3(\KER_bound_reg_1236_reg[21]_i_33_n_8 ),
        .I4(\KER_bound_reg_1236_reg[8]_i_15_n_7 ),
        .I5(\KER_bound_reg_1236_reg[21]_i_32_n_10 ),
        .O(\KER_bound_reg_1236[17]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[17]_i_26 
       (.I0(\KER_bound_reg_1236_reg[8]_i_15_n_9 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_11_n_8 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_33_n_10 ),
        .I3(\KER_bound_reg_1236_reg[21]_i_33_n_9 ),
        .I4(\KER_bound_reg_1236_reg[8]_i_15_n_8 ),
        .I5(\KER_bound_reg_1236_reg[8]_i_11_n_7 ),
        .O(\KER_bound_reg_1236[17]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[17]_i_27 
       (.I0(\KER_bound_reg_1236_reg[8]_i_15_n_10 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_11_n_9 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_10_n_7 ),
        .I3(\KER_bound_reg_1236_reg[21]_i_33_n_10 ),
        .I4(\KER_bound_reg_1236_reg[8]_i_15_n_9 ),
        .I5(\KER_bound_reg_1236_reg[8]_i_11_n_8 ),
        .O(\KER_bound_reg_1236[17]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[17]_i_3 
       (.I0(\KER_bound_reg_1236_reg[17]_i_11_n_7 ),
        .I1(\KER_bound_reg_1236_reg[17]_i_10_n_8 ),
        .O(\KER_bound_reg_1236[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[17]_i_4 
       (.I0(\KER_bound_reg_1236_reg[17]_i_11_n_8 ),
        .I1(\KER_bound_reg_1236_reg[17]_i_10_n_9 ),
        .O(\KER_bound_reg_1236[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[17]_i_5 
       (.I0(\KER_bound_reg_1236_reg[17]_i_11_n_9 ),
        .I1(\KER_bound_reg_1236_reg[17]_i_10_n_10 ),
        .O(\KER_bound_reg_1236[17]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1236[17]_i_6 
       (.I0(\KER_bound_reg_1236_reg[17]_i_10_n_7 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_11_n_10 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_11_n_9 ),
        .I3(\KER_bound_reg_1236_reg[21]_i_10_n_10 ),
        .O(\KER_bound_reg_1236[17]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1236[17]_i_7 
       (.I0(\KER_bound_reg_1236_reg[17]_i_10_n_8 ),
        .I1(\KER_bound_reg_1236_reg[17]_i_11_n_7 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_11_n_10 ),
        .I3(\KER_bound_reg_1236_reg[17]_i_10_n_7 ),
        .O(\KER_bound_reg_1236[17]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1236[17]_i_8 
       (.I0(\KER_bound_reg_1236_reg[17]_i_10_n_9 ),
        .I1(\KER_bound_reg_1236_reg[17]_i_11_n_8 ),
        .I2(\KER_bound_reg_1236_reg[17]_i_11_n_7 ),
        .I3(\KER_bound_reg_1236_reg[17]_i_10_n_8 ),
        .O(\KER_bound_reg_1236[17]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1236[17]_i_9 
       (.I0(\KER_bound_reg_1236_reg[17]_i_10_n_10 ),
        .I1(\KER_bound_reg_1236_reg[17]_i_11_n_9 ),
        .I2(\KER_bound_reg_1236_reg[17]_i_11_n_8 ),
        .I3(\KER_bound_reg_1236_reg[17]_i_10_n_9 ),
        .O(\KER_bound_reg_1236[17]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_100 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[21]_i_100_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[21]_i_12 
       (.I0(\KER_bound_reg_1236_reg[25]_i_47_n_8 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_46_n_10 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_28_n_7 ),
        .O(\KER_bound_reg_1236[21]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[21]_i_13 
       (.I0(\KER_bound_reg_1236_reg[25]_i_47_n_9 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_29_n_7 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_28_n_8 ),
        .O(\KER_bound_reg_1236[21]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[21]_i_14 
       (.I0(\KER_bound_reg_1236_reg[25]_i_47_n_10 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_29_n_8 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_28_n_9 ),
        .O(\KER_bound_reg_1236[21]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[21]_i_15 
       (.I0(\KER_bound_reg_1236_reg[21]_i_30_n_7 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_29_n_9 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_28_n_10 ),
        .O(\KER_bound_reg_1236[21]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[21]_i_16 
       (.I0(\KER_bound_reg_1236_reg[21]_i_28_n_7 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_46_n_10 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_47_n_8 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_47_n_7 ),
        .I4(\KER_bound_reg_1236_reg[25]_i_45_n_10 ),
        .I5(\KER_bound_reg_1236_reg[25]_i_46_n_9 ),
        .O(\KER_bound_reg_1236[21]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[21]_i_17 
       (.I0(\KER_bound_reg_1236_reg[21]_i_28_n_8 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_29_n_7 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_47_n_9 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_47_n_8 ),
        .I4(\KER_bound_reg_1236_reg[21]_i_28_n_7 ),
        .I5(\KER_bound_reg_1236_reg[25]_i_46_n_10 ),
        .O(\KER_bound_reg_1236[21]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[21]_i_18 
       (.I0(\KER_bound_reg_1236_reg[21]_i_28_n_9 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_29_n_8 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_47_n_10 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_47_n_9 ),
        .I4(\KER_bound_reg_1236_reg[21]_i_28_n_8 ),
        .I5(\KER_bound_reg_1236_reg[21]_i_29_n_7 ),
        .O(\KER_bound_reg_1236[21]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[21]_i_19 
       (.I0(\KER_bound_reg_1236_reg[21]_i_28_n_10 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_29_n_9 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_30_n_7 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_47_n_10 ),
        .I4(\KER_bound_reg_1236_reg[21]_i_28_n_9 ),
        .I5(\KER_bound_reg_1236_reg[21]_i_29_n_8 ),
        .O(\KER_bound_reg_1236[21]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[21]_i_2 
       (.I0(\KER_bound_reg_1236_reg[21]_i_10_n_7 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_11_n_10 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_12_n_8 ),
        .O(\KER_bound_reg_1236[21]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[21]_i_20 
       (.I0(\KER_bound_reg_1236_reg[25]_i_50_n_8 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_49_n_10 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_31_n_7 ),
        .O(\KER_bound_reg_1236[21]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[21]_i_21 
       (.I0(\KER_bound_reg_1236_reg[25]_i_50_n_9 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_32_n_7 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_31_n_8 ),
        .O(\KER_bound_reg_1236[21]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[21]_i_22 
       (.I0(\KER_bound_reg_1236_reg[25]_i_50_n_10 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_32_n_8 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_31_n_9 ),
        .O(\KER_bound_reg_1236[21]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[21]_i_23 
       (.I0(\KER_bound_reg_1236_reg[21]_i_33_n_7 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_32_n_9 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_31_n_10 ),
        .O(\KER_bound_reg_1236[21]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[21]_i_24 
       (.I0(\KER_bound_reg_1236_reg[21]_i_31_n_7 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_49_n_10 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_50_n_8 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_50_n_7 ),
        .I4(\KER_bound_reg_1236_reg[25]_i_48_n_10 ),
        .I5(\KER_bound_reg_1236_reg[25]_i_49_n_9 ),
        .O(\KER_bound_reg_1236[21]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[21]_i_25 
       (.I0(\KER_bound_reg_1236_reg[21]_i_31_n_8 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_32_n_7 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_50_n_9 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_50_n_8 ),
        .I4(\KER_bound_reg_1236_reg[21]_i_31_n_7 ),
        .I5(\KER_bound_reg_1236_reg[25]_i_49_n_10 ),
        .O(\KER_bound_reg_1236[21]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[21]_i_26 
       (.I0(\KER_bound_reg_1236_reg[21]_i_31_n_9 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_32_n_8 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_50_n_10 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_50_n_9 ),
        .I4(\KER_bound_reg_1236_reg[21]_i_31_n_8 ),
        .I5(\KER_bound_reg_1236_reg[21]_i_32_n_7 ),
        .O(\KER_bound_reg_1236[21]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[21]_i_27 
       (.I0(\KER_bound_reg_1236_reg[21]_i_31_n_10 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_32_n_9 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_33_n_7 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_50_n_10 ),
        .I4(\KER_bound_reg_1236_reg[21]_i_31_n_9 ),
        .I5(\KER_bound_reg_1236_reg[21]_i_32_n_8 ),
        .O(\KER_bound_reg_1236[21]_i_27_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[21]_i_3 
       (.I0(\KER_bound_reg_1236_reg[21]_i_10_n_8 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_11_n_7 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_12_n_9 ),
        .O(\KER_bound_reg_1236[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_34 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I1(Q[5]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1236[21]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_35 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I1(Q[4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1236[21]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_36 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I1(Q[3]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[21]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_37 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I1(Q[2]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1236[21]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_38 
       (.I0(\KER_bound_reg_1236[21]_i_34_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_81_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_39 
       (.I0(\KER_bound_reg_1236[21]_i_35_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_82_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[21]_i_4 
       (.I0(\KER_bound_reg_1236_reg[21]_i_10_n_9 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_11_n_8 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_12_n_10 ),
        .O(\KER_bound_reg_1236[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_40 
       (.I0(\KER_bound_reg_1236[21]_i_36_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_83_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_41 
       (.I0(\KER_bound_reg_1236[21]_i_37_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_84_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_42 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[21]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[21]_i_43 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[21]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[21]_i_44 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .O(\KER_bound_reg_1236[21]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1236[21]_i_45 
       (.I0(\KER_bound_reg_1236[21]_i_42_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_1236[21]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1236[21]_i_46 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[21]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[21]_i_47 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[21]_i_47_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[21]_i_48 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .O(\KER_bound_reg_1236[21]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_49 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1236[21]_i_49_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[21]_i_5 
       (.I0(\KER_bound_reg_1236_reg[21]_i_11_n_9 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_10_n_10 ),
        .O(\KER_bound_reg_1236[21]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_50 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1236[21]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_51 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[21]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_52 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I1(Q[2]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1236[21]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_53 
       (.I0(\KER_bound_reg_1236[21]_i_49_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_85_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_54 
       (.I0(\KER_bound_reg_1236[21]_i_50_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_86_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_55 
       (.I0(\KER_bound_reg_1236[21]_i_51_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_87_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_56 
       (.I0(\KER_bound_reg_1236[21]_i_52_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_88_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_57 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_1236[21]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_58 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_1236[21]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_59 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_1236[21]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[21]_i_6 
       (.I0(\KER_bound_reg_1236_reg[25]_i_12_n_8 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_11_n_10 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_10_n_7 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_10_n_10 ),
        .I4(\KER_bound_reg_1236[25]_i_14_n_3 ),
        .I5(\KER_bound_reg_1236_reg[25]_i_11_n_9 ),
        .O(\KER_bound_reg_1236[21]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_60 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1236[21]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_61 
       (.I0(\KER_bound_reg_1236[21]_i_57_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_89_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_62 
       (.I0(\KER_bound_reg_1236[21]_i_58_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_90_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_63 
       (.I0(\KER_bound_reg_1236[21]_i_59_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_91_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_64 
       (.I0(\KER_bound_reg_1236[21]_i_60_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_92_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_65 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1236[21]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_66 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1236[21]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_67 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1236[21]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_68 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1236[21]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_69 
       (.I0(\KER_bound_reg_1236[21]_i_65_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_93_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[21]_i_7 
       (.I0(\KER_bound_reg_1236_reg[25]_i_12_n_9 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_11_n_7 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_10_n_8 ),
        .I3(\KER_bound_reg_1236_reg[21]_i_10_n_7 ),
        .I4(\KER_bound_reg_1236_reg[25]_i_12_n_8 ),
        .I5(\KER_bound_reg_1236_reg[25]_i_11_n_10 ),
        .O(\KER_bound_reg_1236[21]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_70 
       (.I0(\KER_bound_reg_1236[21]_i_66_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_94_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_71 
       (.I0(\KER_bound_reg_1236[21]_i_67_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_95_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_72 
       (.I0(\KER_bound_reg_1236[21]_i_68_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_96_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_73 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_1236[21]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_74 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_1236[21]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_75 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_1236[21]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[21]_i_76 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1236[21]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_77 
       (.I0(\KER_bound_reg_1236[21]_i_73_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_97_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_78 
       (.I0(\KER_bound_reg_1236[21]_i_74_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_98_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_79 
       (.I0(\KER_bound_reg_1236[21]_i_75_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_99_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[21]_i_8 
       (.I0(\KER_bound_reg_1236_reg[25]_i_12_n_10 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_11_n_8 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_10_n_9 ),
        .I3(\KER_bound_reg_1236_reg[21]_i_10_n_8 ),
        .I4(\KER_bound_reg_1236_reg[25]_i_12_n_9 ),
        .I5(\KER_bound_reg_1236_reg[21]_i_11_n_7 ),
        .O(\KER_bound_reg_1236[21]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[21]_i_80 
       (.I0(\KER_bound_reg_1236[21]_i_76_n_3 ),
        .I1(\KER_bound_reg_1236[21]_i_100_n_3 ),
        .O(\KER_bound_reg_1236[21]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_81 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[21]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_82 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[21]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_83 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[21]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_84 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[21]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_85 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[21]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_86 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[21]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_87 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[21]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_88 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[21]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_89 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[21]_i_89_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_1236[21]_i_9 
       (.I0(\KER_bound_reg_1236_reg[21]_i_10_n_10 ),
        .I1(\KER_bound_reg_1236_reg[21]_i_11_n_9 ),
        .I2(\KER_bound_reg_1236_reg[21]_i_10_n_9 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_12_n_10 ),
        .I4(\KER_bound_reg_1236_reg[21]_i_11_n_8 ),
        .O(\KER_bound_reg_1236[21]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_90 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[21]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_91 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[21]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_92 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[21]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_93 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[21]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_94 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[21]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_95 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[21]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_96 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[21]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_97 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[21]_i_97_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_98 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[21]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[21]_i_99 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[21]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_100 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[25]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_101 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[25]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_102 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[25]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_103 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[25]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_104 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[25]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_105 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[25]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_106 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[25]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_107 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[25]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_108 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[25]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_109 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[25]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_110 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[25]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_111 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[25]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_112 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[25]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_113 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[25]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_114 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[25]_i_114_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_115 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[25]_i_115_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_116 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[25]_i_116_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_117 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[25]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_118 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[25]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_119 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[19]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[25]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_120 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[25]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_121 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[25]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_122 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[25]_i_122_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_14 
       (.I0(\KER_bound_reg_1236_reg[25]_i_12_n_7 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_13_n_10 ),
        .O(\KER_bound_reg_1236[25]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[25]_i_15 
       (.I0(\KER_bound_reg_1236_reg[29]_i_39_n_8 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_38_n_10 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_45_n_7 ),
        .O(\KER_bound_reg_1236[25]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[25]_i_16 
       (.I0(\KER_bound_reg_1236_reg[29]_i_39_n_9 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_46_n_7 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_45_n_8 ),
        .O(\KER_bound_reg_1236[25]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[25]_i_17 
       (.I0(\KER_bound_reg_1236_reg[29]_i_39_n_10 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_46_n_8 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_45_n_9 ),
        .O(\KER_bound_reg_1236[25]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[25]_i_18 
       (.I0(\KER_bound_reg_1236_reg[25]_i_47_n_7 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_46_n_9 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_45_n_10 ),
        .O(\KER_bound_reg_1236[25]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[25]_i_19 
       (.I0(\KER_bound_reg_1236_reg[25]_i_45_n_7 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_38_n_10 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_39_n_8 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_39_n_7 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_37_n_10 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_38_n_9 ),
        .O(\KER_bound_reg_1236[25]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[25]_i_2 
       (.I0(\KER_bound_reg_1236_reg[25]_i_10_n_7 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_11_n_10 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_12_n_8 ),
        .O(\KER_bound_reg_1236[25]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[25]_i_20 
       (.I0(\KER_bound_reg_1236_reg[25]_i_45_n_8 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_46_n_7 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_39_n_9 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_39_n_8 ),
        .I4(\KER_bound_reg_1236_reg[25]_i_45_n_7 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_38_n_10 ),
        .O(\KER_bound_reg_1236[25]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[25]_i_21 
       (.I0(\KER_bound_reg_1236_reg[25]_i_45_n_9 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_46_n_8 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_39_n_10 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_39_n_9 ),
        .I4(\KER_bound_reg_1236_reg[25]_i_45_n_8 ),
        .I5(\KER_bound_reg_1236_reg[25]_i_46_n_7 ),
        .O(\KER_bound_reg_1236[25]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[25]_i_22 
       (.I0(\KER_bound_reg_1236_reg[25]_i_45_n_10 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_46_n_9 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_47_n_7 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_39_n_10 ),
        .I4(\KER_bound_reg_1236_reg[25]_i_45_n_9 ),
        .I5(\KER_bound_reg_1236_reg[25]_i_46_n_8 ),
        .O(\KER_bound_reg_1236[25]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[25]_i_23 
       (.I0(\KER_bound_reg_1236_reg[29]_i_44_n_8 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_43_n_10 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_48_n_7 ),
        .O(\KER_bound_reg_1236[25]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[25]_i_24 
       (.I0(\KER_bound_reg_1236_reg[29]_i_44_n_9 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_49_n_7 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_48_n_8 ),
        .O(\KER_bound_reg_1236[25]_i_24_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[25]_i_25 
       (.I0(\KER_bound_reg_1236_reg[29]_i_44_n_10 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_49_n_8 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_48_n_9 ),
        .O(\KER_bound_reg_1236[25]_i_25_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[25]_i_26 
       (.I0(\KER_bound_reg_1236_reg[25]_i_50_n_7 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_49_n_9 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_48_n_10 ),
        .O(\KER_bound_reg_1236[25]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[25]_i_27 
       (.I0(\KER_bound_reg_1236_reg[25]_i_48_n_7 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_43_n_10 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_44_n_8 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_44_n_7 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_42_n_10 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_43_n_9 ),
        .O(\KER_bound_reg_1236[25]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[25]_i_28 
       (.I0(\KER_bound_reg_1236_reg[25]_i_48_n_8 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_49_n_7 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_44_n_9 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_44_n_8 ),
        .I4(\KER_bound_reg_1236_reg[25]_i_48_n_7 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_43_n_10 ),
        .O(\KER_bound_reg_1236[25]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[25]_i_29 
       (.I0(\KER_bound_reg_1236_reg[25]_i_48_n_9 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_49_n_8 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_44_n_10 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_44_n_9 ),
        .I4(\KER_bound_reg_1236_reg[25]_i_48_n_8 ),
        .I5(\KER_bound_reg_1236_reg[25]_i_49_n_7 ),
        .O(\KER_bound_reg_1236[25]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[25]_i_3 
       (.I0(\KER_bound_reg_1236_reg[25]_i_10_n_8 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_11_n_7 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_12_n_9 ),
        .O(\KER_bound_reg_1236[25]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[25]_i_30 
       (.I0(\KER_bound_reg_1236_reg[25]_i_48_n_10 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_49_n_9 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_50_n_7 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_44_n_10 ),
        .I4(\KER_bound_reg_1236_reg[25]_i_48_n_9 ),
        .I5(\KER_bound_reg_1236_reg[25]_i_49_n_8 ),
        .O(\KER_bound_reg_1236[25]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_31 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1236[25]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[25]_i_32 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[25]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[25]_i_33 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .O(\KER_bound_reg_1236[25]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1236[25]_i_34 
       (.I0(\KER_bound_reg_1236[25]_i_31_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1236[25]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1236[25]_i_35 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[25]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[25]_i_36 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[25]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[25]_i_37 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .O(\KER_bound_reg_1236[25]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_38 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1236[25]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[25]_i_39 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[25]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[25]_i_4 
       (.I0(\KER_bound_reg_1236_reg[25]_i_10_n_9 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_11_n_8 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_12_n_10 ),
        .O(\KER_bound_reg_1236[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[25]_i_40 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .O(\KER_bound_reg_1236[25]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1236[25]_i_41 
       (.I0(\KER_bound_reg_1236[25]_i_38_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1236[25]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1236[25]_i_42 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[25]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[25]_i_43 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[25]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[25]_i_44 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .O(\KER_bound_reg_1236[25]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \KER_bound_reg_1236[25]_i_5 
       (.I0(\KER_bound_reg_1236_reg[25]_i_10_n_10 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_11_n_9 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_12_n_7 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_13_n_10 ),
        .O(\KER_bound_reg_1236[25]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_51 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1236[25]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_52 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1236[25]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_53 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I1(Q[7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1236[25]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_54 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I1(Q[6]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1236[25]_i_54_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_55 
       (.I0(\KER_bound_reg_1236[25]_i_51_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_99_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_55_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_56 
       (.I0(\KER_bound_reg_1236[25]_i_52_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_100_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_56_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_57 
       (.I0(\KER_bound_reg_1236[25]_i_53_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_101_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_58 
       (.I0(\KER_bound_reg_1236[25]_i_54_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_102_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_59 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I1(Q[5]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1236[25]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[25]_i_6 
       (.I0(\KER_bound_reg_1236_reg[29]_i_12_n_8 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_11_n_10 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_10_n_7 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_10_n_10 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_12_n_7 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_11_n_9 ),
        .O(\KER_bound_reg_1236[25]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_60 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I1(Q[4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1236[25]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_61 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I1(Q[3]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[25]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_62 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I1(Q[2]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1236[25]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_63 
       (.I0(\KER_bound_reg_1236[25]_i_59_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_103_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_63_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_64 
       (.I0(\KER_bound_reg_1236[25]_i_60_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_104_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_64_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_65 
       (.I0(\KER_bound_reg_1236[25]_i_61_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_105_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_66 
       (.I0(\KER_bound_reg_1236[25]_i_62_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_106_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_67 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1236[25]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_68 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1236[25]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_69 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1236[25]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[25]_i_7 
       (.I0(\KER_bound_reg_1236_reg[29]_i_12_n_9 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_11_n_7 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_10_n_8 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_10_n_7 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_12_n_8 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_11_n_10 ),
        .O(\KER_bound_reg_1236[25]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_70 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1236[25]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_71 
       (.I0(\KER_bound_reg_1236[25]_i_67_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_107_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_71_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_72 
       (.I0(\KER_bound_reg_1236[25]_i_68_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_108_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_72_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_73 
       (.I0(\KER_bound_reg_1236[25]_i_69_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_109_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_74 
       (.I0(\KER_bound_reg_1236[25]_i_70_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_110_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_75 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_bound_reg_1236[25]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_76 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_1236[25]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_77 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_1236[25]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_78 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_1236[25]_i_78_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_79 
       (.I0(\KER_bound_reg_1236[25]_i_75_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_111_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[25]_i_8 
       (.I0(\KER_bound_reg_1236_reg[29]_i_12_n_10 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_11_n_8 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_10_n_9 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_10_n_8 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_12_n_9 ),
        .I5(\KER_bound_reg_1236_reg[25]_i_11_n_7 ),
        .O(\KER_bound_reg_1236[25]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_80 
       (.I0(\KER_bound_reg_1236[25]_i_76_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_112_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_80_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_81 
       (.I0(\KER_bound_reg_1236[25]_i_77_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_113_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_82 
       (.I0(\KER_bound_reg_1236[25]_i_78_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_114_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_83 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_1236[25]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_84 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_1236[25]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_85 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_1236[25]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_86 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1236[25]_i_86_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_87 
       (.I0(\KER_bound_reg_1236[25]_i_83_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_115_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_87_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_88 
       (.I0(\KER_bound_reg_1236[25]_i_84_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_116_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_88_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_89 
       (.I0(\KER_bound_reg_1236[25]_i_85_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_117_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[25]_i_9 
       (.I0(\KER_bound_reg_1236[25]_i_14_n_3 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_11_n_9 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_10_n_10 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_10_n_9 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_12_n_10 ),
        .I5(\KER_bound_reg_1236_reg[25]_i_11_n_8 ),
        .O(\KER_bound_reg_1236[25]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_90 
       (.I0(\KER_bound_reg_1236[25]_i_86_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_118_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_91 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_bound_reg_1236[25]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_92 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_1236[25]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_93 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_1236[25]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[25]_i_94 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_1236[25]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_95 
       (.I0(\KER_bound_reg_1236[25]_i_91_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_119_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_96 
       (.I0(\KER_bound_reg_1236[25]_i_92_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_120_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_97 
       (.I0(\KER_bound_reg_1236[25]_i_93_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_121_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[25]_i_98 
       (.I0(\KER_bound_reg_1236[25]_i_94_n_3 ),
        .I1(\KER_bound_reg_1236[25]_i_122_n_3 ),
        .O(\KER_bound_reg_1236[25]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[25]_i_99 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[25]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_100 
       (.I0(\KER_bound_reg_1236[29]_i_96_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_144_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_100_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_101 
       (.I0(\KER_bound_reg_1236[29]_i_97_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_145_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[29]_i_102 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_bound_reg_1236[29]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_103 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_bound_reg_1236[29]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_104 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_bound_reg_1236[29]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_105 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_bound_reg_1236[29]_i_105_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_106 
       (.I0(\KER_bound_reg_1236[29]_i_102_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_146_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_106_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_107 
       (.I0(\KER_bound_reg_1236[29]_i_103_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_147_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_107_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_108 
       (.I0(\KER_bound_reg_1236[29]_i_104_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_148_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_108_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_109 
       (.I0(\KER_bound_reg_1236[29]_i_105_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_149_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[29]_i_110 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_bound_reg_1236[29]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[29]_i_111 
       (.I0(Q[24]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_bound_reg_1236[29]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[29]_i_112 
       (.I0(Q[23]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_bound_reg_1236[29]_i_112_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[29]_i_113 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_bound_reg_1236[29]_i_113_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_114 
       (.I0(\KER_bound_reg_1236[29]_i_110_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_150_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_114_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_115 
       (.I0(\KER_bound_reg_1236[29]_i_111_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_151_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_116 
       (.I0(\KER_bound_reg_1236[29]_i_112_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_152_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_116_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_117 
       (.I0(\KER_bound_reg_1236[29]_i_113_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_153_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_118 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[29]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_119 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[29]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_120 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[29]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_121 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[29]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_122 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[29]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_123 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[29]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_124 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[29]_i_124_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_125 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[29]_i_125_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_126 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[29]_i_126_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_127 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[29]_i_127_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_128 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[29]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_129 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[29]_i_129_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_13 
       (.I0(\KER_bound_reg_1236_reg[31]_i_36_n_8 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_34_n_10 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_37_n_7 ),
        .O(\KER_bound_reg_1236[29]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_130 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[27]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[29]_i_130_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_131 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[29]_i_131_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_132 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[25]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[29]_i_132_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_133 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[24]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[29]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_134 
       (.I0(Q[23]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[29]_i_134_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_135 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[29]_i_135_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_136 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[29]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_137 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[29]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_138 
       (.I0(Q[23]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[29]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_139 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[29]_i_139_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_14 
       (.I0(\KER_bound_reg_1236_reg[31]_i_36_n_9 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_38_n_7 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_37_n_8 ),
        .O(\KER_bound_reg_1236[29]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_140 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[29]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_141 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[29]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_142 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[29]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_143 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[29]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_144 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[29]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_145 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[29]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_146 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[29]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_147 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[29]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_148 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[21]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[29]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_149 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[29]_i_149_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_15 
       (.I0(\KER_bound_reg_1236_reg[31]_i_36_n_10 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_38_n_8 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_37_n_9 ),
        .O(\KER_bound_reg_1236[29]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_150 
       (.I0(Q[27]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[26]),
        .I3(Q[25]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[29]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_151 
       (.I0(Q[26]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[29]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_152 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[29]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[29]_i_153 
       (.I0(Q[24]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[29]_i_153_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_16 
       (.I0(\KER_bound_reg_1236_reg[29]_i_39_n_7 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_38_n_9 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_37_n_10 ),
        .O(\KER_bound_reg_1236[29]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_17 
       (.I0(\KER_bound_reg_1236_reg[29]_i_37_n_7 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_34_n_10 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_36_n_8 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_36_n_7 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_35_n_10 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_34_n_9 ),
        .O(\KER_bound_reg_1236[29]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_18 
       (.I0(\KER_bound_reg_1236_reg[29]_i_37_n_8 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_38_n_7 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_36_n_9 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_36_n_8 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_37_n_7 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_34_n_10 ),
        .O(\KER_bound_reg_1236[29]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_19 
       (.I0(\KER_bound_reg_1236_reg[29]_i_37_n_9 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_38_n_8 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_36_n_10 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_36_n_9 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_37_n_8 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_38_n_7 ),
        .O(\KER_bound_reg_1236[29]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_2 
       (.I0(\KER_bound_reg_1236_reg[29]_i_10_n_7 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_6_n_8 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_7_n_8 ),
        .O(\KER_bound_reg_1236[29]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_20 
       (.I0(\KER_bound_reg_1236_reg[29]_i_37_n_10 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_38_n_9 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_39_n_7 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_36_n_10 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_37_n_9 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_38_n_8 ),
        .O(\KER_bound_reg_1236[29]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_21 
       (.I0(\KER_bound_reg_1236_reg[29]_i_40_n_8 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_41_n_10 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_42_n_7 ),
        .O(\KER_bound_reg_1236[29]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_22 
       (.I0(\KER_bound_reg_1236_reg[29]_i_40_n_9 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_43_n_7 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_42_n_8 ),
        .O(\KER_bound_reg_1236[29]_i_22_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_23 
       (.I0(\KER_bound_reg_1236_reg[29]_i_40_n_10 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_43_n_8 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_42_n_9 ),
        .O(\KER_bound_reg_1236[29]_i_23_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_24 
       (.I0(\KER_bound_reg_1236_reg[29]_i_44_n_7 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_43_n_9 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_42_n_10 ),
        .O(\KER_bound_reg_1236[29]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_25 
       (.I0(\KER_bound_reg_1236_reg[29]_i_42_n_7 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_41_n_10 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_40_n_8 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_40_n_7 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_45_n_10 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_41_n_9 ),
        .O(\KER_bound_reg_1236[29]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_26 
       (.I0(\KER_bound_reg_1236_reg[29]_i_42_n_8 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_43_n_7 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_40_n_9 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_40_n_8 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_42_n_7 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_41_n_10 ),
        .O(\KER_bound_reg_1236[29]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_27 
       (.I0(\KER_bound_reg_1236_reg[29]_i_42_n_9 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_43_n_8 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_40_n_10 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_40_n_9 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_42_n_8 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_43_n_7 ),
        .O(\KER_bound_reg_1236[29]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_28 
       (.I0(\KER_bound_reg_1236_reg[29]_i_42_n_10 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_43_n_9 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_44_n_7 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_40_n_10 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_42_n_9 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_43_n_8 ),
        .O(\KER_bound_reg_1236[29]_i_28_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_29 
       (.I0(\KER_bound_reg_1236_reg[31]_i_51_n_8 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_50_n_10 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_13_n_7 ),
        .O(\KER_bound_reg_1236[29]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_3 
       (.I0(\KER_bound_reg_1236_reg[29]_i_10_n_8 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_6_n_9 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_7_n_9 ),
        .O(\KER_bound_reg_1236[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[29]_i_30 
       (.I0(\KER_bound_reg_1236_reg[25]_i_13_n_8 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_51_n_9 ),
        .O(\KER_bound_reg_1236[29]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[29]_i_31 
       (.I0(\KER_bound_reg_1236_reg[25]_i_13_n_9 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_51_n_10 ),
        .O(\KER_bound_reg_1236[29]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[29]_i_32 
       (.I0(\KER_bound_reg_1236_reg[25]_i_13_n_10 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_12_n_7 ),
        .O(\KER_bound_reg_1236[29]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_33 
       (.I0(\KER_bound_reg_1236_reg[25]_i_13_n_7 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_50_n_10 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_51_n_8 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_51_n_7 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_49_n_10 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_50_n_9 ),
        .O(\KER_bound_reg_1236[29]_i_33_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_1236[29]_i_34 
       (.I0(\KER_bound_reg_1236_reg[31]_i_51_n_9 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_13_n_8 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_51_n_8 ),
        .I3(\KER_bound_reg_1236_reg[25]_i_13_n_7 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_50_n_10 ),
        .O(\KER_bound_reg_1236[29]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1236[29]_i_35 
       (.I0(\KER_bound_reg_1236_reg[31]_i_51_n_10 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_13_n_9 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_13_n_8 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_51_n_9 ),
        .O(\KER_bound_reg_1236[29]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1236[29]_i_36 
       (.I0(\KER_bound_reg_1236_reg[25]_i_12_n_7 ),
        .I1(\KER_bound_reg_1236_reg[25]_i_13_n_10 ),
        .I2(\KER_bound_reg_1236_reg[25]_i_13_n_9 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_51_n_10 ),
        .O(\KER_bound_reg_1236[29]_i_36_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_4 
       (.I0(\KER_bound_reg_1236_reg[29]_i_10_n_9 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_6_n_10 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_7_n_10 ),
        .O(\KER_bound_reg_1236[29]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_46 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_1236[29]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_47 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_1236[29]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_48 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_1236[29]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_49 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1236[29]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[29]_i_5 
       (.I0(\KER_bound_reg_1236_reg[29]_i_10_n_10 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_11_n_9 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_12_n_7 ),
        .O(\KER_bound_reg_1236[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_50 
       (.I0(\KER_bound_reg_1236[29]_i_46_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_118_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_51 
       (.I0(\KER_bound_reg_1236[29]_i_47_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_119_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_52 
       (.I0(\KER_bound_reg_1236[29]_i_48_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_120_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_53 
       (.I0(\KER_bound_reg_1236[29]_i_49_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_121_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_54 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I1(Q[9]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1236[29]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_55 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I1(Q[8]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1236[29]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_56 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I1(Q[7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1236[29]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_57 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I1(Q[6]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1236[29]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_58 
       (.I0(\KER_bound_reg_1236[29]_i_54_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_122_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_59 
       (.I0(\KER_bound_reg_1236[29]_i_55_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_123_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_6 
       (.I0(\KER_bound_reg_1236_reg[31]_i_7_n_8 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_6_n_8 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_10_n_7 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_5_n_10 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_7_n_7 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_6_n_7 ),
        .O(\KER_bound_reg_1236[29]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_60 
       (.I0(\KER_bound_reg_1236[29]_i_56_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_124_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_61 
       (.I0(\KER_bound_reg_1236[29]_i_57_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_125_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_62 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_1236[29]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_63 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_1236[29]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_64 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_1236[29]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_65 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1236[29]_i_65_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_66 
       (.I0(\KER_bound_reg_1236[29]_i_62_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_126_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_66_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_67 
       (.I0(\KER_bound_reg_1236[29]_i_63_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_127_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_68 
       (.I0(\KER_bound_reg_1236[29]_i_64_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_128_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_69 
       (.I0(\KER_bound_reg_1236[29]_i_65_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_129_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_7 
       (.I0(\KER_bound_reg_1236_reg[31]_i_7_n_9 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_6_n_9 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_10_n_8 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_10_n_7 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_7_n_8 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_6_n_8 ),
        .O(\KER_bound_reg_1236[29]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[29]_i_70 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[24]),
        .I5(Q[26]),
        .O(\KER_bound_reg_1236[29]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[29]_i_71 
       (.I0(Q[24]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[23]),
        .I5(Q[25]),
        .O(\KER_bound_reg_1236[29]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[29]_i_72 
       (.I0(Q[23]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[22]),
        .I5(Q[24]),
        .O(\KER_bound_reg_1236[29]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[29]_i_73 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_bound_reg_1236[29]_i_73_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_74 
       (.I0(\KER_bound_reg_1236[29]_i_70_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_130_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_74_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_75 
       (.I0(\KER_bound_reg_1236[29]_i_71_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_131_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_76 
       (.I0(\KER_bound_reg_1236[29]_i_72_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_132_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_77 
       (.I0(\KER_bound_reg_1236[29]_i_73_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_133_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[29]_i_78 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_bound_reg_1236[29]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_79 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_bound_reg_1236[29]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_8 
       (.I0(\KER_bound_reg_1236_reg[31]_i_7_n_10 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_6_n_10 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_10_n_9 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_10_n_8 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_7_n_9 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_6_n_9 ),
        .O(\KER_bound_reg_1236[29]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_80 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_bound_reg_1236[29]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_81 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_bound_reg_1236[29]_i_81_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_82 
       (.I0(\KER_bound_reg_1236[29]_i_78_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_134_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_83 
       (.I0(\KER_bound_reg_1236[29]_i_79_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_135_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_84 
       (.I0(\KER_bound_reg_1236[29]_i_80_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_136_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_85 
       (.I0(\KER_bound_reg_1236[29]_i_81_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_137_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[29]_i_86 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[22]),
        .O(\KER_bound_reg_1236[29]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_87 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(\KER_bound_reg_1236[29]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_88 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_bound_reg_1236[29]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_89 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_bound_reg_1236[29]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[29]_i_9 
       (.I0(\KER_bound_reg_1236_reg[29]_i_12_n_7 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_11_n_9 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_10_n_10 ),
        .I3(\KER_bound_reg_1236_reg[29]_i_10_n_9 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_7_n_10 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_6_n_10 ),
        .O(\KER_bound_reg_1236[29]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_90 
       (.I0(\KER_bound_reg_1236[29]_i_86_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_138_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_90_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_91 
       (.I0(\KER_bound_reg_1236[29]_i_87_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_139_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_91_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_92 
       (.I0(\KER_bound_reg_1236[29]_i_88_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_140_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_92_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_93 
       (.I0(\KER_bound_reg_1236[29]_i_89_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_141_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_94 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_bound_reg_1236[29]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_95 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_1236[29]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_96 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_1236[29]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[29]_i_97 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_1236[29]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_98 
       (.I0(\KER_bound_reg_1236[29]_i_94_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_142_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_98_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[29]_i_99 
       (.I0(\KER_bound_reg_1236[29]_i_95_n_3 ),
        .I1(\KER_bound_reg_1236[29]_i_143_n_3 ),
        .O(\KER_bound_reg_1236[29]_i_99_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[2]_i_2 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[2]_i_3 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[2]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[2]_i_4 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .O(\KER_bound_reg_1236[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1236[2]_i_5 
       (.I0(\KER_bound_reg_1236[2]_i_2_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_1236[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1236[2]_i_6 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[2]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[2]_i_7 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[2]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[2]_i_8 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .O(\KER_bound_reg_1236[2]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[31]_i_10 
       (.I0(\KER_bound_reg_1236_reg[31]_i_33_n_10 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_34_n_8 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_35_n_9 ),
        .O(\KER_bound_reg_1236[31]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_100 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [25]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [26]),
        .O(\KER_bound_reg_1236[31]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_101 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [25]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [26]),
        .O(\KER_bound_reg_1236[31]_i_101_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1236[31]_i_102 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .I2(\KER_bound_reg_1236[31]_i_170_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_102_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_103 
       (.I0(\KER_bound_reg_1236[31]_i_99_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_171_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_103_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_104 
       (.I0(\KER_bound_reg_1236[31]_i_100_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_172_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_104_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_105 
       (.I0(\KER_bound_reg_1236[31]_i_101_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_173_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_106 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .O(\KER_bound_reg_1236[31]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_107 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .O(\KER_bound_reg_1236[31]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_108 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .O(\KER_bound_reg_1236[31]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_109 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .O(\KER_bound_reg_1236[31]_i_109_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[31]_i_11 
       (.I0(\KER_bound_reg_1236_reg[31]_i_36_n_7 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_34_n_9 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_35_n_10 ),
        .O(\KER_bound_reg_1236[31]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_110 
       (.I0(\KER_bound_reg_1236[31]_i_106_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_174_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_110_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_111 
       (.I0(\KER_bound_reg_1236[31]_i_107_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_175_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_111_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_112 
       (.I0(\KER_bound_reg_1236[31]_i_108_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_176_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_112_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_113 
       (.I0(\KER_bound_reg_1236[31]_i_109_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_177_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_114 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [25]),
        .O(\KER_bound_reg_1236[31]_i_114_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[31]_i_115 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [25]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [26]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[31]_i_115_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[31]_i_116 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .O(\KER_bound_reg_1236[31]_i_116_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1236[31]_i_117 
       (.I0(\KER_bound_reg_1236[31]_i_114_n_3 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [26]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [25]),
        .O(\KER_bound_reg_1236[31]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1236[31]_i_118 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [26]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [25]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[31]_i_118_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[31]_i_119 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [25]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[31]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_12 
       (.I0(\KER_bound_reg_1236_reg[31]_i_33_n_9 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_35_n_8 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_34_n_7 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_33_n_8 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_35_n_7 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_37_n_10 ),
        .O(\KER_bound_reg_1236[31]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[31]_i_120 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .O(\KER_bound_reg_1236[31]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_121 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .I1(Q[5]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1236[31]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_122 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .I1(Q[4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1236[31]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_123 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .I1(Q[3]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[31]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_124 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .I1(Q[2]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1236[31]_i_124_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_125 
       (.I0(\KER_bound_reg_1236[31]_i_121_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_178_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_125_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_126 
       (.I0(\KER_bound_reg_1236[31]_i_122_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_179_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_126_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_127 
       (.I0(\KER_bound_reg_1236[31]_i_123_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_180_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_127_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_128 
       (.I0(\KER_bound_reg_1236[31]_i_124_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_181_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_129 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .O(\KER_bound_reg_1236[31]_i_129_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_13 
       (.I0(\KER_bound_reg_1236_reg[31]_i_35_n_9 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_34_n_8 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_33_n_10 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_33_n_9 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_35_n_8 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_34_n_7 ),
        .O(\KER_bound_reg_1236[31]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_130 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .O(\KER_bound_reg_1236[31]_i_130_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1236[31]_i_131 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I2(\KER_bound_reg_1236[31]_i_182_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_131_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_132 
       (.I0(\KER_bound_reg_1236[31]_i_129_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_183_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_132_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_133 
       (.I0(\KER_bound_reg_1236[31]_i_130_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_184_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_133_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_134 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .I1(Q[10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1236[31]_i_134_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1236[31]_i_135 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I2(\KER_bound_reg_1236[31]_i_185_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_135_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_136 
       (.I0(\KER_bound_reg_1236[31]_i_134_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_186_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1236[31]_i_137 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [27]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [28]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [29]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[31]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_138 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [28]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [27]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [29]),
        .O(\KER_bound_reg_1236[31]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1236[31]_i_139 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[21]),
        .I3(Q[20]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[31]_i_139_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_14 
       (.I0(\KER_bound_reg_1236_reg[31]_i_35_n_10 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_34_n_9 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_36_n_7 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_33_n_10 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_35_n_9 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_34_n_8 ),
        .O(\KER_bound_reg_1236[31]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_140 
       (.I0(Q[21]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[20]),
        .I3(Q[19]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[31]_i_140_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_141 
       (.I0(Q[20]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[31]_i_141_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_142 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[31]_i_142_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_143 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[13]),
        .I3(Q[12]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[31]_i_143_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_144 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[31]_i_144_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_145 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[31]_i_145_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1236[31]_i_146 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[31]_i_146_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_147 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[31]_i_147_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_148 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[31]_i_148_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_149 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .O(\KER_bound_reg_1236[31]_i_149_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_150 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[18]),
        .I3(Q[17]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[31]_i_150_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_151 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[31]_i_151_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_152 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[16]),
        .I3(Q[15]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[31]_i_152_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_153 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[31]_i_153_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1236[31]_i_154 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .O(\KER_bound_reg_1236[31]_i_154_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[31]_i_155 
       (.I0(Q[28]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[29]),
        .O(\KER_bound_reg_1236[31]_i_155_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[31]_i_156 
       (.I0(Q[27]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[26]),
        .I5(Q[28]),
        .O(\KER_bound_reg_1236[31]_i_156_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_157 
       (.I0(Q[26]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[27]),
        .I5(Q[25]),
        .O(\KER_bound_reg_1236[31]_i_157_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_bound_reg_1236[31]_i_158 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[31]),
        .I2(\KER_bound_reg_1236[31]_i_187_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_158_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_159 
       (.I0(\KER_bound_reg_1236[31]_i_155_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_188_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_159_n_3 ));
  LUT6 #(
    .INIT(64'h4CB3807FB34C7F80)) 
    \KER_bound_reg_1236[31]_i_16 
       (.I0(\KER_bound_reg_1236[31]_i_45_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [27]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [28]),
        .I3(\KER_bound_reg_1236[31]_i_46_n_3 ),
        .I4(Q[2]),
        .I5(\KER_bound_reg_1236_reg[31]_i_15_n_9 ),
        .O(\KER_bound_reg_1236[31]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_160 
       (.I0(\KER_bound_reg_1236[31]_i_156_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_189_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_160_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_161 
       (.I0(\KER_bound_reg_1236[31]_i_157_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_190_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_161_n_3 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \KER_bound_reg_1236[31]_i_162 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\KER_bound_reg_1236[31]_i_162_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1236[31]_i_163 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(\KER_bound_reg_1236[31]_i_191_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_163_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_164 
       (.I0(\KER_bound_reg_1236[31]_i_162_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_192_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_164_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1236[31]_i_165 
       (.I0(Q[28]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(\KER_bound_reg_1236[31]_i_193_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_165_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_166 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1236[31]_i_166_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_167 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1236[31]_i_167_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_168 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1236[31]_i_168_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_169 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1236[31]_i_169_n_3 ));
  LUT5 #(
    .INIT(32'h87777888)) 
    \KER_bound_reg_1236[31]_i_17 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [27]),
        .I4(\KER_bound_reg_1236_reg[31]_i_15_n_10 ),
        .O(\KER_bound_reg_1236[31]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_bound_reg_1236[31]_i_170 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [25]),
        .O(\KER_bound_reg_1236[31]_i_170_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_171 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [25]),
        .O(\KER_bound_reg_1236[31]_i_171_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_172 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [25]),
        .O(\KER_bound_reg_1236[31]_i_172_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_173 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [26]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [25]),
        .O(\KER_bound_reg_1236[31]_i_173_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_174 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1236[31]_i_174_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_175 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1236[31]_i_175_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_176 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1236[31]_i_176_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_177 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1236[31]_i_177_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_178 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1236[31]_i_178_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_179 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1236[31]_i_179_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_bound_reg_1236[31]_i_18 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [27]),
        .I1(Q[0]),
        .I2(\KER_bound_reg_1236_reg[29]_i_11_n_7 ),
        .O(\KER_bound_reg_1236[31]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_180 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1236[31]_i_180_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_181 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1236[31]_i_181_n_3 ));
  LUT6 #(
    .INIT(64'h1C8FAF0F807FFFFF)) 
    \KER_bound_reg_1236[31]_i_182 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1236[31]_i_182_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_183 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1236[31]_i_183_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_184 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [21]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [23]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [22]),
        .O(\KER_bound_reg_1236[31]_i_184_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1236[31]_i_185 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I2(Q[12]),
        .I3(Q[11]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1236[31]_i_185_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_186 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .O(\KER_bound_reg_1236[31]_i_186_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1236[31]_i_187 
       (.I0(Q[28]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I2(Q[30]),
        .I3(Q[29]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[31]_i_187_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_188 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[30]),
        .I2(Q[29]),
        .I3(Q[28]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[31]_i_188_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_189 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(Q[27]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[31]_i_189_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[31]_i_19 
       (.I0(\KER_bound_reg_1236_reg[31]_i_47_n_8 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_48_n_10 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_49_n_7 ),
        .O(\KER_bound_reg_1236[31]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_190 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[31]_i_190_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1236[31]_i_191 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[24]),
        .I3(Q[23]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[31]_i_191_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[31]_i_192 
       (.I0(Q[24]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[31]_i_192_n_3 ));
  LUT6 #(
    .INIT(64'h1A8FCF0F807FFFFF)) 
    \KER_bound_reg_1236[31]_i_193 
       (.I0(Q[25]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[31]_i_193_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[31]_i_2 
       (.I0(\KER_bound_reg_1236_reg[31]_i_5_n_10 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_6_n_7 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_7_n_7 ),
        .O(\KER_bound_reg_1236[31]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[31]_i_20 
       (.I0(\KER_bound_reg_1236_reg[31]_i_47_n_9 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_50_n_7 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_49_n_8 ),
        .O(\KER_bound_reg_1236[31]_i_20_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[31]_i_21 
       (.I0(\KER_bound_reg_1236_reg[31]_i_47_n_10 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_50_n_8 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_49_n_9 ),
        .O(\KER_bound_reg_1236[31]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[31]_i_22 
       (.I0(\KER_bound_reg_1236_reg[31]_i_51_n_7 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_50_n_9 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_49_n_10 ),
        .O(\KER_bound_reg_1236[31]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_23 
       (.I0(\KER_bound_reg_1236_reg[31]_i_49_n_7 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_48_n_10 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_47_n_8 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_47_n_7 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_52_n_10 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_48_n_9 ),
        .O(\KER_bound_reg_1236[31]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_24 
       (.I0(\KER_bound_reg_1236_reg[31]_i_49_n_8 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_50_n_7 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_47_n_9 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_47_n_8 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_49_n_7 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_48_n_10 ),
        .O(\KER_bound_reg_1236[31]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_25 
       (.I0(\KER_bound_reg_1236_reg[31]_i_49_n_9 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_50_n_8 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_47_n_10 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_47_n_9 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_49_n_8 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_50_n_7 ),
        .O(\KER_bound_reg_1236[31]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_26 
       (.I0(\KER_bound_reg_1236_reg[31]_i_49_n_10 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_50_n_9 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_51_n_7 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_47_n_10 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_49_n_9 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_50_n_8 ),
        .O(\KER_bound_reg_1236[31]_i_26_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[31]_i_27 
       (.I0(\KER_bound_reg_1236_reg[31]_i_47_n_7 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_48_n_9 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_52_n_10 ),
        .O(\KER_bound_reg_1236[31]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_28 
       (.I0(\KER_bound_reg_1236_reg[31]_i_53_n_10 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_52_n_9 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_48_n_8 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_53_n_9 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_52_n_8 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_48_n_7 ),
        .O(\KER_bound_reg_1236[31]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_29 
       (.I0(\KER_bound_reg_1236_reg[31]_i_52_n_10 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_48_n_9 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_47_n_7 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_53_n_10 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_52_n_9 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_48_n_8 ),
        .O(\KER_bound_reg_1236[31]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_3 
       (.I0(\KER_bound_reg_1236_reg[31]_i_5_n_9 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_8_n_10 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_9_n_10 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_5_n_8 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_8_n_9 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_9_n_9 ),
        .O(\KER_bound_reg_1236[31]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \KER_bound_reg_1236[31]_i_30 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [30]),
        .I2(\KER_bound_reg_1236_reg[31]_i_15_n_8 ),
        .O(\KER_bound_reg_1236[31]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h7F80807F807F7F80)) 
    \KER_bound_reg_1236[31]_i_31 
       (.I0(\KER_bound_reg_1236_reg[31]_i_15_n_8 ),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_bound_reg_1236[31]_i_54_n_3 ),
        .I4(\KER_bound_reg_1236[31]_i_55_n_3 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_15_n_7 ),
        .O(\KER_bound_reg_1236[31]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    \KER_bound_reg_1236[31]_i_32 
       (.I0(\KER_bound_reg_1236_reg[31]_i_15_n_8 ),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [30]),
        .I2(Q[0]),
        .I3(\KER_bound_reg_1236[31]_i_56_n_3 ),
        .I4(\KER_bound_reg_1236[31]_i_57_n_3 ),
        .I5(\KER_bound_reg_1236[31]_i_58_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_32_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[31]_i_38 
       (.I0(\KER_bound_reg_1236_reg[31]_i_88_n_9 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_41_n_7 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_45_n_8 ),
        .O(\KER_bound_reg_1236[31]_i_38_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[31]_i_39 
       (.I0(\KER_bound_reg_1236_reg[31]_i_88_n_10 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_41_n_8 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_45_n_9 ),
        .O(\KER_bound_reg_1236[31]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_4 
       (.I0(\KER_bound_reg_1236_reg[31]_i_7_n_7 ),
        .I1(\KER_bound_reg_1236_reg[31]_i_6_n_7 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_5_n_10 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_5_n_9 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_8_n_10 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_9_n_10 ),
        .O(\KER_bound_reg_1236[31]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[31]_i_40 
       (.I0(\KER_bound_reg_1236_reg[29]_i_40_n_7 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_41_n_9 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_45_n_10 ),
        .O(\KER_bound_reg_1236[31]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_41 
       (.I0(\KER_bound_reg_1236_reg[31]_i_88_n_8 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_45_n_7 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_89_n_10 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_88_n_7 ),
        .I4(\KER_bound_reg_1236_reg[31]_i_90_n_10 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_89_n_9 ),
        .O(\KER_bound_reg_1236[31]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_42 
       (.I0(\KER_bound_reg_1236_reg[29]_i_45_n_8 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_41_n_7 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_88_n_9 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_88_n_8 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_45_n_7 ),
        .I5(\KER_bound_reg_1236_reg[31]_i_89_n_10 ),
        .O(\KER_bound_reg_1236[31]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_43 
       (.I0(\KER_bound_reg_1236_reg[29]_i_45_n_9 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_41_n_8 ),
        .I2(\KER_bound_reg_1236_reg[31]_i_88_n_10 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_88_n_9 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_45_n_8 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_41_n_7 ),
        .O(\KER_bound_reg_1236[31]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[31]_i_44 
       (.I0(\KER_bound_reg_1236_reg[29]_i_45_n_10 ),
        .I1(\KER_bound_reg_1236_reg[29]_i_41_n_9 ),
        .I2(\KER_bound_reg_1236_reg[29]_i_40_n_7 ),
        .I3(\KER_bound_reg_1236_reg[31]_i_88_n_10 ),
        .I4(\KER_bound_reg_1236_reg[29]_i_45_n_9 ),
        .I5(\KER_bound_reg_1236_reg[29]_i_41_n_8 ),
        .O(\KER_bound_reg_1236[31]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[31]_i_45 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\KER_bound_reg_1236[31]_i_45_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[31]_i_46 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [29]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [28]),
        .O(\KER_bound_reg_1236[31]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \KER_bound_reg_1236[31]_i_54 
       (.I0(\KER_bound_reg_1236[31]_i_137_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_138_n_3 ),
        .I2(\KER_bound_reg_1236[31]_i_57_n_3 ),
        .I3(\KER_bound_reg_1236[31]_i_58_n_3 ),
        .I4(\KER_bound_reg_1236[31]_i_56_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_54_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h935F)) 
    \KER_bound_reg_1236[31]_i_55 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [31]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [30]),
        .O(\KER_bound_reg_1236[31]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'h88C8800080008000)) 
    \KER_bound_reg_1236[31]_i_56 
       (.I0(Q[2]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [27]),
        .I2(Q[0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [29]),
        .I4(Q[1]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [28]),
        .O(\KER_bound_reg_1236[31]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1236[31]_i_57 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [27]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [28]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [29]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1236[31]_i_57_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \KER_bound_reg_1236[31]_i_58 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [29]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [28]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[31]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_59 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\KER_bound_reg_1236[31]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_60 
       (.I0(Q[18]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[19]),
        .I5(Q[17]),
        .O(\KER_bound_reg_1236[31]_i_60_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1236[31]_i_61 
       (.I0(Q[22]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(\KER_bound_reg_1236[31]_i_139_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_62 
       (.I0(\KER_bound_reg_1236[31]_i_59_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_140_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_62_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_63 
       (.I0(\KER_bound_reg_1236[31]_i_60_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_141_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_64 
       (.I0(Q[13]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(\KER_bound_reg_1236[31]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_65 
       (.I0(Q[12]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I4(Q[13]),
        .I5(Q[11]),
        .O(\KER_bound_reg_1236[31]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_66 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I1(Q[11]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I4(Q[12]),
        .I5(Q[10]),
        .O(\KER_bound_reg_1236[31]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_67 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [16]),
        .I1(Q[10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [17]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\KER_bound_reg_1236[31]_i_67_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_68 
       (.I0(\KER_bound_reg_1236[31]_i_64_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_142_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_68_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_69 
       (.I0(\KER_bound_reg_1236[31]_i_65_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_143_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_69_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_70 
       (.I0(\KER_bound_reg_1236[31]_i_66_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_144_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_70_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_71 
       (.I0(\KER_bound_reg_1236[31]_i_67_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_145_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_72 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_1236[31]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_73 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_1236[31]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_74 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [13]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [14]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_1236[31]_i_74_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1236[31]_i_75 
       (.I0(Q[19]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [12]),
        .I2(\KER_bound_reg_1236[31]_i_146_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_75_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_76 
       (.I0(\KER_bound_reg_1236[31]_i_72_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_147_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_76_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_77 
       (.I0(\KER_bound_reg_1236[31]_i_73_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_148_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_77_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_78 
       (.I0(\KER_bound_reg_1236[31]_i_74_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_149_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_79 
       (.I0(Q[17]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[18]),
        .I5(Q[16]),
        .O(\KER_bound_reg_1236[31]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_80 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[17]),
        .I5(Q[15]),
        .O(\KER_bound_reg_1236[31]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_81 
       (.I0(Q[15]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(\KER_bound_reg_1236[31]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_82 
       (.I0(Q[14]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\KER_bound_reg_1236[31]_i_82_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_83 
       (.I0(\KER_bound_reg_1236[31]_i_79_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_150_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_83_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_84 
       (.I0(\KER_bound_reg_1236[31]_i_80_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_151_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_84_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_85 
       (.I0(\KER_bound_reg_1236[31]_i_81_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_152_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_85_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_86 
       (.I0(\KER_bound_reg_1236[31]_i_82_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_153_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_86_n_3 ));
  LUT3 #(
    .INIT(8'h87)) 
    \KER_bound_reg_1236[31]_i_87 
       (.I0(Q[16]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [15]),
        .I2(\KER_bound_reg_1236[31]_i_154_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_91 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .I1(Q[9]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1236[31]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_92 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .I1(Q[8]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1236[31]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_93 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .I1(Q[7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1236[31]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_94 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [19]),
        .I1(Q[6]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [18]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [20]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1236[31]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_95 
       (.I0(\KER_bound_reg_1236[31]_i_91_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_166_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_96 
       (.I0(\KER_bound_reg_1236[31]_i_92_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_167_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_96_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_97 
       (.I0(\KER_bound_reg_1236[31]_i_93_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_168_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_97_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[31]_i_98 
       (.I0(\KER_bound_reg_1236[31]_i_94_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_169_n_3 ),
        .O(\KER_bound_reg_1236[31]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[31]_i_99 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [25]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [24]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [26]),
        .O(\KER_bound_reg_1236[31]_i_99_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[3]_i_1 
       (.I0(\KER_bound_reg_1236_reg[2]_i_1_n_7 ),
        .I1(\KER_bound_reg_1236_reg[3]_i_2_n_10 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[3]_i_3 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[3]_i_4 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[3]_i_5 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .O(\KER_bound_reg_1236[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1236[3]_i_6 
       (.I0(\KER_bound_reg_1236[3]_i_3_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_1236[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1236[3]_i_7 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[3]_i_8 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[3]_i_9 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .O(\KER_bound_reg_1236[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[7]_i_2 
       (.I0(\KER_bound_reg_1236_reg[8]_i_14_n_8 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_13_n_10 ),
        .I2(\KER_bound_reg_1236_reg[3]_i_2_n_7 ),
        .O(\KER_bound_reg_1236[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[7]_i_3 
       (.I0(\KER_bound_reg_1236_reg[3]_i_2_n_8 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_14_n_9 ),
        .O(\KER_bound_reg_1236[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[7]_i_4 
       (.I0(\KER_bound_reg_1236_reg[3]_i_2_n_9 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_14_n_10 ),
        .O(\KER_bound_reg_1236[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[7]_i_5 
       (.I0(\KER_bound_reg_1236_reg[3]_i_2_n_10 ),
        .I1(\KER_bound_reg_1236_reg[2]_i_1_n_7 ),
        .O(\KER_bound_reg_1236[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[7]_i_6 
       (.I0(\KER_bound_reg_1236_reg[3]_i_2_n_7 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_13_n_10 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_14_n_8 ),
        .I3(\KER_bound_reg_1236_reg[8]_i_14_n_7 ),
        .I4(\KER_bound_reg_1236_reg[8]_i_12_n_10 ),
        .I5(\KER_bound_reg_1236_reg[8]_i_13_n_9 ),
        .O(\KER_bound_reg_1236[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \KER_bound_reg_1236[7]_i_7 
       (.I0(\KER_bound_reg_1236_reg[8]_i_14_n_9 ),
        .I1(\KER_bound_reg_1236_reg[3]_i_2_n_8 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_14_n_8 ),
        .I3(\KER_bound_reg_1236_reg[3]_i_2_n_7 ),
        .I4(\KER_bound_reg_1236_reg[8]_i_13_n_10 ),
        .O(\KER_bound_reg_1236[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1236[7]_i_8 
       (.I0(\KER_bound_reg_1236_reg[8]_i_14_n_10 ),
        .I1(\KER_bound_reg_1236_reg[3]_i_2_n_9 ),
        .I2(\KER_bound_reg_1236_reg[3]_i_2_n_8 ),
        .I3(\KER_bound_reg_1236_reg[8]_i_14_n_9 ),
        .O(\KER_bound_reg_1236[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \KER_bound_reg_1236[7]_i_9 
       (.I0(\KER_bound_reg_1236_reg[2]_i_1_n_7 ),
        .I1(\KER_bound_reg_1236_reg[3]_i_2_n_10 ),
        .I2(\KER_bound_reg_1236_reg[3]_i_2_n_9 ),
        .I3(\KER_bound_reg_1236_reg[8]_i_14_n_10 ),
        .O(\KER_bound_reg_1236[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_16 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1236[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_17 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1236[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_18 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1236[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_19 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1236[8]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[8]_i_2 
       (.I0(\KER_bound_reg_1236_reg[8]_i_10_n_8 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_11_n_10 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_12_n_7 ),
        .O(\KER_bound_reg_1236[8]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_20 
       (.I0(\KER_bound_reg_1236[8]_i_16_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_63_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_21 
       (.I0(\KER_bound_reg_1236[8]_i_17_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_64_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_22 
       (.I0(\KER_bound_reg_1236[8]_i_18_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_65_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_23 
       (.I0(\KER_bound_reg_1236[8]_i_19_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_66_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_24 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1236[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_25 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1236[8]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_26 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_27 
       (.I0(Q[2]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1236[8]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_28 
       (.I0(\KER_bound_reg_1236[8]_i_24_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_67_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_29 
       (.I0(\KER_bound_reg_1236[8]_i_25_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_68_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[8]_i_3 
       (.I0(\KER_bound_reg_1236_reg[8]_i_10_n_9 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_13_n_7 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_12_n_8 ),
        .O(\KER_bound_reg_1236[8]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_30 
       (.I0(\KER_bound_reg_1236[8]_i_26_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_69_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_31 
       (.I0(\KER_bound_reg_1236[8]_i_27_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_70_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_32 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1236[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_33 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1236[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_34 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_35 
       (.I0(Q[2]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1236[8]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_36 
       (.I0(\KER_bound_reg_1236[8]_i_32_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_71_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_37 
       (.I0(\KER_bound_reg_1236[8]_i_33_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_72_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_37_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_38 
       (.I0(\KER_bound_reg_1236[8]_i_34_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_73_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_39 
       (.I0(\KER_bound_reg_1236[8]_i_35_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_74_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_39_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[8]_i_4 
       (.I0(\KER_bound_reg_1236_reg[8]_i_10_n_10 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_13_n_8 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_12_n_9 ),
        .O(\KER_bound_reg_1236[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_40 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[8]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[8]_i_41 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[8]_i_41_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[8]_i_42 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .O(\KER_bound_reg_1236[8]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1236[8]_i_43 
       (.I0(\KER_bound_reg_1236[8]_i_40_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_1236[8]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1236[8]_i_44 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[8]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[8]_i_45 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[8]_i_45_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[8]_i_46 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .O(\KER_bound_reg_1236[8]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_47 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\KER_bound_reg_1236[8]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_48 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\KER_bound_reg_1236[8]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_49 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[8]_i_49_n_3 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \KER_bound_reg_1236[8]_i_5 
       (.I0(\KER_bound_reg_1236_reg[8]_i_14_n_7 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_13_n_9 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_12_n_10 ),
        .O(\KER_bound_reg_1236[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_50 
       (.I0(Q[2]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\KER_bound_reg_1236[8]_i_50_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_51 
       (.I0(\KER_bound_reg_1236[8]_i_47_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_75_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_51_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_52 
       (.I0(\KER_bound_reg_1236[8]_i_48_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_76_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_52_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_53 
       (.I0(\KER_bound_reg_1236[8]_i_49_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_77_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_53_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_54 
       (.I0(\KER_bound_reg_1236[8]_i_50_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_78_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_55 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[10]),
        .I5(Q[8]),
        .O(\KER_bound_reg_1236[8]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_56 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\KER_bound_reg_1236[8]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_57 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\KER_bound_reg_1236[8]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    \KER_bound_reg_1236[8]_i_58 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\KER_bound_reg_1236[8]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_59 
       (.I0(\KER_bound_reg_1236[8]_i_55_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_79_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[8]_i_6 
       (.I0(\KER_bound_reg_1236_reg[8]_i_12_n_7 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_11_n_10 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_10_n_8 ),
        .I3(\KER_bound_reg_1236_reg[8]_i_10_n_7 ),
        .I4(\KER_bound_reg_1236_reg[8]_i_15_n_10 ),
        .I5(\KER_bound_reg_1236_reg[8]_i_11_n_9 ),
        .O(\KER_bound_reg_1236[8]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_60 
       (.I0(\KER_bound_reg_1236[8]_i_56_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_80_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_60_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_61 
       (.I0(\KER_bound_reg_1236[8]_i_57_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_81_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_61_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[8]_i_62 
       (.I0(\KER_bound_reg_1236[8]_i_58_n_3 ),
        .I1(\KER_bound_reg_1236[8]_i_82_n_3 ),
        .O(\KER_bound_reg_1236[8]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_63 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[8]_i_63_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_64 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[8]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_65 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[8]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_66 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[8]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_67 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[8]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_68 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[8]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_69 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[8]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[8]_i_7 
       (.I0(\KER_bound_reg_1236_reg[8]_i_12_n_8 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_13_n_7 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_10_n_9 ),
        .I3(\KER_bound_reg_1236_reg[8]_i_10_n_8 ),
        .I4(\KER_bound_reg_1236_reg[8]_i_12_n_7 ),
        .I5(\KER_bound_reg_1236_reg[8]_i_11_n_10 ),
        .O(\KER_bound_reg_1236[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_70 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [8]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [7]),
        .O(\KER_bound_reg_1236[8]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_71 
       (.I0(Q[7]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[8]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_72 
       (.I0(Q[6]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[8]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_73 
       (.I0(Q[5]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[8]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_74 
       (.I0(Q[4]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[8]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_75 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[8]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_76 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[8]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_77 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[8]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_78 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [2]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [1]),
        .O(\KER_bound_reg_1236[8]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_79 
       (.I0(Q[11]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[8]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[8]_i_8 
       (.I0(\KER_bound_reg_1236_reg[8]_i_12_n_9 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_13_n_8 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_10_n_10 ),
        .I3(\KER_bound_reg_1236_reg[8]_i_10_n_9 ),
        .I4(\KER_bound_reg_1236_reg[8]_i_12_n_8 ),
        .I5(\KER_bound_reg_1236_reg[8]_i_13_n_7 ),
        .O(\KER_bound_reg_1236[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_80 
       (.I0(Q[10]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[8]_i_80_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_81 
       (.I0(Q[9]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[8]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[8]_i_82 
       (.I0(Q[8]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [5]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [4]),
        .O(\KER_bound_reg_1236[8]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \KER_bound_reg_1236[8]_i_9 
       (.I0(\KER_bound_reg_1236_reg[8]_i_12_n_10 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_13_n_9 ),
        .I2(\KER_bound_reg_1236_reg[8]_i_14_n_7 ),
        .I3(\KER_bound_reg_1236_reg[8]_i_10_n_10 ),
        .I4(\KER_bound_reg_1236_reg[8]_i_12_n_9 ),
        .I5(\KER_bound_reg_1236_reg[8]_i_13_n_8 ),
        .O(\KER_bound_reg_1236[8]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \KER_bound_reg_1236[9]_i_1 
       (.I0(\KER_bound_reg_1236_reg[9]_i_2_n_10 ),
        .I1(\KER_bound_reg_1236_reg[8]_i_1_n_9 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8778787877888888)) 
    \KER_bound_reg_1236[9]_i_3 
       (.I0(Q[3]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I5(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .O(\KER_bound_reg_1236[9]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[9]_i_4 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[9]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[9]_i_5 
       (.I0(Q[1]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .O(\KER_bound_reg_1236[9]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \KER_bound_reg_1236[9]_i_6 
       (.I0(\KER_bound_reg_1236[9]_i_3_n_3 ),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\KER_bound_reg_1236[9]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \KER_bound_reg_1236[9]_i_7 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [11]),
        .I2(Q[1]),
        .I3(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I4(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I5(Q[2]),
        .O(\KER_bound_reg_1236[9]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \KER_bound_reg_1236[9]_i_8 
       (.I0(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .I1(Q[1]),
        .I2(\KER_bound_reg_1236[31]_i_31_0 [10]),
        .I3(Q[0]),
        .O(\KER_bound_reg_1236[9]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \KER_bound_reg_1236[9]_i_9 
       (.I0(Q[0]),
        .I1(\KER_bound_reg_1236[31]_i_31_0 [9]),
        .O(\KER_bound_reg_1236[9]_i_9_n_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[13]_i_1_n_3 ,\KER_bound_reg_1236_reg[13]_i_1_n_4 ,\KER_bound_reg_1236_reg[13]_i_1_n_5 ,\KER_bound_reg_1236_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[13]_i_2_n_3 ,\KER_bound_reg_1236[13]_i_3_n_3 ,\KER_bound_reg_1236[13]_i_4_n_3 ,\KER_bound_reg_1236[13]_i_5_n_3 }),
        .O(D[13:10]),
        .S({\KER_bound_reg_1236[13]_i_6_n_3 ,\KER_bound_reg_1236[13]_i_7_n_3 ,\KER_bound_reg_1236[13]_i_8_n_3 ,\KER_bound_reg_1236[13]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[13]_i_10 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[13]_i_10_n_3 ,\KER_bound_reg_1236_reg[13]_i_10_n_4 ,\KER_bound_reg_1236_reg[13]_i_10_n_5 ,\KER_bound_reg_1236_reg[13]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[13]_i_11_n_3 ,\KER_bound_reg_1236[13]_i_12_n_3 ,\KER_bound_reg_1236[13]_i_13_n_3 ,1'b0}),
        .O({\KER_bound_reg_1236_reg[13]_i_10_n_7 ,\KER_bound_reg_1236_reg[13]_i_10_n_8 ,\KER_bound_reg_1236_reg[13]_i_10_n_9 ,\KER_bound_reg_1236_reg[13]_i_10_n_10 }),
        .S({\KER_bound_reg_1236[13]_i_14_n_3 ,\KER_bound_reg_1236[13]_i_15_n_3 ,\KER_bound_reg_1236[13]_i_16_n_3 ,\KER_bound_reg_1236[13]_i_17_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[17]_i_1 
       (.CI(\KER_bound_reg_1236_reg[13]_i_1_n_3 ),
        .CO({\KER_bound_reg_1236_reg[17]_i_1_n_3 ,\KER_bound_reg_1236_reg[17]_i_1_n_4 ,\KER_bound_reg_1236_reg[17]_i_1_n_5 ,\KER_bound_reg_1236_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[17]_i_2_n_3 ,\KER_bound_reg_1236[17]_i_3_n_3 ,\KER_bound_reg_1236[17]_i_4_n_3 ,\KER_bound_reg_1236[17]_i_5_n_3 }),
        .O(D[17:14]),
        .S({\KER_bound_reg_1236[17]_i_6_n_3 ,\KER_bound_reg_1236[17]_i_7_n_3 ,\KER_bound_reg_1236[17]_i_8_n_3 ,\KER_bound_reg_1236[17]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[17]_i_10 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[17]_i_10_n_3 ,\KER_bound_reg_1236_reg[17]_i_10_n_4 ,\KER_bound_reg_1236_reg[17]_i_10_n_5 ,\KER_bound_reg_1236_reg[17]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[17]_i_12_n_3 ,\KER_bound_reg_1236[17]_i_13_n_3 ,\KER_bound_reg_1236[17]_i_14_n_3 ,\KER_bound_reg_1236[17]_i_15_n_3 }),
        .O({\KER_bound_reg_1236_reg[17]_i_10_n_7 ,\KER_bound_reg_1236_reg[17]_i_10_n_8 ,\KER_bound_reg_1236_reg[17]_i_10_n_9 ,\KER_bound_reg_1236_reg[17]_i_10_n_10 }),
        .S({\KER_bound_reg_1236[17]_i_16_n_3 ,\KER_bound_reg_1236[17]_i_17_n_3 ,\KER_bound_reg_1236[17]_i_18_n_3 ,\KER_bound_reg_1236[17]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[17]_i_11 
       (.CI(\KER_bound_reg_1236_reg[8]_i_1_n_3 ),
        .CO({\KER_bound_reg_1236_reg[17]_i_11_n_3 ,\KER_bound_reg_1236_reg[17]_i_11_n_4 ,\KER_bound_reg_1236_reg[17]_i_11_n_5 ,\KER_bound_reg_1236_reg[17]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[17]_i_20_n_3 ,\KER_bound_reg_1236[17]_i_21_n_3 ,\KER_bound_reg_1236[17]_i_22_n_3 ,\KER_bound_reg_1236[17]_i_23_n_3 }),
        .O({\KER_bound_reg_1236_reg[17]_i_11_n_7 ,\KER_bound_reg_1236_reg[17]_i_11_n_8 ,\KER_bound_reg_1236_reg[17]_i_11_n_9 ,\KER_bound_reg_1236_reg[17]_i_11_n_10 }),
        .S({\KER_bound_reg_1236[17]_i_24_n_3 ,\KER_bound_reg_1236[17]_i_25_n_3 ,\KER_bound_reg_1236[17]_i_26_n_3 ,\KER_bound_reg_1236[17]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[21]_i_1 
       (.CI(\KER_bound_reg_1236_reg[17]_i_1_n_3 ),
        .CO({\KER_bound_reg_1236_reg[21]_i_1_n_3 ,\KER_bound_reg_1236_reg[21]_i_1_n_4 ,\KER_bound_reg_1236_reg[21]_i_1_n_5 ,\KER_bound_reg_1236_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[21]_i_2_n_3 ,\KER_bound_reg_1236[21]_i_3_n_3 ,\KER_bound_reg_1236[21]_i_4_n_3 ,\KER_bound_reg_1236[21]_i_5_n_3 }),
        .O(D[21:18]),
        .S({\KER_bound_reg_1236[21]_i_6_n_3 ,\KER_bound_reg_1236[21]_i_7_n_3 ,\KER_bound_reg_1236[21]_i_8_n_3 ,\KER_bound_reg_1236[21]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[21]_i_10 
       (.CI(\KER_bound_reg_1236_reg[17]_i_10_n_3 ),
        .CO({\KER_bound_reg_1236_reg[21]_i_10_n_3 ,\KER_bound_reg_1236_reg[21]_i_10_n_4 ,\KER_bound_reg_1236_reg[21]_i_10_n_5 ,\KER_bound_reg_1236_reg[21]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[21]_i_12_n_3 ,\KER_bound_reg_1236[21]_i_13_n_3 ,\KER_bound_reg_1236[21]_i_14_n_3 ,\KER_bound_reg_1236[21]_i_15_n_3 }),
        .O({\KER_bound_reg_1236_reg[21]_i_10_n_7 ,\KER_bound_reg_1236_reg[21]_i_10_n_8 ,\KER_bound_reg_1236_reg[21]_i_10_n_9 ,\KER_bound_reg_1236_reg[21]_i_10_n_10 }),
        .S({\KER_bound_reg_1236[21]_i_16_n_3 ,\KER_bound_reg_1236[21]_i_17_n_3 ,\KER_bound_reg_1236[21]_i_18_n_3 ,\KER_bound_reg_1236[21]_i_19_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[21]_i_11 
       (.CI(\KER_bound_reg_1236_reg[17]_i_11_n_3 ),
        .CO({\KER_bound_reg_1236_reg[21]_i_11_n_3 ,\KER_bound_reg_1236_reg[21]_i_11_n_4 ,\KER_bound_reg_1236_reg[21]_i_11_n_5 ,\KER_bound_reg_1236_reg[21]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[21]_i_20_n_3 ,\KER_bound_reg_1236[21]_i_21_n_3 ,\KER_bound_reg_1236[21]_i_22_n_3 ,\KER_bound_reg_1236[21]_i_23_n_3 }),
        .O({\KER_bound_reg_1236_reg[21]_i_11_n_7 ,\KER_bound_reg_1236_reg[21]_i_11_n_8 ,\KER_bound_reg_1236_reg[21]_i_11_n_9 ,\KER_bound_reg_1236_reg[21]_i_11_n_10 }),
        .S({\KER_bound_reg_1236[21]_i_24_n_3 ,\KER_bound_reg_1236[21]_i_25_n_3 ,\KER_bound_reg_1236[21]_i_26_n_3 ,\KER_bound_reg_1236[21]_i_27_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[21]_i_28 
       (.CI(\KER_bound_reg_1236_reg[13]_i_10_n_3 ),
        .CO({\KER_bound_reg_1236_reg[21]_i_28_n_3 ,\KER_bound_reg_1236_reg[21]_i_28_n_4 ,\KER_bound_reg_1236_reg[21]_i_28_n_5 ,\KER_bound_reg_1236_reg[21]_i_28_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[21]_i_34_n_3 ,\KER_bound_reg_1236[21]_i_35_n_3 ,\KER_bound_reg_1236[21]_i_36_n_3 ,\KER_bound_reg_1236[21]_i_37_n_3 }),
        .O({\KER_bound_reg_1236_reg[21]_i_28_n_7 ,\KER_bound_reg_1236_reg[21]_i_28_n_8 ,\KER_bound_reg_1236_reg[21]_i_28_n_9 ,\KER_bound_reg_1236_reg[21]_i_28_n_10 }),
        .S({\KER_bound_reg_1236[21]_i_38_n_3 ,\KER_bound_reg_1236[21]_i_39_n_3 ,\KER_bound_reg_1236[21]_i_40_n_3 ,\KER_bound_reg_1236[21]_i_41_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[21]_i_29 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[21]_i_29_n_3 ,\KER_bound_reg_1236_reg[21]_i_29_n_4 ,\KER_bound_reg_1236_reg[21]_i_29_n_5 ,\KER_bound_reg_1236_reg[21]_i_29_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[21]_i_42_n_3 ,\KER_bound_reg_1236[21]_i_43_n_3 ,\KER_bound_reg_1236[21]_i_44_n_3 ,1'b0}),
        .O({\KER_bound_reg_1236_reg[21]_i_29_n_7 ,\KER_bound_reg_1236_reg[21]_i_29_n_8 ,\KER_bound_reg_1236_reg[21]_i_29_n_9 ,\KER_bound_reg_1236_reg[21]_i_29_n_10 }),
        .S({\KER_bound_reg_1236[21]_i_45_n_3 ,\KER_bound_reg_1236[21]_i_46_n_3 ,\KER_bound_reg_1236[21]_i_47_n_3 ,\KER_bound_reg_1236[21]_i_48_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[21]_i_30 
       (.CI(\KER_bound_reg_1236_reg[9]_i_2_n_3 ),
        .CO({\KER_bound_reg_1236_reg[21]_i_30_n_3 ,\KER_bound_reg_1236_reg[21]_i_30_n_4 ,\KER_bound_reg_1236_reg[21]_i_30_n_5 ,\KER_bound_reg_1236_reg[21]_i_30_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[21]_i_49_n_3 ,\KER_bound_reg_1236[21]_i_50_n_3 ,\KER_bound_reg_1236[21]_i_51_n_3 ,\KER_bound_reg_1236[21]_i_52_n_3 }),
        .O({\KER_bound_reg_1236_reg[21]_i_30_n_7 ,\KER_bound_reg_1236_reg[21]_i_30_n_8 ,\KER_bound_reg_1236_reg[21]_i_30_n_9 ,\KER_bound_reg_1236_reg[21]_i_30_n_10 }),
        .S({\KER_bound_reg_1236[21]_i_53_n_3 ,\KER_bound_reg_1236[21]_i_54_n_3 ,\KER_bound_reg_1236[21]_i_55_n_3 ,\KER_bound_reg_1236[21]_i_56_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[21]_i_31 
       (.CI(\KER_bound_reg_1236_reg[8]_i_15_n_3 ),
        .CO({\KER_bound_reg_1236_reg[21]_i_31_n_3 ,\KER_bound_reg_1236_reg[21]_i_31_n_4 ,\KER_bound_reg_1236_reg[21]_i_31_n_5 ,\KER_bound_reg_1236_reg[21]_i_31_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[21]_i_57_n_3 ,\KER_bound_reg_1236[21]_i_58_n_3 ,\KER_bound_reg_1236[21]_i_59_n_3 ,\KER_bound_reg_1236[21]_i_60_n_3 }),
        .O({\KER_bound_reg_1236_reg[21]_i_31_n_7 ,\KER_bound_reg_1236_reg[21]_i_31_n_8 ,\KER_bound_reg_1236_reg[21]_i_31_n_9 ,\KER_bound_reg_1236_reg[21]_i_31_n_10 }),
        .S({\KER_bound_reg_1236[21]_i_61_n_3 ,\KER_bound_reg_1236[21]_i_62_n_3 ,\KER_bound_reg_1236[21]_i_63_n_3 ,\KER_bound_reg_1236[21]_i_64_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[21]_i_32 
       (.CI(\KER_bound_reg_1236_reg[8]_i_11_n_3 ),
        .CO({\KER_bound_reg_1236_reg[21]_i_32_n_3 ,\KER_bound_reg_1236_reg[21]_i_32_n_4 ,\KER_bound_reg_1236_reg[21]_i_32_n_5 ,\KER_bound_reg_1236_reg[21]_i_32_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[21]_i_65_n_3 ,\KER_bound_reg_1236[21]_i_66_n_3 ,\KER_bound_reg_1236[21]_i_67_n_3 ,\KER_bound_reg_1236[21]_i_68_n_3 }),
        .O({\KER_bound_reg_1236_reg[21]_i_32_n_7 ,\KER_bound_reg_1236_reg[21]_i_32_n_8 ,\KER_bound_reg_1236_reg[21]_i_32_n_9 ,\KER_bound_reg_1236_reg[21]_i_32_n_10 }),
        .S({\KER_bound_reg_1236[21]_i_69_n_3 ,\KER_bound_reg_1236[21]_i_70_n_3 ,\KER_bound_reg_1236[21]_i_71_n_3 ,\KER_bound_reg_1236[21]_i_72_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[21]_i_33 
       (.CI(\KER_bound_reg_1236_reg[8]_i_10_n_3 ),
        .CO({\KER_bound_reg_1236_reg[21]_i_33_n_3 ,\KER_bound_reg_1236_reg[21]_i_33_n_4 ,\KER_bound_reg_1236_reg[21]_i_33_n_5 ,\KER_bound_reg_1236_reg[21]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[21]_i_73_n_3 ,\KER_bound_reg_1236[21]_i_74_n_3 ,\KER_bound_reg_1236[21]_i_75_n_3 ,\KER_bound_reg_1236[21]_i_76_n_3 }),
        .O({\KER_bound_reg_1236_reg[21]_i_33_n_7 ,\KER_bound_reg_1236_reg[21]_i_33_n_8 ,\KER_bound_reg_1236_reg[21]_i_33_n_9 ,\KER_bound_reg_1236_reg[21]_i_33_n_10 }),
        .S({\KER_bound_reg_1236[21]_i_77_n_3 ,\KER_bound_reg_1236[21]_i_78_n_3 ,\KER_bound_reg_1236[21]_i_79_n_3 ,\KER_bound_reg_1236[21]_i_80_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[25]_i_1 
       (.CI(\KER_bound_reg_1236_reg[21]_i_1_n_3 ),
        .CO({\KER_bound_reg_1236_reg[25]_i_1_n_3 ,\KER_bound_reg_1236_reg[25]_i_1_n_4 ,\KER_bound_reg_1236_reg[25]_i_1_n_5 ,\KER_bound_reg_1236_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[25]_i_2_n_3 ,\KER_bound_reg_1236[25]_i_3_n_3 ,\KER_bound_reg_1236[25]_i_4_n_3 ,\KER_bound_reg_1236[25]_i_5_n_3 }),
        .O(D[25:22]),
        .S({\KER_bound_reg_1236[25]_i_6_n_3 ,\KER_bound_reg_1236[25]_i_7_n_3 ,\KER_bound_reg_1236[25]_i_8_n_3 ,\KER_bound_reg_1236[25]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[25]_i_10 
       (.CI(\KER_bound_reg_1236_reg[21]_i_10_n_3 ),
        .CO({\KER_bound_reg_1236_reg[25]_i_10_n_3 ,\KER_bound_reg_1236_reg[25]_i_10_n_4 ,\KER_bound_reg_1236_reg[25]_i_10_n_5 ,\KER_bound_reg_1236_reg[25]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[25]_i_15_n_3 ,\KER_bound_reg_1236[25]_i_16_n_3 ,\KER_bound_reg_1236[25]_i_17_n_3 ,\KER_bound_reg_1236[25]_i_18_n_3 }),
        .O({\KER_bound_reg_1236_reg[25]_i_10_n_7 ,\KER_bound_reg_1236_reg[25]_i_10_n_8 ,\KER_bound_reg_1236_reg[25]_i_10_n_9 ,\KER_bound_reg_1236_reg[25]_i_10_n_10 }),
        .S({\KER_bound_reg_1236[25]_i_19_n_3 ,\KER_bound_reg_1236[25]_i_20_n_3 ,\KER_bound_reg_1236[25]_i_21_n_3 ,\KER_bound_reg_1236[25]_i_22_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[25]_i_11 
       (.CI(\KER_bound_reg_1236_reg[21]_i_11_n_3 ),
        .CO({\KER_bound_reg_1236_reg[25]_i_11_n_3 ,\KER_bound_reg_1236_reg[25]_i_11_n_4 ,\KER_bound_reg_1236_reg[25]_i_11_n_5 ,\KER_bound_reg_1236_reg[25]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[25]_i_23_n_3 ,\KER_bound_reg_1236[25]_i_24_n_3 ,\KER_bound_reg_1236[25]_i_25_n_3 ,\KER_bound_reg_1236[25]_i_26_n_3 }),
        .O({\KER_bound_reg_1236_reg[25]_i_11_n_7 ,\KER_bound_reg_1236_reg[25]_i_11_n_8 ,\KER_bound_reg_1236_reg[25]_i_11_n_9 ,\KER_bound_reg_1236_reg[25]_i_11_n_10 }),
        .S({\KER_bound_reg_1236[25]_i_27_n_3 ,\KER_bound_reg_1236[25]_i_28_n_3 ,\KER_bound_reg_1236[25]_i_29_n_3 ,\KER_bound_reg_1236[25]_i_30_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[25]_i_12 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[25]_i_12_n_3 ,\KER_bound_reg_1236_reg[25]_i_12_n_4 ,\KER_bound_reg_1236_reg[25]_i_12_n_5 ,\KER_bound_reg_1236_reg[25]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[25]_i_31_n_3 ,\KER_bound_reg_1236[25]_i_32_n_3 ,\KER_bound_reg_1236[25]_i_33_n_3 ,1'b0}),
        .O({\KER_bound_reg_1236_reg[25]_i_12_n_7 ,\KER_bound_reg_1236_reg[25]_i_12_n_8 ,\KER_bound_reg_1236_reg[25]_i_12_n_9 ,\KER_bound_reg_1236_reg[25]_i_12_n_10 }),
        .S({\KER_bound_reg_1236[25]_i_34_n_3 ,\KER_bound_reg_1236[25]_i_35_n_3 ,\KER_bound_reg_1236[25]_i_36_n_3 ,\KER_bound_reg_1236[25]_i_37_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[25]_i_13 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[25]_i_13_n_3 ,\KER_bound_reg_1236_reg[25]_i_13_n_4 ,\KER_bound_reg_1236_reg[25]_i_13_n_5 ,\KER_bound_reg_1236_reg[25]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[25]_i_38_n_3 ,\KER_bound_reg_1236[25]_i_39_n_3 ,\KER_bound_reg_1236[25]_i_40_n_3 ,1'b0}),
        .O({\KER_bound_reg_1236_reg[25]_i_13_n_7 ,\KER_bound_reg_1236_reg[25]_i_13_n_8 ,\KER_bound_reg_1236_reg[25]_i_13_n_9 ,\KER_bound_reg_1236_reg[25]_i_13_n_10 }),
        .S({\KER_bound_reg_1236[25]_i_41_n_3 ,\KER_bound_reg_1236[25]_i_42_n_3 ,\KER_bound_reg_1236[25]_i_43_n_3 ,\KER_bound_reg_1236[25]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[25]_i_45 
       (.CI(\KER_bound_reg_1236_reg[21]_i_28_n_3 ),
        .CO({\KER_bound_reg_1236_reg[25]_i_45_n_3 ,\KER_bound_reg_1236_reg[25]_i_45_n_4 ,\KER_bound_reg_1236_reg[25]_i_45_n_5 ,\KER_bound_reg_1236_reg[25]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[25]_i_51_n_3 ,\KER_bound_reg_1236[25]_i_52_n_3 ,\KER_bound_reg_1236[25]_i_53_n_3 ,\KER_bound_reg_1236[25]_i_54_n_3 }),
        .O({\KER_bound_reg_1236_reg[25]_i_45_n_7 ,\KER_bound_reg_1236_reg[25]_i_45_n_8 ,\KER_bound_reg_1236_reg[25]_i_45_n_9 ,\KER_bound_reg_1236_reg[25]_i_45_n_10 }),
        .S({\KER_bound_reg_1236[25]_i_55_n_3 ,\KER_bound_reg_1236[25]_i_56_n_3 ,\KER_bound_reg_1236[25]_i_57_n_3 ,\KER_bound_reg_1236[25]_i_58_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[25]_i_46 
       (.CI(\KER_bound_reg_1236_reg[21]_i_29_n_3 ),
        .CO({\KER_bound_reg_1236_reg[25]_i_46_n_3 ,\KER_bound_reg_1236_reg[25]_i_46_n_4 ,\KER_bound_reg_1236_reg[25]_i_46_n_5 ,\KER_bound_reg_1236_reg[25]_i_46_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[25]_i_59_n_3 ,\KER_bound_reg_1236[25]_i_60_n_3 ,\KER_bound_reg_1236[25]_i_61_n_3 ,\KER_bound_reg_1236[25]_i_62_n_3 }),
        .O({\KER_bound_reg_1236_reg[25]_i_46_n_7 ,\KER_bound_reg_1236_reg[25]_i_46_n_8 ,\KER_bound_reg_1236_reg[25]_i_46_n_9 ,\KER_bound_reg_1236_reg[25]_i_46_n_10 }),
        .S({\KER_bound_reg_1236[25]_i_63_n_3 ,\KER_bound_reg_1236[25]_i_64_n_3 ,\KER_bound_reg_1236[25]_i_65_n_3 ,\KER_bound_reg_1236[25]_i_66_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[25]_i_47 
       (.CI(\KER_bound_reg_1236_reg[21]_i_30_n_3 ),
        .CO({\KER_bound_reg_1236_reg[25]_i_47_n_3 ,\KER_bound_reg_1236_reg[25]_i_47_n_4 ,\KER_bound_reg_1236_reg[25]_i_47_n_5 ,\KER_bound_reg_1236_reg[25]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[25]_i_67_n_3 ,\KER_bound_reg_1236[25]_i_68_n_3 ,\KER_bound_reg_1236[25]_i_69_n_3 ,\KER_bound_reg_1236[25]_i_70_n_3 }),
        .O({\KER_bound_reg_1236_reg[25]_i_47_n_7 ,\KER_bound_reg_1236_reg[25]_i_47_n_8 ,\KER_bound_reg_1236_reg[25]_i_47_n_9 ,\KER_bound_reg_1236_reg[25]_i_47_n_10 }),
        .S({\KER_bound_reg_1236[25]_i_71_n_3 ,\KER_bound_reg_1236[25]_i_72_n_3 ,\KER_bound_reg_1236[25]_i_73_n_3 ,\KER_bound_reg_1236[25]_i_74_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[25]_i_48 
       (.CI(\KER_bound_reg_1236_reg[21]_i_31_n_3 ),
        .CO({\KER_bound_reg_1236_reg[25]_i_48_n_3 ,\KER_bound_reg_1236_reg[25]_i_48_n_4 ,\KER_bound_reg_1236_reg[25]_i_48_n_5 ,\KER_bound_reg_1236_reg[25]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[25]_i_75_n_3 ,\KER_bound_reg_1236[25]_i_76_n_3 ,\KER_bound_reg_1236[25]_i_77_n_3 ,\KER_bound_reg_1236[25]_i_78_n_3 }),
        .O({\KER_bound_reg_1236_reg[25]_i_48_n_7 ,\KER_bound_reg_1236_reg[25]_i_48_n_8 ,\KER_bound_reg_1236_reg[25]_i_48_n_9 ,\KER_bound_reg_1236_reg[25]_i_48_n_10 }),
        .S({\KER_bound_reg_1236[25]_i_79_n_3 ,\KER_bound_reg_1236[25]_i_80_n_3 ,\KER_bound_reg_1236[25]_i_81_n_3 ,\KER_bound_reg_1236[25]_i_82_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[25]_i_49 
       (.CI(\KER_bound_reg_1236_reg[21]_i_32_n_3 ),
        .CO({\KER_bound_reg_1236_reg[25]_i_49_n_3 ,\KER_bound_reg_1236_reg[25]_i_49_n_4 ,\KER_bound_reg_1236_reg[25]_i_49_n_5 ,\KER_bound_reg_1236_reg[25]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[25]_i_83_n_3 ,\KER_bound_reg_1236[25]_i_84_n_3 ,\KER_bound_reg_1236[25]_i_85_n_3 ,\KER_bound_reg_1236[25]_i_86_n_3 }),
        .O({\KER_bound_reg_1236_reg[25]_i_49_n_7 ,\KER_bound_reg_1236_reg[25]_i_49_n_8 ,\KER_bound_reg_1236_reg[25]_i_49_n_9 ,\KER_bound_reg_1236_reg[25]_i_49_n_10 }),
        .S({\KER_bound_reg_1236[25]_i_87_n_3 ,\KER_bound_reg_1236[25]_i_88_n_3 ,\KER_bound_reg_1236[25]_i_89_n_3 ,\KER_bound_reg_1236[25]_i_90_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[25]_i_50 
       (.CI(\KER_bound_reg_1236_reg[21]_i_33_n_3 ),
        .CO({\KER_bound_reg_1236_reg[25]_i_50_n_3 ,\KER_bound_reg_1236_reg[25]_i_50_n_4 ,\KER_bound_reg_1236_reg[25]_i_50_n_5 ,\KER_bound_reg_1236_reg[25]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[25]_i_91_n_3 ,\KER_bound_reg_1236[25]_i_92_n_3 ,\KER_bound_reg_1236[25]_i_93_n_3 ,\KER_bound_reg_1236[25]_i_94_n_3 }),
        .O({\KER_bound_reg_1236_reg[25]_i_50_n_7 ,\KER_bound_reg_1236_reg[25]_i_50_n_8 ,\KER_bound_reg_1236_reg[25]_i_50_n_9 ,\KER_bound_reg_1236_reg[25]_i_50_n_10 }),
        .S({\KER_bound_reg_1236[25]_i_95_n_3 ,\KER_bound_reg_1236[25]_i_96_n_3 ,\KER_bound_reg_1236[25]_i_97_n_3 ,\KER_bound_reg_1236[25]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_1 
       (.CI(\KER_bound_reg_1236_reg[25]_i_1_n_3 ),
        .CO({\KER_bound_reg_1236_reg[29]_i_1_n_3 ,\KER_bound_reg_1236_reg[29]_i_1_n_4 ,\KER_bound_reg_1236_reg[29]_i_1_n_5 ,\KER_bound_reg_1236_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_2_n_3 ,\KER_bound_reg_1236[29]_i_3_n_3 ,\KER_bound_reg_1236[29]_i_4_n_3 ,\KER_bound_reg_1236[29]_i_5_n_3 }),
        .O(D[29:26]),
        .S({\KER_bound_reg_1236[29]_i_6_n_3 ,\KER_bound_reg_1236[29]_i_7_n_3 ,\KER_bound_reg_1236[29]_i_8_n_3 ,\KER_bound_reg_1236[29]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_10 
       (.CI(\KER_bound_reg_1236_reg[25]_i_10_n_3 ),
        .CO({\KER_bound_reg_1236_reg[29]_i_10_n_3 ,\KER_bound_reg_1236_reg[29]_i_10_n_4 ,\KER_bound_reg_1236_reg[29]_i_10_n_5 ,\KER_bound_reg_1236_reg[29]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_13_n_3 ,\KER_bound_reg_1236[29]_i_14_n_3 ,\KER_bound_reg_1236[29]_i_15_n_3 ,\KER_bound_reg_1236[29]_i_16_n_3 }),
        .O({\KER_bound_reg_1236_reg[29]_i_10_n_7 ,\KER_bound_reg_1236_reg[29]_i_10_n_8 ,\KER_bound_reg_1236_reg[29]_i_10_n_9 ,\KER_bound_reg_1236_reg[29]_i_10_n_10 }),
        .S({\KER_bound_reg_1236[29]_i_17_n_3 ,\KER_bound_reg_1236[29]_i_18_n_3 ,\KER_bound_reg_1236[29]_i_19_n_3 ,\KER_bound_reg_1236[29]_i_20_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_11 
       (.CI(\KER_bound_reg_1236_reg[25]_i_11_n_3 ),
        .CO({\KER_bound_reg_1236_reg[29]_i_11_n_3 ,\KER_bound_reg_1236_reg[29]_i_11_n_4 ,\KER_bound_reg_1236_reg[29]_i_11_n_5 ,\KER_bound_reg_1236_reg[29]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_21_n_3 ,\KER_bound_reg_1236[29]_i_22_n_3 ,\KER_bound_reg_1236[29]_i_23_n_3 ,\KER_bound_reg_1236[29]_i_24_n_3 }),
        .O({\KER_bound_reg_1236_reg[29]_i_11_n_7 ,\KER_bound_reg_1236_reg[29]_i_11_n_8 ,\KER_bound_reg_1236_reg[29]_i_11_n_9 ,\KER_bound_reg_1236_reg[29]_i_11_n_10 }),
        .S({\KER_bound_reg_1236[29]_i_25_n_3 ,\KER_bound_reg_1236[29]_i_26_n_3 ,\KER_bound_reg_1236[29]_i_27_n_3 ,\KER_bound_reg_1236[29]_i_28_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_12 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[29]_i_12_n_3 ,\KER_bound_reg_1236_reg[29]_i_12_n_4 ,\KER_bound_reg_1236_reg[29]_i_12_n_5 ,\KER_bound_reg_1236_reg[29]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_29_n_3 ,\KER_bound_reg_1236[29]_i_30_n_3 ,\KER_bound_reg_1236[29]_i_31_n_3 ,\KER_bound_reg_1236[29]_i_32_n_3 }),
        .O({\KER_bound_reg_1236_reg[29]_i_12_n_7 ,\KER_bound_reg_1236_reg[29]_i_12_n_8 ,\KER_bound_reg_1236_reg[29]_i_12_n_9 ,\KER_bound_reg_1236_reg[29]_i_12_n_10 }),
        .S({\KER_bound_reg_1236[29]_i_33_n_3 ,\KER_bound_reg_1236[29]_i_34_n_3 ,\KER_bound_reg_1236[29]_i_35_n_3 ,\KER_bound_reg_1236[29]_i_36_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_37 
       (.CI(\KER_bound_reg_1236_reg[25]_i_45_n_3 ),
        .CO({\KER_bound_reg_1236_reg[29]_i_37_n_3 ,\KER_bound_reg_1236_reg[29]_i_37_n_4 ,\KER_bound_reg_1236_reg[29]_i_37_n_5 ,\KER_bound_reg_1236_reg[29]_i_37_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_46_n_3 ,\KER_bound_reg_1236[29]_i_47_n_3 ,\KER_bound_reg_1236[29]_i_48_n_3 ,\KER_bound_reg_1236[29]_i_49_n_3 }),
        .O({\KER_bound_reg_1236_reg[29]_i_37_n_7 ,\KER_bound_reg_1236_reg[29]_i_37_n_8 ,\KER_bound_reg_1236_reg[29]_i_37_n_9 ,\KER_bound_reg_1236_reg[29]_i_37_n_10 }),
        .S({\KER_bound_reg_1236[29]_i_50_n_3 ,\KER_bound_reg_1236[29]_i_51_n_3 ,\KER_bound_reg_1236[29]_i_52_n_3 ,\KER_bound_reg_1236[29]_i_53_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_38 
       (.CI(\KER_bound_reg_1236_reg[25]_i_46_n_3 ),
        .CO({\KER_bound_reg_1236_reg[29]_i_38_n_3 ,\KER_bound_reg_1236_reg[29]_i_38_n_4 ,\KER_bound_reg_1236_reg[29]_i_38_n_5 ,\KER_bound_reg_1236_reg[29]_i_38_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_54_n_3 ,\KER_bound_reg_1236[29]_i_55_n_3 ,\KER_bound_reg_1236[29]_i_56_n_3 ,\KER_bound_reg_1236[29]_i_57_n_3 }),
        .O({\KER_bound_reg_1236_reg[29]_i_38_n_7 ,\KER_bound_reg_1236_reg[29]_i_38_n_8 ,\KER_bound_reg_1236_reg[29]_i_38_n_9 ,\KER_bound_reg_1236_reg[29]_i_38_n_10 }),
        .S({\KER_bound_reg_1236[29]_i_58_n_3 ,\KER_bound_reg_1236[29]_i_59_n_3 ,\KER_bound_reg_1236[29]_i_60_n_3 ,\KER_bound_reg_1236[29]_i_61_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_39 
       (.CI(\KER_bound_reg_1236_reg[25]_i_47_n_3 ),
        .CO({\KER_bound_reg_1236_reg[29]_i_39_n_3 ,\KER_bound_reg_1236_reg[29]_i_39_n_4 ,\KER_bound_reg_1236_reg[29]_i_39_n_5 ,\KER_bound_reg_1236_reg[29]_i_39_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_62_n_3 ,\KER_bound_reg_1236[29]_i_63_n_3 ,\KER_bound_reg_1236[29]_i_64_n_3 ,\KER_bound_reg_1236[29]_i_65_n_3 }),
        .O({\KER_bound_reg_1236_reg[29]_i_39_n_7 ,\KER_bound_reg_1236_reg[29]_i_39_n_8 ,\KER_bound_reg_1236_reg[29]_i_39_n_9 ,\KER_bound_reg_1236_reg[29]_i_39_n_10 }),
        .S({\KER_bound_reg_1236[29]_i_66_n_3 ,\KER_bound_reg_1236[29]_i_67_n_3 ,\KER_bound_reg_1236[29]_i_68_n_3 ,\KER_bound_reg_1236[29]_i_69_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_40 
       (.CI(\KER_bound_reg_1236_reg[29]_i_44_n_3 ),
        .CO({\KER_bound_reg_1236_reg[29]_i_40_n_3 ,\KER_bound_reg_1236_reg[29]_i_40_n_4 ,\KER_bound_reg_1236_reg[29]_i_40_n_5 ,\KER_bound_reg_1236_reg[29]_i_40_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_70_n_3 ,\KER_bound_reg_1236[29]_i_71_n_3 ,\KER_bound_reg_1236[29]_i_72_n_3 ,\KER_bound_reg_1236[29]_i_73_n_3 }),
        .O({\KER_bound_reg_1236_reg[29]_i_40_n_7 ,\KER_bound_reg_1236_reg[29]_i_40_n_8 ,\KER_bound_reg_1236_reg[29]_i_40_n_9 ,\KER_bound_reg_1236_reg[29]_i_40_n_10 }),
        .S({\KER_bound_reg_1236[29]_i_74_n_3 ,\KER_bound_reg_1236[29]_i_75_n_3 ,\KER_bound_reg_1236[29]_i_76_n_3 ,\KER_bound_reg_1236[29]_i_77_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_41 
       (.CI(\KER_bound_reg_1236_reg[29]_i_43_n_3 ),
        .CO({\KER_bound_reg_1236_reg[29]_i_41_n_3 ,\KER_bound_reg_1236_reg[29]_i_41_n_4 ,\KER_bound_reg_1236_reg[29]_i_41_n_5 ,\KER_bound_reg_1236_reg[29]_i_41_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_78_n_3 ,\KER_bound_reg_1236[29]_i_79_n_3 ,\KER_bound_reg_1236[29]_i_80_n_3 ,\KER_bound_reg_1236[29]_i_81_n_3 }),
        .O({\KER_bound_reg_1236_reg[29]_i_41_n_7 ,\KER_bound_reg_1236_reg[29]_i_41_n_8 ,\KER_bound_reg_1236_reg[29]_i_41_n_9 ,\KER_bound_reg_1236_reg[29]_i_41_n_10 }),
        .S({\KER_bound_reg_1236[29]_i_82_n_3 ,\KER_bound_reg_1236[29]_i_83_n_3 ,\KER_bound_reg_1236[29]_i_84_n_3 ,\KER_bound_reg_1236[29]_i_85_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_42 
       (.CI(\KER_bound_reg_1236_reg[25]_i_48_n_3 ),
        .CO({\KER_bound_reg_1236_reg[29]_i_42_n_3 ,\KER_bound_reg_1236_reg[29]_i_42_n_4 ,\KER_bound_reg_1236_reg[29]_i_42_n_5 ,\KER_bound_reg_1236_reg[29]_i_42_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_86_n_3 ,\KER_bound_reg_1236[29]_i_87_n_3 ,\KER_bound_reg_1236[29]_i_88_n_3 ,\KER_bound_reg_1236[29]_i_89_n_3 }),
        .O({\KER_bound_reg_1236_reg[29]_i_42_n_7 ,\KER_bound_reg_1236_reg[29]_i_42_n_8 ,\KER_bound_reg_1236_reg[29]_i_42_n_9 ,\KER_bound_reg_1236_reg[29]_i_42_n_10 }),
        .S({\KER_bound_reg_1236[29]_i_90_n_3 ,\KER_bound_reg_1236[29]_i_91_n_3 ,\KER_bound_reg_1236[29]_i_92_n_3 ,\KER_bound_reg_1236[29]_i_93_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_43 
       (.CI(\KER_bound_reg_1236_reg[25]_i_49_n_3 ),
        .CO({\KER_bound_reg_1236_reg[29]_i_43_n_3 ,\KER_bound_reg_1236_reg[29]_i_43_n_4 ,\KER_bound_reg_1236_reg[29]_i_43_n_5 ,\KER_bound_reg_1236_reg[29]_i_43_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_94_n_3 ,\KER_bound_reg_1236[29]_i_95_n_3 ,\KER_bound_reg_1236[29]_i_96_n_3 ,\KER_bound_reg_1236[29]_i_97_n_3 }),
        .O({\KER_bound_reg_1236_reg[29]_i_43_n_7 ,\KER_bound_reg_1236_reg[29]_i_43_n_8 ,\KER_bound_reg_1236_reg[29]_i_43_n_9 ,\KER_bound_reg_1236_reg[29]_i_43_n_10 }),
        .S({\KER_bound_reg_1236[29]_i_98_n_3 ,\KER_bound_reg_1236[29]_i_99_n_3 ,\KER_bound_reg_1236[29]_i_100_n_3 ,\KER_bound_reg_1236[29]_i_101_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_44 
       (.CI(\KER_bound_reg_1236_reg[25]_i_50_n_3 ),
        .CO({\KER_bound_reg_1236_reg[29]_i_44_n_3 ,\KER_bound_reg_1236_reg[29]_i_44_n_4 ,\KER_bound_reg_1236_reg[29]_i_44_n_5 ,\KER_bound_reg_1236_reg[29]_i_44_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_102_n_3 ,\KER_bound_reg_1236[29]_i_103_n_3 ,\KER_bound_reg_1236[29]_i_104_n_3 ,\KER_bound_reg_1236[29]_i_105_n_3 }),
        .O({\KER_bound_reg_1236_reg[29]_i_44_n_7 ,\KER_bound_reg_1236_reg[29]_i_44_n_8 ,\KER_bound_reg_1236_reg[29]_i_44_n_9 ,\KER_bound_reg_1236_reg[29]_i_44_n_10 }),
        .S({\KER_bound_reg_1236[29]_i_106_n_3 ,\KER_bound_reg_1236[29]_i_107_n_3 ,\KER_bound_reg_1236[29]_i_108_n_3 ,\KER_bound_reg_1236[29]_i_109_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[29]_i_45 
       (.CI(\KER_bound_reg_1236_reg[29]_i_42_n_3 ),
        .CO({\KER_bound_reg_1236_reg[29]_i_45_n_3 ,\KER_bound_reg_1236_reg[29]_i_45_n_4 ,\KER_bound_reg_1236_reg[29]_i_45_n_5 ,\KER_bound_reg_1236_reg[29]_i_45_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[29]_i_110_n_3 ,\KER_bound_reg_1236[29]_i_111_n_3 ,\KER_bound_reg_1236[29]_i_112_n_3 ,\KER_bound_reg_1236[29]_i_113_n_3 }),
        .O({\KER_bound_reg_1236_reg[29]_i_45_n_7 ,\KER_bound_reg_1236_reg[29]_i_45_n_8 ,\KER_bound_reg_1236_reg[29]_i_45_n_9 ,\KER_bound_reg_1236_reg[29]_i_45_n_10 }),
        .S({\KER_bound_reg_1236[29]_i_114_n_3 ,\KER_bound_reg_1236[29]_i_115_n_3 ,\KER_bound_reg_1236[29]_i_116_n_3 ,\KER_bound_reg_1236[29]_i_117_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[2]_i_1_n_3 ,\KER_bound_reg_1236_reg[2]_i_1_n_4 ,\KER_bound_reg_1236_reg[2]_i_1_n_5 ,\KER_bound_reg_1236_reg[2]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[2]_i_2_n_3 ,\KER_bound_reg_1236[2]_i_3_n_3 ,\KER_bound_reg_1236[2]_i_4_n_3 ,1'b0}),
        .O({\KER_bound_reg_1236_reg[2]_i_1_n_7 ,D[2:0]}),
        .S({\KER_bound_reg_1236[2]_i_5_n_3 ,\KER_bound_reg_1236[2]_i_6_n_3 ,\KER_bound_reg_1236[2]_i_7_n_3 ,\KER_bound_reg_1236[2]_i_8_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_1 
       (.CI(\KER_bound_reg_1236_reg[29]_i_1_n_3 ),
        .CO({\NLW_KER_bound_reg_1236_reg[31]_i_1_CO_UNCONNECTED [3:1],\KER_bound_reg_1236_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_1236[31]_i_2_n_3 }),
        .O({\NLW_KER_bound_reg_1236_reg[31]_i_1_O_UNCONNECTED [3:2],D[31:30]}),
        .S({1'b0,1'b0,\KER_bound_reg_1236[31]_i_3_n_3 ,\KER_bound_reg_1236[31]_i_4_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_15 
       (.CI(\KER_bound_reg_1236_reg[29]_i_11_n_3 ),
        .CO({\NLW_KER_bound_reg_1236_reg[31]_i_15_CO_UNCONNECTED [3],\KER_bound_reg_1236_reg[31]_i_15_n_4 ,\KER_bound_reg_1236_reg[31]_i_15_n_5 ,\KER_bound_reg_1236_reg[31]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_bound_reg_1236[31]_i_38_n_3 ,\KER_bound_reg_1236[31]_i_39_n_3 ,\KER_bound_reg_1236[31]_i_40_n_3 }),
        .O({\KER_bound_reg_1236_reg[31]_i_15_n_7 ,\KER_bound_reg_1236_reg[31]_i_15_n_8 ,\KER_bound_reg_1236_reg[31]_i_15_n_9 ,\KER_bound_reg_1236_reg[31]_i_15_n_10 }),
        .S({\KER_bound_reg_1236[31]_i_41_n_3 ,\KER_bound_reg_1236[31]_i_42_n_3 ,\KER_bound_reg_1236[31]_i_43_n_3 ,\KER_bound_reg_1236[31]_i_44_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_33 
       (.CI(\KER_bound_reg_1236_reg[31]_i_36_n_3 ),
        .CO({\NLW_KER_bound_reg_1236_reg[31]_i_33_CO_UNCONNECTED [3:2],\KER_bound_reg_1236_reg[31]_i_33_n_5 ,\KER_bound_reg_1236_reg[31]_i_33_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_bound_reg_1236[31]_i_59_n_3 ,\KER_bound_reg_1236[31]_i_60_n_3 }),
        .O({\NLW_KER_bound_reg_1236_reg[31]_i_33_O_UNCONNECTED [3],\KER_bound_reg_1236_reg[31]_i_33_n_8 ,\KER_bound_reg_1236_reg[31]_i_33_n_9 ,\KER_bound_reg_1236_reg[31]_i_33_n_10 }),
        .S({1'b0,\KER_bound_reg_1236[31]_i_61_n_3 ,\KER_bound_reg_1236[31]_i_62_n_3 ,\KER_bound_reg_1236[31]_i_63_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_34 
       (.CI(\KER_bound_reg_1236_reg[29]_i_38_n_3 ),
        .CO({\KER_bound_reg_1236_reg[31]_i_34_n_3 ,\KER_bound_reg_1236_reg[31]_i_34_n_4 ,\KER_bound_reg_1236_reg[31]_i_34_n_5 ,\KER_bound_reg_1236_reg[31]_i_34_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[31]_i_64_n_3 ,\KER_bound_reg_1236[31]_i_65_n_3 ,\KER_bound_reg_1236[31]_i_66_n_3 ,\KER_bound_reg_1236[31]_i_67_n_3 }),
        .O({\KER_bound_reg_1236_reg[31]_i_34_n_7 ,\KER_bound_reg_1236_reg[31]_i_34_n_8 ,\KER_bound_reg_1236_reg[31]_i_34_n_9 ,\KER_bound_reg_1236_reg[31]_i_34_n_10 }),
        .S({\KER_bound_reg_1236[31]_i_68_n_3 ,\KER_bound_reg_1236[31]_i_69_n_3 ,\KER_bound_reg_1236[31]_i_70_n_3 ,\KER_bound_reg_1236[31]_i_71_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_35 
       (.CI(\KER_bound_reg_1236_reg[29]_i_37_n_3 ),
        .CO({\NLW_KER_bound_reg_1236_reg[31]_i_35_CO_UNCONNECTED [3],\KER_bound_reg_1236_reg[31]_i_35_n_4 ,\KER_bound_reg_1236_reg[31]_i_35_n_5 ,\KER_bound_reg_1236_reg[31]_i_35_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_bound_reg_1236[31]_i_72_n_3 ,\KER_bound_reg_1236[31]_i_73_n_3 ,\KER_bound_reg_1236[31]_i_74_n_3 }),
        .O({\KER_bound_reg_1236_reg[31]_i_35_n_7 ,\KER_bound_reg_1236_reg[31]_i_35_n_8 ,\KER_bound_reg_1236_reg[31]_i_35_n_9 ,\KER_bound_reg_1236_reg[31]_i_35_n_10 }),
        .S({\KER_bound_reg_1236[31]_i_75_n_3 ,\KER_bound_reg_1236[31]_i_76_n_3 ,\KER_bound_reg_1236[31]_i_77_n_3 ,\KER_bound_reg_1236[31]_i_78_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_36 
       (.CI(\KER_bound_reg_1236_reg[29]_i_39_n_3 ),
        .CO({\KER_bound_reg_1236_reg[31]_i_36_n_3 ,\KER_bound_reg_1236_reg[31]_i_36_n_4 ,\KER_bound_reg_1236_reg[31]_i_36_n_5 ,\KER_bound_reg_1236_reg[31]_i_36_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[31]_i_79_n_3 ,\KER_bound_reg_1236[31]_i_80_n_3 ,\KER_bound_reg_1236[31]_i_81_n_3 ,\KER_bound_reg_1236[31]_i_82_n_3 }),
        .O({\KER_bound_reg_1236_reg[31]_i_36_n_7 ,\KER_bound_reg_1236_reg[31]_i_36_n_8 ,\KER_bound_reg_1236_reg[31]_i_36_n_9 ,\KER_bound_reg_1236_reg[31]_i_36_n_10 }),
        .S({\KER_bound_reg_1236[31]_i_83_n_3 ,\KER_bound_reg_1236[31]_i_84_n_3 ,\KER_bound_reg_1236[31]_i_85_n_3 ,\KER_bound_reg_1236[31]_i_86_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_37 
       (.CI(\KER_bound_reg_1236_reg[31]_i_34_n_3 ),
        .CO(\NLW_KER_bound_reg_1236_reg[31]_i_37_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_bound_reg_1236_reg[31]_i_37_O_UNCONNECTED [3:1],\KER_bound_reg_1236_reg[31]_i_37_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_bound_reg_1236[31]_i_87_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_47 
       (.CI(\KER_bound_reg_1236_reg[31]_i_51_n_3 ),
        .CO({\KER_bound_reg_1236_reg[31]_i_47_n_3 ,\KER_bound_reg_1236_reg[31]_i_47_n_4 ,\KER_bound_reg_1236_reg[31]_i_47_n_5 ,\KER_bound_reg_1236_reg[31]_i_47_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[31]_i_91_n_3 ,\KER_bound_reg_1236[31]_i_92_n_3 ,\KER_bound_reg_1236[31]_i_93_n_3 ,\KER_bound_reg_1236[31]_i_94_n_3 }),
        .O({\KER_bound_reg_1236_reg[31]_i_47_n_7 ,\KER_bound_reg_1236_reg[31]_i_47_n_8 ,\KER_bound_reg_1236_reg[31]_i_47_n_9 ,\KER_bound_reg_1236_reg[31]_i_47_n_10 }),
        .S({\KER_bound_reg_1236[31]_i_95_n_3 ,\KER_bound_reg_1236[31]_i_96_n_3 ,\KER_bound_reg_1236[31]_i_97_n_3 ,\KER_bound_reg_1236[31]_i_98_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_48 
       (.CI(\KER_bound_reg_1236_reg[31]_i_50_n_3 ),
        .CO({\NLW_KER_bound_reg_1236_reg[31]_i_48_CO_UNCONNECTED [3],\KER_bound_reg_1236_reg[31]_i_48_n_4 ,\KER_bound_reg_1236_reg[31]_i_48_n_5 ,\KER_bound_reg_1236_reg[31]_i_48_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_bound_reg_1236[31]_i_99_n_3 ,\KER_bound_reg_1236[31]_i_100_n_3 ,\KER_bound_reg_1236[31]_i_101_n_3 }),
        .O({\KER_bound_reg_1236_reg[31]_i_48_n_7 ,\KER_bound_reg_1236_reg[31]_i_48_n_8 ,\KER_bound_reg_1236_reg[31]_i_48_n_9 ,\KER_bound_reg_1236_reg[31]_i_48_n_10 }),
        .S({\KER_bound_reg_1236[31]_i_102_n_3 ,\KER_bound_reg_1236[31]_i_103_n_3 ,\KER_bound_reg_1236[31]_i_104_n_3 ,\KER_bound_reg_1236[31]_i_105_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_49 
       (.CI(\KER_bound_reg_1236_reg[25]_i_13_n_3 ),
        .CO({\KER_bound_reg_1236_reg[31]_i_49_n_3 ,\KER_bound_reg_1236_reg[31]_i_49_n_4 ,\KER_bound_reg_1236_reg[31]_i_49_n_5 ,\KER_bound_reg_1236_reg[31]_i_49_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[31]_i_106_n_3 ,\KER_bound_reg_1236[31]_i_107_n_3 ,\KER_bound_reg_1236[31]_i_108_n_3 ,\KER_bound_reg_1236[31]_i_109_n_3 }),
        .O({\KER_bound_reg_1236_reg[31]_i_49_n_7 ,\KER_bound_reg_1236_reg[31]_i_49_n_8 ,\KER_bound_reg_1236_reg[31]_i_49_n_9 ,\KER_bound_reg_1236_reg[31]_i_49_n_10 }),
        .S({\KER_bound_reg_1236[31]_i_110_n_3 ,\KER_bound_reg_1236[31]_i_111_n_3 ,\KER_bound_reg_1236[31]_i_112_n_3 ,\KER_bound_reg_1236[31]_i_113_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_5 
       (.CI(\KER_bound_reg_1236_reg[29]_i_10_n_3 ),
        .CO({\NLW_KER_bound_reg_1236_reg[31]_i_5_CO_UNCONNECTED [3:2],\KER_bound_reg_1236_reg[31]_i_5_n_5 ,\KER_bound_reg_1236_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_bound_reg_1236[31]_i_10_n_3 ,\KER_bound_reg_1236[31]_i_11_n_3 }),
        .O({\NLW_KER_bound_reg_1236_reg[31]_i_5_O_UNCONNECTED [3],\KER_bound_reg_1236_reg[31]_i_5_n_8 ,\KER_bound_reg_1236_reg[31]_i_5_n_9 ,\KER_bound_reg_1236_reg[31]_i_5_n_10 }),
        .S({1'b0,\KER_bound_reg_1236[31]_i_12_n_3 ,\KER_bound_reg_1236[31]_i_13_n_3 ,\KER_bound_reg_1236[31]_i_14_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_50 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[31]_i_50_n_3 ,\KER_bound_reg_1236_reg[31]_i_50_n_4 ,\KER_bound_reg_1236_reg[31]_i_50_n_5 ,\KER_bound_reg_1236_reg[31]_i_50_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[31]_i_114_n_3 ,\KER_bound_reg_1236[31]_i_115_n_3 ,\KER_bound_reg_1236[31]_i_116_n_3 ,1'b0}),
        .O({\KER_bound_reg_1236_reg[31]_i_50_n_7 ,\KER_bound_reg_1236_reg[31]_i_50_n_8 ,\KER_bound_reg_1236_reg[31]_i_50_n_9 ,\KER_bound_reg_1236_reg[31]_i_50_n_10 }),
        .S({\KER_bound_reg_1236[31]_i_117_n_3 ,\KER_bound_reg_1236[31]_i_118_n_3 ,\KER_bound_reg_1236[31]_i_119_n_3 ,\KER_bound_reg_1236[31]_i_120_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_51 
       (.CI(\KER_bound_reg_1236_reg[25]_i_12_n_3 ),
        .CO({\KER_bound_reg_1236_reg[31]_i_51_n_3 ,\KER_bound_reg_1236_reg[31]_i_51_n_4 ,\KER_bound_reg_1236_reg[31]_i_51_n_5 ,\KER_bound_reg_1236_reg[31]_i_51_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[31]_i_121_n_3 ,\KER_bound_reg_1236[31]_i_122_n_3 ,\KER_bound_reg_1236[31]_i_123_n_3 ,\KER_bound_reg_1236[31]_i_124_n_3 }),
        .O({\KER_bound_reg_1236_reg[31]_i_51_n_7 ,\KER_bound_reg_1236_reg[31]_i_51_n_8 ,\KER_bound_reg_1236_reg[31]_i_51_n_9 ,\KER_bound_reg_1236_reg[31]_i_51_n_10 }),
        .S({\KER_bound_reg_1236[31]_i_125_n_3 ,\KER_bound_reg_1236[31]_i_126_n_3 ,\KER_bound_reg_1236[31]_i_127_n_3 ,\KER_bound_reg_1236[31]_i_128_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_52 
       (.CI(\KER_bound_reg_1236_reg[31]_i_49_n_3 ),
        .CO({\NLW_KER_bound_reg_1236_reg[31]_i_52_CO_UNCONNECTED [3:2],\KER_bound_reg_1236_reg[31]_i_52_n_5 ,\KER_bound_reg_1236_reg[31]_i_52_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\KER_bound_reg_1236[31]_i_129_n_3 ,\KER_bound_reg_1236[31]_i_130_n_3 }),
        .O({\NLW_KER_bound_reg_1236_reg[31]_i_52_O_UNCONNECTED [3],\KER_bound_reg_1236_reg[31]_i_52_n_8 ,\KER_bound_reg_1236_reg[31]_i_52_n_9 ,\KER_bound_reg_1236_reg[31]_i_52_n_10 }),
        .S({1'b0,\KER_bound_reg_1236[31]_i_131_n_3 ,\KER_bound_reg_1236[31]_i_132_n_3 ,\KER_bound_reg_1236[31]_i_133_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_53 
       (.CI(\KER_bound_reg_1236_reg[31]_i_47_n_3 ),
        .CO({\NLW_KER_bound_reg_1236_reg[31]_i_53_CO_UNCONNECTED [3:1],\KER_bound_reg_1236_reg[31]_i_53_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_1236[31]_i_134_n_3 }),
        .O({\NLW_KER_bound_reg_1236_reg[31]_i_53_O_UNCONNECTED [3:2],\KER_bound_reg_1236_reg[31]_i_53_n_9 ,\KER_bound_reg_1236_reg[31]_i_53_n_10 }),
        .S({1'b0,1'b0,\KER_bound_reg_1236[31]_i_135_n_3 ,\KER_bound_reg_1236[31]_i_136_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_6 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[31]_i_6_n_3 ,\KER_bound_reg_1236_reg[31]_i_6_n_4 ,\KER_bound_reg_1236_reg[31]_i_6_n_5 ,\KER_bound_reg_1236_reg[31]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236_reg[31]_i_15_n_9 ,\KER_bound_reg_1236_reg[31]_i_15_n_10 ,\KER_bound_reg_1236_reg[29]_i_11_n_7 ,1'b0}),
        .O({\KER_bound_reg_1236_reg[31]_i_6_n_7 ,\KER_bound_reg_1236_reg[31]_i_6_n_8 ,\KER_bound_reg_1236_reg[31]_i_6_n_9 ,\KER_bound_reg_1236_reg[31]_i_6_n_10 }),
        .S({\KER_bound_reg_1236[31]_i_16_n_3 ,\KER_bound_reg_1236[31]_i_17_n_3 ,\KER_bound_reg_1236[31]_i_18_n_3 ,\KER_bound_reg_1236_reg[29]_i_11_n_8 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_7 
       (.CI(\KER_bound_reg_1236_reg[29]_i_12_n_3 ),
        .CO({\KER_bound_reg_1236_reg[31]_i_7_n_3 ,\KER_bound_reg_1236_reg[31]_i_7_n_4 ,\KER_bound_reg_1236_reg[31]_i_7_n_5 ,\KER_bound_reg_1236_reg[31]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[31]_i_19_n_3 ,\KER_bound_reg_1236[31]_i_20_n_3 ,\KER_bound_reg_1236[31]_i_21_n_3 ,\KER_bound_reg_1236[31]_i_22_n_3 }),
        .O({\KER_bound_reg_1236_reg[31]_i_7_n_7 ,\KER_bound_reg_1236_reg[31]_i_7_n_8 ,\KER_bound_reg_1236_reg[31]_i_7_n_9 ,\KER_bound_reg_1236_reg[31]_i_7_n_10 }),
        .S({\KER_bound_reg_1236[31]_i_23_n_3 ,\KER_bound_reg_1236[31]_i_24_n_3 ,\KER_bound_reg_1236[31]_i_25_n_3 ,\KER_bound_reg_1236[31]_i_26_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_8 
       (.CI(\KER_bound_reg_1236_reg[31]_i_7_n_3 ),
        .CO({\NLW_KER_bound_reg_1236_reg[31]_i_8_CO_UNCONNECTED [3:1],\KER_bound_reg_1236_reg[31]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_1236[31]_i_27_n_3 }),
        .O({\NLW_KER_bound_reg_1236_reg[31]_i_8_O_UNCONNECTED [3:2],\KER_bound_reg_1236_reg[31]_i_8_n_9 ,\KER_bound_reg_1236_reg[31]_i_8_n_10 }),
        .S({1'b0,1'b0,\KER_bound_reg_1236[31]_i_28_n_3 ,\KER_bound_reg_1236[31]_i_29_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_88 
       (.CI(\KER_bound_reg_1236_reg[29]_i_40_n_3 ),
        .CO({\NLW_KER_bound_reg_1236_reg[31]_i_88_CO_UNCONNECTED [3],\KER_bound_reg_1236_reg[31]_i_88_n_4 ,\KER_bound_reg_1236_reg[31]_i_88_n_5 ,\KER_bound_reg_1236_reg[31]_i_88_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\KER_bound_reg_1236[31]_i_155_n_3 ,\KER_bound_reg_1236[31]_i_156_n_3 ,\KER_bound_reg_1236[31]_i_157_n_3 }),
        .O({\KER_bound_reg_1236_reg[31]_i_88_n_7 ,\KER_bound_reg_1236_reg[31]_i_88_n_8 ,\KER_bound_reg_1236_reg[31]_i_88_n_9 ,\KER_bound_reg_1236_reg[31]_i_88_n_10 }),
        .S({\KER_bound_reg_1236[31]_i_158_n_3 ,\KER_bound_reg_1236[31]_i_159_n_3 ,\KER_bound_reg_1236[31]_i_160_n_3 ,\KER_bound_reg_1236[31]_i_161_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_89 
       (.CI(\KER_bound_reg_1236_reg[29]_i_41_n_3 ),
        .CO({\NLW_KER_bound_reg_1236_reg[31]_i_89_CO_UNCONNECTED [3:1],\KER_bound_reg_1236_reg[31]_i_89_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_1236[31]_i_162_n_3 }),
        .O({\NLW_KER_bound_reg_1236_reg[31]_i_89_O_UNCONNECTED [3:2],\KER_bound_reg_1236_reg[31]_i_89_n_9 ,\KER_bound_reg_1236_reg[31]_i_89_n_10 }),
        .S({1'b0,1'b0,\KER_bound_reg_1236[31]_i_163_n_3 ,\KER_bound_reg_1236[31]_i_164_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_9 
       (.CI(\KER_bound_reg_1236_reg[31]_i_6_n_3 ),
        .CO({\NLW_KER_bound_reg_1236_reg[31]_i_9_CO_UNCONNECTED [3:1],\KER_bound_reg_1236_reg[31]_i_9_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\KER_bound_reg_1236[31]_i_30_n_3 }),
        .O({\NLW_KER_bound_reg_1236_reg[31]_i_9_O_UNCONNECTED [3:2],\KER_bound_reg_1236_reg[31]_i_9_n_9 ,\KER_bound_reg_1236_reg[31]_i_9_n_10 }),
        .S({1'b0,1'b0,\KER_bound_reg_1236[31]_i_31_n_3 ,\KER_bound_reg_1236[31]_i_32_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[31]_i_90 
       (.CI(\KER_bound_reg_1236_reg[29]_i_45_n_3 ),
        .CO(\NLW_KER_bound_reg_1236_reg[31]_i_90_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_KER_bound_reg_1236_reg[31]_i_90_O_UNCONNECTED [3:1],\KER_bound_reg_1236_reg[31]_i_90_n_10 }),
        .S({1'b0,1'b0,1'b0,\KER_bound_reg_1236[31]_i_165_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[3]_i_2_n_3 ,\KER_bound_reg_1236_reg[3]_i_2_n_4 ,\KER_bound_reg_1236_reg[3]_i_2_n_5 ,\KER_bound_reg_1236_reg[3]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[3]_i_3_n_3 ,\KER_bound_reg_1236[3]_i_4_n_3 ,\KER_bound_reg_1236[3]_i_5_n_3 ,1'b0}),
        .O({\KER_bound_reg_1236_reg[3]_i_2_n_7 ,\KER_bound_reg_1236_reg[3]_i_2_n_8 ,\KER_bound_reg_1236_reg[3]_i_2_n_9 ,\KER_bound_reg_1236_reg[3]_i_2_n_10 }),
        .S({\KER_bound_reg_1236[3]_i_6_n_3 ,\KER_bound_reg_1236[3]_i_7_n_3 ,\KER_bound_reg_1236[3]_i_8_n_3 ,\KER_bound_reg_1236[3]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[7]_i_1_n_3 ,\KER_bound_reg_1236_reg[7]_i_1_n_4 ,\KER_bound_reg_1236_reg[7]_i_1_n_5 ,\KER_bound_reg_1236_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[7]_i_2_n_3 ,\KER_bound_reg_1236[7]_i_3_n_3 ,\KER_bound_reg_1236[7]_i_4_n_3 ,\KER_bound_reg_1236[7]_i_5_n_3 }),
        .O(D[7:4]),
        .S({\KER_bound_reg_1236[7]_i_6_n_3 ,\KER_bound_reg_1236[7]_i_7_n_3 ,\KER_bound_reg_1236[7]_i_8_n_3 ,\KER_bound_reg_1236[7]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[8]_i_1 
       (.CI(\KER_bound_reg_1236_reg[7]_i_1_n_3 ),
        .CO({\KER_bound_reg_1236_reg[8]_i_1_n_3 ,\KER_bound_reg_1236_reg[8]_i_1_n_4 ,\KER_bound_reg_1236_reg[8]_i_1_n_5 ,\KER_bound_reg_1236_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[8]_i_2_n_3 ,\KER_bound_reg_1236[8]_i_3_n_3 ,\KER_bound_reg_1236[8]_i_4_n_3 ,\KER_bound_reg_1236[8]_i_5_n_3 }),
        .O({\KER_bound_reg_1236_reg[8]_i_1_n_7 ,\KER_bound_reg_1236_reg[8]_i_1_n_8 ,\KER_bound_reg_1236_reg[8]_i_1_n_9 ,D[8]}),
        .S({\KER_bound_reg_1236[8]_i_6_n_3 ,\KER_bound_reg_1236[8]_i_7_n_3 ,\KER_bound_reg_1236[8]_i_8_n_3 ,\KER_bound_reg_1236[8]_i_9_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[8]_i_10 
       (.CI(\KER_bound_reg_1236_reg[8]_i_14_n_3 ),
        .CO({\KER_bound_reg_1236_reg[8]_i_10_n_3 ,\KER_bound_reg_1236_reg[8]_i_10_n_4 ,\KER_bound_reg_1236_reg[8]_i_10_n_5 ,\KER_bound_reg_1236_reg[8]_i_10_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[8]_i_16_n_3 ,\KER_bound_reg_1236[8]_i_17_n_3 ,\KER_bound_reg_1236[8]_i_18_n_3 ,\KER_bound_reg_1236[8]_i_19_n_3 }),
        .O({\KER_bound_reg_1236_reg[8]_i_10_n_7 ,\KER_bound_reg_1236_reg[8]_i_10_n_8 ,\KER_bound_reg_1236_reg[8]_i_10_n_9 ,\KER_bound_reg_1236_reg[8]_i_10_n_10 }),
        .S({\KER_bound_reg_1236[8]_i_20_n_3 ,\KER_bound_reg_1236[8]_i_21_n_3 ,\KER_bound_reg_1236[8]_i_22_n_3 ,\KER_bound_reg_1236[8]_i_23_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[8]_i_11 
       (.CI(\KER_bound_reg_1236_reg[8]_i_13_n_3 ),
        .CO({\KER_bound_reg_1236_reg[8]_i_11_n_3 ,\KER_bound_reg_1236_reg[8]_i_11_n_4 ,\KER_bound_reg_1236_reg[8]_i_11_n_5 ,\KER_bound_reg_1236_reg[8]_i_11_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[8]_i_24_n_3 ,\KER_bound_reg_1236[8]_i_25_n_3 ,\KER_bound_reg_1236[8]_i_26_n_3 ,\KER_bound_reg_1236[8]_i_27_n_3 }),
        .O({\KER_bound_reg_1236_reg[8]_i_11_n_7 ,\KER_bound_reg_1236_reg[8]_i_11_n_8 ,\KER_bound_reg_1236_reg[8]_i_11_n_9 ,\KER_bound_reg_1236_reg[8]_i_11_n_10 }),
        .S({\KER_bound_reg_1236[8]_i_28_n_3 ,\KER_bound_reg_1236[8]_i_29_n_3 ,\KER_bound_reg_1236[8]_i_30_n_3 ,\KER_bound_reg_1236[8]_i_31_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[8]_i_12 
       (.CI(\KER_bound_reg_1236_reg[3]_i_2_n_3 ),
        .CO({\KER_bound_reg_1236_reg[8]_i_12_n_3 ,\KER_bound_reg_1236_reg[8]_i_12_n_4 ,\KER_bound_reg_1236_reg[8]_i_12_n_5 ,\KER_bound_reg_1236_reg[8]_i_12_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[8]_i_32_n_3 ,\KER_bound_reg_1236[8]_i_33_n_3 ,\KER_bound_reg_1236[8]_i_34_n_3 ,\KER_bound_reg_1236[8]_i_35_n_3 }),
        .O({\KER_bound_reg_1236_reg[8]_i_12_n_7 ,\KER_bound_reg_1236_reg[8]_i_12_n_8 ,\KER_bound_reg_1236_reg[8]_i_12_n_9 ,\KER_bound_reg_1236_reg[8]_i_12_n_10 }),
        .S({\KER_bound_reg_1236[8]_i_36_n_3 ,\KER_bound_reg_1236[8]_i_37_n_3 ,\KER_bound_reg_1236[8]_i_38_n_3 ,\KER_bound_reg_1236[8]_i_39_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[8]_i_13 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[8]_i_13_n_3 ,\KER_bound_reg_1236_reg[8]_i_13_n_4 ,\KER_bound_reg_1236_reg[8]_i_13_n_5 ,\KER_bound_reg_1236_reg[8]_i_13_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[8]_i_40_n_3 ,\KER_bound_reg_1236[8]_i_41_n_3 ,\KER_bound_reg_1236[8]_i_42_n_3 ,1'b0}),
        .O({\KER_bound_reg_1236_reg[8]_i_13_n_7 ,\KER_bound_reg_1236_reg[8]_i_13_n_8 ,\KER_bound_reg_1236_reg[8]_i_13_n_9 ,\KER_bound_reg_1236_reg[8]_i_13_n_10 }),
        .S({\KER_bound_reg_1236[8]_i_43_n_3 ,\KER_bound_reg_1236[8]_i_44_n_3 ,\KER_bound_reg_1236[8]_i_45_n_3 ,\KER_bound_reg_1236[8]_i_46_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[8]_i_14 
       (.CI(\KER_bound_reg_1236_reg[2]_i_1_n_3 ),
        .CO({\KER_bound_reg_1236_reg[8]_i_14_n_3 ,\KER_bound_reg_1236_reg[8]_i_14_n_4 ,\KER_bound_reg_1236_reg[8]_i_14_n_5 ,\KER_bound_reg_1236_reg[8]_i_14_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[8]_i_47_n_3 ,\KER_bound_reg_1236[8]_i_48_n_3 ,\KER_bound_reg_1236[8]_i_49_n_3 ,\KER_bound_reg_1236[8]_i_50_n_3 }),
        .O({\KER_bound_reg_1236_reg[8]_i_14_n_7 ,\KER_bound_reg_1236_reg[8]_i_14_n_8 ,\KER_bound_reg_1236_reg[8]_i_14_n_9 ,\KER_bound_reg_1236_reg[8]_i_14_n_10 }),
        .S({\KER_bound_reg_1236[8]_i_51_n_3 ,\KER_bound_reg_1236[8]_i_52_n_3 ,\KER_bound_reg_1236[8]_i_53_n_3 ,\KER_bound_reg_1236[8]_i_54_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[8]_i_15 
       (.CI(\KER_bound_reg_1236_reg[8]_i_12_n_3 ),
        .CO({\KER_bound_reg_1236_reg[8]_i_15_n_3 ,\KER_bound_reg_1236_reg[8]_i_15_n_4 ,\KER_bound_reg_1236_reg[8]_i_15_n_5 ,\KER_bound_reg_1236_reg[8]_i_15_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[8]_i_55_n_3 ,\KER_bound_reg_1236[8]_i_56_n_3 ,\KER_bound_reg_1236[8]_i_57_n_3 ,\KER_bound_reg_1236[8]_i_58_n_3 }),
        .O({\KER_bound_reg_1236_reg[8]_i_15_n_7 ,\KER_bound_reg_1236_reg[8]_i_15_n_8 ,\KER_bound_reg_1236_reg[8]_i_15_n_9 ,\KER_bound_reg_1236_reg[8]_i_15_n_10 }),
        .S({\KER_bound_reg_1236[8]_i_59_n_3 ,\KER_bound_reg_1236[8]_i_60_n_3 ,\KER_bound_reg_1236[8]_i_61_n_3 ,\KER_bound_reg_1236[8]_i_62_n_3 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \KER_bound_reg_1236_reg[9]_i_2 
       (.CI(1'b0),
        .CO({\KER_bound_reg_1236_reg[9]_i_2_n_3 ,\KER_bound_reg_1236_reg[9]_i_2_n_4 ,\KER_bound_reg_1236_reg[9]_i_2_n_5 ,\KER_bound_reg_1236_reg[9]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({\KER_bound_reg_1236[9]_i_3_n_3 ,\KER_bound_reg_1236[9]_i_4_n_3 ,\KER_bound_reg_1236[9]_i_5_n_3 ,1'b0}),
        .O({\KER_bound_reg_1236_reg[9]_i_2_n_7 ,\KER_bound_reg_1236_reg[9]_i_2_n_8 ,\KER_bound_reg_1236_reg[9]_i_2_n_9 ,\KER_bound_reg_1236_reg[9]_i_2_n_10 }),
        .S({\KER_bound_reg_1236[9]_i_6_n_3 ,\KER_bound_reg_1236[9]_i_7_n_3 ,\KER_bound_reg_1236[9]_i_8_n_3 ,\KER_bound_reg_1236[9]_i_9_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_regslice_both
   (\ap_CS_fsm_reg[2] ,
    in_r_TVALID_int_regslice,
    out_r_TVALID_int_regslice,
    D,
    \B_V_data_1_payload_B_reg[63]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[4] ,
    \B_V_data_1_state_reg[1]_0 ,
    B_V_data_1_sel_rd_reg_0,
    Q,
    ap_enable_reg_pp0_iter1,
    CO,
    \B_V_data_1_state_reg[0]_1 ,
    ap_enable_reg_pp0_iter3,
    ack_in,
    \B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[1]_0 ,
    \B_V_data_1_payload_A_reg[2]_0 ,
    \B_V_data_1_payload_A_reg[3]_0 ,
    \B_V_data_1_payload_A_reg[4]_0 ,
    \B_V_data_1_payload_A_reg[5]_0 ,
    \B_V_data_1_payload_A_reg[6]_0 ,
    \B_V_data_1_payload_A_reg[7]_0 ,
    \B_V_data_1_payload_A_reg[8]_0 ,
    \B_V_data_1_payload_A_reg[9]_0 ,
    \B_V_data_1_payload_A_reg[10]_0 ,
    \B_V_data_1_payload_A_reg[11]_0 ,
    \B_V_data_1_payload_A_reg[12]_0 ,
    \B_V_data_1_payload_A_reg[13]_0 ,
    \B_V_data_1_payload_A_reg[14]_0 ,
    \B_V_data_1_payload_A_reg[15]_0 ,
    \B_V_data_1_payload_A_reg[16]_0 ,
    \B_V_data_1_payload_A_reg[17]_0 ,
    \B_V_data_1_payload_A_reg[18]_0 ,
    \B_V_data_1_payload_A_reg[19]_0 ,
    \B_V_data_1_payload_A_reg[20]_0 ,
    \B_V_data_1_payload_A_reg[21]_0 ,
    \B_V_data_1_payload_A_reg[22]_0 ,
    \B_V_data_1_payload_A_reg[23]_0 ,
    \B_V_data_1_payload_A_reg[24]_0 ,
    \B_V_data_1_payload_A_reg[25]_0 ,
    \B_V_data_1_payload_A_reg[26]_0 ,
    \B_V_data_1_payload_A_reg[27]_0 ,
    \B_V_data_1_payload_A_reg[28]_0 ,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA,
    \B_V_data_1_payload_A_reg[32]_0 ,
    \B_V_data_1_payload_A_reg[63]_0 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \B_V_data_1_payload_A_reg[0]_1 ,
    in_r_TVALID,
    ap_rst_n_inv,
    ap_clk,
    in_r_TDATA,
    ap_rst_n);
  output \ap_CS_fsm_reg[2] ;
  output in_r_TVALID_int_regslice;
  output out_r_TVALID_int_regslice;
  output [60:0]D;
  output [63:0]\B_V_data_1_payload_B_reg[63]_0 ;
  output [4:0]\B_V_data_1_state_reg[0]_0 ;
  output \ap_CS_fsm_reg[24] ;
  output \ap_CS_fsm_reg[4] ;
  output \B_V_data_1_state_reg[1]_0 ;
  input B_V_data_1_sel_rd_reg_0;
  input [31:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input \B_V_data_1_state_reg[0]_1 ;
  input ap_enable_reg_pp0_iter3;
  input ack_in;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input \B_V_data_1_payload_A_reg[1]_0 ;
  input \B_V_data_1_payload_A_reg[2]_0 ;
  input \B_V_data_1_payload_A_reg[3]_0 ;
  input \B_V_data_1_payload_A_reg[4]_0 ;
  input \B_V_data_1_payload_A_reg[5]_0 ;
  input \B_V_data_1_payload_A_reg[6]_0 ;
  input \B_V_data_1_payload_A_reg[7]_0 ;
  input \B_V_data_1_payload_A_reg[8]_0 ;
  input \B_V_data_1_payload_A_reg[9]_0 ;
  input \B_V_data_1_payload_A_reg[10]_0 ;
  input \B_V_data_1_payload_A_reg[11]_0 ;
  input \B_V_data_1_payload_A_reg[12]_0 ;
  input \B_V_data_1_payload_A_reg[13]_0 ;
  input \B_V_data_1_payload_A_reg[14]_0 ;
  input \B_V_data_1_payload_A_reg[15]_0 ;
  input \B_V_data_1_payload_A_reg[16]_0 ;
  input \B_V_data_1_payload_A_reg[17]_0 ;
  input \B_V_data_1_payload_A_reg[18]_0 ;
  input \B_V_data_1_payload_A_reg[19]_0 ;
  input \B_V_data_1_payload_A_reg[20]_0 ;
  input \B_V_data_1_payload_A_reg[21]_0 ;
  input \B_V_data_1_payload_A_reg[22]_0 ;
  input \B_V_data_1_payload_A_reg[23]_0 ;
  input \B_V_data_1_payload_A_reg[24]_0 ;
  input \B_V_data_1_payload_A_reg[25]_0 ;
  input \B_V_data_1_payload_A_reg[26]_0 ;
  input \B_V_data_1_payload_A_reg[27]_0 ;
  input \B_V_data_1_payload_A_reg[28]_0 ;
  input [0:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA;
  input \B_V_data_1_payload_A_reg[32]_0 ;
  input [31:0]\B_V_data_1_payload_A_reg[63]_0 ;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input \ap_CS_fsm_reg[1]_3 ;
  input \B_V_data_1_payload_A_reg[0]_1 ;
  input in_r_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [63:0]in_r_TDATA;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[0]_1 ;
  wire \B_V_data_1_payload_A_reg[10]_0 ;
  wire \B_V_data_1_payload_A_reg[11]_0 ;
  wire \B_V_data_1_payload_A_reg[12]_0 ;
  wire \B_V_data_1_payload_A_reg[13]_0 ;
  wire \B_V_data_1_payload_A_reg[14]_0 ;
  wire \B_V_data_1_payload_A_reg[15]_0 ;
  wire \B_V_data_1_payload_A_reg[16]_0 ;
  wire \B_V_data_1_payload_A_reg[17]_0 ;
  wire \B_V_data_1_payload_A_reg[18]_0 ;
  wire \B_V_data_1_payload_A_reg[19]_0 ;
  wire \B_V_data_1_payload_A_reg[1]_0 ;
  wire \B_V_data_1_payload_A_reg[20]_0 ;
  wire \B_V_data_1_payload_A_reg[21]_0 ;
  wire \B_V_data_1_payload_A_reg[22]_0 ;
  wire \B_V_data_1_payload_A_reg[23]_0 ;
  wire \B_V_data_1_payload_A_reg[24]_0 ;
  wire \B_V_data_1_payload_A_reg[25]_0 ;
  wire \B_V_data_1_payload_A_reg[26]_0 ;
  wire \B_V_data_1_payload_A_reg[27]_0 ;
  wire \B_V_data_1_payload_A_reg[28]_0 ;
  wire \B_V_data_1_payload_A_reg[2]_0 ;
  wire \B_V_data_1_payload_A_reg[32]_0 ;
  wire \B_V_data_1_payload_A_reg[3]_0 ;
  wire \B_V_data_1_payload_A_reg[4]_0 ;
  wire \B_V_data_1_payload_A_reg[5]_0 ;
  wire [31:0]\B_V_data_1_payload_A_reg[63]_0 ;
  wire \B_V_data_1_payload_A_reg[6]_0 ;
  wire \B_V_data_1_payload_A_reg[7]_0 ;
  wire \B_V_data_1_payload_A_reg[8]_0 ;
  wire \B_V_data_1_payload_A_reg[9]_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire [63:0]\B_V_data_1_payload_B_reg[63]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state[1]_i_2_n_3 ;
  wire [4:0]\B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [60:0]D;
  wire [31:0]Q;
  wire ack_in;
  wire \ap_CS_fsm[1]_i_10_n_3 ;
  wire \ap_CS_fsm[1]_i_11_n_3 ;
  wire \ap_CS_fsm[1]_i_15_n_3 ;
  wire \ap_CS_fsm[1]_i_16_n_3 ;
  wire \ap_CS_fsm[1]_i_2_n_3 ;
  wire \ap_CS_fsm[1]_i_4_n_3 ;
  wire \ap_CS_fsm[1]_i_5_n_3 ;
  wire \ap_CS_fsm[1]_i_9_n_3 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA;
  wire [63:0]in_r_TDATA;
  wire in_r_TREADY_int_regslice;
  wire in_r_TVALID;
  wire in_r_TVALID_int_regslice;
  wire out_r_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[0]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[10]_0 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[11]_0 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[12]_0 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[13]_0 ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[14]_0 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[15]_0 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[16]_0 ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[17]_0 ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[18]_0 ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[19]_0 ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[1]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[20]_0 ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[21]_0 ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[22]_0 ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[23]_0 ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[24]_0 ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[25]_0 ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[26]_0 ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[27]_0 ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[28]_0 ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[2]_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(\B_V_data_1_payload_B_reg[63]_0 [32]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_834_out_r_TDATA),
        .I3(\B_V_data_1_payload_A_reg[32]_0 ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[33]_i_1 
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[34]_i_1 
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[35]_i_1 
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[32]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[36]_i_1 
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[33]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[37]_i_1 
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[34]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[38]_i_1 
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[35]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[39]_i_1 
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[36]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[3]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[40]_i_1 
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[37]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[41]_i_1 
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[38]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[42]_i_1 
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[39]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[43]_i_1 
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[40]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[44]_i_1 
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[41]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[45]_i_1 
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[42]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[46]_i_1 
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[43]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[47]_i_1 
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[44]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[48]_i_1 
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[45]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[49]_i_1 
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[46]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[4]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[50]_i_1 
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[47]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[51]_i_1 
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[48]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[52]_i_1 
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[49]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[53]_i_1 
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[50]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[54]_i_1 
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[51]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[55]_i_1 
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[52]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[56]_i_1 
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[53]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[57]_i_1 
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[54]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[58]_i_1 
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[55]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[59]_i_1 
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[56]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[5]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[60]_i_1 
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[57]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[61]_i_1 
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[58]));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[62]_i_1 
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[59]));
  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \B_V_data_1_payload_A[63]_i_2 
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .I5(\B_V_data_1_payload_A_reg[32]_0 ),
        .O(D[60]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \B_V_data_1_payload_A[63]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[7]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[1]_i_2_n_3 ),
        .I5(\B_V_data_1_payload_A_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[6]_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[7]_0 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[8]_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\B_V_data_1_payload_A_reg[9]_0 ),
        .O(D[9]));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1_n_3 ),
        .D(in_r_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(in_r_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(in_r_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(in_r_TREADY_int_regslice),
        .I1(in_r_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(in_r_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(in_r_TREADY_int_regslice),
        .I2(in_r_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(in_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFEAEAEAE)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\B_V_data_1_state_reg[0]_1 ),
        .I2(Q[30]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ack_in),
        .O(out_r_TVALID_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(in_r_TREADY_int_regslice),
        .I1(in_r_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(in_r_TVALID),
        .O(\B_V_data_1_state[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFEAEAEAE)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(B_V_data_1_sel_rd_reg_0),
        .I2(Q[27]),
        .I3(in_r_TVALID_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(CO),
        .O(in_r_TREADY_int_regslice));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(in_r_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_2_n_3 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5555555500000300)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_3 ),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(\ap_CS_fsm[1]_i_4_n_3 ),
        .I3(\ap_CS_fsm[1]_i_5_n_3 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm[1]_i_15_n_3 ),
        .I1(Q[31]),
        .I2(Q[6]),
        .I3(Q[30]),
        .I4(Q[3]),
        .I5(\ap_CS_fsm[1]_i_16_n_3 ),
        .O(\ap_CS_fsm[1]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[11]),
        .I3(Q[10]),
        .O(\ap_CS_fsm[1]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(Q[24]),
        .I1(Q[2]),
        .I2(Q[22]),
        .I3(Q[7]),
        .O(\ap_CS_fsm[1]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_16 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(Q[19]),
        .I4(Q[18]),
        .O(\ap_CS_fsm[1]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(in_r_TVALID_int_regslice),
        .I1(ack_in),
        .O(\ap_CS_fsm[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(\ap_CS_fsm_reg[24] ),
        .I4(\ap_CS_fsm[1]_i_9_n_3 ),
        .I5(\ap_CS_fsm[1]_i_10_n_3 ),
        .O(\ap_CS_fsm[1]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_11_n_3 ),
        .I1(in_r_TVALID_int_regslice),
        .I2(ack_in),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[1]_2 ),
        .I5(\ap_CS_fsm_reg[1]_3 ),
        .O(\ap_CS_fsm[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(Q[23]),
        .I1(Q[25]),
        .I2(Q[28]),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(Q[29]),
        .O(\ap_CS_fsm[1]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h8870)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(ack_in),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\B_V_data_1_state_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h8870)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(ack_in),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\B_V_data_1_state_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h8870)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(ack_in),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(\B_V_data_1_state_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[83]_i_12 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[27]),
        .I3(Q[26]),
        .O(\ap_CS_fsm_reg[4] ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[83]_i_22 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\ap_CS_fsm_reg[24] ));
  LUT4 #(
    .INIT(16'h8830)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(in_r_TVALID_int_regslice),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(ack_in),
        .O(\B_V_data_1_state_reg[0]_0 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[32]_i_1 
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[33]_i_1 
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[34]_i_1 
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[35]_i_1 
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[36]_i_1 
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[37]_i_1 
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[38]_i_1 
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[39]_i_1 
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [39]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[40]_i_1 
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[41]_i_1 
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[42]_i_1 
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[43]_i_1 
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[44]_i_1 
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[45]_i_1 
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[46]_i_1 
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[47]_i_1 
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[48]_i_1 
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[49]_i_1 
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [49]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[50]_i_1 
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[51]_i_1 
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[52]_i_1 
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[53]_i_1 
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[54]_i_1 
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[55]_i_1 
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[56]_i_1 
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[57]_i_1 
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[58]_i_1 
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[59]_i_1 
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [59]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[60]_i_1 
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[61]_i_1 
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[62]_i_1 
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [62]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[63]_i_2 
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [63]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \in_r_read_reg_90[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[63]_0 [9]));
endmodule

(* ORIG_REF_NAME = "maxpool_CIF_0_3_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_maxpool_CIF_0_3_regslice_both_5
   (\B_V_data_1_state_reg[1]_0 ,
    ack_in,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter1_reg,
    \ap_CS_fsm_reg[79] ,
    \ap_CS_fsm_reg[59] ,
    \B_V_data_1_state_reg[0]_0 ,
    E,
    \ap_CS_fsm_reg[6] ,
    out_r_TDATA,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter1_0,
    grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1,
    \q1_reg[31] ,
    D,
    \q1_reg[31]_0 ,
    \q1_reg[31]_1 ,
    \ap_CS_fsm_reg[83] ,
    out_r_TREADY,
    in_r_TVALID_int_regslice,
    \ap_CS_fsm_reg[83]_0 ,
    tmp_product,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2,
    \ap_CS_fsm_reg[83]_1 ,
    \ap_CS_fsm_reg[83]_2 ,
    \ap_CS_fsm_reg[83]_3 ,
    \ap_CS_fsm_reg[83]_4 ,
    \ap_CS_fsm_reg[83]_5 ,
    \ap_CS_fsm_reg[83]_6 ,
    \ap_CS_fsm_reg[83]_7 ,
    \ap_CS_fsm_reg[83]_8 ,
    \ap_CS_fsm_reg[83]_9 ,
    \ap_CS_fsm_reg[83]_10 ,
    out_r_TVALID_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_payload_A_reg[63]_0 ,
    ap_rst_n);
  output \B_V_data_1_state_reg[1]_0 ;
  output ack_in;
  output ap_block_pp0_stage0_subdone;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output \ap_CS_fsm_reg[79] ;
  output [4:0]\ap_CS_fsm_reg[59] ;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[6] ;
  output [63:0]out_r_TDATA;
  input [31:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter1_0;
  input grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1;
  input \q1_reg[31] ;
  input [0:0]D;
  input \q1_reg[31]_0 ;
  input \q1_reg[31]_1 ;
  input \ap_CS_fsm_reg[83] ;
  input out_r_TREADY;
  input in_r_TVALID_int_regslice;
  input \ap_CS_fsm_reg[83]_0 ;
  input tmp_product;
  input tmp_product_0;
  input tmp_product_1;
  input [2:0]tmp_product_2;
  input \ap_CS_fsm_reg[83]_1 ;
  input [0:0]\ap_CS_fsm_reg[83]_2 ;
  input \ap_CS_fsm_reg[83]_3 ;
  input \ap_CS_fsm_reg[83]_4 ;
  input \ap_CS_fsm_reg[83]_5 ;
  input \ap_CS_fsm_reg[83]_6 ;
  input \ap_CS_fsm_reg[83]_7 ;
  input \ap_CS_fsm_reg[83]_8 ;
  input \ap_CS_fsm_reg[83]_9 ;
  input \ap_CS_fsm_reg[83]_10 ;
  input out_r_TVALID_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input [63:0]\B_V_data_1_payload_A_reg[63]_0 ;
  input ap_rst_n;

  wire B_V_data_1_load_B;
  wire [63:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[63]_i_1__0_n_3 ;
  wire [63:0]\B_V_data_1_payload_A_reg[63]_0 ;
  wire [63:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state[1]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]D;
  wire [0:0]E;
  wire \IFMCH_curr[31]_i_3_n_3 ;
  wire [31:0]Q;
  wire acc_ce13;
  wire ack_in;
  wire \ap_CS_fsm[83]_i_10_n_3 ;
  wire \ap_CS_fsm[83]_i_21_n_3 ;
  wire \ap_CS_fsm[83]_i_26_n_3 ;
  wire \ap_CS_fsm[83]_i_2_n_3 ;
  wire \ap_CS_fsm[83]_i_3_n_3 ;
  wire \ap_CS_fsm[83]_i_4_n_3 ;
  wire \ap_CS_fsm[83]_i_5_n_3 ;
  wire \ap_CS_fsm[83]_i_7_n_3 ;
  wire \ap_CS_fsm[83]_i_8_n_3 ;
  wire [4:0]\ap_CS_fsm_reg[59] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[79] ;
  wire \ap_CS_fsm_reg[83] ;
  wire \ap_CS_fsm_reg[83]_0 ;
  wire \ap_CS_fsm_reg[83]_1 ;
  wire \ap_CS_fsm_reg[83]_10 ;
  wire [0:0]\ap_CS_fsm_reg[83]_2 ;
  wire \ap_CS_fsm_reg[83]_3 ;
  wire \ap_CS_fsm_reg[83]_4 ;
  wire \ap_CS_fsm_reg[83]_5 ;
  wire \ap_CS_fsm_reg[83]_6 ;
  wire \ap_CS_fsm_reg[83]_7 ;
  wire \ap_CS_fsm_reg[83]_8 ;
  wire \ap_CS_fsm_reg[83]_9 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1;
  wire in_r_TVALID_int_regslice;
  wire [63:0]out_r_TDATA;
  wire out_r_TREADY;
  wire out_r_TVALID_int_regslice;
  wire \q1_reg[31] ;
  wire \q1_reg[31]_0 ;
  wire \q1_reg[31]_1 ;
  wire tmp_product;
  wire tmp_product_0;
  wire tmp_product_1;
  wire [2:0]tmp_product_2;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[63]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFF000000FE000000)) 
    \B_V_data_1_payload_A[63]_i_5 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(ack_in),
        .I4(in_r_TVALID_int_regslice),
        .I5(Q[4]),
        .O(\ap_CS_fsm_reg[6] ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [32]),
        .Q(B_V_data_1_payload_A[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [33]),
        .Q(B_V_data_1_payload_A[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [34]),
        .Q(B_V_data_1_payload_A[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [35]),
        .Q(B_V_data_1_payload_A[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [36]),
        .Q(B_V_data_1_payload_A[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [37]),
        .Q(B_V_data_1_payload_A[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [38]),
        .Q(B_V_data_1_payload_A[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [39]),
        .Q(B_V_data_1_payload_A[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [40]),
        .Q(B_V_data_1_payload_A[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [41]),
        .Q(B_V_data_1_payload_A[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [42]),
        .Q(B_V_data_1_payload_A[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [43]),
        .Q(B_V_data_1_payload_A[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [44]),
        .Q(B_V_data_1_payload_A[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [45]),
        .Q(B_V_data_1_payload_A[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [46]),
        .Q(B_V_data_1_payload_A[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [47]),
        .Q(B_V_data_1_payload_A[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [48]),
        .Q(B_V_data_1_payload_A[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [49]),
        .Q(B_V_data_1_payload_A[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [50]),
        .Q(B_V_data_1_payload_A[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [51]),
        .Q(B_V_data_1_payload_A[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [52]),
        .Q(B_V_data_1_payload_A[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [53]),
        .Q(B_V_data_1_payload_A[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [54]),
        .Q(B_V_data_1_payload_A[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [55]),
        .Q(B_V_data_1_payload_A[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [56]),
        .Q(B_V_data_1_payload_A[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [57]),
        .Q(B_V_data_1_payload_A[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [58]),
        .Q(B_V_data_1_payload_A[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [59]),
        .Q(B_V_data_1_payload_A[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [60]),
        .Q(B_V_data_1_payload_A[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [61]),
        .Q(B_V_data_1_payload_A[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [62]),
        .Q(B_V_data_1_payload_A[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [63]),
        .Q(B_V_data_1_payload_A[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[63]_i_1__0_n_3 ),
        .D(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[63]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [32]),
        .Q(B_V_data_1_payload_B[32]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [33]),
        .Q(B_V_data_1_payload_B[33]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [34]),
        .Q(B_V_data_1_payload_B[34]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [35]),
        .Q(B_V_data_1_payload_B[35]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [36]),
        .Q(B_V_data_1_payload_B[36]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [37]),
        .Q(B_V_data_1_payload_B[37]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [38]),
        .Q(B_V_data_1_payload_B[38]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [39]),
        .Q(B_V_data_1_payload_B[39]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [40]),
        .Q(B_V_data_1_payload_B[40]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [41]),
        .Q(B_V_data_1_payload_B[41]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [42]),
        .Q(B_V_data_1_payload_B[42]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [43]),
        .Q(B_V_data_1_payload_B[43]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [44]),
        .Q(B_V_data_1_payload_B[44]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [45]),
        .Q(B_V_data_1_payload_B[45]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [46]),
        .Q(B_V_data_1_payload_B[46]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [47]),
        .Q(B_V_data_1_payload_B[47]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [48]),
        .Q(B_V_data_1_payload_B[48]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [49]),
        .Q(B_V_data_1_payload_B[49]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [50]),
        .Q(B_V_data_1_payload_B[50]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [51]),
        .Q(B_V_data_1_payload_B[51]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [52]),
        .Q(B_V_data_1_payload_B[52]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [53]),
        .Q(B_V_data_1_payload_B[53]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [54]),
        .Q(B_V_data_1_payload_B[54]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [55]),
        .Q(B_V_data_1_payload_B[55]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [56]),
        .Q(B_V_data_1_payload_B[56]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [57]),
        .Q(B_V_data_1_payload_B[57]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [58]),
        .Q(B_V_data_1_payload_B[58]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [59]),
        .Q(B_V_data_1_payload_B[59]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [60]),
        .Q(B_V_data_1_payload_B[60]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [61]),
        .Q(B_V_data_1_payload_B[61]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [62]),
        .Q(B_V_data_1_payload_B[62]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [63]),
        .Q(B_V_data_1_payload_B[63]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(out_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(out_r_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(out_r_TREADY),
        .I2(out_r_TVALID_int_regslice),
        .I3(ack_in),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(ack_in),
        .I3(out_r_TVALID_int_regslice),
        .O(\B_V_data_1_state[1]_i_1_n_3 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_3 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h02)) 
    \IFMCH_curr[31]_i_1 
       (.I0(tmp_product),
        .I1(\IFMCH_curr[31]_i_3_n_3 ),
        .I2(tmp_product_0),
        .O(E));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \IFMCH_curr[31]_i_3 
       (.I0(tmp_product_1),
        .I1(tmp_product_2[2]),
        .I2(tmp_product_2[0]),
        .I3(tmp_product_2[1]),
        .I4(ack_in),
        .I5(Q[8]),
        .O(\IFMCH_curr[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB0FFFFFFB0B03030)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(out_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q[31]),
        .I3(in_r_TVALID_int_regslice),
        .I4(ack_in),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[59] [0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hA444)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ack_in),
        .I3(in_r_TVALID_int_regslice),
        .O(\ap_CS_fsm_reg[59] [1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hA444)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(ack_in),
        .I3(in_r_TVALID_int_regslice),
        .O(\ap_CS_fsm_reg[59] [2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hA444)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(ack_in),
        .I3(in_r_TVALID_int_regslice),
        .O(\ap_CS_fsm_reg[59] [3]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \ap_CS_fsm[83]_i_1 
       (.I0(\ap_CS_fsm[83]_i_2_n_3 ),
        .I1(\ap_CS_fsm[83]_i_3_n_3 ),
        .I2(\ap_CS_fsm[83]_i_4_n_3 ),
        .I3(\ap_CS_fsm[83]_i_5_n_3 ),
        .I4(\ap_CS_fsm_reg[83] ),
        .I5(\ap_CS_fsm[83]_i_7_n_3 ),
        .O(\ap_CS_fsm_reg[59] [4]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[83]_i_10 
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(\ap_CS_fsm[83]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[83]_i_2 
       (.I0(Q[17]),
        .I1(Q[6]),
        .I2(Q[15]),
        .I3(Q[24]),
        .I4(\ap_CS_fsm_reg[83]_0 ),
        .I5(\ap_CS_fsm[83]_i_8_n_3 ),
        .O(\ap_CS_fsm[83]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[83]_i_21 
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(\ap_CS_fsm[83]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000008F00)) 
    \ap_CS_fsm[83]_i_26 
       (.I0(out_r_TREADY),
        .I1(ack_in),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[31]),
        .I4(Q[27]),
        .I5(Q[25]),
        .O(\ap_CS_fsm[83]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[83]_i_3 
       (.I0(Q[14]),
        .I1(Q[16]),
        .I2(\ap_CS_fsm_reg[83]_3 ),
        .I3(\ap_CS_fsm[83]_i_10_n_3 ),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\ap_CS_fsm[83]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \ap_CS_fsm[83]_i_4 
       (.I0(\ap_CS_fsm_reg[83]_1 ),
        .I1(Q[18]),
        .I2(Q[19]),
        .I3(Q[27]),
        .I4(\ap_CS_fsm_reg[83]_2 ),
        .I5(\q1_reg[31]_1 ),
        .O(\ap_CS_fsm[83]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[83]_i_5 
       (.I0(\ap_CS_fsm_reg[83]_8 ),
        .I1(\ap_CS_fsm_reg[83]_9 ),
        .I2(Q[1]),
        .I3(Q[7]),
        .I4(Q[0]),
        .I5(\ap_CS_fsm_reg[83]_10 ),
        .O(\ap_CS_fsm[83]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \ap_CS_fsm[83]_i_7 
       (.I0(\ap_CS_fsm[83]_i_21_n_3 ),
        .I1(\ap_CS_fsm_reg[83]_4 ),
        .I2(Q[11]),
        .I3(\ap_CS_fsm_reg[83]_5 ),
        .I4(\ap_CS_fsm_reg[83]_6 ),
        .I5(\ap_CS_fsm_reg[83]_7 ),
        .O(\ap_CS_fsm[83]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[83]_i_8 
       (.I0(\ap_CS_fsm[83]_i_26_n_3 ),
        .I1(Q[2]),
        .I2(Q[26]),
        .I3(Q[22]),
        .I4(Q[23]),
        .O(\ap_CS_fsm[83]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h8F)) 
    ap_loop_init_int_i_2__0
       (.I0(ack_in),
        .I1(Q[25]),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\B_V_data_1_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[14]_INST_0 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[15]_INST_0 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[16]_INST_0 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[17]_INST_0 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[18]_INST_0 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[19]_INST_0 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[20]_INST_0 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[21]_INST_0 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[22]_INST_0 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[23]_INST_0 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[24]_INST_0 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[25]_INST_0 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[26]_INST_0 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[27]_INST_0 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[28]_INST_0 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[29]_INST_0 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[30]_INST_0 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[31]_INST_0 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[32]_INST_0 
       (.I0(B_V_data_1_payload_B[32]),
        .I1(B_V_data_1_payload_A[32]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[33]_INST_0 
       (.I0(B_V_data_1_payload_B[33]),
        .I1(B_V_data_1_payload_A[33]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[33]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[34]_INST_0 
       (.I0(B_V_data_1_payload_B[34]),
        .I1(B_V_data_1_payload_A[34]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[34]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[35]_INST_0 
       (.I0(B_V_data_1_payload_B[35]),
        .I1(B_V_data_1_payload_A[35]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[35]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[36]_INST_0 
       (.I0(B_V_data_1_payload_B[36]),
        .I1(B_V_data_1_payload_A[36]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[36]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[37]_INST_0 
       (.I0(B_V_data_1_payload_B[37]),
        .I1(B_V_data_1_payload_A[37]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[37]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[38]_INST_0 
       (.I0(B_V_data_1_payload_B[38]),
        .I1(B_V_data_1_payload_A[38]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[38]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[39]_INST_0 
       (.I0(B_V_data_1_payload_B[39]),
        .I1(B_V_data_1_payload_A[39]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[39]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[40]_INST_0 
       (.I0(B_V_data_1_payload_B[40]),
        .I1(B_V_data_1_payload_A[40]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[40]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[41]_INST_0 
       (.I0(B_V_data_1_payload_B[41]),
        .I1(B_V_data_1_payload_A[41]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[41]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[42]_INST_0 
       (.I0(B_V_data_1_payload_B[42]),
        .I1(B_V_data_1_payload_A[42]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[42]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[43]_INST_0 
       (.I0(B_V_data_1_payload_B[43]),
        .I1(B_V_data_1_payload_A[43]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[43]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[44]_INST_0 
       (.I0(B_V_data_1_payload_B[44]),
        .I1(B_V_data_1_payload_A[44]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[44]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[45]_INST_0 
       (.I0(B_V_data_1_payload_B[45]),
        .I1(B_V_data_1_payload_A[45]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[45]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[46]_INST_0 
       (.I0(B_V_data_1_payload_B[46]),
        .I1(B_V_data_1_payload_A[46]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[46]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[47]_INST_0 
       (.I0(B_V_data_1_payload_B[47]),
        .I1(B_V_data_1_payload_A[47]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[47]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[48]_INST_0 
       (.I0(B_V_data_1_payload_B[48]),
        .I1(B_V_data_1_payload_A[48]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[48]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[49]_INST_0 
       (.I0(B_V_data_1_payload_B[49]),
        .I1(B_V_data_1_payload_A[49]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[49]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[50]_INST_0 
       (.I0(B_V_data_1_payload_B[50]),
        .I1(B_V_data_1_payload_A[50]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[50]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[51]_INST_0 
       (.I0(B_V_data_1_payload_B[51]),
        .I1(B_V_data_1_payload_A[51]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[51]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[52]_INST_0 
       (.I0(B_V_data_1_payload_B[52]),
        .I1(B_V_data_1_payload_A[52]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[52]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[53]_INST_0 
       (.I0(B_V_data_1_payload_B[53]),
        .I1(B_V_data_1_payload_A[53]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[53]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[54]_INST_0 
       (.I0(B_V_data_1_payload_B[54]),
        .I1(B_V_data_1_payload_A[54]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[54]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[55]_INST_0 
       (.I0(B_V_data_1_payload_B[55]),
        .I1(B_V_data_1_payload_A[55]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[55]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[56]_INST_0 
       (.I0(B_V_data_1_payload_B[56]),
        .I1(B_V_data_1_payload_A[56]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[56]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[57]_INST_0 
       (.I0(B_V_data_1_payload_B[57]),
        .I1(B_V_data_1_payload_A[57]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[57]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[58]_INST_0 
       (.I0(B_V_data_1_payload_B[58]),
        .I1(B_V_data_1_payload_A[58]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[58]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[59]_INST_0 
       (.I0(B_V_data_1_payload_B[59]),
        .I1(B_V_data_1_payload_A[59]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[59]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[60]_INST_0 
       (.I0(B_V_data_1_payload_B[60]),
        .I1(B_V_data_1_payload_A[60]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[60]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[61]_INST_0 
       (.I0(B_V_data_1_payload_B[61]),
        .I1(B_V_data_1_payload_A[61]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[61]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[62]_INST_0 
       (.I0(B_V_data_1_payload_B[62]),
        .I1(B_V_data_1_payload_A[62]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[62]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[63]_INST_0 
       (.I0(B_V_data_1_payload_B[63]),
        .I1(B_V_data_1_payload_A[63]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[63]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(out_r_TDATA[9]));
  LUT6 #(
    .INIT(64'hFFFFEAAAAAAAEAAA)) 
    \q1[31]_i_1 
       (.I0(\ap_CS_fsm_reg[79] ),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q[30]),
        .I4(Q[29]),
        .I5(grp_maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10_fu_851_acc_ce1),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hFDFDFDFDFFFDFDFD)) 
    ram_reg_0_63_0_0_i_11
       (.I0(\q1_reg[31] ),
        .I1(acc_ce13),
        .I2(D),
        .I3(\q1_reg[31]_0 ),
        .I4(Q[28]),
        .I5(\q1_reg[31]_1 ),
        .O(\ap_CS_fsm_reg[79] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_0_0_i_46
       (.I0(ack_in),
        .I1(Q[8]),
        .O(acc_ce13));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \trunc_ln185_reg_530[1]_i_1 
       (.I0(Q[30]),
        .I1(ack_in),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_block_pp0_stage0_subdone));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
