// Seed: 1174623050
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_5 = 0;
  input wire id_2;
  output supply1 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    output tri1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input supply1 id_7
);
  assign id_4 = id_3;
  assign id_4 = -1;
  supply0 id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  assign id_9 = 1;
  xor primCall (id_4, id_0, id_5, id_7, id_9, id_2, id_3);
  wire [-1 : -1] id_10;
endmodule
