// Seed: 2650636463
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input logic id_3
);
  logic id_5;
  always @(negedge id_5) begin
    id_5 <= 1'h0 + id_3;
    $display(id_3, id_5);
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    input wand id_3,
    input logic id_4,
    output tri0 id_5,
    output wor id_6,
    output tri0 id_7,
    input uwire id_8,
    input wor id_9,
    input tri0 id_10,
    input wor id_11,
    input uwire id_12,
    input uwire id_13,
    output wire id_14,
    output logic id_15,
    output uwire id_16,
    input uwire id_17
    , id_19
);
  always @(posedge 1 < 1) $display;
  assign id_16 = id_12;
  always id_15 <= #id_2 id_4;
  module_0(
      id_16, id_10, id_12, id_4
  );
endmodule
