Analysis & Synthesis report for 3DES_Project
Sun Feb 14 18:20:16 2016
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |TDES_Project|estado
 10. State Machine - |TDES_Project|t_un_des:decrito1|estado
 11. State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|processKey:mapK|state
 12. State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|state
 13. State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|state
 14. State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox8:mapSbox8|state
 15. State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox7:mapSbox7|state
 16. State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox6:mapSbox6|state
 17. State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox5:mapSbox5|state
 18. State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox4:mapSbox4|state
 19. State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox3:mapSbox3|state
 20. State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox2:mapSbox2|state
 21. State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state
 22. State Machine - |TDES_Project|t_des:crito1|estado
 23. State Machine - |TDES_Project|t_des:crito1|des:mapDes|processKey:mapK|state
 24. State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|state
 25. State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|state
 26. State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox8:mapSbox8|state
 27. State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox7:mapSbox7|state
 28. State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox6:mapSbox6|state
 29. State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox5:mapSbox5|state
 30. State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox4:mapSbox4|state
 31. State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox3:mapSbox3|state
 32. State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox2:mapSbox2|state
 33. State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state
 34. State Machine - |TDES_Project|uart:uart1|estadoTX
 35. State Machine - |TDES_Project|uart:uart1|estadoRX
 36. State Machine - |TDES_Project|uart:uart1|rx:rx1|estado
 37. User-Specified and Inferred Latches
 38. Registers Removed During Synthesis
 39. Removed Registers Triggering Further Register Optimizations
 40. General Register Statistics
 41. Inverted Register Statistics
 42. Registers Added for RAM Pass-Through Logic
 43. Multiplexer Restructuring Statistics (Restructuring Performed)
 44. Source assignments for ramTexto:mapram|altsyncram:ram_rtl_0|altsyncram_qcm1:auto_generated
 45. Parameter Settings for User Entity Instance: ramTexto:mapram
 46. Parameter Settings for Inferred Entity Instance: ramTexto:mapram|altsyncram:ram_rtl_0
 47. altsyncram Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "t_un_des:decrito1"
 49. Port Connectivity Checks: "uart:uart1|newClock:c1"
 50. Port Connectivity Checks: "uart:uart1"
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 14 18:20:16 2016      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; 3DES_Project                               ;
; Top-level Entity Name              ; TDES_Project                               ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 6,535                                      ;
;     Total combinational functions  ; 3,380                                      ;
;     Dedicated logic registers      ; 4,812                                      ;
; Total registers                    ; 4812                                       ;
; Total pins                         ; 72                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 65,536                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; TDES_Project       ; 3DES_Project       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                              ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+---------+
; TDES_Project.vhd                               ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/TDES_Project.vhd                               ;         ;
; 3DES VHDL/3des/des/un_des.vhd                  ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/un_des.vhd                  ;         ;
; 3DES VHDL/3des/des/ip_finale.vhd               ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/ip_finale.vhd               ;         ;
; 3DES VHDL/3des/des/ip.vhd                      ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/ip.vhd                      ;         ;
; 3DES VHDL/3des/des/des.vhd                     ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/des/des.vhd                     ;         ;
; 3DES VHDL/3des/t_un_des.vhd                    ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_un_des.vhd                    ;         ;
; 3DES VHDL/3des/t_des.vhd                       ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/3des/t_des.vhd                       ;         ;
; 3DES VHDL/feistel/p_box.vhd                    ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/p_box.vhd                    ;         ;
; 3DES VHDL/feistel/f.vhd                        ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/f.vhd                        ;         ;
; 3DES VHDL/feistel/e.vhd                        ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/feistel/e.vhd                        ;         ;
; 3DES VHDL/keys/processKey.vhd                  ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/processKey.vhd                  ;         ;
; 3DES VHDL/keys/pc2.vhd                         ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/pc2.vhd                         ;         ;
; 3DES VHDL/keys/pc1.vhd                         ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/keys/pc1.vhd                         ;         ;
; 3DES VHDL/ram/ramTexto.vhd                     ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/ram/ramTexto.vhd                     ;         ;
; 3DES VHDL/sbox/sbox8.vhd                       ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox8.vhd                       ;         ;
; 3DES VHDL/sbox/sbox7.vhd                       ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox7.vhd                       ;         ;
; 3DES VHDL/sbox/sbox6.vhd                       ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox6.vhd                       ;         ;
; 3DES VHDL/sbox/sbox5.vhd                       ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox5.vhd                       ;         ;
; 3DES VHDL/sbox/sbox4.vhd                       ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox4.vhd                       ;         ;
; 3DES VHDL/sbox/sbox3.vhd                       ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox3.vhd                       ;         ;
; 3DES VHDL/sbox/sbox2.vhd                       ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox2.vhd                       ;         ;
; 3DES VHDL/sbox/sbox1.vhd                       ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox1.vhd                       ;         ;
; 3DES VHDL/sbox/sbox.vhd                        ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/3DES VHDL/sbox/sbox.vhd                        ;         ;
; Display/7seg.vhd                               ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/Display/7seg.vhd                               ;         ;
; UART/Clock/newClock.vhd                        ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/Clock/newClock.vhd                        ;         ;
; UART/RX TX/tx.vhd                              ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/tx.vhd                              ;         ;
; UART/RX TX/rx.vhd                              ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/RX TX/rx.vhd                              ;         ;
; UART/uart.vhd                                  ; yes             ; User VHDL File                                        ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/UART/uart.vhd                                  ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; aglobal130.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                             ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_qcm1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/db/altsyncram_qcm1.tdf                         ;         ;
; db/3des_project.ram0_ramtexto_b88d95a3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/TCC/Codigos/Driver/Hardware/VHDL/v6/VHD/db/3des_project.ram0_ramtexto_b88d95a3.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 6,535       ;
;                                             ;             ;
; Total combinational functions               ; 3380        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 2147        ;
;     -- 3 input functions                    ; 323         ;
;     -- <=2 input functions                  ; 910         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 3344        ;
;     -- arithmetic mode                      ; 36          ;
;                                             ;             ;
; Total registers                             ; 4812        ;
;     -- Dedicated logic registers            ; 4812        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 72          ;
; Total memory bits                           ; 65536       ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 4844        ;
; Total fan-out                               ; 27136       ;
; Average fan-out                             ; 3.23        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; |TDES_Project                             ; 3380 (992)        ; 4812 (500)   ; 65536       ; 0            ; 0       ; 0         ; 72   ; 0            ; |TDES_Project                                                                       ;              ;
;    |decodificador7seg:d1|                 ; 47 (47)           ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|decodificador7seg:d1                                                  ;              ;
;    |ramTexto:mapram|                      ; 71 (71)           ; 213 (213)    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|ramTexto:mapram                                                       ;              ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|ramTexto:mapram|altsyncram:ram_rtl_0                                  ;              ;
;          |altsyncram_qcm1:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|ramTexto:mapram|altsyncram:ram_rtl_0|altsyncram_qcm1:auto_generated   ;              ;
;    |t_des:crito1|                         ; 2006 (200)        ; 3807 (389)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1                                                          ;              ;
;       |des:mapDes|                        ; 1806 (1527)       ; 3418 (1416)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1|des:mapDes                                               ;              ;
;          |f:mapF|                         ; 243 (57)          ; 255 (150)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF                                        ;              ;
;             |sbox:mapSbox|                ; 186 (6)           ; 105 (69)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox                           ;              ;
;                |sbox1:mapSbox1|           ; 26 (26)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1            ;              ;
;                |sbox2:mapSbox2|           ; 23 (23)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox2:mapSbox2            ;              ;
;                |sbox3:mapSbox3|           ; 23 (23)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox3:mapSbox3            ;              ;
;                |sbox4:mapSbox4|           ; 17 (17)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox4:mapSbox4            ;              ;
;                |sbox5:mapSbox5|           ; 25 (25)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox5:mapSbox5            ;              ;
;                |sbox6:mapSbox6|           ; 23 (23)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox6:mapSbox6            ;              ;
;                |sbox7:mapSbox7|           ; 21 (21)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox7:mapSbox7            ;              ;
;                |sbox8:mapSbox8|           ; 22 (22)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox8:mapSbox8            ;              ;
;          |processKey:mapK|                ; 36 (36)           ; 1747 (1747)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_des:crito1|des:mapDes|processKey:mapK                               ;              ;
;    |t_un_des:decrito1|                    ; 140 (15)          ; 119 (13)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_un_des:decrito1                                                     ;              ;
;       |un_des:mapUN_Des|                  ; 125 (111)         ; 106 (56)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des                                    ;              ;
;          |f:mapF|                         ; 11 (5)            ; 15 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF                             ;              ;
;             |sbox:mapSbox|                ; 6 (4)             ; 9 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox                ;              ;
;                |sbox1:mapSbox1|           ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1 ;              ;
;          |processKey:mapK|                ; 3 (3)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|processKey:mapK                    ;              ;
;    |uart:uart1|                           ; 124 (14)          ; 73 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|uart:uart1                                                            ;              ;
;       |newClock:c1|                       ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|uart:uart1|newClock:c1                                                ;              ;
;       |rx:rx1|                            ; 46 (46)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|uart:uart1|rx:rx1                                                     ;              ;
;       |tx:tx1|                            ; 41 (41)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TDES_Project|uart:uart1|tx:tx1                                                     ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; ramTexto:mapram|altsyncram:ram_rtl_0|altsyncram_qcm1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 64           ; 1024         ; 64           ; 65536 ; db/3DES_Project.ram0_ramTexto_b88d95a3.hdl.mif ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|estado                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+---------------+-------------------------------------+---------------------------+--------------------------------+------------------------------------+-------------------------------------+--------------------------+-------------------------------+------------------------------------+-------------------------------------+--------------------------+-------------------------------+----------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------------+-------------------------------+------------------------------------+----------------------------------+------------------------+-------------------------+-----------------------+---------------------+------------------------+-------------------------+-----------------------+---------------------+-------------------------+-----------------+
; Name                                    ; estado.pronto ; estado.st_resultado_seleciona_bloco ; estado.st_resultado_envia ; estado.st_resultado_recebe_ram ; estado.st_decripta_seleciona_bloco ; estado.st_decripta_recebe_resultado ; estado.st_decripta_opera ; estado.st_decripta_recebe_ram ; estado.st_encripta_seleciona_bloco ; estado.st_encripta_recebe_resultado ; estado.st_encripta_opera ; estado.st_encripta_recebe_ram ; estado.st_carregando_texto ; estado.st_carregando_quantidade_blocos ; estado.st_opDecripta ; estado.st_opEncripta ; estado.st_menuOperacoes ; estado.st_retorna_texto_seleciona_bloco ; estado.st_retorna_texto_envia ; estado.st_retorna_texto_recebe_ram ; estado.st_inicializa_envio_texto ; estado.st_retornaTexto ; estado.st_feedbackTexto ; estado.st_recebeTexto ; estado.st_menuTexto ; estado.st_retornaChave ; estado.st_feedbackChave ; estado.st_recebeChave ; estado.st_menuChave ; estado.st_menuPrincipal ; estado.st_reset ;
+-----------------------------------------+---------------+-------------------------------------+---------------------------+--------------------------------+------------------------------------+-------------------------------------+--------------------------+-------------------------------+------------------------------------+-------------------------------------+--------------------------+-------------------------------+----------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------------+-------------------------------+------------------------------------+----------------------------------+------------------------+-------------------------+-----------------------+---------------------+------------------------+-------------------------+-----------------------+---------------------+-------------------------+-----------------+
; estado.st_reset                         ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 0               ;
; estado.st_menuPrincipal                 ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 1                       ; 1               ;
; estado.st_menuChave                     ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 1                   ; 0                       ; 1               ;
; estado.st_recebeChave                   ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 1                     ; 0                   ; 0                       ; 1               ;
; estado.st_feedbackChave                 ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 1                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_retornaChave                  ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 1                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_menuTexto                     ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 1                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_recebeTexto                   ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 1                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_feedbackTexto                 ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 1                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_retornaTexto                  ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 1                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_inicializa_envio_texto        ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 1                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_retorna_texto_recebe_ram      ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 1                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_retorna_texto_envia           ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 1                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_retorna_texto_seleciona_bloco ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 1                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_menuOperacoes                 ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 1                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_opEncripta                    ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 1                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_opDecripta                    ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 1                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_carregando_quantidade_blocos  ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 1                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_carregando_texto              ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 1                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_encripta_recebe_ram           ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 1                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_encripta_opera                ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 1                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_encripta_recebe_resultado     ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 1                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_encripta_seleciona_bloco      ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 1                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_decripta_recebe_ram           ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 1                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_decripta_opera                ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 1                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_decripta_recebe_resultado     ; 0             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 1                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_decripta_seleciona_bloco      ; 0             ; 0                                   ; 0                         ; 0                              ; 1                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_resultado_recebe_ram          ; 0             ; 0                                   ; 0                         ; 1                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_resultado_envia               ; 0             ; 0                                   ; 1                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.st_resultado_seleciona_bloco     ; 0             ; 1                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
; estado.pronto                           ; 1             ; 0                                   ; 0                         ; 0                              ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                                  ; 0                                   ; 0                        ; 0                             ; 0                          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                       ; 0                             ; 0                                  ; 0                                ; 0                      ; 0                       ; 0                     ; 0                   ; 0                      ; 0                       ; 0                     ; 0                   ; 0                       ; 1               ;
+-----------------------------------------+---------------+-------------------------------------+---------------------------+--------------------------------+------------------------------------+-------------------------------------+--------------------------+-------------------------------+------------------------------------+-------------------------------------+--------------------------+-------------------------------+----------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------------+-------------------------------+------------------------------------+----------------------------------+------------------------+-------------------------+-----------------------+---------------------+------------------------+-------------------------+-----------------------+---------------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_un_des:decrito1|estado                                                                                                                                                                                                                                                       ;
+-------------------------------+---------------+-------------------------------+---------------------+-----------------------+-------------------------------+---------------------+-----------------------+-------------------------------+---------------------+-----------------------+--------------------+
; Name                          ; estado.pronto ; estado.un_des3SalvaInformacao ; estado.un_des3Opera ; estado.un_des3Carrega ; estado.un_des2SalvaInformacao ; estado.un_des2Opera ; estado.un_des2Carrega ; estado.un_des1SalvaInformacao ; estado.un_des1Opera ; estado.un_des1Carrega ; estado.state_reset ;
+-------------------------------+---------------+-------------------------------+---------------------+-----------------------+-------------------------------+---------------------+-----------------------+-------------------------------+---------------------+-----------------------+--------------------+
; estado.state_reset            ; 0             ; 0                             ; 0                   ; 0                     ; 0                             ; 0                   ; 0                     ; 0                             ; 0                   ; 0                     ; 0                  ;
; estado.un_des1Carrega         ; 0             ; 0                             ; 0                   ; 0                     ; 0                             ; 0                   ; 0                     ; 0                             ; 0                   ; 1                     ; 1                  ;
; estado.un_des1Opera           ; 0             ; 0                             ; 0                   ; 0                     ; 0                             ; 0                   ; 0                     ; 0                             ; 1                   ; 0                     ; 1                  ;
; estado.un_des1SalvaInformacao ; 0             ; 0                             ; 0                   ; 0                     ; 0                             ; 0                   ; 0                     ; 1                             ; 0                   ; 0                     ; 1                  ;
; estado.un_des2Carrega         ; 0             ; 0                             ; 0                   ; 0                     ; 0                             ; 0                   ; 1                     ; 0                             ; 0                   ; 0                     ; 1                  ;
; estado.un_des2Opera           ; 0             ; 0                             ; 0                   ; 0                     ; 0                             ; 1                   ; 0                     ; 0                             ; 0                   ; 0                     ; 1                  ;
; estado.un_des2SalvaInformacao ; 0             ; 0                             ; 0                   ; 0                     ; 1                             ; 0                   ; 0                     ; 0                             ; 0                   ; 0                     ; 1                  ;
; estado.un_des3Carrega         ; 0             ; 0                             ; 0                   ; 1                     ; 0                             ; 0                   ; 0                     ; 0                             ; 0                   ; 0                     ; 1                  ;
; estado.un_des3Opera           ; 0             ; 0                             ; 1                   ; 0                     ; 0                             ; 0                   ; 0                     ; 0                             ; 0                   ; 0                     ; 1                  ;
; estado.un_des3SalvaInformacao ; 0             ; 1                             ; 0                   ; 0                     ; 0                             ; 0                   ; 0                     ; 0                             ; 0                   ; 0                     ; 1                  ;
; estado.pronto                 ; 1             ; 0                             ; 0                   ; 0                     ; 0                             ; 0                   ; 0                     ; 0                             ; 0                   ; 0                     ; 1                  ;
+-------------------------------+---------------+-------------------------------+---------------------+-----------------------+-------------------------------+---------------------+-----------------------+-------------------------------+---------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|processKey:mapK|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------+
; Name             ; state.pronto ; state.pc2_g ; state.pc2_f ; state.pc2_e ; state.pc2_d ; state.pc2_c ; state.pc2_b ; state.pc2_a ; state.pc2_9 ; state.pc2_8 ; state.pc2_7 ; state.pc2_6 ; state.pc2_5 ; state.pc2_4 ; state.pc2_3 ; state.pc2_2 ; state.pc2_1 ; state.rotacaog_1 ; state.rotacaof_2 ; state.rotacaoe_2 ; state.rotacaod_2 ; state.rotacaoc_2 ; state.rotacaob_2 ; state.rotacaoa_2 ; state.rotacao9_1 ; state.rotacao8_2 ; state.rotacao7_2 ; state.rotacao6_2 ; state.rotacao5_2 ; state.rotacao4_2 ; state.rotacao3_2 ; state.rotacao2_1 ; state.rotacao1_1 ; state.pc1 ;
+------------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------+
; state.pc1        ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0         ;
; state.rotacao1_1 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1         ;
; state.rotacao2_1 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1         ;
; state.rotacao3_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1         ;
; state.rotacao4_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacao5_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacao6_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacao7_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacao8_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacao9_1 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaoa_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaob_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaoc_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaod_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaoe_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaof_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaog_1 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_1      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_2      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_3      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_4      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_5      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_6      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_7      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_8      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_9      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_a      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_b      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_c      ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_d      ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_e      ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_f      ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_g      ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pronto     ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
+------------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|state ;
+----------------+--------------+----------------+---------------+--------------+
; Name           ; state.pronto ; state.op_p_box ; state.op_sbox ; state.op_xor ;
+----------------+--------------+----------------+---------------+--------------+
; state.op_xor   ; 0            ; 0              ; 0             ; 0            ;
; state.op_sbox  ; 0            ; 0              ; 1             ; 1            ;
; state.op_p_box ; 0            ; 1              ; 0             ; 1            ;
; state.pronto   ; 1            ; 0              ; 0             ; 1            ;
+----------------+--------------+----------------+---------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|state ;
+------------------+--------------+--------------+-------------------------------------------+
; Name             ; state.pronto ; state.espera ; state.liberaSbox                          ;
+------------------+--------------+--------------+-------------------------------------------+
; state.liberaSbox ; 0            ; 0            ; 0                                         ;
; state.espera     ; 0            ; 1            ; 1                                         ;
; state.pronto     ; 1            ; 0            ; 1                                         ;
+------------------+--------------+--------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox8:mapSbox8|state ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                                       ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                                  ;
; state.consultaRam ; 0            ; 1                 ; 1                                                  ;
; state.pronto      ; 1            ; 0                 ; 1                                                  ;
+-------------------+--------------+-------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox7:mapSbox7|state ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                                       ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                                  ;
; state.consultaRam ; 0            ; 1                 ; 1                                                  ;
; state.pronto      ; 1            ; 0                 ; 1                                                  ;
+-------------------+--------------+-------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox6:mapSbox6|state ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                                       ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                                  ;
; state.consultaRam ; 0            ; 1                 ; 1                                                  ;
; state.pronto      ; 1            ; 0                 ; 1                                                  ;
+-------------------+--------------+-------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox5:mapSbox5|state ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                                       ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                                  ;
; state.consultaRam ; 0            ; 1                 ; 1                                                  ;
; state.pronto      ; 1            ; 0                 ; 1                                                  ;
+-------------------+--------------+-------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox4:mapSbox4|state ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                                       ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                                  ;
; state.consultaRam ; 0            ; 1                 ; 1                                                  ;
; state.pronto      ; 1            ; 0                 ; 1                                                  ;
+-------------------+--------------+-------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox3:mapSbox3|state ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                                       ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                                  ;
; state.consultaRam ; 0            ; 1                 ; 1                                                  ;
; state.pronto      ; 1            ; 0                 ; 1                                                  ;
+-------------------+--------------+-------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox2:mapSbox2|state ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                                       ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                                  ;
; state.consultaRam ; 0            ; 1                 ; 1                                                  ;
; state.pronto      ; 1            ; 0                 ; 1                                                  ;
+-------------------+--------------+-------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                                       ;
+-------------------+--------------+-------------------+----------------------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                                  ;
; state.consultaRam ; 0            ; 1                 ; 1                                                  ;
; state.pronto      ; 1            ; 0                 ; 1                                                  ;
+-------------------+--------------+-------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_des:crito1|estado                                                                                                                                                                                                                              ;
+----------------------------+---------------+----------------------------+------------------+--------------------+----------------------------+------------------+--------------------+----------------------------+------------------+--------------------+--------------------+
; Name                       ; estado.pronto ; estado.des3SalvaInformacao ; estado.des3Opera ; estado.des3Carrega ; estado.des2SalvaInformacao ; estado.des2Opera ; estado.des2Carrega ; estado.des1SalvaInformacao ; estado.des1Opera ; estado.des1Carrega ; estado.state_reset ;
+----------------------------+---------------+----------------------------+------------------+--------------------+----------------------------+------------------+--------------------+----------------------------+------------------+--------------------+--------------------+
; estado.state_reset         ; 0             ; 0                          ; 0                ; 0                  ; 0                          ; 0                ; 0                  ; 0                          ; 0                ; 0                  ; 0                  ;
; estado.des1Carrega         ; 0             ; 0                          ; 0                ; 0                  ; 0                          ; 0                ; 0                  ; 0                          ; 0                ; 1                  ; 1                  ;
; estado.des1Opera           ; 0             ; 0                          ; 0                ; 0                  ; 0                          ; 0                ; 0                  ; 0                          ; 1                ; 0                  ; 1                  ;
; estado.des1SalvaInformacao ; 0             ; 0                          ; 0                ; 0                  ; 0                          ; 0                ; 0                  ; 1                          ; 0                ; 0                  ; 1                  ;
; estado.des2Carrega         ; 0             ; 0                          ; 0                ; 0                  ; 0                          ; 0                ; 1                  ; 0                          ; 0                ; 0                  ; 1                  ;
; estado.des2Opera           ; 0             ; 0                          ; 0                ; 0                  ; 0                          ; 1                ; 0                  ; 0                          ; 0                ; 0                  ; 1                  ;
; estado.des2SalvaInformacao ; 0             ; 0                          ; 0                ; 0                  ; 1                          ; 0                ; 0                  ; 0                          ; 0                ; 0                  ; 1                  ;
; estado.des3Carrega         ; 0             ; 0                          ; 0                ; 1                  ; 0                          ; 0                ; 0                  ; 0                          ; 0                ; 0                  ; 1                  ;
; estado.des3Opera           ; 0             ; 0                          ; 1                ; 0                  ; 0                          ; 0                ; 0                  ; 0                          ; 0                ; 0                  ; 1                  ;
; estado.des3SalvaInformacao ; 0             ; 1                          ; 0                ; 0                  ; 0                          ; 0                ; 0                  ; 0                          ; 0                ; 0                  ; 1                  ;
; estado.pronto              ; 1             ; 0                          ; 0                ; 0                  ; 0                          ; 0                ; 0                  ; 0                          ; 0                ; 0                  ; 1                  ;
+----------------------------+---------------+----------------------------+------------------+--------------------+----------------------------+------------------+--------------------+----------------------------+------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_des:crito1|des:mapDes|processKey:mapK|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------+
; Name             ; state.pronto ; state.pc2_g ; state.pc2_f ; state.pc2_e ; state.pc2_d ; state.pc2_c ; state.pc2_b ; state.pc2_a ; state.pc2_9 ; state.pc2_8 ; state.pc2_7 ; state.pc2_6 ; state.pc2_5 ; state.pc2_4 ; state.pc2_3 ; state.pc2_2 ; state.pc2_1 ; state.rotacaog_1 ; state.rotacaof_2 ; state.rotacaoe_2 ; state.rotacaod_2 ; state.rotacaoc_2 ; state.rotacaob_2 ; state.rotacaoa_2 ; state.rotacao9_1 ; state.rotacao8_2 ; state.rotacao7_2 ; state.rotacao6_2 ; state.rotacao5_2 ; state.rotacao4_2 ; state.rotacao3_2 ; state.rotacao2_1 ; state.rotacao1_1 ; state.pc1 ;
+------------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------+
; state.pc1        ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0         ;
; state.rotacao1_1 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1         ;
; state.rotacao2_1 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1         ;
; state.rotacao3_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1         ;
; state.rotacao4_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacao5_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacao6_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacao7_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacao8_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacao9_1 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaoa_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaob_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaoc_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaod_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaoe_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaof_2 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.rotacaog_1 ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_1      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_2      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_3      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_4      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_5      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_6      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_7      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_8      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_9      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_a      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_b      ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_c      ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_d      ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_e      ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_f      ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pc2_g      ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
; state.pronto     ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1         ;
+------------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|state            ;
+----------------+--------------+----------------+---------------+--------------+
; Name           ; state.pronto ; state.op_p_box ; state.op_sbox ; state.op_xor ;
+----------------+--------------+----------------+---------------+--------------+
; state.op_xor   ; 0            ; 0              ; 0             ; 0            ;
; state.op_sbox  ; 0            ; 0              ; 1             ; 1            ;
; state.op_p_box ; 0            ; 1              ; 0             ; 1            ;
; state.pronto   ; 1            ; 0              ; 0             ; 1            ;
+----------------+--------------+----------------+---------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|state ;
+------------------+--------------+--------------+--------------------------------+
; Name             ; state.pronto ; state.espera ; state.liberaSbox               ;
+------------------+--------------+--------------+--------------------------------+
; state.liberaSbox ; 0            ; 0            ; 0                              ;
; state.espera     ; 0            ; 1            ; 1                              ;
; state.pronto     ; 1            ; 0            ; 1                              ;
+------------------+--------------+--------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox8:mapSbox8|state ;
+-------------------+--------------+-------------------+-----------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                            ;
+-------------------+--------------+-------------------+-----------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                       ;
; state.consultaRam ; 0            ; 1                 ; 1                                       ;
; state.pronto      ; 1            ; 0                 ; 1                                       ;
+-------------------+--------------+-------------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox7:mapSbox7|state ;
+-------------------+--------------+-------------------+-----------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                            ;
+-------------------+--------------+-------------------+-----------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                       ;
; state.consultaRam ; 0            ; 1                 ; 1                                       ;
; state.pronto      ; 1            ; 0                 ; 1                                       ;
+-------------------+--------------+-------------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox6:mapSbox6|state ;
+-------------------+--------------+-------------------+-----------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                            ;
+-------------------+--------------+-------------------+-----------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                       ;
; state.consultaRam ; 0            ; 1                 ; 1                                       ;
; state.pronto      ; 1            ; 0                 ; 1                                       ;
+-------------------+--------------+-------------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox5:mapSbox5|state ;
+-------------------+--------------+-------------------+-----------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                            ;
+-------------------+--------------+-------------------+-----------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                       ;
; state.consultaRam ; 0            ; 1                 ; 1                                       ;
; state.pronto      ; 1            ; 0                 ; 1                                       ;
+-------------------+--------------+-------------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox4:mapSbox4|state ;
+-------------------+--------------+-------------------+-----------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                            ;
+-------------------+--------------+-------------------+-----------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                       ;
; state.consultaRam ; 0            ; 1                 ; 1                                       ;
; state.pronto      ; 1            ; 0                 ; 1                                       ;
+-------------------+--------------+-------------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox3:mapSbox3|state ;
+-------------------+--------------+-------------------+-----------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                            ;
+-------------------+--------------+-------------------+-----------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                       ;
; state.consultaRam ; 0            ; 1                 ; 1                                       ;
; state.pronto      ; 1            ; 0                 ; 1                                       ;
+-------------------+--------------+-------------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox2:mapSbox2|state ;
+-------------------+--------------+-------------------+-----------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                            ;
+-------------------+--------------+-------------------+-----------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                       ;
; state.consultaRam ; 0            ; 1                 ; 1                                       ;
; state.pronto      ; 1            ; 0                 ; 1                                       ;
+-------------------+--------------+-------------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state ;
+-------------------+--------------+-------------------+-----------------------------------------+
; Name              ; state.pronto ; state.consultaRam ; state.inicia                            ;
+-------------------+--------------+-------------------+-----------------------------------------+
; state.inicia      ; 0            ; 0                 ; 0                                       ;
; state.consultaRam ; 0            ; 1                 ; 1                                       ;
; state.pronto      ; 1            ; 0                 ; 1                                       ;
+-------------------+--------------+-------------------+-----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|uart:uart1|estadoTX                                                                     ;
+------------------------------+-----------------------------+---------------------------+------------------------------+
; Name                         ; estadoTX.enviandoInformacao ; estadoTX.processandoEnvio ; estadoTX.esperaComandoEnviar ;
+------------------------------+-----------------------------+---------------------------+------------------------------+
; estadoTX.esperaComandoEnviar ; 0                           ; 0                         ; 0                            ;
; estadoTX.processandoEnvio    ; 0                           ; 1                         ; 1                            ;
; estadoTX.enviandoInformacao  ; 1                           ; 0                         ; 1                            ;
+------------------------------+-----------------------------+---------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|uart:uart1|estadoRX                                                                                                         ;
+----------------------------------+-----------------------------+----------------------------------+------------------------------+------------------------+
; Name                             ; estadoRX.informacaoRecebida ; estadoRX.estabilizandoInformacao ; estadoRX.recebendoInformacao ; estadoRX.semInformacao ;
+----------------------------------+-----------------------------+----------------------------------+------------------------------+------------------------+
; estadoRX.semInformacao           ; 0                           ; 0                                ; 0                            ; 0                      ;
; estadoRX.recebendoInformacao     ; 0                           ; 0                                ; 1                            ; 1                      ;
; estadoRX.estabilizandoInformacao ; 0                           ; 1                                ; 0                            ; 1                      ;
; estadoRX.informacaoRecebida      ; 1                           ; 0                                ; 0                            ; 1                      ;
+----------------------------------+-----------------------------+----------------------------------+------------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |TDES_Project|uart:uart1|rx:rx1|estado                                                ;
+------------------+-------------+---------------+-----------------+------------------+-----------------+
; Name             ; estado.st_9 ; estado.st_1_8 ; estado.st_start ; estado.st_ocioso ; estado.st_reset ;
+------------------+-------------+---------------+-----------------+------------------+-----------------+
; estado.st_reset  ; 0           ; 0             ; 0               ; 0                ; 0               ;
; estado.st_ocioso ; 0           ; 0             ; 0               ; 1                ; 1               ;
; estado.st_start  ; 0           ; 0             ; 1               ; 0                ; 1               ;
; estado.st_1_8    ; 0           ; 1             ; 0               ; 0                ; 1               ;
; estado.st_9      ; 1           ; 0             ; 0               ; 0                ; 1               ;
+------------------+-------------+---------------+-----------------+------------------+-----------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal          ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------+------------------------+
; uart:uart1|tx:tx1|datafll[2]                       ; uart:uart1|tx:tx1|datafll[1] ; yes                    ;
; uart:uart1|tx:tx1|datafll[1]                       ; uart:uart1|tx:tx1|datafll[1] ; yes                    ;
; uart:uart1|tx:tx1|datafll[3]                       ; uart:uart1|tx:tx1|datafll[1] ; yes                    ;
; uart:uart1|tx:tx1|datafll[6]                       ; uart:uart1|tx:tx1|datafll[1] ; yes                    ;
; uart:uart1|tx:tx1|datafll[5]                       ; uart:uart1|tx:tx1|datafll[1] ; yes                    ;
; uart:uart1|tx:tx1|datafll[4]                       ; uart:uart1|tx:tx1|datafll[1] ; yes                    ;
; uart:uart1|tx:tx1|datafll[7]                       ; uart:uart1|tx:tx1|datafll[1] ; yes                    ;
; uart:uart1|tx:tx1|datafll[8]                       ; uart:uart1|tx:tx1|datafll[1] ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                              ;                        ;
+----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal                                                                                  ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; s_tdecodificador_displays[30,31]                                                        ; Stuck at GND due to stuck port data_in                                                              ;
; decodificador7seg:d1|bufferIn[30,31]                                                    ; Stuck at GND due to stuck port data_in                                                              ;
; decodificador7seg:d1|count[3]                                                           ; Stuck at GND due to stuck port data_in                                                              ;
; t_un_des:decrito1|un_des:mapUN_Des|chavesJaCalculadas                                   ; Stuck at VCC due to stuck port data_in                                                              ;
; t_des:crito1|des:mapDes|chavesJaCalculadas                                              ; Stuck at VCC due to stuck port data_in                                                              ;
; s_reset_all_modules                                                                     ; Merged with led_reset~reg0                                                                          ;
; estado.st_opDecripta                                                                    ; Merged with estado.pronto                                                                           ;
; estado.st_opEncripta                                                                    ; Merged with estado.pronto                                                                           ;
; estado.st_recebeTexto                                                                   ; Merged with estado.pronto                                                                           ;
; estado.st_retornaTexto                                                                  ; Merged with estado.pronto                                                                           ;
; uart:uart1|tx:tx1|tx_flg                                                                ; Merged with uart:uart1|tx:tx1|busy                                                                  ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox2:mapSbox2|done                         ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done                         ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox3:mapSbox3|done                         ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done                         ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox4:mapSbox4|done                         ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done                         ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox5:mapSbox5|done                         ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done                         ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox6:mapSbox6|done                         ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done                         ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox7:mapSbox7|done                         ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done                         ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox8:mapSbox8|done                         ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done                         ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox2:mapSbox2|done              ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done              ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox3:mapSbox3|done              ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done              ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox4:mapSbox4|done              ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done              ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox5:mapSbox5|done              ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done              ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox6:mapSbox6|done              ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done              ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox7:mapSbox7|done              ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done              ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox8:mapSbox8|done              ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|done              ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox2:mapSbox2|state.consultaRam            ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam            ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox3:mapSbox3|state.consultaRam            ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam            ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox4:mapSbox4|state.consultaRam            ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam            ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox5:mapSbox5|state.consultaRam            ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam            ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox6:mapSbox6|state.consultaRam            ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam            ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox7:mapSbox7|state.consultaRam            ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam            ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox8:mapSbox8|state.consultaRam            ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam            ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox2:mapSbox2|state.pronto                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto                 ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox3:mapSbox3|state.pronto                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto                 ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox4:mapSbox4|state.pronto                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto                 ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox5:mapSbox5|state.pronto                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto                 ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox6:mapSbox6|state.pronto                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto                 ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox7:mapSbox7|state.pronto                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto                 ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox8:mapSbox8|state.pronto                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto                 ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox2:mapSbox2|state.consultaRam ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox3:mapSbox3|state.consultaRam ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox4:mapSbox4|state.consultaRam ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox5:mapSbox5|state.consultaRam ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox6:mapSbox6|state.consultaRam ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox7:mapSbox7|state.consultaRam ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox8:mapSbox8|state.consultaRam ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.consultaRam ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox2:mapSbox2|state.pronto      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto      ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox3:mapSbox3|state.pronto      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto      ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox4:mapSbox4|state.pronto      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto      ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox5:mapSbox5|state.pronto      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto      ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox6:mapSbox6|state.pronto      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto      ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox7:mapSbox7|state.pronto      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto      ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox8:mapSbox8|state.pronto      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.pronto      ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox2:mapSbox2|state.inicia                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia                 ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox3:mapSbox3|state.inicia                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia                 ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox4:mapSbox4|state.inicia                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia                 ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox5:mapSbox5|state.inicia                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia                 ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox6:mapSbox6|state.inicia                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia                 ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox7:mapSbox7|state.inicia                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia                 ;
; t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox8:mapSbox8|state.inicia                 ; Merged with t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia                 ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox2:mapSbox2|state.inicia      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia      ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox3:mapSbox3|state.inicia      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia      ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox4:mapSbox4|state.inicia      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia      ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox5:mapSbox5|state.inicia      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia      ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox6:mapSbox6|state.inicia      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia      ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox7:mapSbox7|state.inicia      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia      ;
; t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox8:mapSbox8|state.inicia      ; Merged with t_un_des:decrito1|un_des:mapUN_Des|f:mapF|sbox:mapSbox|sbox1:mapSbox1|state.inicia      ;
; estado.pronto                                                                           ; Stuck at GND due to stuck port data_in                                                              ;
; uart:uart1|estadoTX.processandoEnvio                                                    ; Stuck at GND due to stuck port data_in                                                              ;
; Total Number of Removed Registers = 71                                                  ;                                                                                                     ;
+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                        ;
+-------------------------------+---------------------------+----------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------------+---------------------------+----------------------------------------+
; s_tdecodificador_displays[30] ; Stuck at GND              ; decodificador7seg:d1|bufferIn[30]      ;
;                               ; due to stuck port data_in ;                                        ;
; s_tdecodificador_displays[31] ; Stuck at GND              ; decodificador7seg:d1|bufferIn[31]      ;
;                               ; due to stuck port data_in ;                                        ;
+-------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4812  ;
; Number of registers using Synchronous Clear  ; 88    ;
; Number of registers using Synchronous Load   ; 120   ;
; Number of registers using Asynchronous Clear ; 355   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3955  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; decodificador7seg:d1|bufferOut[6]         ; 1       ;
; decodificador7seg:d1|bufferOut[13]        ; 1       ;
; decodificador7seg:d1|bufferOut[20]        ; 1       ;
; decodificador7seg:d1|bufferOut[27]        ; 1       ;
; decodificador7seg:d1|bufferOut[34]        ; 1       ;
; decodificador7seg:d1|bufferOut[41]        ; 1       ;
; decodificador7seg:d1|bufferOut[48]        ; 1       ;
; decodificador7seg:d1|bufferOut[55]        ; 1       ;
; uart:uart1|rx:rx1|index[2]                ; 11      ;
; uart:uart1|rx:rx1|index[0]                ; 12      ;
; reg_key_192[78]                           ; 4       ;
; reg_key_192[46]                           ; 4       ;
; reg_key_192[14]                           ; 4       ;
; reg_key_192[110]                          ; 4       ;
; reg_key_192[94]                           ; 4       ;
; reg_key_192[62]                           ; 4       ;
; reg_key_192[30]                           ; 4       ;
; reg_key_192[126]                          ; 4       ;
; reg_key_192[142]                          ; 4       ;
; reg_key_192[158]                          ; 4       ;
; reg_key_192[174]                          ; 4       ;
; reg_key_192[190]                          ; 4       ;
; reg_key_192[149]                          ; 4       ;
; reg_key_192[157]                          ; 4       ;
; reg_key_192[181]                          ; 4       ;
; reg_key_192[189]                          ; 4       ;
; reg_key_192[85]                           ; 4       ;
; reg_key_192[117]                          ; 4       ;
; reg_key_192[93]                           ; 4       ;
; reg_key_192[125]                          ; 4       ;
; reg_key_192[29]                           ; 4       ;
; reg_key_192[61]                           ; 4       ;
; reg_key_192[21]                           ; 4       ;
; reg_key_192[53]                           ; 4       ;
; reg_key_192[175]                          ; 3       ;
; reg_key_192[183]                          ; 3       ;
; reg_key_192[167]                          ; 3       ;
; reg_key_192[191]                          ; 3       ;
; reg_key_192[151]                          ; 3       ;
; reg_key_192[143]                          ; 3       ;
; reg_key_192[135]                          ; 3       ;
; reg_key_192[159]                          ; 3       ;
; reg_key_192[55]                           ; 3       ;
; reg_key_192[31]                           ; 3       ;
; reg_key_192[23]                           ; 3       ;
; reg_key_192[63]                           ; 3       ;
; reg_key_192[119]                          ; 3       ;
; reg_key_192[95]                           ; 3       ;
; reg_key_192[87]                           ; 3       ;
; reg_key_192[127]                          ; 3       ;
; reg_key_192[39]                           ; 3       ;
; reg_key_192[15]                           ; 3       ;
; reg_key_192[7]                            ; 3       ;
; reg_key_192[47]                           ; 3       ;
; reg_key_192[103]                          ; 3       ;
; reg_key_192[79]                           ; 3       ;
; reg_key_192[71]                           ; 3       ;
; reg_key_192[111]                          ; 3       ;
; reg_key_192[176]                          ; 4       ;
; reg_key_192[168]                          ; 4       ;
; reg_key_192[160]                          ; 4       ;
; reg_key_192[184]                          ; 4       ;
; reg_key_192[40]                           ; 4       ;
; reg_key_192[104]                          ; 4       ;
; reg_key_192[48]                           ; 4       ;
; reg_key_192[112]                          ; 4       ;
; reg_key_192[32]                           ; 4       ;
; reg_key_192[96]                           ; 4       ;
; reg_key_192[56]                           ; 4       ;
; reg_key_192[120]                          ; 4       ;
; reg_key_192[170]                          ; 4       ;
; reg_key_192[186]                          ; 4       ;
; reg_key_192[138]                          ; 4       ;
; reg_key_192[154]                          ; 4       ;
; reg_key_192[74]                           ; 4       ;
; reg_key_192[42]                           ; 4       ;
; reg_key_192[10]                           ; 4       ;
; reg_key_192[106]                          ; 4       ;
; reg_key_192[58]                           ; 4       ;
; reg_key_192[90]                           ; 4       ;
; reg_key_192[26]                           ; 4       ;
; reg_key_192[122]                          ; 4       ;
; reg_key_192[57]                           ; 4       ;
; reg_key_192[89]                           ; 4       ;
; reg_key_192[25]                           ; 4       ;
; reg_key_192[121]                          ; 4       ;
; reg_key_192[145]                          ; 4       ;
; reg_key_192[153]                          ; 4       ;
; reg_key_192[177]                          ; 4       ;
; reg_key_192[185]                          ; 4       ;
; reg_key_192[49]                           ; 4       ;
; reg_key_192[81]                           ; 4       ;
; reg_key_192[17]                           ; 4       ;
; reg_key_192[113]                          ; 4       ;
; reg_key_192[44]                           ; 4       ;
; reg_key_192[108]                          ; 4       ;
; reg_key_192[52]                           ; 4       ;
; reg_key_192[116]                          ; 4       ;
; reg_key_192[36]                           ; 4       ;
; reg_key_192[100]                          ; 4       ;
; Total number of inverted registers = 180* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                        ;
+---------------------------------------+---------------------------+
; Register Name                         ; RAM Name                  ;
+---------------------------------------+---------------------------+
; ramTexto:mapram|ram_rtl_0_bypass[0]   ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[1]   ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[2]   ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[3]   ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[4]   ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[5]   ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[6]   ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[7]   ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[8]   ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[9]   ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[10]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[11]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[12]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[13]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[14]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[15]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[16]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[17]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[18]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[19]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[20]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[21]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[22]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[23]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[24]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[25]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[26]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[27]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[28]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[29]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[30]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[31]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[32]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[33]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[34]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[35]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[36]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[37]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[38]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[39]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[40]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[41]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[42]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[43]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[44]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[45]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[46]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[47]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[48]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[49]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[50]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[51]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[52]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[53]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[54]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[55]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[56]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[57]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[58]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[59]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[60]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[61]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[62]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[63]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[64]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[65]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[66]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[67]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[68]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[69]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[70]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[71]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[72]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[73]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[74]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[75]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[76]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[77]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[78]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[79]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[80]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[81]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[82]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[83]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[84]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[85]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[86]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[87]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[88]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[89]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[90]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[91]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[92]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[93]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[94]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[95]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[96]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[97]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[98]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[99]  ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[100] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[101] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[102] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[103] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[104] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[105] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[106] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[107] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[108] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[109] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[110] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[111] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[112] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[113] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[114] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[115] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[116] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[117] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[118] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[119] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[120] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[121] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[122] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[123] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[124] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[125] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[126] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[127] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[128] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[129] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[130] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[131] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[132] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[133] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[134] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[135] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[136] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[137] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[138] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[139] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[140] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[141] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[142] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[143] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[144] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[145] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[146] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[147] ; ramTexto:mapram|ram_rtl_0 ;
; ramTexto:mapram|ram_rtl_0_bypass[148] ; ramTexto:mapram|ram_rtl_0 ;
+---------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TDES_Project|leds_green[1]~reg0                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |TDES_Project|decodificador7seg:d1|atual[2]                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TDES_Project|decodificador7seg:d1|atual[0]                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox5:mapSbox5|busOut4[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1|busOut4[2] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox4:mapSbox4|busOut4[1] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox2:mapSbox2|busOut4[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox8:mapSbox8|busOut4[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox6:mapSbox6|busOut4[2] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox7:mapSbox7|busOut4[1] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox3:mapSbox3|busOut4[0] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TDES_Project|s_tdecodificador_displays[25]                                         ;
; 4:1                ; 120 bits  ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; Yes        ; |TDES_Project|t_des:crito1|sig_des_text64[3]                                        ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |TDES_Project|s_ram_datain[22]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TDES_Project|s_tdecodificador_displays[20]                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TDES_Project|s_tdecodificador_displays[11]                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |TDES_Project|bloco[0]                                                              ;
; 7:1                ; 60 bits   ; 240 LEs       ; 120 LEs              ; 120 LEs                ; Yes        ; |TDES_Project|bloco[54]                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TDES_Project|s_tdecodificador_displays[15]                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TDES_Project|s_tdecodificador_displays[8]                                          ;
; 12:1               ; 10 bits   ; 80 LEs        ; 10 LEs               ; 70 LEs                 ; Yes        ; |TDES_Project|i[0]                                                                  ;
; 17:1               ; 80 bits   ; 880 LEs       ; 880 LEs              ; 0 LEs                  ; Yes        ; |TDES_Project|t_des:crito1|des:mapDes|sig_f_key[33]                                 ;
; 21:1               ; 3 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |TDES_Project|contador[1]                                                           ;
; 137:1              ; 3 bits    ; 273 LEs       ; 72 LEs               ; 201 LEs                ; Yes        ; |TDES_Project|s_dado_enviar[7]                                                      ;
; 140:1              ; 5 bits    ; 465 LEs       ; 115 LEs              ; 350 LEs                ; Yes        ; |TDES_Project|s_dado_enviar[1]                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TDES_Project|t_un_des:decrito1|un_des:mapUN_Des|f:mapF|state                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TDES_Project|t_des:crito1|des:mapDes|f:mapF|state                                  ;
; 3:1                ; 192 bits  ; 384 LEs       ; 192 LEs              ; 192 LEs                ; No         ; |TDES_Project|reg_key_192                                                           ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; No         ; |TDES_Project|Selector422                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |TDES_Project|uart:uart1|Selector7                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TDES_Project|t_un_des:decrito1|Selector0                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TDES_Project|t_des:crito1|Selector1                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |TDES_Project|uart:uart1|Selector3                                                  ;
; 45:1               ; 7 bits    ; 210 LEs       ; 14 LEs               ; 196 LEs                ; No         ; |TDES_Project|Selector17                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ramTexto:mapram|altsyncram:ram_rtl_0|altsyncram_qcm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ramTexto:mapram ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; bits_endereco  ; 10    ; Signed Integer                      ;
; bits_dado      ; 64    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ramTexto:mapram|altsyncram:ram_rtl_0                ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 64                                             ; Untyped        ;
; WIDTHAD_A                          ; 10                                             ; Untyped        ;
; NUMWORDS_A                         ; 1024                                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 64                                             ; Untyped        ;
; WIDTHAD_B                          ; 10                                             ; Untyped        ;
; NUMWORDS_B                         ; 1024                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/3DES_Project.ram0_ramTexto_b88d95a3.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_qcm1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                 ;
+-------------------------------------------+--------------------------------------+
; Name                                      ; Value                                ;
+-------------------------------------------+--------------------------------------+
; Number of entity instances                ; 1                                    ;
; Entity Instance                           ; ramTexto:mapram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 64                                   ;
;     -- NUMWORDS_A                         ; 1024                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 64                                   ;
;     -- NUMWORDS_B                         ; 1024                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ;
+-------------------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t_un_des:decrito1"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; textout64 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "uart:uart1|newClock:c1" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; choice ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "uart:uart1"  ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; reset ; Input ; Info     ; Stuck at GND ;
+-------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Feb 14 18:19:42 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 3DES_Project -c 3DES_Project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file tdes_project.vhd
    Info (12022): Found design unit 1: TDES_Project-TDES_Project_behav
    Info (12023): Found entity 1: TDES_Project
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/3des/des/un_des.vhd
    Info (12022): Found design unit 1: un_des-un_des_behav
    Info (12023): Found entity 1: un_des
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/3des/des/ip_finale.vhd
    Info (12022): Found design unit 1: initialPermutationFinale-initialPermutationFinale_behav
    Info (12023): Found entity 1: initialPermutationFinale
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/3des/des/ip.vhd
    Info (12022): Found design unit 1: initialPermutation-initialPermutation_behav
    Info (12023): Found entity 1: initialPermutation
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/3des/des/des.vhd
    Info (12022): Found design unit 1: des-des_behav
    Info (12023): Found entity 1: des
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/3des/t_un_des.vhd
    Info (12022): Found design unit 1: t_un_des-t_un_des_behav
    Info (12023): Found entity 1: t_un_des
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/3des/t_des.vhd
    Info (12022): Found design unit 1: t_des-t_des_behav
    Info (12023): Found entity 1: t_des
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/feistel/p_box.vhd
    Info (12022): Found design unit 1: p_box-p_box_behav
    Info (12023): Found entity 1: p_box
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/feistel/f.vhd
    Info (12022): Found design unit 1: f-f_behav
    Info (12023): Found entity 1: f
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/feistel/e.vhd
    Info (12022): Found design unit 1: expansion-expansion_behav
    Info (12023): Found entity 1: expansion
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/keys/processkey.vhd
    Info (12022): Found design unit 1: processKey-processKey_behav
    Info (12023): Found entity 1: processKey
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/keys/pc2.vhd
    Info (12022): Found design unit 1: permutedChoice2-permutedChoice2_behav
    Info (12023): Found entity 1: permutedChoice2
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/keys/pc1.vhd
    Info (12022): Found design unit 1: permutedChoice1-permutedChoice1_behav
    Info (12023): Found entity 1: permutedChoice1
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/ram/ramtexto.vhd
    Info (12022): Found design unit 1: ramTexto-ramTexto_arch
    Info (12023): Found entity 1: ramTexto
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox8.vhd
    Info (12022): Found design unit 1: sbox8-sbox8_behav
    Info (12023): Found entity 1: sbox8
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox7.vhd
    Info (12022): Found design unit 1: sbox7-sbox7_behav
    Info (12023): Found entity 1: sbox7
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox6.vhd
    Info (12022): Found design unit 1: sbox6-sbox6_behav
    Info (12023): Found entity 1: sbox6
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox5.vhd
    Info (12022): Found design unit 1: sbox5-sbox5_behav
    Info (12023): Found entity 1: sbox5
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox4.vhd
    Info (12022): Found design unit 1: sbox4-sbox4_behav
    Info (12023): Found entity 1: sbox4
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox3.vhd
    Info (12022): Found design unit 1: sbox3-sbox3_behav
    Info (12023): Found entity 1: sbox3
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox2.vhd
    Info (12022): Found design unit 1: sbox2-sbox2_behav
    Info (12023): Found entity 1: sbox2
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox1.vhd
    Info (12022): Found design unit 1: sbox1-sbox1_behav
    Info (12023): Found entity 1: sbox1
Info (12021): Found 2 design units, including 1 entities, in source file 3des vhdl/sbox/sbox.vhd
    Info (12022): Found design unit 1: sbox-sbox_behav
    Info (12023): Found entity 1: sbox
Info (12021): Found 2 design units, including 1 entities, in source file display/7seg.vhd
    Info (12022): Found design unit 1: decodificador7seg-decodificador
    Info (12023): Found entity 1: decodificador7seg
Info (12021): Found 2 design units, including 1 entities, in source file uart/clock/newclock.vhd
    Info (12022): Found design unit 1: newClock-newClock_behav
    Info (12023): Found entity 1: newClock
Info (12021): Found 2 design units, including 1 entities, in source file uart/rx tx/tx.vhd
    Info (12022): Found design unit 1: tx-tx_behiv
    Info (12023): Found entity 1: tx
Info (12021): Found 2 design units, including 1 entities, in source file uart/rx tx/rx.vhd
    Info (12022): Found design unit 1: rx-rx_behiv
    Info (12023): Found entity 1: rx
Info (12021): Found 2 design units, including 1 entities, in source file uart/uart.vhd
    Info (12022): Found design unit 1: uart-uart_behav
    Info (12023): Found entity 1: uart
Info (12127): Elaborating entity "TDES_Project" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TDES_Project.vhd(83): object "s_reset_comunicacao" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TDES_Project.vhd(131): object "s_tundes_textOut64" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TDES_Project.vhd(162): object "encripta" assigned a value but never read
Warning (10492): VHDL Process Statement warning at TDES_Project.vhd(223): signal "botao_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TDES_Project.vhd(223): signal "botao_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10036): Verilog HDL or VHDL warning at TDES_Project.vhd(479): object "flag" assigned a value but never read
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart1"
Info (12128): Elaborating entity "newClock" for hierarchy "uart:uart1|newClock:c1"
Warning (10492): VHDL Process Statement warning at newClock.vhd(24): signal "choice" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at newClock.vhd(22): inferring latch(es) for signal or variable "Intervalo", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at newClock.vhd(22): inferring latch(es) for signal or variable "IntervaloHalf", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "IntervaloHalf[0]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[1]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[2]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[3]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[4]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[5]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[6]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[7]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[8]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[9]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[10]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[11]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[12]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[13]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[14]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[15]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[16]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[17]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[18]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[19]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[20]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[21]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[22]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[23]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[24]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[25]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[26]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[27]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[28]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[29]" at newClock.vhd(22)
Info (10041): Inferred latch for "IntervaloHalf[30]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[0]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[1]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[2]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[3]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[4]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[5]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[6]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[7]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[8]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[9]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[10]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[11]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[12]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[13]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[14]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[15]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[16]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[17]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[18]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[19]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[20]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[21]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[22]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[23]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[24]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[25]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[26]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[27]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[28]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[29]" at newClock.vhd(22)
Info (10041): Inferred latch for "Intervalo[30]" at newClock.vhd(22)
Info (12128): Elaborating entity "tx" for hierarchy "uart:uart1|tx:tx1"
Warning (10492): VHDL Process Statement warning at tx.vhd(25): signal "tx_flg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx.vhd(26): signal "start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx.vhd(37): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx.vhd(39): signal "start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tx.vhd(46): signal "tx_flg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at tx.vhd(22): inferring latch(es) for signal or variable "datafll", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "datafll[0]" at tx.vhd(22)
Info (10041): Inferred latch for "datafll[1]" at tx.vhd(22)
Info (10041): Inferred latch for "datafll[2]" at tx.vhd(22)
Info (10041): Inferred latch for "datafll[3]" at tx.vhd(22)
Info (10041): Inferred latch for "datafll[4]" at tx.vhd(22)
Info (10041): Inferred latch for "datafll[5]" at tx.vhd(22)
Info (10041): Inferred latch for "datafll[6]" at tx.vhd(22)
Info (10041): Inferred latch for "datafll[7]" at tx.vhd(22)
Info (10041): Inferred latch for "datafll[8]" at tx.vhd(22)
Info (10041): Inferred latch for "datafll[9]" at tx.vhd(22)
Info (12128): Elaborating entity "rx" for hierarchy "uart:uart1|rx:rx1"
Info (12128): Elaborating entity "decodificador7seg" for hierarchy "decodificador7seg:d1"
Warning (10492): VHDL Process Statement warning at 7seg.vhd(31): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "t_des" for hierarchy "t_des:crito1"
Info (12128): Elaborating entity "des" for hierarchy "t_des:crito1|des:mapDes"
Warning (10492): VHDL Process Statement warning at des.vhd(213): signal "chavesJaCalculadas" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10018): Can't recognize finite state machine "state" because it has a complex reset state
Info (12128): Elaborating entity "initialPermutation" for hierarchy "t_des:crito1|des:mapDes|initialPermutation:mapIp"
Info (12128): Elaborating entity "initialPermutationFinale" for hierarchy "t_des:crito1|des:mapDes|initialPermutationFinale:mapIpFinale"
Info (12128): Elaborating entity "f" for hierarchy "t_des:crito1|des:mapDes|f:mapF"
Info (12128): Elaborating entity "expansion" for hierarchy "t_des:crito1|des:mapDes|f:mapF|expansion:mapE"
Info (12128): Elaborating entity "sbox" for hierarchy "t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox"
Warning (10036): Verilog HDL or VHDL warning at sbox.vhd(134): object "sig_bus48" assigned a value but never read
Info (12128): Elaborating entity "sbox1" for hierarchy "t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox1:mapSbox1"
Info (12128): Elaborating entity "sbox2" for hierarchy "t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox2:mapSbox2"
Info (12128): Elaborating entity "sbox3" for hierarchy "t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox3:mapSbox3"
Info (12128): Elaborating entity "sbox4" for hierarchy "t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox4:mapSbox4"
Info (12128): Elaborating entity "sbox5" for hierarchy "t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox5:mapSbox5"
Info (12128): Elaborating entity "sbox6" for hierarchy "t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox6:mapSbox6"
Info (12128): Elaborating entity "sbox7" for hierarchy "t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox7:mapSbox7"
Info (12128): Elaborating entity "sbox8" for hierarchy "t_des:crito1|des:mapDes|f:mapF|sbox:mapSbox|sbox8:mapSbox8"
Info (12128): Elaborating entity "p_box" for hierarchy "t_des:crito1|des:mapDes|f:mapF|p_box:mapP_box"
Info (12128): Elaborating entity "processKey" for hierarchy "t_des:crito1|des:mapDes|processKey:mapK"
Info (12128): Elaborating entity "permutedChoice1" for hierarchy "t_des:crito1|des:mapDes|processKey:mapK|permutedChoice1:mapPc1"
Info (12128): Elaborating entity "permutedChoice2" for hierarchy "t_des:crito1|des:mapDes|processKey:mapK|permutedChoice2:mapPc2_k0"
Info (12128): Elaborating entity "t_un_des" for hierarchy "t_un_des:decrito1"
Info (12128): Elaborating entity "un_des" for hierarchy "t_un_des:decrito1|un_des:mapUN_Des"
Warning (10492): VHDL Process Statement warning at un_des.vhd(213): signal "chavesJaCalculadas" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10018): Can't recognize finite state machine "state" because it has a complex reset state
Info (12128): Elaborating entity "ramTexto" for hierarchy "ramTexto:mapram"
Warning (14026): LATCH primitive "uart:uart1|newClock:c1|IntervaloHalf[2]" is permanently enabled
Warning (14026): LATCH primitive "uart:uart1|newClock:c1|IntervaloHalf[5]" is permanently enabled
Warning (14026): LATCH primitive "uart:uart1|newClock:c1|IntervaloHalf[7]" is permanently enabled
Warning (14026): LATCH primitive "uart:uart1|newClock:c1|IntervaloHalf[10]" is permanently enabled
Warning (276020): Inferred RAM node "ramTexto:mapram|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ramTexto:mapram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/3DES_Project.ram0_ramTexto_b88d95a3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "ramTexto:mapram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "ramTexto:mapram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/3DES_Project.ram0_ramTexto_b88d95a3.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qcm1.tdf
    Info (12023): Found entity 1: altsyncram_qcm1
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "uart:uart1|tx:tx1|tx_line" is converted into an equivalent circuit using register "uart:uart1|tx:tx1|tx_line~_emulated" and latch "uart:uart1|tx:tx1|tx_line~1"
    Warning (13310): Register "uart:uart1|tx:tx1|index[3]" is converted into an equivalent circuit using register "uart:uart1|tx:tx1|index[3]~_emulated" and latch "uart:uart1|tx:tx1|index[3]~1"
    Warning (13310): Register "uart:uart1|tx:tx1|index[2]" is converted into an equivalent circuit using register "uart:uart1|tx:tx1|index[2]~_emulated" and latch "uart:uart1|tx:tx1|index[2]~5"
    Warning (13310): Register "uart:uart1|tx:tx1|index[1]" is converted into an equivalent circuit using register "uart:uart1|tx:tx1|index[1]~_emulated" and latch "uart:uart1|tx:tx1|index[1]~9"
    Warning (13310): Register "uart:uart1|tx:tx1|index[0]" is converted into an equivalent circuit using register "uart:uart1|tx:tx1|index[0]~_emulated" and latch "uart:uart1|tx:tx1|index[0]~13"
    Warning (13310): Register "uart:uart1|tx:tx1|busy" is converted into an equivalent circuit using register "uart:uart1|tx:tx1|busy~_emulated" and latch "uart:uart1|tx:tx1|busy~1"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register decodificador7seg:d1|bufferOut[6] will power up to High
    Critical Warning (18010): Register decodificador7seg:d1|bufferOut[13] will power up to High
    Critical Warning (18010): Register decodificador7seg:d1|bufferOut[20] will power up to High
    Critical Warning (18010): Register decodificador7seg:d1|bufferOut[27] will power up to High
    Critical Warning (18010): Register decodificador7seg:d1|bufferOut[34] will power up to High
    Critical Warning (18010): Register decodificador7seg:d1|bufferOut[41] will power up to High
    Critical Warning (18010): Register decodificador7seg:d1|bufferOut[48] will power up to High
    Critical Warning (18010): Register decodificador7seg:d1|bufferOut[55] will power up to High
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "botao_1"
Info (21057): Implemented 6688 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 66 output pins
    Info (21061): Implemented 6552 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 556 megabytes
    Info: Processing ended: Sun Feb 14 18:20:16 2016
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:31


