
sht43.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b68  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08005c28  08005c28  00006c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fdc  08005fdc  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005fdc  08005fdc  00006fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005fe4  08005fe4  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005fe4  08005fe4  00006fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005fe8  08005fe8  00006fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005fec  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000674  2000005c  08006048  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006d0  08006048  000076d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e8a7  00000000  00000000  00007084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002664  00000000  00000000  0001592b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  00017f90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00015d17  00000000  00000000  00018c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00010ce9  00000000  00000000  0002e95f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00080613  00000000  00000000  0003f648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000bfc5b  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 000009c2  00000000  00000000  000bfc9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003174  00000000  00000000  000c0660  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000c37d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005c10 	.word	0x08005c10

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08005c10 	.word	0x08005c10

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_uldivmod>:
 8000408:	2b00      	cmp	r3, #0
 800040a:	d111      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 800040c:	2a00      	cmp	r2, #0
 800040e:	d10f      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 8000410:	2900      	cmp	r1, #0
 8000412:	d100      	bne.n	8000416 <__aeabi_uldivmod+0xe>
 8000414:	2800      	cmp	r0, #0
 8000416:	d002      	beq.n	800041e <__aeabi_uldivmod+0x16>
 8000418:	2100      	movs	r1, #0
 800041a:	43c9      	mvns	r1, r1
 800041c:	0008      	movs	r0, r1
 800041e:	b407      	push	{r0, r1, r2}
 8000420:	4802      	ldr	r0, [pc, #8]	@ (800042c <__aeabi_uldivmod+0x24>)
 8000422:	a102      	add	r1, pc, #8	@ (adr r1, 800042c <__aeabi_uldivmod+0x24>)
 8000424:	1840      	adds	r0, r0, r1
 8000426:	9002      	str	r0, [sp, #8]
 8000428:	bd03      	pop	{r0, r1, pc}
 800042a:	46c0      	nop			@ (mov r8, r8)
 800042c:	ffffffd9 	.word	0xffffffd9
 8000430:	b403      	push	{r0, r1}
 8000432:	4668      	mov	r0, sp
 8000434:	b501      	push	{r0, lr}
 8000436:	9802      	ldr	r0, [sp, #8]
 8000438:	f000 f806 	bl	8000448 <__udivmoddi4>
 800043c:	9b01      	ldr	r3, [sp, #4]
 800043e:	469e      	mov	lr, r3
 8000440:	b002      	add	sp, #8
 8000442:	bc0c      	pop	{r2, r3}
 8000444:	4770      	bx	lr
 8000446:	46c0      	nop			@ (mov r8, r8)

08000448 <__udivmoddi4>:
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	4657      	mov	r7, sl
 800044c:	464e      	mov	r6, r9
 800044e:	4645      	mov	r5, r8
 8000450:	46de      	mov	lr, fp
 8000452:	b5e0      	push	{r5, r6, r7, lr}
 8000454:	0004      	movs	r4, r0
 8000456:	000d      	movs	r5, r1
 8000458:	4692      	mov	sl, r2
 800045a:	4699      	mov	r9, r3
 800045c:	b083      	sub	sp, #12
 800045e:	428b      	cmp	r3, r1
 8000460:	d830      	bhi.n	80004c4 <__udivmoddi4+0x7c>
 8000462:	d02d      	beq.n	80004c0 <__udivmoddi4+0x78>
 8000464:	4649      	mov	r1, r9
 8000466:	4650      	mov	r0, sl
 8000468:	f000 f8ba 	bl	80005e0 <__clzdi2>
 800046c:	0029      	movs	r1, r5
 800046e:	0006      	movs	r6, r0
 8000470:	0020      	movs	r0, r4
 8000472:	f000 f8b5 	bl	80005e0 <__clzdi2>
 8000476:	1a33      	subs	r3, r6, r0
 8000478:	4698      	mov	r8, r3
 800047a:	3b20      	subs	r3, #32
 800047c:	d434      	bmi.n	80004e8 <__udivmoddi4+0xa0>
 800047e:	469b      	mov	fp, r3
 8000480:	4653      	mov	r3, sl
 8000482:	465a      	mov	r2, fp
 8000484:	4093      	lsls	r3, r2
 8000486:	4642      	mov	r2, r8
 8000488:	001f      	movs	r7, r3
 800048a:	4653      	mov	r3, sl
 800048c:	4093      	lsls	r3, r2
 800048e:	001e      	movs	r6, r3
 8000490:	42af      	cmp	r7, r5
 8000492:	d83b      	bhi.n	800050c <__udivmoddi4+0xc4>
 8000494:	42af      	cmp	r7, r5
 8000496:	d100      	bne.n	800049a <__udivmoddi4+0x52>
 8000498:	e079      	b.n	800058e <__udivmoddi4+0x146>
 800049a:	465b      	mov	r3, fp
 800049c:	1ba4      	subs	r4, r4, r6
 800049e:	41bd      	sbcs	r5, r7
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	da00      	bge.n	80004a6 <__udivmoddi4+0x5e>
 80004a4:	e076      	b.n	8000594 <__udivmoddi4+0x14c>
 80004a6:	2200      	movs	r2, #0
 80004a8:	2300      	movs	r3, #0
 80004aa:	9200      	str	r2, [sp, #0]
 80004ac:	9301      	str	r3, [sp, #4]
 80004ae:	2301      	movs	r3, #1
 80004b0:	465a      	mov	r2, fp
 80004b2:	4093      	lsls	r3, r2
 80004b4:	9301      	str	r3, [sp, #4]
 80004b6:	2301      	movs	r3, #1
 80004b8:	4642      	mov	r2, r8
 80004ba:	4093      	lsls	r3, r2
 80004bc:	9300      	str	r3, [sp, #0]
 80004be:	e029      	b.n	8000514 <__udivmoddi4+0xcc>
 80004c0:	4282      	cmp	r2, r0
 80004c2:	d9cf      	bls.n	8000464 <__udivmoddi4+0x1c>
 80004c4:	2200      	movs	r2, #0
 80004c6:	2300      	movs	r3, #0
 80004c8:	9200      	str	r2, [sp, #0]
 80004ca:	9301      	str	r3, [sp, #4]
 80004cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <__udivmoddi4+0x8e>
 80004d2:	601c      	str	r4, [r3, #0]
 80004d4:	605d      	str	r5, [r3, #4]
 80004d6:	9800      	ldr	r0, [sp, #0]
 80004d8:	9901      	ldr	r1, [sp, #4]
 80004da:	b003      	add	sp, #12
 80004dc:	bcf0      	pop	{r4, r5, r6, r7}
 80004de:	46bb      	mov	fp, r7
 80004e0:	46b2      	mov	sl, r6
 80004e2:	46a9      	mov	r9, r5
 80004e4:	46a0      	mov	r8, r4
 80004e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e8:	4642      	mov	r2, r8
 80004ea:	469b      	mov	fp, r3
 80004ec:	2320      	movs	r3, #32
 80004ee:	1a9b      	subs	r3, r3, r2
 80004f0:	4652      	mov	r2, sl
 80004f2:	40da      	lsrs	r2, r3
 80004f4:	4641      	mov	r1, r8
 80004f6:	0013      	movs	r3, r2
 80004f8:	464a      	mov	r2, r9
 80004fa:	408a      	lsls	r2, r1
 80004fc:	0017      	movs	r7, r2
 80004fe:	4642      	mov	r2, r8
 8000500:	431f      	orrs	r7, r3
 8000502:	4653      	mov	r3, sl
 8000504:	4093      	lsls	r3, r2
 8000506:	001e      	movs	r6, r3
 8000508:	42af      	cmp	r7, r5
 800050a:	d9c3      	bls.n	8000494 <__udivmoddi4+0x4c>
 800050c:	2200      	movs	r2, #0
 800050e:	2300      	movs	r3, #0
 8000510:	9200      	str	r2, [sp, #0]
 8000512:	9301      	str	r3, [sp, #4]
 8000514:	4643      	mov	r3, r8
 8000516:	2b00      	cmp	r3, #0
 8000518:	d0d8      	beq.n	80004cc <__udivmoddi4+0x84>
 800051a:	07fb      	lsls	r3, r7, #31
 800051c:	0872      	lsrs	r2, r6, #1
 800051e:	431a      	orrs	r2, r3
 8000520:	4646      	mov	r6, r8
 8000522:	087b      	lsrs	r3, r7, #1
 8000524:	e00e      	b.n	8000544 <__udivmoddi4+0xfc>
 8000526:	42ab      	cmp	r3, r5
 8000528:	d101      	bne.n	800052e <__udivmoddi4+0xe6>
 800052a:	42a2      	cmp	r2, r4
 800052c:	d80c      	bhi.n	8000548 <__udivmoddi4+0x100>
 800052e:	1aa4      	subs	r4, r4, r2
 8000530:	419d      	sbcs	r5, r3
 8000532:	2001      	movs	r0, #1
 8000534:	1924      	adds	r4, r4, r4
 8000536:	416d      	adcs	r5, r5
 8000538:	2100      	movs	r1, #0
 800053a:	3e01      	subs	r6, #1
 800053c:	1824      	adds	r4, r4, r0
 800053e:	414d      	adcs	r5, r1
 8000540:	2e00      	cmp	r6, #0
 8000542:	d006      	beq.n	8000552 <__udivmoddi4+0x10a>
 8000544:	42ab      	cmp	r3, r5
 8000546:	d9ee      	bls.n	8000526 <__udivmoddi4+0xde>
 8000548:	3e01      	subs	r6, #1
 800054a:	1924      	adds	r4, r4, r4
 800054c:	416d      	adcs	r5, r5
 800054e:	2e00      	cmp	r6, #0
 8000550:	d1f8      	bne.n	8000544 <__udivmoddi4+0xfc>
 8000552:	9800      	ldr	r0, [sp, #0]
 8000554:	9901      	ldr	r1, [sp, #4]
 8000556:	465b      	mov	r3, fp
 8000558:	1900      	adds	r0, r0, r4
 800055a:	4169      	adcs	r1, r5
 800055c:	2b00      	cmp	r3, #0
 800055e:	db24      	blt.n	80005aa <__udivmoddi4+0x162>
 8000560:	002b      	movs	r3, r5
 8000562:	465a      	mov	r2, fp
 8000564:	4644      	mov	r4, r8
 8000566:	40d3      	lsrs	r3, r2
 8000568:	002a      	movs	r2, r5
 800056a:	40e2      	lsrs	r2, r4
 800056c:	001c      	movs	r4, r3
 800056e:	465b      	mov	r3, fp
 8000570:	0015      	movs	r5, r2
 8000572:	2b00      	cmp	r3, #0
 8000574:	db2a      	blt.n	80005cc <__udivmoddi4+0x184>
 8000576:	0026      	movs	r6, r4
 8000578:	409e      	lsls	r6, r3
 800057a:	0033      	movs	r3, r6
 800057c:	0026      	movs	r6, r4
 800057e:	4647      	mov	r7, r8
 8000580:	40be      	lsls	r6, r7
 8000582:	0032      	movs	r2, r6
 8000584:	1a80      	subs	r0, r0, r2
 8000586:	4199      	sbcs	r1, r3
 8000588:	9000      	str	r0, [sp, #0]
 800058a:	9101      	str	r1, [sp, #4]
 800058c:	e79e      	b.n	80004cc <__udivmoddi4+0x84>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d8bc      	bhi.n	800050c <__udivmoddi4+0xc4>
 8000592:	e782      	b.n	800049a <__udivmoddi4+0x52>
 8000594:	4642      	mov	r2, r8
 8000596:	2320      	movs	r3, #32
 8000598:	2100      	movs	r1, #0
 800059a:	1a9b      	subs	r3, r3, r2
 800059c:	2200      	movs	r2, #0
 800059e:	9100      	str	r1, [sp, #0]
 80005a0:	9201      	str	r2, [sp, #4]
 80005a2:	2201      	movs	r2, #1
 80005a4:	40da      	lsrs	r2, r3
 80005a6:	9201      	str	r2, [sp, #4]
 80005a8:	e785      	b.n	80004b6 <__udivmoddi4+0x6e>
 80005aa:	4642      	mov	r2, r8
 80005ac:	2320      	movs	r3, #32
 80005ae:	1a9b      	subs	r3, r3, r2
 80005b0:	002a      	movs	r2, r5
 80005b2:	4646      	mov	r6, r8
 80005b4:	409a      	lsls	r2, r3
 80005b6:	0023      	movs	r3, r4
 80005b8:	40f3      	lsrs	r3, r6
 80005ba:	4644      	mov	r4, r8
 80005bc:	4313      	orrs	r3, r2
 80005be:	002a      	movs	r2, r5
 80005c0:	40e2      	lsrs	r2, r4
 80005c2:	001c      	movs	r4, r3
 80005c4:	465b      	mov	r3, fp
 80005c6:	0015      	movs	r5, r2
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	dad4      	bge.n	8000576 <__udivmoddi4+0x12e>
 80005cc:	4642      	mov	r2, r8
 80005ce:	002f      	movs	r7, r5
 80005d0:	2320      	movs	r3, #32
 80005d2:	0026      	movs	r6, r4
 80005d4:	4097      	lsls	r7, r2
 80005d6:	1a9b      	subs	r3, r3, r2
 80005d8:	40de      	lsrs	r6, r3
 80005da:	003b      	movs	r3, r7
 80005dc:	4333      	orrs	r3, r6
 80005de:	e7cd      	b.n	800057c <__udivmoddi4+0x134>

080005e0 <__clzdi2>:
 80005e0:	b510      	push	{r4, lr}
 80005e2:	2900      	cmp	r1, #0
 80005e4:	d103      	bne.n	80005ee <__clzdi2+0xe>
 80005e6:	f000 f807 	bl	80005f8 <__clzsi2>
 80005ea:	3020      	adds	r0, #32
 80005ec:	e002      	b.n	80005f4 <__clzdi2+0x14>
 80005ee:	0008      	movs	r0, r1
 80005f0:	f000 f802 	bl	80005f8 <__clzsi2>
 80005f4:	bd10      	pop	{r4, pc}
 80005f6:	46c0      	nop			@ (mov r8, r8)

080005f8 <__clzsi2>:
 80005f8:	211c      	movs	r1, #28
 80005fa:	2301      	movs	r3, #1
 80005fc:	041b      	lsls	r3, r3, #16
 80005fe:	4298      	cmp	r0, r3
 8000600:	d301      	bcc.n	8000606 <__clzsi2+0xe>
 8000602:	0c00      	lsrs	r0, r0, #16
 8000604:	3910      	subs	r1, #16
 8000606:	0a1b      	lsrs	r3, r3, #8
 8000608:	4298      	cmp	r0, r3
 800060a:	d301      	bcc.n	8000610 <__clzsi2+0x18>
 800060c:	0a00      	lsrs	r0, r0, #8
 800060e:	3908      	subs	r1, #8
 8000610:	091b      	lsrs	r3, r3, #4
 8000612:	4298      	cmp	r0, r3
 8000614:	d301      	bcc.n	800061a <__clzsi2+0x22>
 8000616:	0900      	lsrs	r0, r0, #4
 8000618:	3904      	subs	r1, #4
 800061a:	a202      	add	r2, pc, #8	@ (adr r2, 8000624 <__clzsi2+0x2c>)
 800061c:	5c10      	ldrb	r0, [r2, r0]
 800061e:	1840      	adds	r0, r0, r1
 8000620:	4770      	bx	lr
 8000622:	46c0      	nop			@ (mov r8, r8)
 8000624:	02020304 	.word	0x02020304
 8000628:	01010101 	.word	0x01010101
	...

08000634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000634:	b5b0      	push	{r4, r5, r7, lr}
 8000636:	b0ac      	sub	sp, #176	@ 0xb0
 8000638:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063a:	f001 ff2d 	bl	8002498 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063e:	f000 fa99 	bl	8000b74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000642:	f000 fb75 	bl	8000d30 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000646:	f000 fb43 	bl	8000cd0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800064a:	f000 fb01 	bl	8000c50 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  char sensor_serial_1[9] = {0};
 800064e:	2454      	movs	r4, #84	@ 0x54
 8000650:	193b      	adds	r3, r7, r4
 8000652:	0018      	movs	r0, r3
 8000654:	2309      	movs	r3, #9
 8000656:	001a      	movs	r2, r3
 8000658:	2100      	movs	r1, #0
 800065a:	f004 fe5d 	bl	8005318 <memset>
  char sensor_serial_2[9] = {0};
 800065e:	2348      	movs	r3, #72	@ 0x48
 8000660:	18fb      	adds	r3, r7, r3
 8000662:	0018      	movs	r0, r3
 8000664:	2309      	movs	r3, #9
 8000666:	001a      	movs	r2, r3
 8000668:	2100      	movs	r1, #0
 800066a:	f004 fe55 	bl	8005318 <memset>

  scan_i2c_bus();
 800066e:	f001 fa35 	bl	8001adc <scan_i2c_bus>

  if (has_sensor_1) {
 8000672:	4bdc      	ldr	r3, [pc, #880]	@ (80009e4 <main+0x3b0>)
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d005      	beq.n	8000686 <main+0x52>
    sensirion_get_serial_string(SHT43_I2C_ADDR_44,
 800067a:	193b      	adds	r3, r7, r4
 800067c:	2209      	movs	r2, #9
 800067e:	0019      	movs	r1, r3
 8000680:	2044      	movs	r0, #68	@ 0x44
 8000682:	f001 fb45 	bl	8001d10 <sensirion_get_serial_string>
                                sensor_serial_1,
                                sizeof(sensor_serial_1));
  }

  if (has_sensor_2) {
 8000686:	4bd8      	ldr	r3, [pc, #864]	@ (80009e8 <main+0x3b4>)
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d006      	beq.n	800069c <main+0x68>
    sensirion_get_serial_string(SHT40_I2C_ADDR_46,
 800068e:	2348      	movs	r3, #72	@ 0x48
 8000690:	18fb      	adds	r3, r7, r3
 8000692:	2209      	movs	r2, #9
 8000694:	0019      	movs	r1, r3
 8000696:	2046      	movs	r0, #70	@ 0x46
 8000698:	f001 fb3a 	bl	8001d10 <sensirion_get_serial_string>
                                sensor_serial_2,
                                sizeof(sensor_serial_2));
  }

  int i2c_success = sensor_init_and_read();
 800069c:	f001 fa46 	bl	8001b2c <sensor_init_and_read>
 80006a0:	0003      	movs	r3, r0
 80006a2:	229c      	movs	r2, #156	@ 0x9c
 80006a4:	18ba      	adds	r2, r7, r2
 80006a6:	6013      	str	r3, [r2, #0]
  (void)i2c_success;
  (void)sensor_serial_1;
  (void)sensor_serial_2;

  ssd1306_init(&hi2c1);
 80006a8:	4bd0      	ldr	r3, [pc, #832]	@ (80009ec <main+0x3b8>)
 80006aa:	0018      	movs	r0, r3
 80006ac:	f000 fca6 	bl	8000ffc <ssd1306_init>
  if (ssd1306_is_initialized()) {
 80006b0:	f000 fcf4 	bl	800109c <ssd1306_is_initialized>
 80006b4:	1e03      	subs	r3, r0, #0
 80006b6:	d100      	bne.n	80006ba <main+0x86>
 80006b8:	e0d0      	b.n	800085c <main+0x228>
    ssd1306_clear();
 80006ba:	f000 fcd3 	bl	8001064 <ssd1306_clear>
    uint8_t logo_x = (CROPWATCH_LOGO_WIDTH < SSD1306_WIDTH)
 80006be:	219b      	movs	r1, #155	@ 0x9b
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	2228      	movs	r2, #40	@ 0x28
 80006c4:	701a      	strb	r2, [r3, #0]
                       ? (uint8_t)((SSD1306_WIDTH - CROPWATCH_LOGO_WIDTH) / 2U)
                       : 0U;
    ssd1306_draw_bitmap(logo_x, 0U, CROPWATCH_LOGO_WIDTH, CROPWATCH_LOGO_HEIGHT, cropwatch_logo_bitmap);
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	7818      	ldrb	r0, [r3, #0]
 80006ca:	4bc9      	ldr	r3, [pc, #804]	@ (80009f0 <main+0x3bc>)
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	2330      	movs	r3, #48	@ 0x30
 80006d0:	2230      	movs	r2, #48	@ 0x30
 80006d2:	2100      	movs	r1, #0
 80006d4:	f000 fdd8 	bl	8001288 <ssd1306_draw_bitmap>

    const char* startup_text = "CROPWATCH";
 80006d8:	4bc6      	ldr	r3, [pc, #792]	@ (80009f4 <main+0x3c0>)
 80006da:	2194      	movs	r1, #148	@ 0x94
 80006dc:	187a      	adds	r2, r7, r1
 80006de:	6013      	str	r3, [r2, #0]
    uint8_t text_scale = 2U;
 80006e0:	2093      	movs	r0, #147	@ 0x93
 80006e2:	183b      	adds	r3, r7, r0
 80006e4:	2202      	movs	r2, #2
 80006e6:	701a      	strb	r2, [r3, #0]
    uint8_t text_width = ssd1306_measure_text_width(startup_text, text_scale);
 80006e8:	2592      	movs	r5, #146	@ 0x92
 80006ea:	197c      	adds	r4, r7, r5
 80006ec:	183b      	adds	r3, r7, r0
 80006ee:	781a      	ldrb	r2, [r3, #0]
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	0011      	movs	r1, r2
 80006f6:	0018      	movs	r0, r3
 80006f8:	f000 fe4d 	bl	8001396 <ssd1306_measure_text_width>
 80006fc:	0003      	movs	r3, r0
 80006fe:	7023      	strb	r3, [r4, #0]
    uint8_t text_x = (text_width < SSD1306_WIDTH)
 8000700:	197b      	adds	r3, r7, r5
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	b25b      	sxtb	r3, r3
 8000706:	2b00      	cmp	r3, #0
 8000708:	db06      	blt.n	8000718 <main+0xe4>
                       ? (uint8_t)((SSD1306_WIDTH - text_width) / 2U)
 800070a:	197b      	adds	r3, r7, r5
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	2280      	movs	r2, #128	@ 0x80
 8000710:	1ad3      	subs	r3, r2, r3
 8000712:	085b      	lsrs	r3, r3, #1
    uint8_t text_x = (text_width < SSD1306_WIDTH)
 8000714:	b2da      	uxtb	r2, r3
 8000716:	e000      	b.n	800071a <main+0xe6>
 8000718:	2200      	movs	r2, #0
 800071a:	2391      	movs	r3, #145	@ 0x91
 800071c:	18fb      	adds	r3, r7, r3
 800071e:	701a      	strb	r2, [r3, #0]
                       : 0U;
    uint8_t text_height = (uint8_t)(SSD1306_FONT_HEIGHT * text_scale);
 8000720:	2090      	movs	r0, #144	@ 0x90
 8000722:	183a      	adds	r2, r7, r0
 8000724:	2393      	movs	r3, #147	@ 0x93
 8000726:	18fb      	adds	r3, r7, r3
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	1c19      	adds	r1, r3, #0
 800072c:	00c9      	lsls	r1, r1, #3
 800072e:	1acb      	subs	r3, r1, r3
 8000730:	7013      	strb	r3, [r2, #0]
    uint8_t text_y = (text_height < SSD1306_HEIGHT)
 8000732:	183b      	adds	r3, r7, r0
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b3f      	cmp	r3, #63	@ 0x3f
 8000738:	d805      	bhi.n	8000746 <main+0x112>
 800073a:	183b      	adds	r3, r7, r0
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2240      	movs	r2, #64	@ 0x40
 8000740:	1ad3      	subs	r3, r2, r3
 8000742:	b2da      	uxtb	r2, r3
 8000744:	e000      	b.n	8000748 <main+0x114>
 8000746:	2200      	movs	r2, #0
 8000748:	218f      	movs	r1, #143	@ 0x8f
 800074a:	187b      	adds	r3, r7, r1
 800074c:	701a      	strb	r2, [r3, #0]
                       ? (uint8_t)(SSD1306_HEIGHT - text_height)
                       : 0U;
    ssd1306_draw_string_scaled(text_x, text_y, startup_text, text_scale);
 800074e:	2393      	movs	r3, #147	@ 0x93
 8000750:	18fb      	adds	r3, r7, r3
 8000752:	781c      	ldrb	r4, [r3, #0]
 8000754:	2394      	movs	r3, #148	@ 0x94
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	187b      	adds	r3, r7, r1
 800075c:	7819      	ldrb	r1, [r3, #0]
 800075e:	2391      	movs	r3, #145	@ 0x91
 8000760:	18fb      	adds	r3, r7, r3
 8000762:	7818      	ldrb	r0, [r3, #0]
 8000764:	0023      	movs	r3, r4
 8000766:	f000 fcfb 	bl	8001160 <ssd1306_draw_string_scaled>
    ssd1306_update();
 800076a:	f000 fca3 	bl	80010b4 <ssd1306_update>
    HAL_Delay(5000);
 800076e:	4ba2      	ldr	r3, [pc, #648]	@ (80009f8 <main+0x3c4>)
 8000770:	0018      	movs	r0, r3
 8000772:	f001 ff01 	bl	8002578 <HAL_Delay>
    ssd1306_clear();
 8000776:	f000 fc75 	bl	8001064 <ssd1306_clear>

    char serial_display[32] = {0};
 800077a:	003b      	movs	r3, r7
 800077c:	0018      	movs	r0, r3
 800077e:	2320      	movs	r3, #32
 8000780:	001a      	movs	r2, r3
 8000782:	2100      	movs	r1, #0
 8000784:	f004 fdc8 	bl	8005318 <memset>
    if (has_sensor_1) {
 8000788:	4b96      	ldr	r3, [pc, #600]	@ (80009e4 <main+0x3b0>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d027      	beq.n	80007e0 <main+0x1ac>
      snprintf(serial_display, sizeof(serial_display), "S1 %s", sensor_serial_1);
 8000790:	2354      	movs	r3, #84	@ 0x54
 8000792:	18fb      	adds	r3, r7, r3
 8000794:	4a99      	ldr	r2, [pc, #612]	@ (80009fc <main+0x3c8>)
 8000796:	0038      	movs	r0, r7
 8000798:	2120      	movs	r1, #32
 800079a:	f004 fd87 	bl	80052ac <sniprintf>
      uint8_t line_width = ssd1306_measure_text_width(serial_display, 1U);
 800079e:	258e      	movs	r5, #142	@ 0x8e
 80007a0:	197c      	adds	r4, r7, r5
 80007a2:	003b      	movs	r3, r7
 80007a4:	2101      	movs	r1, #1
 80007a6:	0018      	movs	r0, r3
 80007a8:	f000 fdf5 	bl	8001396 <ssd1306_measure_text_width>
 80007ac:	0003      	movs	r3, r0
 80007ae:	7023      	strb	r3, [r4, #0]
      uint8_t line_x = (line_width < SSD1306_WIDTH) ? (uint8_t)((SSD1306_WIDTH - line_width) / 2U) : 0U;
 80007b0:	197b      	adds	r3, r7, r5
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	b25b      	sxtb	r3, r3
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	db06      	blt.n	80007c8 <main+0x194>
 80007ba:	197b      	adds	r3, r7, r5
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	2280      	movs	r2, #128	@ 0x80
 80007c0:	1ad3      	subs	r3, r2, r3
 80007c2:	085b      	lsrs	r3, r3, #1
 80007c4:	b2da      	uxtb	r2, r3
 80007c6:	e000      	b.n	80007ca <main+0x196>
 80007c8:	2200      	movs	r2, #0
 80007ca:	218d      	movs	r1, #141	@ 0x8d
 80007cc:	187b      	adds	r3, r7, r1
 80007ce:	701a      	strb	r2, [r3, #0]
      ssd1306_draw_string_scaled(line_x, 16, serial_display, 1U);
 80007d0:	003a      	movs	r2, r7
 80007d2:	187b      	adds	r3, r7, r1
 80007d4:	7818      	ldrb	r0, [r3, #0]
 80007d6:	2301      	movs	r3, #1
 80007d8:	2110      	movs	r1, #16
 80007da:	f000 fcc1 	bl	8001160 <ssd1306_draw_string_scaled>
 80007de:	e005      	b.n	80007ec <main+0x1b8>
    } else {
      ssd1306_draw_string_scaled(12, 16, "S1 MISSING", 1U);
 80007e0:	4a87      	ldr	r2, [pc, #540]	@ (8000a00 <main+0x3cc>)
 80007e2:	2301      	movs	r3, #1
 80007e4:	2110      	movs	r1, #16
 80007e6:	200c      	movs	r0, #12
 80007e8:	f000 fcba 	bl	8001160 <ssd1306_draw_string_scaled>
    }

    if (has_sensor_2) {
 80007ec:	4b7e      	ldr	r3, [pc, #504]	@ (80009e8 <main+0x3b4>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d027      	beq.n	8000844 <main+0x210>
      snprintf(serial_display, sizeof(serial_display), "S2 %s", sensor_serial_2);
 80007f4:	2348      	movs	r3, #72	@ 0x48
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	4a82      	ldr	r2, [pc, #520]	@ (8000a04 <main+0x3d0>)
 80007fa:	0038      	movs	r0, r7
 80007fc:	2120      	movs	r1, #32
 80007fe:	f004 fd55 	bl	80052ac <sniprintf>
      uint8_t line_width = ssd1306_measure_text_width(serial_display, 1U);
 8000802:	258c      	movs	r5, #140	@ 0x8c
 8000804:	197c      	adds	r4, r7, r5
 8000806:	003b      	movs	r3, r7
 8000808:	2101      	movs	r1, #1
 800080a:	0018      	movs	r0, r3
 800080c:	f000 fdc3 	bl	8001396 <ssd1306_measure_text_width>
 8000810:	0003      	movs	r3, r0
 8000812:	7023      	strb	r3, [r4, #0]
      uint8_t line_x = (line_width < SSD1306_WIDTH) ? (uint8_t)((SSD1306_WIDTH - line_width) / 2U) : 0U;
 8000814:	197b      	adds	r3, r7, r5
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	b25b      	sxtb	r3, r3
 800081a:	2b00      	cmp	r3, #0
 800081c:	db06      	blt.n	800082c <main+0x1f8>
 800081e:	197b      	adds	r3, r7, r5
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	2280      	movs	r2, #128	@ 0x80
 8000824:	1ad3      	subs	r3, r2, r3
 8000826:	085b      	lsrs	r3, r3, #1
 8000828:	b2da      	uxtb	r2, r3
 800082a:	e000      	b.n	800082e <main+0x1fa>
 800082c:	2200      	movs	r2, #0
 800082e:	218b      	movs	r1, #139	@ 0x8b
 8000830:	187b      	adds	r3, r7, r1
 8000832:	701a      	strb	r2, [r3, #0]
      ssd1306_draw_string_scaled(line_x, 32, serial_display, 1U);
 8000834:	003a      	movs	r2, r7
 8000836:	187b      	adds	r3, r7, r1
 8000838:	7818      	ldrb	r0, [r3, #0]
 800083a:	2301      	movs	r3, #1
 800083c:	2120      	movs	r1, #32
 800083e:	f000 fc8f 	bl	8001160 <ssd1306_draw_string_scaled>
 8000842:	e005      	b.n	8000850 <main+0x21c>
    } else {
      ssd1306_draw_string_scaled(12, 32, "S2 MISSING", 1U);
 8000844:	4a70      	ldr	r2, [pc, #448]	@ (8000a08 <main+0x3d4>)
 8000846:	2301      	movs	r3, #1
 8000848:	2120      	movs	r1, #32
 800084a:	200c      	movs	r0, #12
 800084c:	f000 fc88 	bl	8001160 <ssd1306_draw_string_scaled>
    }

    ssd1306_update();
 8000850:	f000 fc30 	bl	80010b4 <ssd1306_update>
    HAL_Delay(10000);
 8000854:	4b6d      	ldr	r3, [pc, #436]	@ (8000a0c <main+0x3d8>)
 8000856:	0018      	movs	r0, r3
 8000858:	f001 fe8e 	bl	8002578 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    scan_i2c_bus();
 800085c:	f001 f93e 	bl	8001adc <scan_i2c_bus>
    uint32_t now = HAL_GetTick();
 8000860:	f001 fe80 	bl	8002564 <HAL_GetTick>
 8000864:	0003      	movs	r3, r0
 8000866:	2184      	movs	r1, #132	@ 0x84
 8000868:	187a      	adds	r2, r7, r1
 800086a:	6013      	str	r3, [r2, #0]

    if (heater_trigger_requested) {
 800086c:	4b68      	ldr	r3, [pc, #416]	@ (8000a10 <main+0x3dc>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	b2db      	uxtb	r3, r3
 8000872:	2b00      	cmp	r3, #0
 8000874:	d01a      	beq.n	80008ac <main+0x278>
      heater_trigger_requested = false;
 8000876:	4b66      	ldr	r3, [pc, #408]	@ (8000a10 <main+0x3dc>)
 8000878:	2200      	movs	r2, #0
 800087a:	701a      	strb	r2, [r3, #0]
      heater_next_allowed_ms = now + 60000U;
 800087c:	187b      	adds	r3, r7, r1
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a64      	ldr	r2, [pc, #400]	@ (8000a14 <main+0x3e0>)
 8000882:	189a      	adds	r2, r3, r2
 8000884:	4b64      	ldr	r3, [pc, #400]	@ (8000a18 <main+0x3e4>)
 8000886:	601a      	str	r2, [r3, #0]
      if (has_sensor_1 || has_sensor_2) {
 8000888:	4b56      	ldr	r3, [pc, #344]	@ (80009e4 <main+0x3b0>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d103      	bne.n	8000898 <main+0x264>
 8000890:	4b55      	ldr	r3, [pc, #340]	@ (80009e8 <main+0x3b4>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d009      	beq.n	80008ac <main+0x278>
        heater_active = true;
 8000898:	4b60      	ldr	r3, [pc, #384]	@ (8000a1c <main+0x3e8>)
 800089a:	2201      	movs	r2, #1
 800089c:	701a      	strb	r2, [r3, #0]
        heater_active_until_ms = now + 20000U;
 800089e:	2384      	movs	r3, #132	@ 0x84
 80008a0:	18fb      	adds	r3, r7, r3
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a5e      	ldr	r2, [pc, #376]	@ (8000a20 <main+0x3ec>)
 80008a6:	189a      	adds	r2, r3, r2
 80008a8:	4b5e      	ldr	r3, [pc, #376]	@ (8000a24 <main+0x3f0>)
 80008aa:	601a      	str	r2, [r3, #0]
      }
    }

    if (heater_active && tick_elapsed(now, heater_active_until_ms)) {
 80008ac:	4b5b      	ldr	r3, [pc, #364]	@ (8000a1c <main+0x3e8>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d00d      	beq.n	80008d2 <main+0x29e>
 80008b6:	4b5b      	ldr	r3, [pc, #364]	@ (8000a24 <main+0x3f0>)
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	2384      	movs	r3, #132	@ 0x84
 80008bc:	18fb      	adds	r3, r7, r3
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	0011      	movs	r1, r2
 80008c2:	0018      	movs	r0, r3
 80008c4:	f000 faa0 	bl	8000e08 <tick_elapsed>
 80008c8:	1e03      	subs	r3, r0, #0
 80008ca:	d002      	beq.n	80008d2 <main+0x29e>
      heater_active = false;
 80008cc:	4b53      	ldr	r3, [pc, #332]	@ (8000a1c <main+0x3e8>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	701a      	strb	r2, [r3, #0]
    }

    int read_status = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	24a4      	movs	r4, #164	@ 0xa4
 80008d6:	193a      	adds	r2, r7, r4
 80008d8:	6013      	str	r3, [r2, #0]
    if (heater_active) {
 80008da:	4b50      	ldr	r3, [pc, #320]	@ (8000a1c <main+0x3e8>)
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d00c      	beq.n	80008fe <main+0x2ca>
      read_status = run_heater_cycle();
 80008e4:	f000 fad6 	bl	8000e94 <run_heater_cycle>
 80008e8:	0003      	movs	r3, r0
 80008ea:	193a      	adds	r2, r7, r4
 80008ec:	6013      	str	r3, [r2, #0]
      if (read_status != 0) {
 80008ee:	193b      	adds	r3, r7, r4
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d009      	beq.n	800090a <main+0x2d6>
        heater_active = false;
 80008f6:	4b49      	ldr	r3, [pc, #292]	@ (8000a1c <main+0x3e8>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]
 80008fc:	e005      	b.n	800090a <main+0x2d6>
      }
    } else {
      read_status = sensor_init_and_read();
 80008fe:	f001 f915 	bl	8001b2c <sensor_init_and_read>
 8000902:	0003      	movs	r3, r0
 8000904:	22a4      	movs	r2, #164	@ 0xa4
 8000906:	18ba      	adds	r2, r7, r2
 8000908:	6013      	str	r3, [r2, #0]
    }

    char temp_line[20] = {0};
 800090a:	2434      	movs	r4, #52	@ 0x34
 800090c:	193b      	adds	r3, r7, r4
 800090e:	0018      	movs	r0, r3
 8000910:	2314      	movs	r3, #20
 8000912:	001a      	movs	r2, r3
 8000914:	2100      	movs	r1, #0
 8000916:	f004 fcff 	bl	8005318 <memset>
    char hum_line[20] = {0};
 800091a:	2320      	movs	r3, #32
 800091c:	18fb      	adds	r3, r7, r3
 800091e:	0018      	movs	r0, r3
 8000920:	2314      	movs	r3, #20
 8000922:	001a      	movs	r2, r3
 8000924:	2100      	movs	r1, #0
 8000926:	f004 fcf7 	bl	8005318 <memset>
    bool show_humidity = false;
 800092a:	23a3      	movs	r3, #163	@ 0xa3
 800092c:	18fb      	adds	r3, r7, r3
 800092e:	2200      	movs	r2, #0
 8000930:	701a      	strb	r2, [r3, #0]

    if (!has_sensor_1) {
 8000932:	4b2c      	ldr	r3, [pc, #176]	@ (80009e4 <main+0x3b0>)
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	2201      	movs	r2, #1
 8000938:	4053      	eors	r3, r2
 800093a:	b2db      	uxtb	r3, r3
 800093c:	2b00      	cmp	r3, #0
 800093e:	d006      	beq.n	800094e <main+0x31a>
      snprintf(temp_line, sizeof(temp_line), "NO SENSOR");
 8000940:	4a39      	ldr	r2, [pc, #228]	@ (8000a28 <main+0x3f4>)
 8000942:	193b      	adds	r3, r7, r4
 8000944:	2114      	movs	r1, #20
 8000946:	0018      	movs	r0, r3
 8000948:	f004 fcb0 	bl	80052ac <sniprintf>
 800094c:	e0ab      	b.n	8000aa6 <main+0x472>
    } else if (!heater_active && read_status == 4) {
 800094e:	4b33      	ldr	r3, [pc, #204]	@ (8000a1c <main+0x3e8>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	2201      	movs	r2, #1
 8000956:	4053      	eors	r3, r2
 8000958:	b2db      	uxtb	r3, r3
 800095a:	2b00      	cmp	r3, #0
 800095c:	d00c      	beq.n	8000978 <main+0x344>
 800095e:	23a4      	movs	r3, #164	@ 0xa4
 8000960:	18fb      	adds	r3, r7, r3
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2b04      	cmp	r3, #4
 8000966:	d107      	bne.n	8000978 <main+0x344>
      snprintf(temp_line, sizeof(temp_line), "TEMP DIFF");
 8000968:	4a30      	ldr	r2, [pc, #192]	@ (8000a2c <main+0x3f8>)
 800096a:	2334      	movs	r3, #52	@ 0x34
 800096c:	18fb      	adds	r3, r7, r3
 800096e:	2114      	movs	r1, #20
 8000970:	0018      	movs	r0, r3
 8000972:	f004 fc9b 	bl	80052ac <sniprintf>
 8000976:	e096      	b.n	8000aa6 <main+0x472>
    } else if (read_status != 0) {
 8000978:	23a4      	movs	r3, #164	@ 0xa4
 800097a:	18fb      	adds	r3, r7, r3
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d009      	beq.n	8000996 <main+0x362>
      snprintf(temp_line, sizeof(temp_line), "I2C ERR %d", (int)i2c_error_code);
 8000982:	4b2b      	ldr	r3, [pc, #172]	@ (8000a30 <main+0x3fc>)
 8000984:	2200      	movs	r2, #0
 8000986:	5e9b      	ldrsh	r3, [r3, r2]
 8000988:	4a2a      	ldr	r2, [pc, #168]	@ (8000a34 <main+0x400>)
 800098a:	2134      	movs	r1, #52	@ 0x34
 800098c:	1878      	adds	r0, r7, r1
 800098e:	2114      	movs	r1, #20
 8000990:	f004 fc8c 	bl	80052ac <sniprintf>
 8000994:	e087      	b.n	8000aa6 <main+0x472>
    } else {
      int16_t temp_centi = sht4x_temp_centi_from_ticks(temp_ticks_1);
 8000996:	4b28      	ldr	r3, [pc, #160]	@ (8000a38 <main+0x404>)
 8000998:	881b      	ldrh	r3, [r3, #0]
 800099a:	2582      	movs	r5, #130	@ 0x82
 800099c:	197c      	adds	r4, r7, r5
 800099e:	0018      	movs	r0, r3
 80009a0:	f000 fff6 	bl	8001990 <sht4x_temp_centi_from_ticks>
 80009a4:	0003      	movs	r3, r0
 80009a6:	8023      	strh	r3, [r4, #0]
      int32_t abs_centi = (temp_centi < 0) ? -(int32_t)temp_centi : (int32_t)temp_centi;
 80009a8:	002c      	movs	r4, r5
 80009aa:	193b      	adds	r3, r7, r4
 80009ac:	2200      	movs	r2, #0
 80009ae:	5e9b      	ldrsh	r3, [r3, r2]
 80009b0:	17da      	asrs	r2, r3, #31
 80009b2:	189b      	adds	r3, r3, r2
 80009b4:	4053      	eors	r3, r2
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
      int32_t whole = abs_centi / 100;
 80009ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80009bc:	2164      	movs	r1, #100	@ 0x64
 80009be:	0018      	movs	r0, r3
 80009c0:	f7ff fc36 	bl	8000230 <__divsi3>
 80009c4:	0003      	movs	r3, r0
 80009c6:	67bb      	str	r3, [r7, #120]	@ 0x78
      int32_t frac = abs_centi % 100;
 80009c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80009ca:	2164      	movs	r1, #100	@ 0x64
 80009cc:	0018      	movs	r0, r3
 80009ce:	f7ff fd15 	bl	80003fc <__aeabi_idivmod>
 80009d2:	000b      	movs	r3, r1
 80009d4:	677b      	str	r3, [r7, #116]	@ 0x74

      const char* sign = (temp_centi < 0) ? "-" : "";
 80009d6:	193b      	adds	r3, r7, r4
 80009d8:	2200      	movs	r2, #0
 80009da:	5e9b      	ldrsh	r3, [r3, r2]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	da2f      	bge.n	8000a40 <main+0x40c>
 80009e0:	4b16      	ldr	r3, [pc, #88]	@ (8000a3c <main+0x408>)
 80009e2:	e02e      	b.n	8000a42 <main+0x40e>
 80009e4:	20000568 	.word	0x20000568
 80009e8:	20000569 	.word	0x20000569
 80009ec:	20000078 	.word	0x20000078
 80009f0:	08005cb0 	.word	0x08005cb0
 80009f4:	08005c28 	.word	0x08005c28
 80009f8:	00001388 	.word	0x00001388
 80009fc:	08005c34 	.word	0x08005c34
 8000a00:	08005c3c 	.word	0x08005c3c
 8000a04:	08005c48 	.word	0x08005c48
 8000a08:	08005c50 	.word	0x08005c50
 8000a0c:	00002710 	.word	0x00002710
 8000a10:	20000154 	.word	0x20000154
 8000a14:	0000ea60 	.word	0x0000ea60
 8000a18:	2000015c 	.word	0x2000015c
 8000a1c:	20000155 	.word	0x20000155
 8000a20:	00004e20 	.word	0x00004e20
 8000a24:	20000158 	.word	0x20000158
 8000a28:	08005c5c 	.word	0x08005c5c
 8000a2c:	08005c68 	.word	0x08005c68
 8000a30:	2000057a 	.word	0x2000057a
 8000a34:	08005c74 	.word	0x08005c74
 8000a38:	2000056a 	.word	0x2000056a
 8000a3c:	08005c80 	.word	0x08005c80
 8000a40:	4b48      	ldr	r3, [pc, #288]	@ (8000b64 <main+0x530>)
 8000a42:	673b      	str	r3, [r7, #112]	@ 0x70
      snprintf(temp_line, sizeof(temp_line), "TEMP %s%ld.%02ldC", sign, (long)whole, (long)frac);
 8000a44:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8000a46:	4a48      	ldr	r2, [pc, #288]	@ (8000b68 <main+0x534>)
 8000a48:	2334      	movs	r3, #52	@ 0x34
 8000a4a:	18f8      	adds	r0, r7, r3
 8000a4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000a4e:	9301      	str	r3, [sp, #4]
 8000a50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000a52:	9300      	str	r3, [sp, #0]
 8000a54:	000b      	movs	r3, r1
 8000a56:	2114      	movs	r1, #20
 8000a58:	f004 fc28 	bl	80052ac <sniprintf>

      uint16_t hum_centi = calculated_hum_1;
 8000a5c:	246e      	movs	r4, #110	@ 0x6e
 8000a5e:	193b      	adds	r3, r7, r4
 8000a60:	4a42      	ldr	r2, [pc, #264]	@ (8000b6c <main+0x538>)
 8000a62:	8812      	ldrh	r2, [r2, #0]
 8000a64:	801a      	strh	r2, [r3, #0]
      uint32_t hum_whole = hum_centi / 100U;
 8000a66:	193b      	adds	r3, r7, r4
 8000a68:	881b      	ldrh	r3, [r3, #0]
 8000a6a:	2164      	movs	r1, #100	@ 0x64
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f7ff fb55 	bl	800011c <__udivsi3>
 8000a72:	0003      	movs	r3, r0
 8000a74:	b29b      	uxth	r3, r3
 8000a76:	66bb      	str	r3, [r7, #104]	@ 0x68
      uint32_t hum_frac = hum_centi % 100U;
 8000a78:	193b      	adds	r3, r7, r4
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	2164      	movs	r1, #100	@ 0x64
 8000a7e:	0018      	movs	r0, r3
 8000a80:	f7ff fbd2 	bl	8000228 <__aeabi_uidivmod>
 8000a84:	000b      	movs	r3, r1
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	667b      	str	r3, [r7, #100]	@ 0x64
      snprintf(hum_line, sizeof(hum_line), "HUM %lu.%02lu%%RH", (unsigned long)hum_whole, (unsigned long)hum_frac);
 8000a8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8000a8c:	4a38      	ldr	r2, [pc, #224]	@ (8000b70 <main+0x53c>)
 8000a8e:	2320      	movs	r3, #32
 8000a90:	18f8      	adds	r0, r7, r3
 8000a92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000a94:	9300      	str	r3, [sp, #0]
 8000a96:	000b      	movs	r3, r1
 8000a98:	2114      	movs	r1, #20
 8000a9a:	f004 fc07 	bl	80052ac <sniprintf>
      show_humidity = true;
 8000a9e:	23a3      	movs	r3, #163	@ 0xa3
 8000aa0:	18fb      	adds	r3, r7, r3
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	701a      	strb	r2, [r3, #0]
    }

    if (ssd1306_is_initialized()) {
 8000aa6:	f000 faf9 	bl	800109c <ssd1306_is_initialized>
 8000aaa:	1e03      	subs	r3, r0, #0
 8000aac:	d054      	beq.n	8000b58 <main+0x524>
      ssd1306_clear();
 8000aae:	f000 fad9 	bl	8001064 <ssd1306_clear>

      if (temp_line[0] != '\0') {
 8000ab2:	2234      	movs	r2, #52	@ 0x34
 8000ab4:	18bb      	adds	r3, r7, r2
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d020      	beq.n	8000afe <main+0x4ca>
        uint8_t temp_width = ssd1306_measure_text_width(temp_line, 2U);
 8000abc:	2563      	movs	r5, #99	@ 0x63
 8000abe:	197c      	adds	r4, r7, r5
 8000ac0:	18bb      	adds	r3, r7, r2
 8000ac2:	2102      	movs	r1, #2
 8000ac4:	0018      	movs	r0, r3
 8000ac6:	f000 fc66 	bl	8001396 <ssd1306_measure_text_width>
 8000aca:	0003      	movs	r3, r0
 8000acc:	7023      	strb	r3, [r4, #0]
        uint8_t temp_x = (temp_width < SSD1306_WIDTH) ? (uint8_t)((SSD1306_WIDTH - temp_width) / 2U) : 0U;
 8000ace:	197b      	adds	r3, r7, r5
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	b25b      	sxtb	r3, r3
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	db06      	blt.n	8000ae6 <main+0x4b2>
 8000ad8:	197b      	adds	r3, r7, r5
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2280      	movs	r2, #128	@ 0x80
 8000ade:	1ad3      	subs	r3, r2, r3
 8000ae0:	085b      	lsrs	r3, r3, #1
 8000ae2:	b2da      	uxtb	r2, r3
 8000ae4:	e000      	b.n	8000ae8 <main+0x4b4>
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2162      	movs	r1, #98	@ 0x62
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	701a      	strb	r2, [r3, #0]
        ssd1306_draw_string_scaled(temp_x, 6, temp_line, 2U);
 8000aee:	2334      	movs	r3, #52	@ 0x34
 8000af0:	18fa      	adds	r2, r7, r3
 8000af2:	187b      	adds	r3, r7, r1
 8000af4:	7818      	ldrb	r0, [r3, #0]
 8000af6:	2302      	movs	r3, #2
 8000af8:	2106      	movs	r1, #6
 8000afa:	f000 fb31 	bl	8001160 <ssd1306_draw_string_scaled>
      }

      if (show_humidity && hum_line[0] != '\0') {
 8000afe:	23a3      	movs	r3, #163	@ 0xa3
 8000b00:	18fb      	adds	r3, r7, r3
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d025      	beq.n	8000b54 <main+0x520>
 8000b08:	2220      	movs	r2, #32
 8000b0a:	18bb      	adds	r3, r7, r2
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d020      	beq.n	8000b54 <main+0x520>
        uint8_t hum_width = ssd1306_measure_text_width(hum_line, 2U);
 8000b12:	2561      	movs	r5, #97	@ 0x61
 8000b14:	197c      	adds	r4, r7, r5
 8000b16:	18bb      	adds	r3, r7, r2
 8000b18:	2102      	movs	r1, #2
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f000 fc3b 	bl	8001396 <ssd1306_measure_text_width>
 8000b20:	0003      	movs	r3, r0
 8000b22:	7023      	strb	r3, [r4, #0]
        uint8_t hum_x = (hum_width < SSD1306_WIDTH) ? (uint8_t)((SSD1306_WIDTH - hum_width) / 2U) : 0U;
 8000b24:	197b      	adds	r3, r7, r5
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	b25b      	sxtb	r3, r3
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	db06      	blt.n	8000b3c <main+0x508>
 8000b2e:	197b      	adds	r3, r7, r5
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2280      	movs	r2, #128	@ 0x80
 8000b34:	1ad3      	subs	r3, r2, r3
 8000b36:	085b      	lsrs	r3, r3, #1
 8000b38:	b2da      	uxtb	r2, r3
 8000b3a:	e000      	b.n	8000b3e <main+0x50a>
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	2160      	movs	r1, #96	@ 0x60
 8000b40:	187b      	adds	r3, r7, r1
 8000b42:	701a      	strb	r2, [r3, #0]
        ssd1306_draw_string_scaled(hum_x, 38, hum_line, 2U);
 8000b44:	2320      	movs	r3, #32
 8000b46:	18fa      	adds	r2, r7, r3
 8000b48:	187b      	adds	r3, r7, r1
 8000b4a:	7818      	ldrb	r0, [r3, #0]
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	2126      	movs	r1, #38	@ 0x26
 8000b50:	f000 fb06 	bl	8001160 <ssd1306_draw_string_scaled>
      }

      ssd1306_update();
 8000b54:	f000 faae 	bl	80010b4 <ssd1306_update>
    }

    HAL_Delay(1000);
 8000b58:	23fa      	movs	r3, #250	@ 0xfa
 8000b5a:	009b      	lsls	r3, r3, #2
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f001 fd0b 	bl	8002578 <HAL_Delay>
  {
 8000b62:	e67b      	b.n	800085c <main+0x228>
 8000b64:	08005c84 	.word	0x08005c84
 8000b68:	08005c88 	.word	0x08005c88
 8000b6c:	20000574 	.word	0x20000574
 8000b70:	08005c9c 	.word	0x08005c9c

08000b74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b74:	b590      	push	{r4, r7, lr}
 8000b76:	b09f      	sub	sp, #124	@ 0x7c
 8000b78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b7a:	2440      	movs	r4, #64	@ 0x40
 8000b7c:	193b      	adds	r3, r7, r4
 8000b7e:	0018      	movs	r0, r3
 8000b80:	2338      	movs	r3, #56	@ 0x38
 8000b82:	001a      	movs	r2, r3
 8000b84:	2100      	movs	r1, #0
 8000b86:	f004 fbc7 	bl	8005318 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b8a:	232c      	movs	r3, #44	@ 0x2c
 8000b8c:	18fb      	adds	r3, r7, r3
 8000b8e:	0018      	movs	r0, r3
 8000b90:	2314      	movs	r3, #20
 8000b92:	001a      	movs	r2, r3
 8000b94:	2100      	movs	r1, #0
 8000b96:	f004 fbbf 	bl	8005318 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b9a:	1d3b      	adds	r3, r7, #4
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	2328      	movs	r3, #40	@ 0x28
 8000ba0:	001a      	movs	r2, r3
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	f004 fbb8 	bl	8005318 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ba8:	4b27      	ldr	r3, [pc, #156]	@ (8000c48 <SystemClock_Config+0xd4>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a27      	ldr	r2, [pc, #156]	@ (8000c4c <SystemClock_Config+0xd8>)
 8000bae:	401a      	ands	r2, r3
 8000bb0:	4b25      	ldr	r3, [pc, #148]	@ (8000c48 <SystemClock_Config+0xd4>)
 8000bb2:	2180      	movs	r1, #128	@ 0x80
 8000bb4:	0109      	lsls	r1, r1, #4
 8000bb6:	430a      	orrs	r2, r1
 8000bb8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000bba:	0021      	movs	r1, r4
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	2210      	movs	r2, #16
 8000bc0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	2200      	movs	r2, #0
 8000bcc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	22a0      	movs	r2, #160	@ 0xa0
 8000bd2:	0212      	lsls	r2, r2, #8
 8000bd4:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bd6:	187b      	adds	r3, r7, r1
 8000bd8:	2200      	movs	r2, #0
 8000bda:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bdc:	187b      	adds	r3, r7, r1
 8000bde:	0018      	movs	r0, r3
 8000be0:	f002 fecc 	bl	800397c <HAL_RCC_OscConfig>
 8000be4:	1e03      	subs	r3, r0, #0
 8000be6:	d001      	beq.n	8000bec <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000be8:	f000 fa02 	bl	8000ff0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bec:	212c      	movs	r1, #44	@ 0x2c
 8000bee:	187b      	adds	r3, r7, r1
 8000bf0:	220f      	movs	r2, #15
 8000bf2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000bf4:	187b      	adds	r3, r7, r1
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bfa:	187b      	adds	r3, r7, r1
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c00:	187b      	adds	r3, r7, r1
 8000c02:	2200      	movs	r2, #0
 8000c04:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c06:	187b      	adds	r3, r7, r1
 8000c08:	2200      	movs	r2, #0
 8000c0a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	2100      	movs	r1, #0
 8000c10:	0018      	movs	r0, r3
 8000c12:	f003 fa87 	bl	8004124 <HAL_RCC_ClockConfig>
 8000c16:	1e03      	subs	r3, r0, #0
 8000c18:	d001      	beq.n	8000c1e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000c1a:	f000 f9e9 	bl	8000ff0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	220a      	movs	r2, #10
 8000c22:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c24:	1d3b      	adds	r3, r7, #4
 8000c26:	2200      	movs	r2, #0
 8000c28:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c2a:	1d3b      	adds	r3, r7, #4
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c30:	1d3b      	adds	r3, r7, #4
 8000c32:	0018      	movs	r0, r3
 8000c34:	f003 fc7a 	bl	800452c <HAL_RCCEx_PeriphCLKConfig>
 8000c38:	1e03      	subs	r3, r0, #0
 8000c3a:	d001      	beq.n	8000c40 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000c3c:	f000 f9d8 	bl	8000ff0 <Error_Handler>
  }
}
 8000c40:	46c0      	nop			@ (mov r8, r8)
 8000c42:	46bd      	mov	sp, r7
 8000c44:	b01f      	add	sp, #124	@ 0x7c
 8000c46:	bd90      	pop	{r4, r7, pc}
 8000c48:	40007000 	.word	0x40007000
 8000c4c:	ffffe7ff 	.word	0xffffe7ff

08000c50 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c54:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc8 <MX_I2C1_Init+0x78>)
 8000c56:	4a1d      	ldr	r2, [pc, #116]	@ (8000ccc <MX_I2C1_Init+0x7c>)
 8000c58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 8000c5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc8 <MX_I2C1_Init+0x78>)
 8000c5c:	22c1      	movs	r2, #193	@ 0xc1
 8000c5e:	00d2      	lsls	r2, r2, #3
 8000c60:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000c62:	4b19      	ldr	r3, [pc, #100]	@ (8000cc8 <MX_I2C1_Init+0x78>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c68:	4b17      	ldr	r3, [pc, #92]	@ (8000cc8 <MX_I2C1_Init+0x78>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c6e:	4b16      	ldr	r3, [pc, #88]	@ (8000cc8 <MX_I2C1_Init+0x78>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000c74:	4b14      	ldr	r3, [pc, #80]	@ (8000cc8 <MX_I2C1_Init+0x78>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c7a:	4b13      	ldr	r3, [pc, #76]	@ (8000cc8 <MX_I2C1_Init+0x78>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c80:	4b11      	ldr	r3, [pc, #68]	@ (8000cc8 <MX_I2C1_Init+0x78>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c86:	4b10      	ldr	r3, [pc, #64]	@ (8000cc8 <MX_I2C1_Init+0x78>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc8 <MX_I2C1_Init+0x78>)
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f001 ff34 	bl	8002afc <HAL_I2C_Init>
 8000c94:	1e03      	subs	r3, r0, #0
 8000c96:	d001      	beq.n	8000c9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c98:	f000 f9aa 	bl	8000ff0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc8 <MX_I2C1_Init+0x78>)
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f002 fdd3 	bl	800384c <HAL_I2CEx_ConfigAnalogFilter>
 8000ca6:	1e03      	subs	r3, r0, #0
 8000ca8:	d001      	beq.n	8000cae <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000caa:	f000 f9a1 	bl	8000ff0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000cae:	4b06      	ldr	r3, [pc, #24]	@ (8000cc8 <MX_I2C1_Init+0x78>)
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	f002 fe16 	bl	80038e4 <HAL_I2CEx_ConfigDigitalFilter>
 8000cb8:	1e03      	subs	r3, r0, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000cbc:	f000 f998 	bl	8000ff0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000cc0:	46c0      	nop			@ (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	46c0      	nop			@ (mov r8, r8)
 8000cc8:	20000078 	.word	0x20000078
 8000ccc:	40005400 	.word	0x40005400

08000cd0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cd4:	4b14      	ldr	r3, [pc, #80]	@ (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cd6:	4a15      	ldr	r2, [pc, #84]	@ (8000d2c <MX_USART2_UART_Init+0x5c>)
 8000cd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cda:	4b13      	ldr	r3, [pc, #76]	@ (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cdc:	22e1      	movs	r2, #225	@ 0xe1
 8000cde:	0252      	lsls	r2, r2, #9
 8000ce0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ce2:	4b11      	ldr	r3, [pc, #68]	@ (8000d28 <MX_USART2_UART_Init+0x58>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cee:	4b0e      	ldr	r3, [pc, #56]	@ (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cf6:	220c      	movs	r2, #12
 8000cf8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d00:	4b09      	ldr	r3, [pc, #36]	@ (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d06:	4b08      	ldr	r3, [pc, #32]	@ (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d0c:	4b06      	ldr	r3, [pc, #24]	@ (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d12:	4b05      	ldr	r3, [pc, #20]	@ (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d14:	0018      	movs	r0, r3
 8000d16:	f003 fda7 	bl	8004868 <HAL_UART_Init>
 8000d1a:	1e03      	subs	r3, r0, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d1e:	f000 f967 	bl	8000ff0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	200000cc 	.word	0x200000cc
 8000d2c:	40004400 	.word	0x40004400

08000d30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d30:	b590      	push	{r4, r7, lr}
 8000d32:	b089      	sub	sp, #36	@ 0x24
 8000d34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d36:	240c      	movs	r4, #12
 8000d38:	193b      	adds	r3, r7, r4
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	2314      	movs	r3, #20
 8000d3e:	001a      	movs	r2, r3
 8000d40:	2100      	movs	r1, #0
 8000d42:	f004 fae9 	bl	8005318 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d46:	4b2e      	ldr	r3, [pc, #184]	@ (8000e00 <MX_GPIO_Init+0xd0>)
 8000d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d4a:	4b2d      	ldr	r3, [pc, #180]	@ (8000e00 <MX_GPIO_Init+0xd0>)
 8000d4c:	2104      	movs	r1, #4
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d52:	4b2b      	ldr	r3, [pc, #172]	@ (8000e00 <MX_GPIO_Init+0xd0>)
 8000d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d56:	2204      	movs	r2, #4
 8000d58:	4013      	ands	r3, r2
 8000d5a:	60bb      	str	r3, [r7, #8]
 8000d5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d5e:	4b28      	ldr	r3, [pc, #160]	@ (8000e00 <MX_GPIO_Init+0xd0>)
 8000d60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d62:	4b27      	ldr	r3, [pc, #156]	@ (8000e00 <MX_GPIO_Init+0xd0>)
 8000d64:	2180      	movs	r1, #128	@ 0x80
 8000d66:	430a      	orrs	r2, r1
 8000d68:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d6a:	4b25      	ldr	r3, [pc, #148]	@ (8000e00 <MX_GPIO_Init+0xd0>)
 8000d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d6e:	2280      	movs	r2, #128	@ 0x80
 8000d70:	4013      	ands	r3, r2
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d76:	4b22      	ldr	r3, [pc, #136]	@ (8000e00 <MX_GPIO_Init+0xd0>)
 8000d78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d7a:	4b21      	ldr	r3, [pc, #132]	@ (8000e00 <MX_GPIO_Init+0xd0>)
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	430a      	orrs	r2, r1
 8000d80:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d82:	4b1f      	ldr	r3, [pc, #124]	@ (8000e00 <MX_GPIO_Init+0xd0>)
 8000d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d86:	2201      	movs	r2, #1
 8000d88:	4013      	ands	r3, r2
 8000d8a:	603b      	str	r3, [r7, #0]
 8000d8c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d8e:	23a0      	movs	r3, #160	@ 0xa0
 8000d90:	05db      	lsls	r3, r3, #23
 8000d92:	2200      	movs	r2, #0
 8000d94:	2120      	movs	r1, #32
 8000d96:	0018      	movs	r0, r3
 8000d98:	f001 fe76 	bl	8002a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d9c:	193b      	adds	r3, r7, r4
 8000d9e:	2280      	movs	r2, #128	@ 0x80
 8000da0:	0192      	lsls	r2, r2, #6
 8000da2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000da4:	193b      	adds	r3, r7, r4
 8000da6:	2284      	movs	r2, #132	@ 0x84
 8000da8:	0392      	lsls	r2, r2, #14
 8000daa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	193b      	adds	r3, r7, r4
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000db2:	193b      	adds	r3, r7, r4
 8000db4:	4a13      	ldr	r2, [pc, #76]	@ (8000e04 <MX_GPIO_Init+0xd4>)
 8000db6:	0019      	movs	r1, r3
 8000db8:	0010      	movs	r0, r2
 8000dba:	f001 fce7 	bl	800278c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000dbe:	0021      	movs	r1, r4
 8000dc0:	187b      	adds	r3, r7, r1
 8000dc2:	2220      	movs	r2, #32
 8000dc4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc6:	187b      	adds	r3, r7, r1
 8000dc8:	2201      	movs	r2, #1
 8000dca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	187b      	adds	r3, r7, r1
 8000dce:	2200      	movs	r2, #0
 8000dd0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd2:	187b      	adds	r3, r7, r1
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000dd8:	187a      	adds	r2, r7, r1
 8000dda:	23a0      	movs	r3, #160	@ 0xa0
 8000ddc:	05db      	lsls	r3, r3, #23
 8000dde:	0011      	movs	r1, r2
 8000de0:	0018      	movs	r0, r3
 8000de2:	f001 fcd3 	bl	800278c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 2, 0);
 8000de6:	2200      	movs	r2, #0
 8000de8:	2102      	movs	r1, #2
 8000dea:	2007      	movs	r0, #7
 8000dec:	f001 fc9c 	bl	8002728 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000df0:	2007      	movs	r0, #7
 8000df2:	f001 fcae 	bl	8002752 <HAL_NVIC_EnableIRQ>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000df6:	46c0      	nop			@ (mov r8, r8)
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	b009      	add	sp, #36	@ 0x24
 8000dfc:	bd90      	pop	{r4, r7, pc}
 8000dfe:	46c0      	nop			@ (mov r8, r8)
 8000e00:	40021000 	.word	0x40021000
 8000e04:	50000800 	.word	0x50000800

08000e08 <tick_elapsed>:

/* USER CODE BEGIN 4 */
static bool tick_elapsed(uint32_t now, uint32_t target)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
  return ((int32_t)(now - target) >= 0);
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	1ad3      	subs	r3, r2, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	0fdb      	lsrs	r3, r3, #31
 8000e1c:	b2db      	uxtb	r3, r3
}
 8000e1e:	0018      	movs	r0, r3
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b002      	add	sp, #8
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	0002      	movs	r2, r0
 8000e30:	1dbb      	adds	r3, r7, #6
 8000e32:	801a      	strh	r2, [r3, #0]
  if (GPIO_Pin == B1_Pin) {
 8000e34:	1dbb      	adds	r3, r7, #6
 8000e36:	881a      	ldrh	r2, [r3, #0]
 8000e38:	2380      	movs	r3, #128	@ 0x80
 8000e3a:	019b      	lsls	r3, r3, #6
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d11f      	bne.n	8000e80 <HAL_GPIO_EXTI_Callback+0x58>
    uint32_t now = HAL_GetTick();
 8000e40:	f001 fb90 	bl	8002564 <HAL_GetTick>
 8000e44:	0003      	movs	r3, r0
 8000e46:	60fb      	str	r3, [r7, #12]
    if (!heater_active && !heater_trigger_requested && tick_elapsed(now, heater_next_allowed_ms)) {
 8000e48:	4b0f      	ldr	r3, [pc, #60]	@ (8000e88 <HAL_GPIO_EXTI_Callback+0x60>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	2201      	movs	r2, #1
 8000e50:	4053      	eors	r3, r2
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d013      	beq.n	8000e80 <HAL_GPIO_EXTI_Callback+0x58>
 8000e58:	4b0c      	ldr	r3, [pc, #48]	@ (8000e8c <HAL_GPIO_EXTI_Callback+0x64>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	2201      	movs	r2, #1
 8000e60:	4053      	eors	r3, r2
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d00b      	beq.n	8000e80 <HAL_GPIO_EXTI_Callback+0x58>
 8000e68:	4b09      	ldr	r3, [pc, #36]	@ (8000e90 <HAL_GPIO_EXTI_Callback+0x68>)
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	0011      	movs	r1, r2
 8000e70:	0018      	movs	r0, r3
 8000e72:	f7ff ffc9 	bl	8000e08 <tick_elapsed>
 8000e76:	1e03      	subs	r3, r0, #0
 8000e78:	d002      	beq.n	8000e80 <HAL_GPIO_EXTI_Callback+0x58>
      heater_trigger_requested = true;
 8000e7a:	4b04      	ldr	r3, [pc, #16]	@ (8000e8c <HAL_GPIO_EXTI_Callback+0x64>)
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8000e80:	46c0      	nop			@ (mov r8, r8)
 8000e82:	46bd      	mov	sp, r7
 8000e84:	b004      	add	sp, #16
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000155 	.word	0x20000155
 8000e8c:	20000154 	.word	0x20000154
 8000e90:	2000015c 	.word	0x2000015c

08000e94 <run_heater_cycle>:

static int run_heater_cycle(void)
{
 8000e94:	b590      	push	{r4, r7, lr}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
  int status = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	607b      	str	r3, [r7, #4]
  int16_t command_result = NO_ERROR;
 8000e9e:	003b      	movs	r3, r7
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	801a      	strh	r2, [r3, #0]
  bool any_sensor = false;
 8000ea4:	1cfb      	adds	r3, r7, #3
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	701a      	strb	r2, [r3, #0]

  if (has_sensor_1) {
 8000eaa:	4b45      	ldr	r3, [pc, #276]	@ (8000fc0 <run_heater_cycle+0x12c>)
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d033      	beq.n	8000f1a <run_heater_cycle+0x86>
    any_sensor = true;
 8000eb2:	1cfb      	adds	r3, r7, #3
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	701a      	strb	r2, [r3, #0]
    sht4x_init(SHT43_I2C_ADDR_44);
 8000eb8:	2044      	movs	r0, #68	@ 0x44
 8000eba:	f001 f955 	bl	8002168 <sht4x_init>
    command_result = sht4x_activate_highest_heater_power_long_ticks(&temp_ticks_1, &hum_ticks_1);
 8000ebe:	003c      	movs	r4, r7
 8000ec0:	4a40      	ldr	r2, [pc, #256]	@ (8000fc4 <run_heater_cycle+0x130>)
 8000ec2:	4b41      	ldr	r3, [pc, #260]	@ (8000fc8 <run_heater_cycle+0x134>)
 8000ec4:	0011      	movs	r1, r2
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	f001 f9c2 	bl	8002250 <sht4x_activate_highest_heater_power_long_ticks>
 8000ecc:	0003      	movs	r3, r0
 8000ece:	8023      	strh	r3, [r4, #0]
    if (command_result != NO_ERROR) {
 8000ed0:	003b      	movs	r3, r7
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	5e9b      	ldrsh	r3, [r3, r2]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d008      	beq.n	8000eec <run_heater_cycle+0x58>
      status = command_result;
 8000eda:	003b      	movs	r3, r7
 8000edc:	2200      	movs	r2, #0
 8000ede:	5e9b      	ldrsh	r3, [r3, r2]
 8000ee0:	607b      	str	r3, [r7, #4]
      i2c_error_code = command_result;
 8000ee2:	4b3a      	ldr	r3, [pc, #232]	@ (8000fcc <run_heater_cycle+0x138>)
 8000ee4:	003a      	movs	r2, r7
 8000ee6:	8812      	ldrh	r2, [r2, #0]
 8000ee8:	801a      	strh	r2, [r3, #0]
 8000eea:	e016      	b.n	8000f1a <run_heater_cycle+0x86>
    } else {
      calculated_temp_1 = sht4x_temp_centi_from_ticks(temp_ticks_1) + 5500;
 8000eec:	4b36      	ldr	r3, [pc, #216]	@ (8000fc8 <run_heater_cycle+0x134>)
 8000eee:	881b      	ldrh	r3, [r3, #0]
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	f000 fd4d 	bl	8001990 <sht4x_temp_centi_from_ticks>
 8000ef6:	0003      	movs	r3, r0
 8000ef8:	b29b      	uxth	r3, r3
 8000efa:	4a35      	ldr	r2, [pc, #212]	@ (8000fd0 <run_heater_cycle+0x13c>)
 8000efc:	4694      	mov	ip, r2
 8000efe:	4463      	add	r3, ip
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	b21a      	sxth	r2, r3
 8000f04:	4b33      	ldr	r3, [pc, #204]	@ (8000fd4 <run_heater_cycle+0x140>)
 8000f06:	801a      	strh	r2, [r3, #0]
      calculated_hum_1 = sht4x_rh_centi_from_ticks(hum_ticks_1);
 8000f08:	4b2e      	ldr	r3, [pc, #184]	@ (8000fc4 <run_heater_cycle+0x130>)
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f000 fd73 	bl	80019f8 <sht4x_rh_centi_from_ticks>
 8000f12:	0003      	movs	r3, r0
 8000f14:	001a      	movs	r2, r3
 8000f16:	4b30      	ldr	r3, [pc, #192]	@ (8000fd8 <run_heater_cycle+0x144>)
 8000f18:	801a      	strh	r2, [r3, #0]
    }
  }

  if (has_sensor_2) {
 8000f1a:	4b30      	ldr	r3, [pc, #192]	@ (8000fdc <run_heater_cycle+0x148>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d036      	beq.n	8000f90 <run_heater_cycle+0xfc>
    any_sensor = true;
 8000f22:	1cfb      	adds	r3, r7, #3
 8000f24:	2201      	movs	r2, #1
 8000f26:	701a      	strb	r2, [r3, #0]
    sht4x_init(SHT40_I2C_ADDR_46);
 8000f28:	2046      	movs	r0, #70	@ 0x46
 8000f2a:	f001 f91d 	bl	8002168 <sht4x_init>
    command_result = sht4x_activate_highest_heater_power_long_ticks(&temp_ticks_2, &hum_ticks_2);
 8000f2e:	003c      	movs	r4, r7
 8000f30:	4a2b      	ldr	r2, [pc, #172]	@ (8000fe0 <run_heater_cycle+0x14c>)
 8000f32:	4b2c      	ldr	r3, [pc, #176]	@ (8000fe4 <run_heater_cycle+0x150>)
 8000f34:	0011      	movs	r1, r2
 8000f36:	0018      	movs	r0, r3
 8000f38:	f001 f98a 	bl	8002250 <sht4x_activate_highest_heater_power_long_ticks>
 8000f3c:	0003      	movs	r3, r0
 8000f3e:	8023      	strh	r3, [r4, #0]
    if (command_result != NO_ERROR) {
 8000f40:	003b      	movs	r3, r7
 8000f42:	2200      	movs	r2, #0
 8000f44:	5e9b      	ldrsh	r3, [r3, r2]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d00b      	beq.n	8000f62 <run_heater_cycle+0xce>
      if (status == 0) {
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d11f      	bne.n	8000f90 <run_heater_cycle+0xfc>
        status = command_result;
 8000f50:	003b      	movs	r3, r7
 8000f52:	2200      	movs	r2, #0
 8000f54:	5e9b      	ldrsh	r3, [r3, r2]
 8000f56:	607b      	str	r3, [r7, #4]
        i2c_error_code = command_result;
 8000f58:	4b1c      	ldr	r3, [pc, #112]	@ (8000fcc <run_heater_cycle+0x138>)
 8000f5a:	003a      	movs	r2, r7
 8000f5c:	8812      	ldrh	r2, [r2, #0]
 8000f5e:	801a      	strh	r2, [r3, #0]
 8000f60:	e016      	b.n	8000f90 <run_heater_cycle+0xfc>
      }
    } else {
      calculated_temp_2 = sht4x_temp_centi_from_ticks(temp_ticks_2) + 5500;
 8000f62:	4b20      	ldr	r3, [pc, #128]	@ (8000fe4 <run_heater_cycle+0x150>)
 8000f64:	881b      	ldrh	r3, [r3, #0]
 8000f66:	0018      	movs	r0, r3
 8000f68:	f000 fd12 	bl	8001990 <sht4x_temp_centi_from_ticks>
 8000f6c:	0003      	movs	r3, r0
 8000f6e:	b29b      	uxth	r3, r3
 8000f70:	4a17      	ldr	r2, [pc, #92]	@ (8000fd0 <run_heater_cycle+0x13c>)
 8000f72:	4694      	mov	ip, r2
 8000f74:	4463      	add	r3, ip
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	b21a      	sxth	r2, r3
 8000f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe8 <run_heater_cycle+0x154>)
 8000f7c:	801a      	strh	r2, [r3, #0]
      calculated_hum_2 = sht4x_rh_centi_from_ticks(hum_ticks_2);
 8000f7e:	4b18      	ldr	r3, [pc, #96]	@ (8000fe0 <run_heater_cycle+0x14c>)
 8000f80:	881b      	ldrh	r3, [r3, #0]
 8000f82:	0018      	movs	r0, r3
 8000f84:	f000 fd38 	bl	80019f8 <sht4x_rh_centi_from_ticks>
 8000f88:	0003      	movs	r3, r0
 8000f8a:	001a      	movs	r2, r3
 8000f8c:	4b17      	ldr	r3, [pc, #92]	@ (8000fec <run_heater_cycle+0x158>)
 8000f8e:	801a      	strh	r2, [r3, #0]
    }
  }

  if (!any_sensor) {
 8000f90:	1cfb      	adds	r3, r7, #3
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2201      	movs	r2, #1
 8000f96:	4053      	eors	r3, r2
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d005      	beq.n	8000faa <run_heater_cycle+0x116>
    status = NO_SENSORS_FOUND;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	607b      	str	r3, [r7, #4]
    i2c_error_code = NO_SENSORS_FOUND;
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <run_heater_cycle+0x138>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	801a      	strh	r2, [r3, #0]
 8000fa8:	e005      	b.n	8000fb6 <run_heater_cycle+0x122>
  } else if (status == 0) {
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d102      	bne.n	8000fb6 <run_heater_cycle+0x122>
    i2c_error_code = NO_ERROR;
 8000fb0:	4b06      	ldr	r3, [pc, #24]	@ (8000fcc <run_heater_cycle+0x138>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	801a      	strh	r2, [r3, #0]
  }

  return status;
 8000fb6:	687b      	ldr	r3, [r7, #4]
}
 8000fb8:	0018      	movs	r0, r3
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	b003      	add	sp, #12
 8000fbe:	bd90      	pop	{r4, r7, pc}
 8000fc0:	20000568 	.word	0x20000568
 8000fc4:	2000056c 	.word	0x2000056c
 8000fc8:	2000056a 	.word	0x2000056a
 8000fcc:	2000057a 	.word	0x2000057a
 8000fd0:	0000157c 	.word	0x0000157c
 8000fd4:	20000572 	.word	0x20000572
 8000fd8:	20000574 	.word	0x20000574
 8000fdc:	20000569 	.word	0x20000569
 8000fe0:	20000570 	.word	0x20000570
 8000fe4:	2000056e 	.word	0x2000056e
 8000fe8:	20000576 	.word	0x20000576
 8000fec:	20000578 	.word	0x20000578

08000ff0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ff4:	b672      	cpsid	i
}
 8000ff6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ff8:	46c0      	nop			@ (mov r8, r8)
 8000ffa:	e7fd      	b.n	8000ff8 <Error_Handler+0x8>

08000ffc <ssd1306_init>:
    {'Y', {0x11, 0x11, 0x0A, 0x04, 0x04, 0x04, 0x04}},
    {'Z', {0x1F, 0x01, 0x02, 0x04, 0x08, 0x10, 0x1F}},
    {'?', {0x0E, 0x11, 0x01, 0x02, 0x04, 0x00, 0x04}},
};

void ssd1306_init(I2C_HandleTypeDef* hi2c) {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
    if (hi2c == NULL) {
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d022      	beq.n	8001050 <ssd1306_init+0x54>
        return;
    }

    if (HAL_I2C_IsDeviceReady(hi2c, SSD1306_I2C_ADDRESS, 2, 100) != HAL_OK) {
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	2364      	movs	r3, #100	@ 0x64
 800100e:	2202      	movs	r2, #2
 8001010:	2178      	movs	r1, #120	@ 0x78
 8001012:	f002 f84b 	bl	80030ac <HAL_I2C_IsDeviceReady>
 8001016:	1e03      	subs	r3, r0, #0
 8001018:	d11c      	bne.n	8001054 <ssd1306_init+0x58>
        return;
    }

    ssd1306_i2c = hi2c;
 800101a:	4b10      	ldr	r3, [pc, #64]	@ (800105c <ssd1306_init+0x60>)
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	601a      	str	r2, [r3, #0]
    HAL_Delay(100);
 8001020:	2064      	movs	r0, #100	@ 0x64
 8001022:	f001 faa9 	bl	8002578 <HAL_Delay>
        0xDB, 0x40, // VCOMH deselect level
        0x8D, 0x14, // charge pump
        0xAF        // display on
    };

    for (size_t i = 0; i < sizeof(init_sequence); i++) {
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	e009      	b.n	8001040 <ssd1306_init+0x44>
        ssd1306_send_command(init_sequence[i]);
 800102c:	4a0c      	ldr	r2, [pc, #48]	@ (8001060 <ssd1306_init+0x64>)
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	18d3      	adds	r3, r2, r3
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	0018      	movs	r0, r3
 8001036:	f000 fb41 	bl	80016bc <ssd1306_send_command>
    for (size_t i = 0; i < sizeof(init_sequence); i++) {
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	3301      	adds	r3, #1
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	2b1b      	cmp	r3, #27
 8001044:	d9f2      	bls.n	800102c <ssd1306_init+0x30>
    }

    ssd1306_clear();
 8001046:	f000 f80d 	bl	8001064 <ssd1306_clear>
    ssd1306_update();
 800104a:	f000 f833 	bl	80010b4 <ssd1306_update>
 800104e:	e002      	b.n	8001056 <ssd1306_init+0x5a>
        return;
 8001050:	46c0      	nop			@ (mov r8, r8)
 8001052:	e000      	b.n	8001056 <ssd1306_init+0x5a>
        return;
 8001054:	46c0      	nop			@ (mov r8, r8)
}
 8001056:	46bd      	mov	sp, r7
 8001058:	b004      	add	sp, #16
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000160 	.word	0x20000160
 8001060:	08005f20 	.word	0x08005f20

08001064 <ssd1306_clear>:

void ssd1306_clear(void) {
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
    ssd1306_fill(0x00);
 8001068:	2000      	movs	r0, #0
 800106a:	f000 f803 	bl	8001074 <ssd1306_fill>
}
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <ssd1306_fill>:

void ssd1306_fill(uint8_t value) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	0002      	movs	r2, r0
 800107c:	1dfb      	adds	r3, r7, #7
 800107e:	701a      	strb	r2, [r3, #0]
    memset(ssd1306_buffer, value, sizeof(ssd1306_buffer));
 8001080:	1dfb      	adds	r3, r7, #7
 8001082:	7819      	ldrb	r1, [r3, #0]
 8001084:	2380      	movs	r3, #128	@ 0x80
 8001086:	00da      	lsls	r2, r3, #3
 8001088:	4b03      	ldr	r3, [pc, #12]	@ (8001098 <ssd1306_fill+0x24>)
 800108a:	0018      	movs	r0, r3
 800108c:	f004 f944 	bl	8005318 <memset>
}
 8001090:	46c0      	nop			@ (mov r8, r8)
 8001092:	46bd      	mov	sp, r7
 8001094:	b002      	add	sp, #8
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20000164 	.word	0x20000164

0800109c <ssd1306_is_initialized>:

bool ssd1306_is_initialized(void) {
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
    return (ssd1306_i2c != NULL);
 80010a0:	4b03      	ldr	r3, [pc, #12]	@ (80010b0 <ssd1306_is_initialized+0x14>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	1e5a      	subs	r2, r3, #1
 80010a6:	4193      	sbcs	r3, r2
 80010a8:	b2db      	uxtb	r3, r3
}
 80010aa:	0018      	movs	r0, r3
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20000160 	.word	0x20000160

080010b4 <ssd1306_update>:

void ssd1306_update(void) {
 80010b4:	b590      	push	{r4, r7, lr}
 80010b6:	b087      	sub	sp, #28
 80010b8:	af00      	add	r7, sp, #0
    if (!ssd1306_is_initialized()) {
 80010ba:	f7ff ffef 	bl	800109c <ssd1306_is_initialized>
 80010be:	0003      	movs	r3, r0
 80010c0:	001a      	movs	r2, r3
 80010c2:	2301      	movs	r3, #1
 80010c4:	4053      	eors	r3, r2
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d143      	bne.n	8001154 <ssd1306_update+0xa0>
        return;
    }

    for (uint8_t page = 0; page < SSD1306_PAGE_COUNT; page++) {
 80010cc:	2317      	movs	r3, #23
 80010ce:	18fb      	adds	r3, r7, r3
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]
 80010d4:	e038      	b.n	8001148 <ssd1306_update+0x94>
        ssd1306_send_command(0xB0U + page);
 80010d6:	2417      	movs	r4, #23
 80010d8:	193b      	adds	r3, r7, r4
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	3b50      	subs	r3, #80	@ 0x50
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	0018      	movs	r0, r3
 80010e2:	f000 faeb 	bl	80016bc <ssd1306_send_command>
        ssd1306_send_command(0x00U);
 80010e6:	2000      	movs	r0, #0
 80010e8:	f000 fae8 	bl	80016bc <ssd1306_send_command>
        ssd1306_send_command(0x10U);
 80010ec:	2010      	movs	r0, #16
 80010ee:	f000 fae5 	bl	80016bc <ssd1306_send_command>

        uint16_t offset = page * SSD1306_WIDTH;
 80010f2:	193b      	adds	r3, r7, r4
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	b29a      	uxth	r2, r3
 80010f8:	210a      	movs	r1, #10
 80010fa:	187b      	adds	r3, r7, r1
 80010fc:	01d2      	lsls	r2, r2, #7
 80010fe:	801a      	strh	r2, [r3, #0]
        const uint8_t* page_data = &ssd1306_buffer[offset];
 8001100:	187b      	adds	r3, r7, r1
 8001102:	881a      	ldrh	r2, [r3, #0]
 8001104:	4b15      	ldr	r3, [pc, #84]	@ (800115c <ssd1306_update+0xa8>)
 8001106:	18d3      	adds	r3, r2, r3
 8001108:	613b      	str	r3, [r7, #16]
        size_t remaining = SSD1306_WIDTH;
 800110a:	2380      	movs	r3, #128	@ 0x80
 800110c:	60fb      	str	r3, [r7, #12]

        while (remaining > 0U) {
 800110e:	e012      	b.n	8001136 <ssd1306_update+0x82>
            size_t chunk = (remaining > 16U) ? 16U : remaining;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2b10      	cmp	r3, #16
 8001114:	d900      	bls.n	8001118 <ssd1306_update+0x64>
 8001116:	2310      	movs	r3, #16
 8001118:	607b      	str	r3, [r7, #4]
            ssd1306_send_data(page_data, chunk);
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	0011      	movs	r1, r2
 8001120:	0018      	movs	r0, r3
 8001122:	f000 faf3 	bl	800170c <ssd1306_send_data>
            page_data += chunk;
 8001126:	693a      	ldr	r2, [r7, #16]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	18d3      	adds	r3, r2, r3
 800112c:	613b      	str	r3, [r7, #16]
            remaining -= chunk;
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	60fb      	str	r3, [r7, #12]
        while (remaining > 0U) {
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d1e9      	bne.n	8001110 <ssd1306_update+0x5c>
    for (uint8_t page = 0; page < SSD1306_PAGE_COUNT; page++) {
 800113c:	2117      	movs	r1, #23
 800113e:	187b      	adds	r3, r7, r1
 8001140:	781a      	ldrb	r2, [r3, #0]
 8001142:	187b      	adds	r3, r7, r1
 8001144:	3201      	adds	r2, #1
 8001146:	701a      	strb	r2, [r3, #0]
 8001148:	2317      	movs	r3, #23
 800114a:	18fb      	adds	r3, r7, r3
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	2b07      	cmp	r3, #7
 8001150:	d9c1      	bls.n	80010d6 <ssd1306_update+0x22>
 8001152:	e000      	b.n	8001156 <ssd1306_update+0xa2>
        return;
 8001154:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 8001156:	46bd      	mov	sp, r7
 8001158:	b007      	add	sp, #28
 800115a:	bd90      	pop	{r4, r7, pc}
 800115c:	20000164 	.word	0x20000164

08001160 <ssd1306_draw_string_scaled>:

void ssd1306_draw_string(uint8_t x, uint8_t y, const char* text) {
    ssd1306_draw_string_scaled(x, y, text, 1U);
}

void ssd1306_draw_string_scaled(uint8_t x, uint8_t y, const char* text, uint8_t scale) {
 8001160:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001162:	b087      	sub	sp, #28
 8001164:	af00      	add	r7, sp, #0
 8001166:	0004      	movs	r4, r0
 8001168:	0008      	movs	r0, r1
 800116a:	603a      	str	r2, [r7, #0]
 800116c:	0019      	movs	r1, r3
 800116e:	1dfb      	adds	r3, r7, #7
 8001170:	1c22      	adds	r2, r4, #0
 8001172:	701a      	strb	r2, [r3, #0]
 8001174:	1dbb      	adds	r3, r7, #6
 8001176:	1c02      	adds	r2, r0, #0
 8001178:	701a      	strb	r2, [r3, #0]
 800117a:	1d7b      	adds	r3, r7, #5
 800117c:	1c0a      	adds	r2, r1, #0
 800117e:	701a      	strb	r2, [r3, #0]
    if (text == NULL || scale == 0U) {
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d100      	bne.n	8001188 <ssd1306_draw_string_scaled+0x28>
 8001186:	e07b      	b.n	8001280 <ssd1306_draw_string_scaled+0x120>
 8001188:	1d7b      	adds	r3, r7, #5
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d100      	bne.n	8001192 <ssd1306_draw_string_scaled+0x32>
 8001190:	e076      	b.n	8001280 <ssd1306_draw_string_scaled+0x120>
        return;
    }

    uint8_t cursor_x = x;
 8001192:	2317      	movs	r3, #23
 8001194:	18fb      	adds	r3, r7, r3
 8001196:	1dfa      	adds	r2, r7, #7
 8001198:	7812      	ldrb	r2, [r2, #0]
 800119a:	701a      	strb	r2, [r3, #0]
    uint8_t cursor_y = y;
 800119c:	2316      	movs	r3, #22
 800119e:	18fb      	adds	r3, r7, r3
 80011a0:	1dba      	adds	r2, r7, #6
 80011a2:	7812      	ldrb	r2, [r2, #0]
 80011a4:	701a      	strb	r2, [r3, #0]
    uint8_t scaled_height = (uint8_t)(GLYPH_HEIGHT * scale);
 80011a6:	230f      	movs	r3, #15
 80011a8:	18fa      	adds	r2, r7, r3
 80011aa:	1d7b      	adds	r3, r7, #5
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	1c19      	adds	r1, r3, #0
 80011b0:	00c9      	lsls	r1, r1, #3
 80011b2:	1acb      	subs	r3, r1, r3
 80011b4:	7013      	strb	r3, [r2, #0]
    uint8_t scaled_width = (uint8_t)(GLYPH_WIDTH * scale);
 80011b6:	230e      	movs	r3, #14
 80011b8:	18fa      	adds	r2, r7, r3
 80011ba:	1d7b      	adds	r3, r7, #5
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	1c19      	adds	r1, r3, #0
 80011c0:	0089      	lsls	r1, r1, #2
 80011c2:	18cb      	adds	r3, r1, r3
 80011c4:	7013      	strb	r3, [r2, #0]
    uint8_t scaled_spacing = (uint8_t)(SSD1306_FONT_SPACING * scale);
 80011c6:	230d      	movs	r3, #13
 80011c8:	18fb      	adds	r3, r7, r3
 80011ca:	1d7a      	adds	r2, r7, #5
 80011cc:	7812      	ldrb	r2, [r2, #0]
 80011ce:	701a      	strb	r2, [r3, #0]

    for (size_t idx = 0; text[idx] != '\0'; idx++) {
 80011d0:	2300      	movs	r3, #0
 80011d2:	613b      	str	r3, [r7, #16]
 80011d4:	e04d      	b.n	8001272 <ssd1306_draw_string_scaled+0x112>
        char c = text[idx];
 80011d6:	683a      	ldr	r2, [r7, #0]
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	18d2      	adds	r2, r2, r3
 80011dc:	210c      	movs	r1, #12
 80011de:	187b      	adds	r3, r7, r1
 80011e0:	7812      	ldrb	r2, [r2, #0]
 80011e2:	701a      	strb	r2, [r3, #0]
        if (c == '\n') {
 80011e4:	187b      	adds	r3, r7, r1
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b0a      	cmp	r3, #10
 80011ea:	d113      	bne.n	8001214 <ssd1306_draw_string_scaled+0xb4>
            cursor_y = (uint8_t)(cursor_y + scaled_height + scaled_spacing);
 80011ec:	2016      	movs	r0, #22
 80011ee:	183a      	adds	r2, r7, r0
 80011f0:	230f      	movs	r3, #15
 80011f2:	18fb      	adds	r3, r7, r3
 80011f4:	7812      	ldrb	r2, [r2, #0]
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	18d3      	adds	r3, r2, r3
 80011fa:	b2d9      	uxtb	r1, r3
 80011fc:	183b      	adds	r3, r7, r0
 80011fe:	220d      	movs	r2, #13
 8001200:	18ba      	adds	r2, r7, r2
 8001202:	7812      	ldrb	r2, [r2, #0]
 8001204:	188a      	adds	r2, r1, r2
 8001206:	701a      	strb	r2, [r3, #0]
            cursor_x = x;
 8001208:	2317      	movs	r3, #23
 800120a:	18fb      	adds	r3, r7, r3
 800120c:	1dfa      	adds	r2, r7, #7
 800120e:	7812      	ldrb	r2, [r2, #0]
 8001210:	701a      	strb	r2, [r3, #0]
            continue;
 8001212:	e02b      	b.n	800126c <ssd1306_draw_string_scaled+0x10c>
        }

        if ((cursor_x + scaled_width) > SSD1306_WIDTH ||
 8001214:	2017      	movs	r0, #23
 8001216:	183b      	adds	r3, r7, r0
 8001218:	781a      	ldrb	r2, [r3, #0]
 800121a:	260e      	movs	r6, #14
 800121c:	19bb      	adds	r3, r7, r6
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	18d3      	adds	r3, r2, r3
 8001222:	2b80      	cmp	r3, #128	@ 0x80
 8001224:	d82d      	bhi.n	8001282 <ssd1306_draw_string_scaled+0x122>
            (cursor_y + scaled_height) > SSD1306_HEIGHT) {
 8001226:	2116      	movs	r1, #22
 8001228:	187b      	adds	r3, r7, r1
 800122a:	781a      	ldrb	r2, [r3, #0]
 800122c:	230f      	movs	r3, #15
 800122e:	18fb      	adds	r3, r7, r3
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	18d3      	adds	r3, r2, r3
        if ((cursor_x + scaled_width) > SSD1306_WIDTH ||
 8001234:	2b40      	cmp	r3, #64	@ 0x40
 8001236:	d824      	bhi.n	8001282 <ssd1306_draw_string_scaled+0x122>
            break;
        }

        ssd1306_draw_char_scaled(cursor_x, cursor_y, c, scale);
 8001238:	1d7b      	adds	r3, r7, #5
 800123a:	781c      	ldrb	r4, [r3, #0]
 800123c:	230c      	movs	r3, #12
 800123e:	18fb      	adds	r3, r7, r3
 8001240:	781a      	ldrb	r2, [r3, #0]
 8001242:	187b      	adds	r3, r7, r1
 8001244:	7819      	ldrb	r1, [r3, #0]
 8001246:	0005      	movs	r5, r0
 8001248:	183b      	adds	r3, r7, r0
 800124a:	7818      	ldrb	r0, [r3, #0]
 800124c:	0023      	movs	r3, r4
 800124e:	f000 f901 	bl	8001454 <ssd1306_draw_char_scaled>
        cursor_x = (uint8_t)(cursor_x + scaled_width + scaled_spacing);
 8001252:	0028      	movs	r0, r5
 8001254:	183a      	adds	r2, r7, r0
 8001256:	19bb      	adds	r3, r7, r6
 8001258:	7812      	ldrb	r2, [r2, #0]
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	18d3      	adds	r3, r2, r3
 800125e:	b2d9      	uxtb	r1, r3
 8001260:	183b      	adds	r3, r7, r0
 8001262:	220d      	movs	r2, #13
 8001264:	18ba      	adds	r2, r7, r2
 8001266:	7812      	ldrb	r2, [r2, #0]
 8001268:	188a      	adds	r2, r1, r2
 800126a:	701a      	strb	r2, [r3, #0]
    for (size_t idx = 0; text[idx] != '\0'; idx++) {
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	3301      	adds	r3, #1
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	683a      	ldr	r2, [r7, #0]
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	18d3      	adds	r3, r2, r3
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d1ab      	bne.n	80011d6 <ssd1306_draw_string_scaled+0x76>
 800127e:	e000      	b.n	8001282 <ssd1306_draw_string_scaled+0x122>
        return;
 8001280:	46c0      	nop			@ (mov r8, r8)
    }
}
 8001282:	46bd      	mov	sp, r7
 8001284:	b007      	add	sp, #28
 8001286:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001288 <ssd1306_draw_bitmap>:

void ssd1306_draw_bitmap(uint8_t x, uint8_t y, uint8_t width, uint8_t height, const uint8_t* bitmap) {
 8001288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	0005      	movs	r5, r0
 8001290:	000c      	movs	r4, r1
 8001292:	0010      	movs	r0, r2
 8001294:	0019      	movs	r1, r3
 8001296:	1dfb      	adds	r3, r7, #7
 8001298:	1c2a      	adds	r2, r5, #0
 800129a:	701a      	strb	r2, [r3, #0]
 800129c:	1dbb      	adds	r3, r7, #6
 800129e:	1c22      	adds	r2, r4, #0
 80012a0:	701a      	strb	r2, [r3, #0]
 80012a2:	1d7b      	adds	r3, r7, #5
 80012a4:	1c02      	adds	r2, r0, #0
 80012a6:	701a      	strb	r2, [r3, #0]
 80012a8:	1d3b      	adds	r3, r7, #4
 80012aa:	1c0a      	adds	r2, r1, #0
 80012ac:	701a      	strb	r2, [r3, #0]
    if (bitmap == NULL || width == 0U || height == 0U) {
 80012ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d06c      	beq.n	800138e <ssd1306_draw_bitmap+0x106>
 80012b4:	1d7b      	adds	r3, r7, #5
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d068      	beq.n	800138e <ssd1306_draw_bitmap+0x106>
 80012bc:	1d3b      	adds	r3, r7, #4
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d064      	beq.n	800138e <ssd1306_draw_bitmap+0x106>
        return;
    }

    uint8_t bytes_per_row = (uint8_t)((width + 7U) / 8U);
 80012c4:	1d7b      	adds	r3, r7, #5
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	3307      	adds	r3, #7
 80012ca:	08da      	lsrs	r2, r3, #3
 80012cc:	230d      	movs	r3, #13
 80012ce:	18fb      	adds	r3, r7, r3
 80012d0:	701a      	strb	r2, [r3, #0]
    for (uint8_t row = 0; row < height; row++) {
 80012d2:	230f      	movs	r3, #15
 80012d4:	18fb      	adds	r3, r7, r3
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
 80012da:	e050      	b.n	800137e <ssd1306_draw_bitmap+0xf6>
        for (uint8_t col = 0; col < width; col++) {
 80012dc:	230e      	movs	r3, #14
 80012de:	18fb      	adds	r3, r7, r3
 80012e0:	2200      	movs	r2, #0
 80012e2:	701a      	strb	r2, [r3, #0]
 80012e4:	e03e      	b.n	8001364 <ssd1306_draw_bitmap+0xdc>
            uint8_t byte = bitmap[row * bytes_per_row + (col / 8U)];
 80012e6:	250f      	movs	r5, #15
 80012e8:	197b      	adds	r3, r7, r5
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	220d      	movs	r2, #13
 80012ee:	18ba      	adds	r2, r7, r2
 80012f0:	7812      	ldrb	r2, [r2, #0]
 80012f2:	4353      	muls	r3, r2
 80012f4:	001a      	movs	r2, r3
 80012f6:	200e      	movs	r0, #14
 80012f8:	183b      	adds	r3, r7, r0
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	08db      	lsrs	r3, r3, #3
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	18d3      	adds	r3, r2, r3
 8001302:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001304:	18d2      	adds	r2, r2, r3
 8001306:	210c      	movs	r1, #12
 8001308:	187b      	adds	r3, r7, r1
 800130a:	7812      	ldrb	r2, [r2, #0]
 800130c:	701a      	strb	r2, [r3, #0]
            uint8_t bit_mask = (uint8_t)(0x80U >> (col & 0x07U));
 800130e:	183b      	adds	r3, r7, r0
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2207      	movs	r2, #7
 8001314:	4013      	ands	r3, r2
 8001316:	2280      	movs	r2, #128	@ 0x80
 8001318:	40da      	lsrs	r2, r3
 800131a:	240b      	movs	r4, #11
 800131c:	193b      	adds	r3, r7, r4
 800131e:	701a      	strb	r2, [r3, #0]
            bool pixel_on = (byte & bit_mask) != 0U;
 8001320:	187b      	adds	r3, r7, r1
 8001322:	193a      	adds	r2, r7, r4
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	7812      	ldrb	r2, [r2, #0]
 8001328:	4013      	ands	r3, r2
 800132a:	b2da      	uxtb	r2, r3
 800132c:	260a      	movs	r6, #10
 800132e:	19bb      	adds	r3, r7, r6
 8001330:	1e51      	subs	r1, r2, #1
 8001332:	418a      	sbcs	r2, r1
 8001334:	701a      	strb	r2, [r3, #0]
            ssd1306_set_pixel((uint8_t)(x + col), (uint8_t)(y + row), pixel_on);
 8001336:	1dfa      	adds	r2, r7, #7
 8001338:	0004      	movs	r4, r0
 800133a:	183b      	adds	r3, r7, r0
 800133c:	7812      	ldrb	r2, [r2, #0]
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	18d3      	adds	r3, r2, r3
 8001342:	b2d8      	uxtb	r0, r3
 8001344:	1dba      	adds	r2, r7, #6
 8001346:	197b      	adds	r3, r7, r5
 8001348:	7812      	ldrb	r2, [r2, #0]
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	18d3      	adds	r3, r2, r3
 800134e:	b2d9      	uxtb	r1, r3
 8001350:	19bb      	adds	r3, r7, r6
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	001a      	movs	r2, r3
 8001356:	f000 f935 	bl	80015c4 <ssd1306_set_pixel>
        for (uint8_t col = 0; col < width; col++) {
 800135a:	193b      	adds	r3, r7, r4
 800135c:	781a      	ldrb	r2, [r3, #0]
 800135e:	193b      	adds	r3, r7, r4
 8001360:	3201      	adds	r2, #1
 8001362:	701a      	strb	r2, [r3, #0]
 8001364:	230e      	movs	r3, #14
 8001366:	18fa      	adds	r2, r7, r3
 8001368:	1d7b      	adds	r3, r7, #5
 800136a:	7812      	ldrb	r2, [r2, #0]
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	429a      	cmp	r2, r3
 8001370:	d3b9      	bcc.n	80012e6 <ssd1306_draw_bitmap+0x5e>
    for (uint8_t row = 0; row < height; row++) {
 8001372:	210f      	movs	r1, #15
 8001374:	187b      	adds	r3, r7, r1
 8001376:	781a      	ldrb	r2, [r3, #0]
 8001378:	187b      	adds	r3, r7, r1
 800137a:	3201      	adds	r2, #1
 800137c:	701a      	strb	r2, [r3, #0]
 800137e:	230f      	movs	r3, #15
 8001380:	18fa      	adds	r2, r7, r3
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	7812      	ldrb	r2, [r2, #0]
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	429a      	cmp	r2, r3
 800138a:	d3a7      	bcc.n	80012dc <ssd1306_draw_bitmap+0x54>
 800138c:	e000      	b.n	8001390 <ssd1306_draw_bitmap+0x108>
        return;
 800138e:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 8001390:	46bd      	mov	sp, r7
 8001392:	b005      	add	sp, #20
 8001394:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001396 <ssd1306_measure_text_width>:

uint8_t ssd1306_measure_text_width(const char* text, uint8_t scale) {
 8001396:	b5b0      	push	{r4, r5, r7, lr}
 8001398:	b086      	sub	sp, #24
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
 800139e:	000a      	movs	r2, r1
 80013a0:	1cfb      	adds	r3, r7, #3
 80013a2:	701a      	strb	r2, [r3, #0]
    if (text == NULL || scale == 0U) {
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d003      	beq.n	80013b2 <ssd1306_measure_text_width+0x1c>
 80013aa:	1cfb      	adds	r3, r7, #3
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d101      	bne.n	80013b6 <ssd1306_measure_text_width+0x20>
        return 0U;
 80013b2:	2300      	movs	r3, #0
 80013b4:	e04a      	b.n	800144c <ssd1306_measure_text_width+0xb6>
    }

    size_t count = 0;
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]
    for (size_t idx = 0; text[idx] != '\0'; idx++) {
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	e00b      	b.n	80013d8 <ssd1306_measure_text_width+0x42>
        if (text[idx] == '\n') {
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	18d3      	adds	r3, r2, r3
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b0a      	cmp	r3, #10
 80013ca:	d00c      	beq.n	80013e6 <ssd1306_measure_text_width+0x50>
            break;
        }
        count++;
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	3301      	adds	r3, #1
 80013d0:	617b      	str	r3, [r7, #20]
    for (size_t idx = 0; text[idx] != '\0'; idx++) {
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	3301      	adds	r3, #1
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	18d3      	adds	r3, r2, r3
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1ed      	bne.n	80013c0 <ssd1306_measure_text_width+0x2a>
 80013e4:	e000      	b.n	80013e8 <ssd1306_measure_text_width+0x52>
            break;
 80013e6:	46c0      	nop			@ (mov r8, r8)
    }

    if (count == 0U) {
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d101      	bne.n	80013f2 <ssd1306_measure_text_width+0x5c>
        return 0U;
 80013ee:	2300      	movs	r3, #0
 80013f0:	e02c      	b.n	800144c <ssd1306_measure_text_width+0xb6>
    }

    uint16_t glyph_width = (uint16_t)(GLYPH_WIDTH * scale);
 80013f2:	1cfb      	adds	r3, r7, #3
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	240c      	movs	r4, #12
 80013fa:	193b      	adds	r3, r7, r4
 80013fc:	1c11      	adds	r1, r2, #0
 80013fe:	0089      	lsls	r1, r1, #2
 8001400:	188a      	adds	r2, r1, r2
 8001402:	801a      	strh	r2, [r3, #0]
    uint16_t spacing = (uint16_t)(SSD1306_FONT_SPACING * scale);
 8001404:	250a      	movs	r5, #10
 8001406:	197b      	adds	r3, r7, r5
 8001408:	1cfa      	adds	r2, r7, #3
 800140a:	7812      	ldrb	r2, [r2, #0]
 800140c:	801a      	strh	r2, [r3, #0]
    uint16_t width = (uint16_t)(count * glyph_width);
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	b29a      	uxth	r2, r3
 8001412:	200e      	movs	r0, #14
 8001414:	183b      	adds	r3, r7, r0
 8001416:	1939      	adds	r1, r7, r4
 8001418:	8809      	ldrh	r1, [r1, #0]
 800141a:	434a      	muls	r2, r1
 800141c:	801a      	strh	r2, [r3, #0]
    width += (uint16_t)((count - 1U) * spacing);
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	3b01      	subs	r3, #1
 8001422:	b29b      	uxth	r3, r3
 8001424:	197a      	adds	r2, r7, r5
 8001426:	8812      	ldrh	r2, [r2, #0]
 8001428:	4353      	muls	r3, r2
 800142a:	b299      	uxth	r1, r3
 800142c:	183b      	adds	r3, r7, r0
 800142e:	183a      	adds	r2, r7, r0
 8001430:	8812      	ldrh	r2, [r2, #0]
 8001432:	188a      	adds	r2, r1, r2
 8001434:	801a      	strh	r2, [r3, #0]
    if (width > 255U) {
 8001436:	183b      	adds	r3, r7, r0
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	2bff      	cmp	r3, #255	@ 0xff
 800143c:	d902      	bls.n	8001444 <ssd1306_measure_text_width+0xae>
        width = 255U;
 800143e:	183b      	adds	r3, r7, r0
 8001440:	22ff      	movs	r2, #255	@ 0xff
 8001442:	801a      	strh	r2, [r3, #0]
    }
    return (uint8_t)width;
 8001444:	230e      	movs	r3, #14
 8001446:	18fb      	adds	r3, r7, r3
 8001448:	881b      	ldrh	r3, [r3, #0]
 800144a:	b2db      	uxtb	r3, r3
}
 800144c:	0018      	movs	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	b006      	add	sp, #24
 8001452:	bdb0      	pop	{r4, r5, r7, pc}

08001454 <ssd1306_draw_char_scaled>:

static void ssd1306_draw_char_scaled(uint8_t x, uint8_t y, char c, uint8_t scale) {
 8001454:	b5b0      	push	{r4, r5, r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	0005      	movs	r5, r0
 800145c:	000c      	movs	r4, r1
 800145e:	0010      	movs	r0, r2
 8001460:	0019      	movs	r1, r3
 8001462:	1dfb      	adds	r3, r7, #7
 8001464:	1c2a      	adds	r2, r5, #0
 8001466:	701a      	strb	r2, [r3, #0]
 8001468:	1dbb      	adds	r3, r7, #6
 800146a:	1c22      	adds	r2, r4, #0
 800146c:	701a      	strb	r2, [r3, #0]
 800146e:	1d7b      	adds	r3, r7, #5
 8001470:	1c02      	adds	r2, r0, #0
 8001472:	701a      	strb	r2, [r3, #0]
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	1c0a      	adds	r2, r1, #0
 8001478:	701a      	strb	r2, [r3, #0]
    const glyph_t* glyph = find_glyph(c);
 800147a:	1d7b      	adds	r3, r7, #5
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	0018      	movs	r0, r3
 8001480:	f000 f8f6 	bl	8001670 <find_glyph>
 8001484:	0003      	movs	r3, r0
 8001486:	617b      	str	r3, [r7, #20]
    if (glyph == NULL) {
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d104      	bne.n	8001498 <ssd1306_draw_char_scaled+0x44>
        glyph = find_glyph('?');
 800148e:	203f      	movs	r0, #63	@ 0x3f
 8001490:	f000 f8ee 	bl	8001670 <find_glyph>
 8001494:	0003      	movs	r3, r0
 8001496:	617b      	str	r3, [r7, #20]
    }

    for (uint8_t row = 0; row < GLYPH_HEIGHT; row++) {
 8001498:	2313      	movs	r3, #19
 800149a:	18fb      	adds	r3, r7, r3
 800149c:	2200      	movs	r2, #0
 800149e:	701a      	strb	r2, [r3, #0]
 80014a0:	e085      	b.n	80015ae <ssd1306_draw_char_scaled+0x15a>
        uint8_t row_bits = glyph->rows[row];
 80014a2:	2313      	movs	r3, #19
 80014a4:	18fb      	adds	r3, r7, r3
 80014a6:	781a      	ldrb	r2, [r3, #0]
 80014a8:	230f      	movs	r3, #15
 80014aa:	18fb      	adds	r3, r7, r3
 80014ac:	6979      	ldr	r1, [r7, #20]
 80014ae:	188a      	adds	r2, r1, r2
 80014b0:	7852      	ldrb	r2, [r2, #1]
 80014b2:	701a      	strb	r2, [r3, #0]
        for (uint8_t col = 0; col < GLYPH_WIDTH; col++) {
 80014b4:	2312      	movs	r3, #18
 80014b6:	18fb      	adds	r3, r7, r3
 80014b8:	2200      	movs	r2, #0
 80014ba:	701a      	strb	r2, [r3, #0]
 80014bc:	e06c      	b.n	8001598 <ssd1306_draw_char_scaled+0x144>
            uint8_t bit_index = (uint8_t)(GLYPH_WIDTH - 1U - col);
 80014be:	200e      	movs	r0, #14
 80014c0:	183b      	adds	r3, r7, r0
 80014c2:	2212      	movs	r2, #18
 80014c4:	18ba      	adds	r2, r7, r2
 80014c6:	7812      	ldrb	r2, [r2, #0]
 80014c8:	2104      	movs	r1, #4
 80014ca:	1a8a      	subs	r2, r1, r2
 80014cc:	701a      	strb	r2, [r3, #0]
            bool pixel_on = ((row_bits >> bit_index) & 0x01U) != 0U;
 80014ce:	230f      	movs	r3, #15
 80014d0:	18fb      	adds	r3, r7, r3
 80014d2:	781a      	ldrb	r2, [r3, #0]
 80014d4:	183b      	adds	r3, r7, r0
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	411a      	asrs	r2, r3
 80014da:	0013      	movs	r3, r2
 80014dc:	001a      	movs	r2, r3
 80014de:	2301      	movs	r3, #1
 80014e0:	401a      	ands	r2, r3
 80014e2:	200d      	movs	r0, #13
 80014e4:	183b      	adds	r3, r7, r0
 80014e6:	1e51      	subs	r1, r2, #1
 80014e8:	418a      	sbcs	r2, r1
 80014ea:	701a      	strb	r2, [r3, #0]
            if (!pixel_on) {
 80014ec:	183b      	adds	r3, r7, r0
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2201      	movs	r2, #1
 80014f2:	4053      	eors	r3, r2
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d147      	bne.n	800158a <ssd1306_draw_char_scaled+0x136>
                continue;
            }
            for (uint8_t dy = 0; dy < scale; dy++) {
 80014fa:	2311      	movs	r3, #17
 80014fc:	18fb      	adds	r3, r7, r3
 80014fe:	2200      	movs	r2, #0
 8001500:	701a      	strb	r2, [r3, #0]
 8001502:	e03a      	b.n	800157a <ssd1306_draw_char_scaled+0x126>
                for (uint8_t dx = 0; dx < scale; dx++) {
 8001504:	2310      	movs	r3, #16
 8001506:	18fb      	adds	r3, r7, r3
 8001508:	2200      	movs	r2, #0
 800150a:	701a      	strb	r2, [r3, #0]
 800150c:	e028      	b.n	8001560 <ssd1306_draw_char_scaled+0x10c>
                    ssd1306_set_pixel((uint8_t)(x + col * scale + dx),
 800150e:	2312      	movs	r3, #18
 8001510:	18fb      	adds	r3, r7, r3
 8001512:	1d3a      	adds	r2, r7, #4
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	7812      	ldrb	r2, [r2, #0]
 8001518:	4353      	muls	r3, r2
 800151a:	b2da      	uxtb	r2, r3
 800151c:	1dfb      	adds	r3, r7, #7
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	18d3      	adds	r3, r2, r3
 8001522:	b2da      	uxtb	r2, r3
 8001524:	2410      	movs	r4, #16
 8001526:	193b      	adds	r3, r7, r4
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	18d3      	adds	r3, r2, r3
 800152c:	b2d8      	uxtb	r0, r3
                                      (uint8_t)(y + row * scale + dy),
 800152e:	2313      	movs	r3, #19
 8001530:	18fb      	adds	r3, r7, r3
 8001532:	1d3a      	adds	r2, r7, #4
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	7812      	ldrb	r2, [r2, #0]
 8001538:	4353      	muls	r3, r2
 800153a:	b2da      	uxtb	r2, r3
 800153c:	1dbb      	adds	r3, r7, #6
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	18d3      	adds	r3, r2, r3
 8001542:	b2da      	uxtb	r2, r3
                    ssd1306_set_pixel((uint8_t)(x + col * scale + dx),
 8001544:	2311      	movs	r3, #17
 8001546:	18fb      	adds	r3, r7, r3
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	18d3      	adds	r3, r2, r3
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2201      	movs	r2, #1
 8001550:	0019      	movs	r1, r3
 8001552:	f000 f837 	bl	80015c4 <ssd1306_set_pixel>
                for (uint8_t dx = 0; dx < scale; dx++) {
 8001556:	193b      	adds	r3, r7, r4
 8001558:	781a      	ldrb	r2, [r3, #0]
 800155a:	193b      	adds	r3, r7, r4
 800155c:	3201      	adds	r2, #1
 800155e:	701a      	strb	r2, [r3, #0]
 8001560:	2310      	movs	r3, #16
 8001562:	18fa      	adds	r2, r7, r3
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	7812      	ldrb	r2, [r2, #0]
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	429a      	cmp	r2, r3
 800156c:	d3cf      	bcc.n	800150e <ssd1306_draw_char_scaled+0xba>
            for (uint8_t dy = 0; dy < scale; dy++) {
 800156e:	2111      	movs	r1, #17
 8001570:	187b      	adds	r3, r7, r1
 8001572:	781a      	ldrb	r2, [r3, #0]
 8001574:	187b      	adds	r3, r7, r1
 8001576:	3201      	adds	r2, #1
 8001578:	701a      	strb	r2, [r3, #0]
 800157a:	2311      	movs	r3, #17
 800157c:	18fa      	adds	r2, r7, r3
 800157e:	1d3b      	adds	r3, r7, #4
 8001580:	7812      	ldrb	r2, [r2, #0]
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	d3bd      	bcc.n	8001504 <ssd1306_draw_char_scaled+0xb0>
 8001588:	e000      	b.n	800158c <ssd1306_draw_char_scaled+0x138>
                continue;
 800158a:	46c0      	nop			@ (mov r8, r8)
        for (uint8_t col = 0; col < GLYPH_WIDTH; col++) {
 800158c:	2112      	movs	r1, #18
 800158e:	187b      	adds	r3, r7, r1
 8001590:	781a      	ldrb	r2, [r3, #0]
 8001592:	187b      	adds	r3, r7, r1
 8001594:	3201      	adds	r2, #1
 8001596:	701a      	strb	r2, [r3, #0]
 8001598:	2312      	movs	r3, #18
 800159a:	18fb      	adds	r3, r7, r3
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b04      	cmp	r3, #4
 80015a0:	d98d      	bls.n	80014be <ssd1306_draw_char_scaled+0x6a>
    for (uint8_t row = 0; row < GLYPH_HEIGHT; row++) {
 80015a2:	2113      	movs	r1, #19
 80015a4:	187b      	adds	r3, r7, r1
 80015a6:	781a      	ldrb	r2, [r3, #0]
 80015a8:	187b      	adds	r3, r7, r1
 80015aa:	3201      	adds	r2, #1
 80015ac:	701a      	strb	r2, [r3, #0]
 80015ae:	2313      	movs	r3, #19
 80015b0:	18fb      	adds	r3, r7, r3
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b06      	cmp	r3, #6
 80015b6:	d800      	bhi.n	80015ba <ssd1306_draw_char_scaled+0x166>
 80015b8:	e773      	b.n	80014a2 <ssd1306_draw_char_scaled+0x4e>
                                      true);
                }
            }
        }
    }
}
 80015ba:	46c0      	nop			@ (mov r8, r8)
 80015bc:	46c0      	nop			@ (mov r8, r8)
 80015be:	46bd      	mov	sp, r7
 80015c0:	b006      	add	sp, #24
 80015c2:	bdb0      	pop	{r4, r5, r7, pc}

080015c4 <ssd1306_set_pixel>:

static void ssd1306_set_pixel(uint8_t x, uint8_t y, bool on) {
 80015c4:	b590      	push	{r4, r7, lr}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	0004      	movs	r4, r0
 80015cc:	0008      	movs	r0, r1
 80015ce:	0011      	movs	r1, r2
 80015d0:	1dfb      	adds	r3, r7, #7
 80015d2:	1c22      	adds	r2, r4, #0
 80015d4:	701a      	strb	r2, [r3, #0]
 80015d6:	1dbb      	adds	r3, r7, #6
 80015d8:	1c02      	adds	r2, r0, #0
 80015da:	701a      	strb	r2, [r3, #0]
 80015dc:	1d7b      	adds	r3, r7, #5
 80015de:	1c0a      	adds	r2, r1, #0
 80015e0:	701a      	strb	r2, [r3, #0]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80015e2:	1dfb      	adds	r3, r7, #7
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	b25b      	sxtb	r3, r3
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	db3b      	blt.n	8001664 <ssd1306_set_pixel+0xa0>
 80015ec:	1dbb      	adds	r3, r7, #6
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80015f2:	d837      	bhi.n	8001664 <ssd1306_set_pixel+0xa0>
        return;
    }

    uint16_t index = (uint16_t)(x + (y / 8U) * SSD1306_WIDTH);
 80015f4:	1dfb      	adds	r3, r7, #7
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	b299      	uxth	r1, r3
 80015fa:	1dbb      	adds	r3, r7, #6
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	08db      	lsrs	r3, r3, #3
 8001600:	b2db      	uxtb	r3, r3
 8001602:	01db      	lsls	r3, r3, #7
 8001604:	b29a      	uxth	r2, r3
 8001606:	200e      	movs	r0, #14
 8001608:	183b      	adds	r3, r7, r0
 800160a:	188a      	adds	r2, r1, r2
 800160c:	801a      	strh	r2, [r3, #0]
    uint8_t bit_mask = (uint8_t)(1U << (y & 0x07U));
 800160e:	1dbb      	adds	r3, r7, #6
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2207      	movs	r2, #7
 8001614:	4013      	ands	r3, r2
 8001616:	2201      	movs	r2, #1
 8001618:	409a      	lsls	r2, r3
 800161a:	240d      	movs	r4, #13
 800161c:	193b      	adds	r3, r7, r4
 800161e:	701a      	strb	r2, [r3, #0]

    if (on) {
 8001620:	1d7b      	adds	r3, r7, #5
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d00c      	beq.n	8001642 <ssd1306_set_pixel+0x7e>
        ssd1306_buffer[index] |= bit_mask;
 8001628:	183b      	adds	r3, r7, r0
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	4a0f      	ldr	r2, [pc, #60]	@ (800166c <ssd1306_set_pixel+0xa8>)
 800162e:	5cd1      	ldrb	r1, [r2, r3]
 8001630:	183b      	adds	r3, r7, r0
 8001632:	881b      	ldrh	r3, [r3, #0]
 8001634:	193a      	adds	r2, r7, r4
 8001636:	7812      	ldrb	r2, [r2, #0]
 8001638:	430a      	orrs	r2, r1
 800163a:	b2d1      	uxtb	r1, r2
 800163c:	4a0b      	ldr	r2, [pc, #44]	@ (800166c <ssd1306_set_pixel+0xa8>)
 800163e:	54d1      	strb	r1, [r2, r3]
 8001640:	e011      	b.n	8001666 <ssd1306_set_pixel+0xa2>
    } else {
        ssd1306_buffer[index] &= (uint8_t)~bit_mask;
 8001642:	200e      	movs	r0, #14
 8001644:	183b      	adds	r3, r7, r0
 8001646:	881b      	ldrh	r3, [r3, #0]
 8001648:	4a08      	ldr	r2, [pc, #32]	@ (800166c <ssd1306_set_pixel+0xa8>)
 800164a:	5cd2      	ldrb	r2, [r2, r3]
 800164c:	230d      	movs	r3, #13
 800164e:	18fb      	adds	r3, r7, r3
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	43db      	mvns	r3, r3
 8001654:	b2d9      	uxtb	r1, r3
 8001656:	183b      	adds	r3, r7, r0
 8001658:	881b      	ldrh	r3, [r3, #0]
 800165a:	400a      	ands	r2, r1
 800165c:	b2d1      	uxtb	r1, r2
 800165e:	4a03      	ldr	r2, [pc, #12]	@ (800166c <ssd1306_set_pixel+0xa8>)
 8001660:	54d1      	strb	r1, [r2, r3]
 8001662:	e000      	b.n	8001666 <ssd1306_set_pixel+0xa2>
        return;
 8001664:	46c0      	nop			@ (mov r8, r8)
    }
}
 8001666:	46bd      	mov	sp, r7
 8001668:	b005      	add	sp, #20
 800166a:	bd90      	pop	{r4, r7, pc}
 800166c:	20000164 	.word	0x20000164

08001670 <find_glyph>:

static const glyph_t* find_glyph(char c) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	0002      	movs	r2, r0
 8001678:	1dfb      	adds	r3, r7, #7
 800167a:	701a      	strb	r2, [r3, #0]
    size_t count = sizeof(font_table) / sizeof(font_table[0]);
 800167c:	232a      	movs	r3, #42	@ 0x2a
 800167e:	60bb      	str	r3, [r7, #8]
    for (size_t i = 0; i < count; i++) {
 8001680:	2300      	movs	r3, #0
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	e00f      	b.n	80016a6 <find_glyph+0x36>
        if (font_table[i].character == c) {
 8001686:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <find_glyph+0x48>)
 8001688:	68fa      	ldr	r2, [r7, #12]
 800168a:	00d2      	lsls	r2, r2, #3
 800168c:	5cd3      	ldrb	r3, [r2, r3]
 800168e:	1dfa      	adds	r2, r7, #7
 8001690:	7812      	ldrb	r2, [r2, #0]
 8001692:	429a      	cmp	r2, r3
 8001694:	d104      	bne.n	80016a0 <find_glyph+0x30>
            return &font_table[i];
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	00da      	lsls	r2, r3, #3
 800169a:	4b07      	ldr	r3, [pc, #28]	@ (80016b8 <find_glyph+0x48>)
 800169c:	18d3      	adds	r3, r2, r3
 800169e:	e007      	b.n	80016b0 <find_glyph+0x40>
    for (size_t i = 0; i < count; i++) {
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	3301      	adds	r3, #1
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d3eb      	bcc.n	8001686 <find_glyph+0x16>
        }
    }
    return NULL;
 80016ae:	2300      	movs	r3, #0
}
 80016b0:	0018      	movs	r0, r3
 80016b2:	46bd      	mov	sp, r7
 80016b4:	b004      	add	sp, #16
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	08005dd0 	.word	0x08005dd0

080016bc <ssd1306_send_command>:

static void ssd1306_send_command(uint8_t cmd) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af02      	add	r7, sp, #8
 80016c2:	0002      	movs	r2, r0
 80016c4:	1dfb      	adds	r3, r7, #7
 80016c6:	701a      	strb	r2, [r3, #0]
    if (!ssd1306_is_initialized()) {
 80016c8:	f7ff fce8 	bl	800109c <ssd1306_is_initialized>
 80016cc:	0003      	movs	r3, r0
 80016ce:	001a      	movs	r2, r3
 80016d0:	2301      	movs	r3, #1
 80016d2:	4053      	eors	r3, r2
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d112      	bne.n	8001700 <ssd1306_send_command+0x44>
        return;
    }

    uint8_t payload[2];
    payload[0] = 0x00U;
 80016da:	210c      	movs	r1, #12
 80016dc:	187b      	adds	r3, r7, r1
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]
    payload[1] = cmd;
 80016e2:	187b      	adds	r3, r7, r1
 80016e4:	1dfa      	adds	r2, r7, #7
 80016e6:	7812      	ldrb	r2, [r2, #0]
 80016e8:	705a      	strb	r2, [r3, #1]
    (void)HAL_I2C_Master_Transmit(ssd1306_i2c, SSD1306_I2C_ADDRESS, payload, sizeof(payload), HAL_MAX_DELAY);
 80016ea:	4b07      	ldr	r3, [pc, #28]	@ (8001708 <ssd1306_send_command+0x4c>)
 80016ec:	6818      	ldr	r0, [r3, #0]
 80016ee:	187a      	adds	r2, r7, r1
 80016f0:	2301      	movs	r3, #1
 80016f2:	425b      	negs	r3, r3
 80016f4:	9300      	str	r3, [sp, #0]
 80016f6:	2302      	movs	r3, #2
 80016f8:	2178      	movs	r1, #120	@ 0x78
 80016fa:	f001 faa5 	bl	8002c48 <HAL_I2C_Master_Transmit>
 80016fe:	e000      	b.n	8001702 <ssd1306_send_command+0x46>
        return;
 8001700:	46c0      	nop			@ (mov r8, r8)
}
 8001702:	46bd      	mov	sp, r7
 8001704:	b004      	add	sp, #16
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20000160 	.word	0x20000160

0800170c <ssd1306_send_data>:

static void ssd1306_send_data(const uint8_t* data, size_t length) {
 800170c:	b590      	push	{r4, r7, lr}
 800170e:	b08b      	sub	sp, #44	@ 0x2c
 8001710:	af02      	add	r7, sp, #8
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	6039      	str	r1, [r7, #0]
    if (!ssd1306_is_initialized() || data == NULL || length == 0U) {
 8001716:	f7ff fcc1 	bl	800109c <ssd1306_is_initialized>
 800171a:	0003      	movs	r3, r0
 800171c:	001a      	movs	r2, r3
 800171e:	2301      	movs	r3, #1
 8001720:	4053      	eors	r3, r2
 8001722:	b2db      	uxtb	r3, r3
 8001724:	2b00      	cmp	r3, #0
 8001726:	d131      	bne.n	800178c <ssd1306_send_data+0x80>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d02e      	beq.n	800178c <ssd1306_send_data+0x80>
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d02b      	beq.n	800178c <ssd1306_send_data+0x80>
        return;
    }

    uint8_t payload[17];
    payload[0] = 0x40U;
 8001734:	2308      	movs	r3, #8
 8001736:	18fb      	adds	r3, r7, r3
 8001738:	2240      	movs	r2, #64	@ 0x40
 800173a:	701a      	strb	r2, [r3, #0]

    while (length > 0U) {
 800173c:	e022      	b.n	8001784 <ssd1306_send_data+0x78>
        size_t chunk = (length > 16U) ? 16U : length;
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	2b10      	cmp	r3, #16
 8001742:	d900      	bls.n	8001746 <ssd1306_send_data+0x3a>
 8001744:	2310      	movs	r3, #16
 8001746:	61fb      	str	r3, [r7, #28]
        memcpy(&payload[1], data, chunk);
 8001748:	69fa      	ldr	r2, [r7, #28]
 800174a:	6879      	ldr	r1, [r7, #4]
 800174c:	2408      	movs	r4, #8
 800174e:	193b      	adds	r3, r7, r4
 8001750:	3301      	adds	r3, #1
 8001752:	0018      	movs	r0, r3
 8001754:	f003 fe14 	bl	8005380 <memcpy>
        (void)HAL_I2C_Master_Transmit(ssd1306_i2c, SSD1306_I2C_ADDRESS, payload, (uint16_t)(chunk + 1U), HAL_MAX_DELAY);
 8001758:	4b0e      	ldr	r3, [pc, #56]	@ (8001794 <ssd1306_send_data+0x88>)
 800175a:	6818      	ldr	r0, [r3, #0]
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	b29b      	uxth	r3, r3
 8001760:	3301      	adds	r3, #1
 8001762:	b299      	uxth	r1, r3
 8001764:	193a      	adds	r2, r7, r4
 8001766:	2301      	movs	r3, #1
 8001768:	425b      	negs	r3, r3
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	000b      	movs	r3, r1
 800176e:	2178      	movs	r1, #120	@ 0x78
 8001770:	f001 fa6a 	bl	8002c48 <HAL_I2C_Master_Transmit>
        data += chunk;
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	18d3      	adds	r3, r2, r3
 800177a:	607b      	str	r3, [r7, #4]
        length -= chunk;
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	603b      	str	r3, [r7, #0]
    while (length > 0U) {
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1d9      	bne.n	800173e <ssd1306_send_data+0x32>
 800178a:	e000      	b.n	800178e <ssd1306_send_data+0x82>
        return;
 800178c:	46c0      	nop			@ (mov r8, r8)
    }
}
 800178e:	46bd      	mov	sp, r7
 8001790:	b009      	add	sp, #36	@ 0x24
 8001792:	bd90      	pop	{r4, r7, pc}
 8001794:	20000160 	.word	0x20000160

08001798 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179c:	4b07      	ldr	r3, [pc, #28]	@ (80017bc <HAL_MspInit+0x24>)
 800179e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017a0:	4b06      	ldr	r3, [pc, #24]	@ (80017bc <HAL_MspInit+0x24>)
 80017a2:	2101      	movs	r1, #1
 80017a4:	430a      	orrs	r2, r1
 80017a6:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a8:	4b04      	ldr	r3, [pc, #16]	@ (80017bc <HAL_MspInit+0x24>)
 80017aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80017ac:	4b03      	ldr	r3, [pc, #12]	@ (80017bc <HAL_MspInit+0x24>)
 80017ae:	2180      	movs	r1, #128	@ 0x80
 80017b0:	0549      	lsls	r1, r1, #21
 80017b2:	430a      	orrs	r2, r1
 80017b4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017b6:	46c0      	nop			@ (mov r8, r8)
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40021000 	.word	0x40021000

080017c0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017c0:	b590      	push	{r4, r7, lr}
 80017c2:	b089      	sub	sp, #36	@ 0x24
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c8:	240c      	movs	r4, #12
 80017ca:	193b      	adds	r3, r7, r4
 80017cc:	0018      	movs	r0, r3
 80017ce:	2314      	movs	r3, #20
 80017d0:	001a      	movs	r2, r3
 80017d2:	2100      	movs	r1, #0
 80017d4:	f003 fda0 	bl	8005318 <memset>
  if(hi2c->Instance==I2C1)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a18      	ldr	r2, [pc, #96]	@ (8001840 <HAL_I2C_MspInit+0x80>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d12a      	bne.n	8001838 <HAL_I2C_MspInit+0x78>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e2:	4b18      	ldr	r3, [pc, #96]	@ (8001844 <HAL_I2C_MspInit+0x84>)
 80017e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017e6:	4b17      	ldr	r3, [pc, #92]	@ (8001844 <HAL_I2C_MspInit+0x84>)
 80017e8:	2101      	movs	r1, #1
 80017ea:	430a      	orrs	r2, r1
 80017ec:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017ee:	4b15      	ldr	r3, [pc, #84]	@ (8001844 <HAL_I2C_MspInit+0x84>)
 80017f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017f2:	2201      	movs	r2, #1
 80017f4:	4013      	ands	r3, r2
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80017fa:	193b      	adds	r3, r7, r4
 80017fc:	22c0      	movs	r2, #192	@ 0xc0
 80017fe:	00d2      	lsls	r2, r2, #3
 8001800:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001802:	0021      	movs	r1, r4
 8001804:	187b      	adds	r3, r7, r1
 8001806:	2212      	movs	r2, #18
 8001808:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800180a:	187b      	adds	r3, r7, r1
 800180c:	2201      	movs	r2, #1
 800180e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001810:	187b      	adds	r3, r7, r1
 8001812:	2203      	movs	r2, #3
 8001814:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001816:	187b      	adds	r3, r7, r1
 8001818:	2206      	movs	r2, #6
 800181a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181c:	187a      	adds	r2, r7, r1
 800181e:	23a0      	movs	r3, #160	@ 0xa0
 8001820:	05db      	lsls	r3, r3, #23
 8001822:	0011      	movs	r1, r2
 8001824:	0018      	movs	r0, r3
 8001826:	f000 ffb1 	bl	800278c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <HAL_I2C_MspInit+0x84>)
 800182c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800182e:	4b05      	ldr	r3, [pc, #20]	@ (8001844 <HAL_I2C_MspInit+0x84>)
 8001830:	2180      	movs	r1, #128	@ 0x80
 8001832:	0389      	lsls	r1, r1, #14
 8001834:	430a      	orrs	r2, r1
 8001836:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001838:	46c0      	nop			@ (mov r8, r8)
 800183a:	46bd      	mov	sp, r7
 800183c:	b009      	add	sp, #36	@ 0x24
 800183e:	bd90      	pop	{r4, r7, pc}
 8001840:	40005400 	.word	0x40005400
 8001844:	40021000 	.word	0x40021000

08001848 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001848:	b590      	push	{r4, r7, lr}
 800184a:	b089      	sub	sp, #36	@ 0x24
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001850:	240c      	movs	r4, #12
 8001852:	193b      	adds	r3, r7, r4
 8001854:	0018      	movs	r0, r3
 8001856:	2314      	movs	r3, #20
 8001858:	001a      	movs	r2, r3
 800185a:	2100      	movs	r1, #0
 800185c:	f003 fd5c 	bl	8005318 <memset>
  if(huart->Instance==USART2)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a18      	ldr	r2, [pc, #96]	@ (80018c8 <HAL_UART_MspInit+0x80>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d129      	bne.n	80018be <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800186a:	4b18      	ldr	r3, [pc, #96]	@ (80018cc <HAL_UART_MspInit+0x84>)
 800186c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800186e:	4b17      	ldr	r3, [pc, #92]	@ (80018cc <HAL_UART_MspInit+0x84>)
 8001870:	2180      	movs	r1, #128	@ 0x80
 8001872:	0289      	lsls	r1, r1, #10
 8001874:	430a      	orrs	r2, r1
 8001876:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001878:	4b14      	ldr	r3, [pc, #80]	@ (80018cc <HAL_UART_MspInit+0x84>)
 800187a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800187c:	4b13      	ldr	r3, [pc, #76]	@ (80018cc <HAL_UART_MspInit+0x84>)
 800187e:	2101      	movs	r1, #1
 8001880:	430a      	orrs	r2, r1
 8001882:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001884:	4b11      	ldr	r3, [pc, #68]	@ (80018cc <HAL_UART_MspInit+0x84>)
 8001886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001888:	2201      	movs	r2, #1
 800188a:	4013      	ands	r3, r2
 800188c:	60bb      	str	r3, [r7, #8]
 800188e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001890:	0021      	movs	r1, r4
 8001892:	187b      	adds	r3, r7, r1
 8001894:	220c      	movs	r2, #12
 8001896:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001898:	187b      	adds	r3, r7, r1
 800189a:	2202      	movs	r2, #2
 800189c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	187b      	adds	r3, r7, r1
 80018a0:	2200      	movs	r2, #0
 80018a2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a4:	187b      	adds	r3, r7, r1
 80018a6:	2203      	movs	r2, #3
 80018a8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80018aa:	187b      	adds	r3, r7, r1
 80018ac:	2204      	movs	r2, #4
 80018ae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b0:	187a      	adds	r2, r7, r1
 80018b2:	23a0      	movs	r3, #160	@ 0xa0
 80018b4:	05db      	lsls	r3, r3, #23
 80018b6:	0011      	movs	r1, r2
 80018b8:	0018      	movs	r0, r3
 80018ba:	f000 ff67 	bl	800278c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80018be:	46c0      	nop			@ (mov r8, r8)
 80018c0:	46bd      	mov	sp, r7
 80018c2:	b009      	add	sp, #36	@ 0x24
 80018c4:	bd90      	pop	{r4, r7, pc}
 80018c6:	46c0      	nop			@ (mov r8, r8)
 80018c8:	40004400 	.word	0x40004400
 80018cc:	40021000 	.word	0x40021000

080018d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018d4:	46c0      	nop			@ (mov r8, r8)
 80018d6:	e7fd      	b.n	80018d4 <NMI_Handler+0x4>

080018d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018dc:	46c0      	nop			@ (mov r8, r8)
 80018de:	e7fd      	b.n	80018dc <HardFault_Handler+0x4>

080018e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80018e4:	46c0      	nop			@ (mov r8, r8)
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018ee:	46c0      	nop			@ (mov r8, r8)
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018f8:	f000 fe22 	bl	8002540 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018fc:	46c0      	nop			@ (mov r8, r8)
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:4] interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001902:	b580      	push	{r7, lr}
 8001904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001906:	2380      	movs	r3, #128	@ 0x80
 8001908:	019b      	lsls	r3, r3, #6
 800190a:	0018      	movs	r0, r3
 800190c:	f001 f8da 	bl	8002ac4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001910:	46c0      	nop			@ (mov r8, r8)
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
	...

08001918 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001920:	4a14      	ldr	r2, [pc, #80]	@ (8001974 <_sbrk+0x5c>)
 8001922:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <_sbrk+0x60>)
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800192c:	4b13      	ldr	r3, [pc, #76]	@ (800197c <_sbrk+0x64>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d102      	bne.n	800193a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001934:	4b11      	ldr	r3, [pc, #68]	@ (800197c <_sbrk+0x64>)
 8001936:	4a12      	ldr	r2, [pc, #72]	@ (8001980 <_sbrk+0x68>)
 8001938:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800193a:	4b10      	ldr	r3, [pc, #64]	@ (800197c <_sbrk+0x64>)
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	18d3      	adds	r3, r2, r3
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	429a      	cmp	r2, r3
 8001946:	d207      	bcs.n	8001958 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001948:	f003 fcee 	bl	8005328 <__errno>
 800194c:	0003      	movs	r3, r0
 800194e:	220c      	movs	r2, #12
 8001950:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001952:	2301      	movs	r3, #1
 8001954:	425b      	negs	r3, r3
 8001956:	e009      	b.n	800196c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001958:	4b08      	ldr	r3, [pc, #32]	@ (800197c <_sbrk+0x64>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800195e:	4b07      	ldr	r3, [pc, #28]	@ (800197c <_sbrk+0x64>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	18d2      	adds	r2, r2, r3
 8001966:	4b05      	ldr	r3, [pc, #20]	@ (800197c <_sbrk+0x64>)
 8001968:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800196a:	68fb      	ldr	r3, [r7, #12]
}
 800196c:	0018      	movs	r0, r3
 800196e:	46bd      	mov	sp, r7
 8001970:	b006      	add	sp, #24
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20005000 	.word	0x20005000
 8001978:	00000400 	.word	0x00000400
 800197c:	20000564 	.word	0x20000564
 8001980:	200006d0 	.word	0x200006d0

08001984 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001988:	46c0      	nop			@ (mov r8, r8)
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
	...

08001990 <sht4x_temp_centi_from_ticks>:
#include <stddef.h>

extern I2C_HandleTypeDef hi2c1;

// was: static inline int16_t sht4x_temp_centi_from_ticks(uint16_t t_ticks)
int16_t sht4x_temp_centi_from_ticks(uint16_t t_ticks) {
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	0002      	movs	r2, r0
 8001998:	1dbb      	adds	r3, r7, #6
 800199a:	801a      	strh	r2, [r3, #0]
    uint32_t num = 17500u * (uint32_t)t_ticks + 32767u;  // nearest rounding
 800199c:	1dbb      	adds	r3, r7, #6
 800199e:	881b      	ldrh	r3, [r3, #0]
 80019a0:	4a10      	ldr	r2, [pc, #64]	@ (80019e4 <sht4x_temp_centi_from_ticks+0x54>)
 80019a2:	4353      	muls	r3, r2
 80019a4:	4a10      	ldr	r2, [pc, #64]	@ (80019e8 <sht4x_temp_centi_from_ticks+0x58>)
 80019a6:	4694      	mov	ip, r2
 80019a8:	4463      	add	r3, ip
 80019aa:	60bb      	str	r3, [r7, #8]
    int32_t centi = (int32_t)(num / 65535u) - 4500;
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	490f      	ldr	r1, [pc, #60]	@ (80019ec <sht4x_temp_centi_from_ticks+0x5c>)
 80019b0:	0018      	movs	r0, r3
 80019b2:	f7fe fbb3 	bl	800011c <__udivsi3>
 80019b6:	0003      	movs	r3, r0
 80019b8:	4a0d      	ldr	r2, [pc, #52]	@ (80019f0 <sht4x_temp_centi_from_ticks+0x60>)
 80019ba:	4694      	mov	ip, r2
 80019bc:	4463      	add	r3, ip
 80019be:	60fb      	str	r3, [r7, #12]
    if (centi < -4500) centi = -4500;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	4a0b      	ldr	r2, [pc, #44]	@ (80019f0 <sht4x_temp_centi_from_ticks+0x60>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	da01      	bge.n	80019cc <sht4x_temp_centi_from_ticks+0x3c>
 80019c8:	4b09      	ldr	r3, [pc, #36]	@ (80019f0 <sht4x_temp_centi_from_ticks+0x60>)
 80019ca:	60fb      	str	r3, [r7, #12]
    if (centi > 13000) centi = 13000;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	4a09      	ldr	r2, [pc, #36]	@ (80019f4 <sht4x_temp_centi_from_ticks+0x64>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	dd01      	ble.n	80019d8 <sht4x_temp_centi_from_ticks+0x48>
 80019d4:	4b07      	ldr	r3, [pc, #28]	@ (80019f4 <sht4x_temp_centi_from_ticks+0x64>)
 80019d6:	60fb      	str	r3, [r7, #12]
    return (int16_t)centi;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	b21b      	sxth	r3, r3
}
 80019dc:	0018      	movs	r0, r3
 80019de:	46bd      	mov	sp, r7
 80019e0:	b004      	add	sp, #16
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	0000445c 	.word	0x0000445c
 80019e8:	00007fff 	.word	0x00007fff
 80019ec:	0000ffff 	.word	0x0000ffff
 80019f0:	ffffee6c 	.word	0xffffee6c
 80019f4:	000032c8 	.word	0x000032c8

080019f8 <sht4x_rh_centi_from_ticks>:

// was: static inline uint16_t sht4x_rh_centi_from_ticks(uint16_t rh_ticks)
uint16_t sht4x_rh_centi_from_ticks(uint16_t rh_ticks) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	0002      	movs	r2, r0
 8001a00:	1dbb      	adds	r3, r7, #6
 8001a02:	801a      	strh	r2, [r3, #0]
    uint32_t num = 12500u * (uint32_t)rh_ticks + 32767u; // nearest rounding
 8001a04:	1dbb      	adds	r3, r7, #6
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	4a10      	ldr	r2, [pc, #64]	@ (8001a4c <sht4x_rh_centi_from_ticks+0x54>)
 8001a0a:	4353      	muls	r3, r2
 8001a0c:	4a10      	ldr	r2, [pc, #64]	@ (8001a50 <sht4x_rh_centi_from_ticks+0x58>)
 8001a0e:	4694      	mov	ip, r2
 8001a10:	4463      	add	r3, ip
 8001a12:	60bb      	str	r3, [r7, #8]
    int32_t centi = (int32_t)(num / 65535u) - 600;
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	490f      	ldr	r1, [pc, #60]	@ (8001a54 <sht4x_rh_centi_from_ticks+0x5c>)
 8001a18:	0018      	movs	r0, r3
 8001a1a:	f7fe fb7f 	bl	800011c <__udivsi3>
 8001a1e:	0003      	movs	r3, r0
 8001a20:	4a0d      	ldr	r2, [pc, #52]	@ (8001a58 <sht4x_rh_centi_from_ticks+0x60>)
 8001a22:	4694      	mov	ip, r2
 8001a24:	4463      	add	r3, ip
 8001a26:	60fb      	str	r3, [r7, #12]
    if (centi < 0)      centi = 0;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	da01      	bge.n	8001a32 <sht4x_rh_centi_from_ticks+0x3a>
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60fb      	str	r3, [r7, #12]
    if (centi > 10000)  centi = 10000;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	4a09      	ldr	r2, [pc, #36]	@ (8001a5c <sht4x_rh_centi_from_ticks+0x64>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	dd01      	ble.n	8001a3e <sht4x_rh_centi_from_ticks+0x46>
 8001a3a:	4b08      	ldr	r3, [pc, #32]	@ (8001a5c <sht4x_rh_centi_from_ticks+0x64>)
 8001a3c:	60fb      	str	r3, [r7, #12]
    return (uint16_t)centi;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	b29b      	uxth	r3, r3
}
 8001a42:	0018      	movs	r0, r3
 8001a44:	46bd      	mov	sp, r7
 8001a46:	b004      	add	sp, #16
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	46c0      	nop			@ (mov r8, r8)
 8001a4c:	000030d4 	.word	0x000030d4
 8001a50:	00007fff 	.word	0x00007fff
 8001a54:	0000ffff 	.word	0x0000ffff
 8001a58:	fffffda8 	.word	0xfffffda8
 8001a5c:	00002710 	.word	0x00002710

08001a60 <format_serial_hex>:
int16_t  calculated_temp_2;
uint16_t calculated_hum_2;

int16_t i2c_error_code = 0;

static void format_serial_hex(uint32_t value, char* buffer) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
    for (int8_t idx = 7; idx >= 0; --idx) {
 8001a6a:	230f      	movs	r3, #15
 8001a6c:	18fb      	adds	r3, r7, r3
 8001a6e:	2207      	movs	r2, #7
 8001a70:	701a      	strb	r2, [r3, #0]
 8001a72:	e025      	b.n	8001ac0 <format_serial_hex+0x60>
        uint8_t nibble = (uint8_t)(value & 0x0FU);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	b2da      	uxtb	r2, r3
 8001a78:	200e      	movs	r0, #14
 8001a7a:	183b      	adds	r3, r7, r0
 8001a7c:	210f      	movs	r1, #15
 8001a7e:	400a      	ands	r2, r1
 8001a80:	701a      	strb	r2, [r3, #0]
        buffer[idx] = (char)((nibble < 10U) ? ('0' + nibble)
 8001a82:	0002      	movs	r2, r0
 8001a84:	18bb      	adds	r3, r7, r2
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	2b09      	cmp	r3, #9
 8001a8a:	d804      	bhi.n	8001a96 <format_serial_hex+0x36>
 8001a8c:	18bb      	adds	r3, r7, r2
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	3330      	adds	r3, #48	@ 0x30
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	e004      	b.n	8001aa0 <format_serial_hex+0x40>
                                            : ('A' + (nibble - 10U)));
 8001a96:	230e      	movs	r3, #14
 8001a98:	18fb      	adds	r3, r7, r3
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	3337      	adds	r3, #55	@ 0x37
        buffer[idx] = (char)((nibble < 10U) ? ('0' + nibble)
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	200f      	movs	r0, #15
 8001aa2:	183a      	adds	r2, r7, r0
 8001aa4:	7812      	ldrb	r2, [r2, #0]
 8001aa6:	b252      	sxtb	r2, r2
 8001aa8:	6839      	ldr	r1, [r7, #0]
 8001aaa:	188a      	adds	r2, r1, r2
 8001aac:	7013      	strb	r3, [r2, #0]
        value >>= 4U;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	091b      	lsrs	r3, r3, #4
 8001ab2:	607b      	str	r3, [r7, #4]
    for (int8_t idx = 7; idx >= 0; --idx) {
 8001ab4:	183b      	adds	r3, r7, r0
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	3b01      	subs	r3, #1
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	183b      	adds	r3, r7, r0
 8001abe:	701a      	strb	r2, [r3, #0]
 8001ac0:	230f      	movs	r3, #15
 8001ac2:	18fb      	adds	r3, r7, r3
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ac8:	d9d4      	bls.n	8001a74 <format_serial_hex+0x14>
    }
    buffer[8] = '\0';
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	3308      	adds	r3, #8
 8001ace:	2200      	movs	r2, #0
 8001ad0:	701a      	strb	r2, [r3, #0]
}
 8001ad2:	46c0      	nop			@ (mov r8, r8)
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	b004      	add	sp, #16
 8001ad8:	bd80      	pop	{r7, pc}
	...

08001adc <scan_i2c_bus>:

void scan_i2c_bus(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
    // re-set these to false because we want to check every time for safety
    has_sensor_1 = false;
 8001ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b20 <scan_i2c_bus+0x44>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	701a      	strb	r2, [r3, #0]
    has_sensor_2 = false;
 8001ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b24 <scan_i2c_bus+0x48>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	701a      	strb	r2, [r3, #0]

    if (HAL_I2C_IsDeviceReady(&hi2c1, 0x44 << 1, 1, 10) == HAL_OK) has_sensor_1 = true;
 8001aec:	480e      	ldr	r0, [pc, #56]	@ (8001b28 <scan_i2c_bus+0x4c>)
 8001aee:	230a      	movs	r3, #10
 8001af0:	2201      	movs	r2, #1
 8001af2:	2188      	movs	r1, #136	@ 0x88
 8001af4:	f001 fada 	bl	80030ac <HAL_I2C_IsDeviceReady>
 8001af8:	1e03      	subs	r3, r0, #0
 8001afa:	d102      	bne.n	8001b02 <scan_i2c_bus+0x26>
 8001afc:	4b08      	ldr	r3, [pc, #32]	@ (8001b20 <scan_i2c_bus+0x44>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	701a      	strb	r2, [r3, #0]
    if (HAL_I2C_IsDeviceReady(&hi2c1, 0x46 << 1, 1, 10) == HAL_OK) has_sensor_2 = true;
 8001b02:	4809      	ldr	r0, [pc, #36]	@ (8001b28 <scan_i2c_bus+0x4c>)
 8001b04:	230a      	movs	r3, #10
 8001b06:	2201      	movs	r2, #1
 8001b08:	218c      	movs	r1, #140	@ 0x8c
 8001b0a:	f001 facf 	bl	80030ac <HAL_I2C_IsDeviceReady>
 8001b0e:	1e03      	subs	r3, r0, #0
 8001b10:	d102      	bne.n	8001b18 <scan_i2c_bus+0x3c>
 8001b12:	4b04      	ldr	r3, [pc, #16]	@ (8001b24 <scan_i2c_bus+0x48>)
 8001b14:	2201      	movs	r2, #1
 8001b16:	701a      	strb	r2, [r3, #0]
}
 8001b18:	46c0      	nop			@ (mov r8, r8)
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	46c0      	nop			@ (mov r8, r8)
 8001b20:	20000568 	.word	0x20000568
 8001b24:	20000569 	.word	0x20000569
 8001b28:	20000078 	.word	0x20000078

08001b2c <sensor_init_and_read>:

int sensor_init_and_read(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
    // If either sensor is missing => error
    if (!has_sensor_1 || !has_sensor_2) {
 8001b32:	4b6a      	ldr	r3, [pc, #424]	@ (8001cdc <sensor_init_and_read+0x1b0>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2201      	movs	r2, #1
 8001b38:	4053      	eors	r3, r2
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d106      	bne.n	8001b4e <sensor_init_and_read+0x22>
 8001b40:	4b67      	ldr	r3, [pc, #412]	@ (8001ce0 <sensor_init_and_read+0x1b4>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2201      	movs	r2, #1
 8001b46:	4053      	eors	r3, r2
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d004      	beq.n	8001b58 <sensor_init_and_read+0x2c>
        i2c_error_code = NO_SENSORS_FOUND;
 8001b4e:	4b65      	ldr	r3, [pc, #404]	@ (8001ce4 <sensor_init_and_read+0x1b8>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	801a      	strh	r2, [r3, #0]
        return 1; // sensor 1 or 2 not found
 8001b54:	2301      	movs	r3, #1
 8001b56:	e0bd      	b.n	8001cd4 <sensor_init_and_read+0x1a8>
    }

    i2c_error_code = NO_ERROR;
 8001b58:	4b62      	ldr	r3, [pc, #392]	@ (8001ce4 <sensor_init_and_read+0x1b8>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	801a      	strh	r2, [r3, #0]
    HAL_Delay(100);
 8001b5e:	2064      	movs	r0, #100	@ 0x64
 8001b60:	f000 fd0a 	bl	8002578 <HAL_Delay>

    if (has_sensor_1) {
 8001b64:	4b5d      	ldr	r3, [pc, #372]	@ (8001cdc <sensor_init_and_read+0x1b0>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d01c      	beq.n	8001ba6 <sensor_init_and_read+0x7a>
        sht4x_init(SHT43_I2C_ADDR_44);
 8001b6c:	2044      	movs	r0, #68	@ 0x44
 8001b6e:	f000 fafb 	bl	8002168 <sht4x_init>
        sht4x_soft_reset();
 8001b72:	f000 fc2b 	bl	80023cc <sht4x_soft_reset>
        sensirion_i2c_hal_sleep_usec(10000);
 8001b76:	4b5c      	ldr	r3, [pc, #368]	@ (8001ce8 <sensor_init_and_read+0x1bc>)
 8001b78:	0018      	movs	r0, r3
 8001b7a:	f000 facb 	bl	8002114 <sensirion_i2c_hal_sleep_usec>
        sht4x_init(SHT43_I2C_ADDR_44);
 8001b7e:	2044      	movs	r0, #68	@ 0x44
 8001b80:	f000 faf2 	bl	8002168 <sht4x_init>
        i2c_error_code = sht4x_measure_high_precision_ticks(&temp_ticks_1, &hum_ticks_1);
 8001b84:	4a59      	ldr	r2, [pc, #356]	@ (8001cec <sensor_init_and_read+0x1c0>)
 8001b86:	4b5a      	ldr	r3, [pc, #360]	@ (8001cf0 <sensor_init_and_read+0x1c4>)
 8001b88:	0011      	movs	r1, r2
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	f000 fafc 	bl	8002188 <sht4x_measure_high_precision_ticks>
 8001b90:	0003      	movs	r3, r0
 8001b92:	001a      	movs	r2, r3
 8001b94:	4b53      	ldr	r3, [pc, #332]	@ (8001ce4 <sensor_init_and_read+0x1b8>)
 8001b96:	801a      	strh	r2, [r3, #0]
        if (i2c_error_code) return 2; // hard fault on read
 8001b98:	4b52      	ldr	r3, [pc, #328]	@ (8001ce4 <sensor_init_and_read+0x1b8>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	5e9b      	ldrsh	r3, [r3, r2]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <sensor_init_and_read+0x7a>
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	e096      	b.n	8001cd4 <sensor_init_and_read+0x1a8>
    }

    if (has_sensor_2) {
 8001ba6:	4b4e      	ldr	r3, [pc, #312]	@ (8001ce0 <sensor_init_and_read+0x1b4>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d01c      	beq.n	8001be8 <sensor_init_and_read+0xbc>
        sht4x_init(SHT40_I2C_ADDR_46);
 8001bae:	2046      	movs	r0, #70	@ 0x46
 8001bb0:	f000 fada 	bl	8002168 <sht4x_init>
        sht4x_soft_reset();
 8001bb4:	f000 fc0a 	bl	80023cc <sht4x_soft_reset>
        sensirion_i2c_hal_sleep_usec(10000);
 8001bb8:	4b4b      	ldr	r3, [pc, #300]	@ (8001ce8 <sensor_init_and_read+0x1bc>)
 8001bba:	0018      	movs	r0, r3
 8001bbc:	f000 faaa 	bl	8002114 <sensirion_i2c_hal_sleep_usec>
        sht4x_init(SHT40_I2C_ADDR_46);
 8001bc0:	2046      	movs	r0, #70	@ 0x46
 8001bc2:	f000 fad1 	bl	8002168 <sht4x_init>
        i2c_error_code = sht4x_measure_high_precision_ticks(&temp_ticks_2, &hum_ticks_2);
 8001bc6:	4a4b      	ldr	r2, [pc, #300]	@ (8001cf4 <sensor_init_and_read+0x1c8>)
 8001bc8:	4b4b      	ldr	r3, [pc, #300]	@ (8001cf8 <sensor_init_and_read+0x1cc>)
 8001bca:	0011      	movs	r1, r2
 8001bcc:	0018      	movs	r0, r3
 8001bce:	f000 fadb 	bl	8002188 <sht4x_measure_high_precision_ticks>
 8001bd2:	0003      	movs	r3, r0
 8001bd4:	001a      	movs	r2, r3
 8001bd6:	4b43      	ldr	r3, [pc, #268]	@ (8001ce4 <sensor_init_and_read+0x1b8>)
 8001bd8:	801a      	strh	r2, [r3, #0]
        if (i2c_error_code) return 3; // hard fault on read
 8001bda:	4b42      	ldr	r3, [pc, #264]	@ (8001ce4 <sensor_init_and_read+0x1b8>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	5e9b      	ldrsh	r3, [r3, r2]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <sensor_init_and_read+0xbc>
 8001be4:	2303      	movs	r3, #3
 8001be6:	e075      	b.n	8001cd4 <sensor_init_and_read+0x1a8>
    }

    // Convert using exact integer math with rounding (centi-units)
    calculated_temp_1 = sht4x_temp_centi_from_ticks(temp_ticks_1);  // C100
 8001be8:	4b41      	ldr	r3, [pc, #260]	@ (8001cf0 <sensor_init_and_read+0x1c4>)
 8001bea:	881b      	ldrh	r3, [r3, #0]
 8001bec:	0018      	movs	r0, r3
 8001bee:	f7ff fecf 	bl	8001990 <sht4x_temp_centi_from_ticks>
 8001bf2:	0003      	movs	r3, r0
 8001bf4:	001a      	movs	r2, r3
 8001bf6:	4b41      	ldr	r3, [pc, #260]	@ (8001cfc <sensor_init_and_read+0x1d0>)
 8001bf8:	801a      	strh	r2, [r3, #0]
    calculated_temp_2 = sht4x_temp_centi_from_ticks(temp_ticks_2);  // C100
 8001bfa:	4b3f      	ldr	r3, [pc, #252]	@ (8001cf8 <sensor_init_and_read+0x1cc>)
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	0018      	movs	r0, r3
 8001c00:	f7ff fec6 	bl	8001990 <sht4x_temp_centi_from_ticks>
 8001c04:	0003      	movs	r3, r0
 8001c06:	001a      	movs	r2, r3
 8001c08:	4b3d      	ldr	r3, [pc, #244]	@ (8001d00 <sensor_init_and_read+0x1d4>)
 8001c0a:	801a      	strh	r2, [r3, #0]
    calculated_hum_1  = sht4x_rh_centi_from_ticks(hum_ticks_1);     // %100
 8001c0c:	4b37      	ldr	r3, [pc, #220]	@ (8001cec <sensor_init_and_read+0x1c0>)
 8001c0e:	881b      	ldrh	r3, [r3, #0]
 8001c10:	0018      	movs	r0, r3
 8001c12:	f7ff fef1 	bl	80019f8 <sht4x_rh_centi_from_ticks>
 8001c16:	0003      	movs	r3, r0
 8001c18:	001a      	movs	r2, r3
 8001c1a:	4b3a      	ldr	r3, [pc, #232]	@ (8001d04 <sensor_init_and_read+0x1d8>)
 8001c1c:	801a      	strh	r2, [r3, #0]
    calculated_hum_2  = sht4x_rh_centi_from_ticks(hum_ticks_2);     // %100
 8001c1e:	4b35      	ldr	r3, [pc, #212]	@ (8001cf4 <sensor_init_and_read+0x1c8>)
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	0018      	movs	r0, r3
 8001c24:	f7ff fee8 	bl	80019f8 <sht4x_rh_centi_from_ticks>
 8001c28:	0003      	movs	r3, r0
 8001c2a:	001a      	movs	r2, r3
 8001c2c:	4b36      	ldr	r3, [pc, #216]	@ (8001d08 <sensor_init_and_read+0x1dc>)
 8001c2e:	801a      	strh	r2, [r3, #0]

    // Compute absolute temperature delta in centi-degrees
    int16_t temp_diff  = (int16_t)(calculated_temp_1 - calculated_temp_2);
 8001c30:	4b32      	ldr	r3, [pc, #200]	@ (8001cfc <sensor_init_and_read+0x1d0>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	5e9b      	ldrsh	r3, [r3, r2]
 8001c36:	b29a      	uxth	r2, r3
 8001c38:	4b31      	ldr	r3, [pc, #196]	@ (8001d00 <sensor_init_and_read+0x1d4>)
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	5e5b      	ldrsh	r3, [r3, r1]
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	1dbb      	adds	r3, r7, #6
 8001c46:	801a      	strh	r2, [r3, #0]
    uint16_t temp_delta = (temp_diff < 0) ? (uint16_t)(-temp_diff) : (uint16_t)temp_diff;
 8001c48:	1dbb      	adds	r3, r7, #6
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	5e9b      	ldrsh	r3, [r3, r2]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	da04      	bge.n	8001c5c <sensor_init_and_read+0x130>
 8001c52:	1dbb      	adds	r3, r7, #6
 8001c54:	881b      	ldrh	r3, [r3, #0]
 8001c56:	425b      	negs	r3, r3
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	e001      	b.n	8001c60 <sensor_init_and_read+0x134>
 8001c5c:	1dbb      	adds	r3, r7, #6
 8001c5e:	881b      	ldrh	r3, [r3, #0]
 8001c60:	1d3a      	adds	r2, r7, #4
 8001c62:	8013      	strh	r3, [r2, #0]

    // If the difference between the two temp sensors is greater than 5.00 C
    if (temp_delta > 500) {
 8001c64:	1d3b      	adds	r3, r7, #4
 8001c66:	881a      	ldrh	r2, [r3, #0]
 8001c68:	23fa      	movs	r3, #250	@ 0xfa
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d901      	bls.n	8001c74 <sensor_init_and_read+0x148>
        return 4;
 8001c70:	2304      	movs	r3, #4
 8001c72:	e02f      	b.n	8001cd4 <sensor_init_and_read+0x1a8>
    }

    // Compute absolute humidity delta in centi-%RH
    uint16_t hum_diff = (calculated_hum_1 > calculated_hum_2) ? (calculated_hum_1 - calculated_hum_2) : (calculated_hum_2 - calculated_hum_1);
 8001c74:	4b23      	ldr	r3, [pc, #140]	@ (8001d04 <sensor_init_and_read+0x1d8>)
 8001c76:	881a      	ldrh	r2, [r3, #0]
 8001c78:	4b23      	ldr	r3, [pc, #140]	@ (8001d08 <sensor_init_and_read+0x1dc>)
 8001c7a:	881b      	ldrh	r3, [r3, #0]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d906      	bls.n	8001c8e <sensor_init_and_read+0x162>
 8001c80:	4b20      	ldr	r3, [pc, #128]	@ (8001d04 <sensor_init_and_read+0x1d8>)
 8001c82:	881a      	ldrh	r2, [r3, #0]
 8001c84:	4b20      	ldr	r3, [pc, #128]	@ (8001d08 <sensor_init_and_read+0x1dc>)
 8001c86:	881b      	ldrh	r3, [r3, #0]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	e005      	b.n	8001c9a <sensor_init_and_read+0x16e>
 8001c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001d08 <sensor_init_and_read+0x1dc>)
 8001c90:	881a      	ldrh	r2, [r3, #0]
 8001c92:	4b1c      	ldr	r3, [pc, #112]	@ (8001d04 <sensor_init_and_read+0x1d8>)
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	1cba      	adds	r2, r7, #2
 8001c9c:	8013      	strh	r3, [r2, #0]

    // If the difference between the two humidity sensors is greater than 5.00 %RH
    if (hum_diff > 500) {
 8001c9e:	1cbb      	adds	r3, r7, #2
 8001ca0:	881a      	ldrh	r2, [r3, #0]
 8001ca2:	23fa      	movs	r3, #250	@ 0xfa
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d901      	bls.n	8001cae <sensor_init_and_read+0x182>
        return 5;  // Custom error for humidity mismatch
 8001caa:	2305      	movs	r3, #5
 8001cac:	e012      	b.n	8001cd4 <sensor_init_and_read+0x1a8>
    }

    // If you need +55.00 C offset for transmission, do it here without
    // polluting the stored/calculated values:
    calculated_temp_1 = calculated_temp_1 + 5500;
 8001cae:	4b13      	ldr	r3, [pc, #76]	@ (8001cfc <sensor_init_and_read+0x1d0>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	5e9b      	ldrsh	r3, [r3, r2]
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	4a15      	ldr	r2, [pc, #84]	@ (8001d0c <sensor_init_and_read+0x1e0>)
 8001cb8:	4694      	mov	ip, r2
 8001cba:	4463      	add	r3, ip
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	b21a      	sxth	r2, r3
 8001cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001cfc <sensor_init_and_read+0x1d0>)
 8001cc2:	801a      	strh	r2, [r3, #0]
    // (use tx_temp_* to build your payload)

    if (i2c_error_code) {
 8001cc4:	4b07      	ldr	r3, [pc, #28]	@ (8001ce4 <sensor_init_and_read+0x1b8>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	5e9b      	ldrsh	r3, [r3, r2]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <sensor_init_and_read+0x1a6>
        return 1;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e000      	b.n	8001cd4 <sensor_init_and_read+0x1a8>
    }
    return 0;
 8001cd2:	2300      	movs	r3, #0
}
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b002      	add	sp, #8
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20000568 	.word	0x20000568
 8001ce0:	20000569 	.word	0x20000569
 8001ce4:	2000057a 	.word	0x2000057a
 8001ce8:	00002710 	.word	0x00002710
 8001cec:	2000056c 	.word	0x2000056c
 8001cf0:	2000056a 	.word	0x2000056a
 8001cf4:	20000570 	.word	0x20000570
 8001cf8:	2000056e 	.word	0x2000056e
 8001cfc:	20000572 	.word	0x20000572
 8001d00:	20000576 	.word	0x20000576
 8001d04:	20000574 	.word	0x20000574
 8001d08:	20000578 	.word	0x20000578
 8001d0c:	0000157c 	.word	0x0000157c

08001d10 <sensirion_get_serial_string>:

int sensirion_get_serial_string(uint8_t i2c_address,
                                char* serial_out,
                                size_t serial_out_len) {
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60b9      	str	r1, [r7, #8]
 8001d18:	607a      	str	r2, [r7, #4]
 8001d1a:	230f      	movs	r3, #15
 8001d1c:	18fb      	adds	r3, r7, r3
 8001d1e:	1c02      	adds	r2, r0, #0
 8001d20:	701a      	strb	r2, [r3, #0]
    if (!serial_out || serial_out_len < 9) {
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d002      	beq.n	8001d2e <sensirion_get_serial_string+0x1e>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2b08      	cmp	r3, #8
 8001d2c:	d802      	bhi.n	8001d34 <sensirion_get_serial_string+0x24>
        return -1;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	425b      	negs	r3, r3
 8001d32:	e023      	b.n	8001d7c <sensirion_get_serial_string+0x6c>
    }

    uint32_t raw_serial = 0;
 8001d34:	2300      	movs	r3, #0
 8001d36:	617b      	str	r3, [r7, #20]

    sht4x_init(i2c_address);
 8001d38:	230f      	movs	r3, #15
 8001d3a:	18fb      	adds	r3, r7, r3
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	0018      	movs	r0, r3
 8001d40:	f000 fa12 	bl	8002168 <sht4x_init>
    i2c_error_code = sht4x_serial_number(&raw_serial);
 8001d44:	2314      	movs	r3, #20
 8001d46:	18fb      	adds	r3, r7, r3
 8001d48:	0018      	movs	r0, r3
 8001d4a:	f000 fae5 	bl	8002318 <sht4x_serial_number>
 8001d4e:	0003      	movs	r3, r0
 8001d50:	001a      	movs	r2, r3
 8001d52:	4b0c      	ldr	r3, [pc, #48]	@ (8001d84 <sensirion_get_serial_string+0x74>)
 8001d54:	801a      	strh	r2, [r3, #0]
    if (i2c_error_code != NO_ERROR) {
 8001d56:	4b0b      	ldr	r3, [pc, #44]	@ (8001d84 <sensirion_get_serial_string+0x74>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	5e9b      	ldrsh	r3, [r3, r2]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d006      	beq.n	8001d6e <sensirion_get_serial_string+0x5e>
        serial_out[0] = '\0';
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]
        return i2c_error_code;
 8001d66:	4b07      	ldr	r3, [pc, #28]	@ (8001d84 <sensirion_get_serial_string+0x74>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	5e9b      	ldrsh	r3, [r3, r2]
 8001d6c:	e006      	b.n	8001d7c <sensirion_get_serial_string+0x6c>
    }

    format_serial_hex(raw_serial, serial_out);
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	68ba      	ldr	r2, [r7, #8]
 8001d72:	0011      	movs	r1, r2
 8001d74:	0018      	movs	r0, r3
 8001d76:	f7ff fe73 	bl	8001a60 <format_serial_hex>
    return 0;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	0018      	movs	r0, r3
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	b006      	add	sp, #24
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	2000057a 	.word	0x2000057a

08001d88 <sensirion_common_bytes_to_uint16_t>:
 */

#include "sensirion_common.h"
#include "sensirion_config.h"

uint16_t sensirion_common_bytes_to_uint16_t(const uint8_t* bytes) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
    return (uint16_t)bytes[0] << 8 | (uint16_t)bytes[1];
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	b21b      	sxth	r3, r3
 8001d96:	021b      	lsls	r3, r3, #8
 8001d98:	b21a      	sxth	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	b21b      	sxth	r3, r3
 8001da2:	4313      	orrs	r3, r2
 8001da4:	b21b      	sxth	r3, r3
 8001da6:	b29b      	uxth	r3, r3
}
 8001da8:	0018      	movs	r0, r3
 8001daa:	46bd      	mov	sp, r7
 8001dac:	b002      	add	sp, #8
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <sensirion_common_bytes_to_uint32_t>:

uint32_t sensirion_common_bytes_to_uint32_t(const uint8_t* bytes) {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
    return (uint32_t)bytes[0] << 24 | (uint32_t)bytes[1] << 16 |
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	061a      	lsls	r2, r3, #24
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	041b      	lsls	r3, r3, #16
 8001dc6:	431a      	orrs	r2, r3
           (uint32_t)bytes[2] << 8 | (uint32_t)bytes[3];
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3302      	adds	r3, #2
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	021b      	lsls	r3, r3, #8
    return (uint32_t)bytes[0] << 24 | (uint32_t)bytes[1] << 16 |
 8001dd0:	4313      	orrs	r3, r2
           (uint32_t)bytes[2] << 8 | (uint32_t)bytes[3];
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	3203      	adds	r2, #3
 8001dd6:	7812      	ldrb	r2, [r2, #0]
 8001dd8:	4313      	orrs	r3, r2
}
 8001dda:	0018      	movs	r0, r3
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	b002      	add	sp, #8
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <sensirion_i2c_generate_crc>:
#include "sensirion_i2c.h"
#include "sensirion_common.h"
#include "sensirion_config.h"
#include "sensirion_i2c_hal.h"

uint8_t sensirion_i2c_generate_crc(const uint8_t* data, uint16_t count) {
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b084      	sub	sp, #16
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
 8001dea:	000a      	movs	r2, r1
 8001dec:	1cbb      	adds	r3, r7, #2
 8001dee:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8001df0:	230d      	movs	r3, #13
 8001df2:	18fb      	adds	r3, r7, r3
 8001df4:	22ff      	movs	r2, #255	@ 0xff
 8001df6:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8001df8:	230e      	movs	r3, #14
 8001dfa:	18fb      	adds	r3, r7, r3
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	801a      	strh	r2, [r3, #0]
 8001e00:	e038      	b.n	8001e74 <sensirion_i2c_generate_crc+0x92>
        crc ^= (data[current_byte]);
 8001e02:	230e      	movs	r3, #14
 8001e04:	18fb      	adds	r3, r7, r3
 8001e06:	881b      	ldrh	r3, [r3, #0]
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	18d3      	adds	r3, r2, r3
 8001e0c:	7819      	ldrb	r1, [r3, #0]
 8001e0e:	220d      	movs	r2, #13
 8001e10:	18bb      	adds	r3, r7, r2
 8001e12:	18ba      	adds	r2, r7, r2
 8001e14:	7812      	ldrb	r2, [r2, #0]
 8001e16:	404a      	eors	r2, r1
 8001e18:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8001e1a:	230c      	movs	r3, #12
 8001e1c:	18fb      	adds	r3, r7, r3
 8001e1e:	2208      	movs	r2, #8
 8001e20:	701a      	strb	r2, [r3, #0]
 8001e22:	e01c      	b.n	8001e5e <sensirion_i2c_generate_crc+0x7c>
            if (crc & 0x80)
 8001e24:	210d      	movs	r1, #13
 8001e26:	187b      	adds	r3, r7, r1
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	b25b      	sxtb	r3, r3
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	da0a      	bge.n	8001e46 <sensirion_i2c_generate_crc+0x64>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8001e30:	187b      	adds	r3, r7, r1
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	b25b      	sxtb	r3, r3
 8001e36:	18db      	adds	r3, r3, r3
 8001e38:	b25b      	sxtb	r3, r3
 8001e3a:	2231      	movs	r2, #49	@ 0x31
 8001e3c:	4053      	eors	r3, r2
 8001e3e:	b25a      	sxtb	r2, r3
 8001e40:	187b      	adds	r3, r7, r1
 8001e42:	701a      	strb	r2, [r3, #0]
 8001e44:	e005      	b.n	8001e52 <sensirion_i2c_generate_crc+0x70>
            else
                crc = (crc << 1);
 8001e46:	230d      	movs	r3, #13
 8001e48:	18fa      	adds	r2, r7, r3
 8001e4a:	18fb      	adds	r3, r7, r3
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	18db      	adds	r3, r3, r3
 8001e50:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8001e52:	220c      	movs	r2, #12
 8001e54:	18bb      	adds	r3, r7, r2
 8001e56:	18ba      	adds	r2, r7, r2
 8001e58:	7812      	ldrb	r2, [r2, #0]
 8001e5a:	3a01      	subs	r2, #1
 8001e5c:	701a      	strb	r2, [r3, #0]
 8001e5e:	230c      	movs	r3, #12
 8001e60:	18fb      	adds	r3, r7, r3
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d1dd      	bne.n	8001e24 <sensirion_i2c_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8001e68:	220e      	movs	r2, #14
 8001e6a:	18bb      	adds	r3, r7, r2
 8001e6c:	18ba      	adds	r2, r7, r2
 8001e6e:	8812      	ldrh	r2, [r2, #0]
 8001e70:	3201      	adds	r2, #1
 8001e72:	801a      	strh	r2, [r3, #0]
 8001e74:	230e      	movs	r3, #14
 8001e76:	18fa      	adds	r2, r7, r3
 8001e78:	1cbb      	adds	r3, r7, #2
 8001e7a:	8812      	ldrh	r2, [r2, #0]
 8001e7c:	881b      	ldrh	r3, [r3, #0]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d3bf      	bcc.n	8001e02 <sensirion_i2c_generate_crc+0x20>
        }
    }
    return crc;
 8001e82:	230d      	movs	r3, #13
 8001e84:	18fb      	adds	r3, r7, r3
 8001e86:	781b      	ldrb	r3, [r3, #0]
}
 8001e88:	0018      	movs	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	b004      	add	sp, #16
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <sensirion_i2c_check_crc>:

int8_t sensirion_i2c_check_crc(const uint8_t* data, uint16_t count,
                               uint8_t checksum) {
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	0008      	movs	r0, r1
 8001e9a:	0011      	movs	r1, r2
 8001e9c:	1cbb      	adds	r3, r7, #2
 8001e9e:	1c02      	adds	r2, r0, #0
 8001ea0:	801a      	strh	r2, [r3, #0]
 8001ea2:	1c7b      	adds	r3, r7, #1
 8001ea4:	1c0a      	adds	r2, r1, #0
 8001ea6:	701a      	strb	r2, [r3, #0]
    if (sensirion_i2c_generate_crc(data, count) != checksum)
 8001ea8:	1cbb      	adds	r3, r7, #2
 8001eaa:	881a      	ldrh	r2, [r3, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	0011      	movs	r1, r2
 8001eb0:	0018      	movs	r0, r3
 8001eb2:	f7ff ff96 	bl	8001de2 <sensirion_i2c_generate_crc>
 8001eb6:	0003      	movs	r3, r0
 8001eb8:	001a      	movs	r2, r3
 8001eba:	1c7b      	adds	r3, r7, #1
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d001      	beq.n	8001ec6 <sensirion_i2c_check_crc+0x36>
        return CRC_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e000      	b.n	8001ec8 <sensirion_i2c_check_crc+0x38>
    return NO_ERROR;
 8001ec6:	2300      	movs	r3, #0
}
 8001ec8:	0018      	movs	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	b002      	add	sp, #8
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <sensirion_i2c_add_command8_to_buffer>:
    buffer[offset++] = (uint8_t)((command & 0x00FF) >> 0);
    return offset;
}

uint16_t sensirion_i2c_add_command8_to_buffer(uint8_t* buffer, uint16_t offset,
                                              uint8_t command) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	0008      	movs	r0, r1
 8001eda:	0011      	movs	r1, r2
 8001edc:	1cbb      	adds	r3, r7, #2
 8001ede:	1c02      	adds	r2, r0, #0
 8001ee0:	801a      	strh	r2, [r3, #0]
 8001ee2:	1c7b      	adds	r3, r7, #1
 8001ee4:	1c0a      	adds	r2, r1, #0
 8001ee6:	701a      	strb	r2, [r3, #0]
    buffer[offset++] = command;
 8001ee8:	1cbb      	adds	r3, r7, #2
 8001eea:	881b      	ldrh	r3, [r3, #0]
 8001eec:	1cba      	adds	r2, r7, #2
 8001eee:	1c59      	adds	r1, r3, #1
 8001ef0:	8011      	strh	r1, [r2, #0]
 8001ef2:	001a      	movs	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	189b      	adds	r3, r3, r2
 8001ef8:	1c7a      	adds	r2, r7, #1
 8001efa:	7812      	ldrb	r2, [r2, #0]
 8001efc:	701a      	strb	r2, [r3, #0]
    return offset;
 8001efe:	1cbb      	adds	r3, r7, #2
 8001f00:	881b      	ldrh	r3, [r3, #0]
}
 8001f02:	0018      	movs	r0, r3
 8001f04:	46bd      	mov	sp, r7
 8001f06:	b002      	add	sp, #8
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <sensirion_i2c_write_data>:

    return offset;
}

int16_t sensirion_i2c_write_data(uint8_t address, const uint8_t* data,
                                 uint16_t data_length) {
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b082      	sub	sp, #8
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6039      	str	r1, [r7, #0]
 8001f12:	0011      	movs	r1, r2
 8001f14:	1dfb      	adds	r3, r7, #7
 8001f16:	1c02      	adds	r2, r0, #0
 8001f18:	701a      	strb	r2, [r3, #0]
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	1c0a      	adds	r2, r1, #0
 8001f1e:	801a      	strh	r2, [r3, #0]
    return sensirion_i2c_hal_write(address, data, data_length);
 8001f20:	1d3b      	adds	r3, r7, #4
 8001f22:	881b      	ldrh	r3, [r3, #0]
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	6839      	ldr	r1, [r7, #0]
 8001f28:	1dfb      	adds	r3, r7, #7
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f000 f8c3 	bl	80020b8 <sensirion_i2c_hal_write>
 8001f32:	0003      	movs	r3, r0
}
 8001f34:	0018      	movs	r0, r3
 8001f36:	46bd      	mov	sp, r7
 8001f38:	b002      	add	sp, #8
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <sensirion_i2c_read_data_inplace>:

int16_t sensirion_i2c_read_data_inplace(uint8_t address, uint8_t* buffer,
                                        uint16_t expected_data_length) {
 8001f3c:	b5b0      	push	{r4, r5, r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6039      	str	r1, [r7, #0]
 8001f44:	0011      	movs	r1, r2
 8001f46:	1dfb      	adds	r3, r7, #7
 8001f48:	1c02      	adds	r2, r0, #0
 8001f4a:	701a      	strb	r2, [r3, #0]
 8001f4c:	1d3b      	adds	r3, r7, #4
 8001f4e:	1c0a      	adds	r2, r1, #0
 8001f50:	801a      	strh	r2, [r3, #0]
    int16_t error;
    uint16_t i, j;
    uint16_t size = (expected_data_length / SENSIRION_WORD_SIZE) *
 8001f52:	1d3b      	adds	r3, r7, #4
 8001f54:	881b      	ldrh	r3, [r3, #0]
 8001f56:	085b      	lsrs	r3, r3, #1
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	220a      	movs	r2, #10
 8001f5c:	18ba      	adds	r2, r7, r2
 8001f5e:	1c19      	adds	r1, r3, #0
 8001f60:	1c0b      	adds	r3, r1, #0
 8001f62:	18db      	adds	r3, r3, r3
 8001f64:	185b      	adds	r3, r3, r1
 8001f66:	8013      	strh	r3, [r2, #0]
                    (SENSIRION_WORD_SIZE + CRC8_LEN);

    if (expected_data_length % SENSIRION_WORD_SIZE != 0) {
 8001f68:	1d3b      	adds	r3, r7, #4
 8001f6a:	881b      	ldrh	r3, [r3, #0]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	4013      	ands	r3, r2
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <sensirion_i2c_read_data_inplace+0x3e>
        return BYTE_NUM_ERROR;
 8001f76:	2304      	movs	r3, #4
 8001f78:	e06c      	b.n	8002054 <sensirion_i2c_read_data_inplace+0x118>
    }

    error = sensirion_i2c_hal_read(address, buffer, size);
 8001f7a:	230a      	movs	r3, #10
 8001f7c:	18fb      	adds	r3, r7, r3
 8001f7e:	881b      	ldrh	r3, [r3, #0]
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	6839      	ldr	r1, [r7, #0]
 8001f84:	1dfb      	adds	r3, r7, #7
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	0018      	movs	r0, r3
 8001f8a:	f000 f867 	bl	800205c <sensirion_i2c_hal_read>
 8001f8e:	0003      	movs	r3, r0
 8001f90:	001a      	movs	r2, r3
 8001f92:	2108      	movs	r1, #8
 8001f94:	187b      	adds	r3, r7, r1
 8001f96:	801a      	strh	r2, [r3, #0]
    if (error) {
 8001f98:	000a      	movs	r2, r1
 8001f9a:	18bb      	adds	r3, r7, r2
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	5e5b      	ldrsh	r3, [r3, r1]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d003      	beq.n	8001fac <sensirion_i2c_read_data_inplace+0x70>
        return error;
 8001fa4:	18bb      	adds	r3, r7, r2
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	5e9b      	ldrsh	r3, [r3, r2]
 8001faa:	e053      	b.n	8002054 <sensirion_i2c_read_data_inplace+0x118>
    }

    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8001fac:	230e      	movs	r3, #14
 8001fae:	18fb      	adds	r3, r7, r3
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	801a      	strh	r2, [r3, #0]
 8001fb4:	230c      	movs	r3, #12
 8001fb6:	18fb      	adds	r3, r7, r3
 8001fb8:	2200      	movs	r2, #0
 8001fba:	801a      	strh	r2, [r3, #0]
 8001fbc:	e041      	b.n	8002042 <sensirion_i2c_read_data_inplace+0x106>

        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 8001fbe:	210e      	movs	r1, #14
 8001fc0:	187b      	adds	r3, r7, r1
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	683a      	ldr	r2, [r7, #0]
 8001fc6:	18d0      	adds	r0, r2, r3
                                        buffer[i + SENSIRION_WORD_SIZE]);
 8001fc8:	187b      	adds	r3, r7, r1
 8001fca:	881b      	ldrh	r3, [r3, #0]
 8001fcc:	3302      	adds	r3, #2
 8001fce:	683a      	ldr	r2, [r7, #0]
 8001fd0:	18d3      	adds	r3, r2, r3
        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	001a      	movs	r2, r3
 8001fd6:	2102      	movs	r1, #2
 8001fd8:	f7ff ff5a 	bl	8001e90 <sensirion_i2c_check_crc>
 8001fdc:	0003      	movs	r3, r0
 8001fde:	001a      	movs	r2, r3
 8001fe0:	2108      	movs	r1, #8
 8001fe2:	187b      	adds	r3, r7, r1
 8001fe4:	801a      	strh	r2, [r3, #0]
        if (error) {
 8001fe6:	000a      	movs	r2, r1
 8001fe8:	18bb      	adds	r3, r7, r2
 8001fea:	2100      	movs	r1, #0
 8001fec:	5e5b      	ldrsh	r3, [r3, r1]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d003      	beq.n	8001ffa <sensirion_i2c_read_data_inplace+0xbe>
            return error;
 8001ff2:	18bb      	adds	r3, r7, r2
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	5e9b      	ldrsh	r3, [r3, r2]
 8001ff8:	e02c      	b.n	8002054 <sensirion_i2c_read_data_inplace+0x118>
        }
        buffer[j++] = buffer[i];
 8001ffa:	240e      	movs	r4, #14
 8001ffc:	193b      	adds	r3, r7, r4
 8001ffe:	881b      	ldrh	r3, [r3, #0]
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	18d2      	adds	r2, r2, r3
 8002004:	250c      	movs	r5, #12
 8002006:	197b      	adds	r3, r7, r5
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	1979      	adds	r1, r7, r5
 800200c:	1c58      	adds	r0, r3, #1
 800200e:	8008      	strh	r0, [r1, #0]
 8002010:	0019      	movs	r1, r3
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	185b      	adds	r3, r3, r1
 8002016:	7812      	ldrb	r2, [r2, #0]
 8002018:	701a      	strb	r2, [r3, #0]
        buffer[j++] = buffer[i + 1];
 800201a:	193b      	adds	r3, r7, r4
 800201c:	881b      	ldrh	r3, [r3, #0]
 800201e:	3301      	adds	r3, #1
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	18d2      	adds	r2, r2, r3
 8002024:	197b      	adds	r3, r7, r5
 8002026:	881b      	ldrh	r3, [r3, #0]
 8002028:	1979      	adds	r1, r7, r5
 800202a:	1c58      	adds	r0, r3, #1
 800202c:	8008      	strh	r0, [r1, #0]
 800202e:	0019      	movs	r1, r3
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	185b      	adds	r3, r3, r1
 8002034:	7812      	ldrb	r2, [r2, #0]
 8002036:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8002038:	193b      	adds	r3, r7, r4
 800203a:	193a      	adds	r2, r7, r4
 800203c:	8812      	ldrh	r2, [r2, #0]
 800203e:	3203      	adds	r2, #3
 8002040:	801a      	strh	r2, [r3, #0]
 8002042:	230e      	movs	r3, #14
 8002044:	18fa      	adds	r2, r7, r3
 8002046:	230a      	movs	r3, #10
 8002048:	18fb      	adds	r3, r7, r3
 800204a:	8812      	ldrh	r2, [r2, #0]
 800204c:	881b      	ldrh	r3, [r3, #0]
 800204e:	429a      	cmp	r2, r3
 8002050:	d3b5      	bcc.n	8001fbe <sensirion_i2c_read_data_inplace+0x82>
    }

    return NO_ERROR;
 8002052:	2300      	movs	r3, #0
}
 8002054:	0018      	movs	r0, r3
 8002056:	46bd      	mov	sp, r7
 8002058:	b004      	add	sp, #16
 800205a:	bdb0      	pop	{r4, r5, r7, pc}

0800205c <sensirion_i2c_hal_read>:

void sensirion_i2c_hal_free(void) {
    /* nothing to free */
}

int8_t sensirion_i2c_hal_read(uint8_t address, uint8_t* data, uint8_t count) {
 800205c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800205e:	b087      	sub	sp, #28
 8002060:	af02      	add	r7, sp, #8
 8002062:	6039      	str	r1, [r7, #0]
 8002064:	0011      	movs	r1, r2
 8002066:	1dfb      	adds	r3, r7, #7
 8002068:	1c02      	adds	r2, r0, #0
 800206a:	701a      	strb	r2, [r3, #0]
 800206c:	1dbb      	adds	r3, r7, #6
 800206e:	1c0a      	adds	r2, r1, #0
 8002070:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(address << 1), data, count, 1000);
 8002072:	1dfb      	adds	r3, r7, #7
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	b29b      	uxth	r3, r3
 8002078:	18db      	adds	r3, r3, r3
 800207a:	b299      	uxth	r1, r3
 800207c:	1dbb      	adds	r3, r7, #6
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	b29d      	uxth	r5, r3
 8002082:	260f      	movs	r6, #15
 8002084:	19bc      	adds	r4, r7, r6
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	480a      	ldr	r0, [pc, #40]	@ (80020b4 <sensirion_i2c_hal_read+0x58>)
 800208a:	23fa      	movs	r3, #250	@ 0xfa
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	9300      	str	r3, [sp, #0]
 8002090:	002b      	movs	r3, r5
 8002092:	f000 ff03 	bl	8002e9c <HAL_I2C_Master_Receive>
 8002096:	0003      	movs	r3, r0
 8002098:	7023      	strb	r3, [r4, #0]
    return (status == HAL_OK) ? 0 : -1;
 800209a:	19bb      	adds	r3, r7, r6
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <sensirion_i2c_hal_read+0x4a>
 80020a2:	2300      	movs	r3, #0
 80020a4:	e001      	b.n	80020aa <sensirion_i2c_hal_read+0x4e>
 80020a6:	2301      	movs	r3, #1
 80020a8:	425b      	negs	r3, r3
}
 80020aa:	0018      	movs	r0, r3
 80020ac:	46bd      	mov	sp, r7
 80020ae:	b005      	add	sp, #20
 80020b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020b2:	46c0      	nop			@ (mov r8, r8)
 80020b4:	20000078 	.word	0x20000078

080020b8 <sensirion_i2c_hal_write>:

int8_t sensirion_i2c_hal_write(uint8_t address, const uint8_t* data, uint8_t count) {
 80020b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020ba:	b087      	sub	sp, #28
 80020bc:	af02      	add	r7, sp, #8
 80020be:	6039      	str	r1, [r7, #0]
 80020c0:	0011      	movs	r1, r2
 80020c2:	1dfb      	adds	r3, r7, #7
 80020c4:	1c02      	adds	r2, r0, #0
 80020c6:	701a      	strb	r2, [r3, #0]
 80020c8:	1dbb      	adds	r3, r7, #6
 80020ca:	1c0a      	adds	r2, r1, #0
 80020cc:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(address << 1), (uint8_t*)data, count, 1000);
 80020ce:	1dfb      	adds	r3, r7, #7
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	18db      	adds	r3, r3, r3
 80020d6:	b299      	uxth	r1, r3
 80020d8:	1dbb      	adds	r3, r7, #6
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	b29d      	uxth	r5, r3
 80020de:	260f      	movs	r6, #15
 80020e0:	19bc      	adds	r4, r7, r6
 80020e2:	683a      	ldr	r2, [r7, #0]
 80020e4:	480a      	ldr	r0, [pc, #40]	@ (8002110 <sensirion_i2c_hal_write+0x58>)
 80020e6:	23fa      	movs	r3, #250	@ 0xfa
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	002b      	movs	r3, r5
 80020ee:	f000 fdab 	bl	8002c48 <HAL_I2C_Master_Transmit>
 80020f2:	0003      	movs	r3, r0
 80020f4:	7023      	strb	r3, [r4, #0]
    return (status == HAL_OK) ? 0 : -1;
 80020f6:	19bb      	adds	r3, r7, r6
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <sensirion_i2c_hal_write+0x4a>
 80020fe:	2300      	movs	r3, #0
 8002100:	e001      	b.n	8002106 <sensirion_i2c_hal_write+0x4e>
 8002102:	2301      	movs	r3, #1
 8002104:	425b      	negs	r3, r3
}
 8002106:	0018      	movs	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	b005      	add	sp, #20
 800210c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800210e:	46c0      	nop			@ (mov r8, r8)
 8002110:	20000078 	.word	0x20000078

08002114 <sensirion_i2c_hal_sleep_usec>:

void sensirion_i2c_hal_sleep_usec(uint32_t useconds) {
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	22fa      	movs	r2, #250	@ 0xfa
 8002120:	0091      	lsls	r1, r2, #2
 8002122:	0018      	movs	r0, r3
 8002124:	f7fd fffa 	bl	800011c <__udivsi3>
 8002128:	0003      	movs	r3, r0
 800212a:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	22fa      	movs	r2, #250	@ 0xfa
 8002130:	0091      	lsls	r1, r2, #2
 8002132:	0018      	movs	r0, r3
 8002134:	f7fe f878 	bl	8000228 <__aeabi_uidivmod>
 8002138:	1e0b      	subs	r3, r1, #0
 800213a:	d002      	beq.n	8002142 <sensirion_i2c_hal_sleep_usec+0x2e>
        msec++;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	3301      	adds	r3, #1
 8002140:	60fb      	str	r3, [r7, #12]
    }
    if (HAL_GetHalVersion() < 0x01010100) {
 8002142:	f000 fa3d 	bl	80025c0 <HAL_GetHalVersion>
 8002146:	0003      	movs	r3, r0
 8002148:	4a06      	ldr	r2, [pc, #24]	@ (8002164 <sensirion_i2c_hal_sleep_usec+0x50>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d802      	bhi.n	8002154 <sensirion_i2c_hal_sleep_usec+0x40>
        msec++;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	3301      	adds	r3, #1
 8002152:	60fb      	str	r3, [r7, #12]
    }
    HAL_Delay(msec);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	0018      	movs	r0, r3
 8002158:	f000 fa0e 	bl	8002578 <HAL_Delay>
}
 800215c:	46c0      	nop			@ (mov r8, r8)
 800215e:	46bd      	mov	sp, r7
 8002160:	b004      	add	sp, #16
 8002162:	bd80      	pop	{r7, pc}
 8002164:	010100ff 	.word	0x010100ff

08002168 <sht4x_init>:

static uint8_t communication_buffer[6] = {0};

static uint8_t _i2c_address;

void sht4x_init(uint8_t i2c_address) {
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	0002      	movs	r2, r0
 8002170:	1dfb      	adds	r3, r7, #7
 8002172:	701a      	strb	r2, [r3, #0]
    _i2c_address = i2c_address;
 8002174:	4b03      	ldr	r3, [pc, #12]	@ (8002184 <sht4x_init+0x1c>)
 8002176:	1dfa      	adds	r2, r7, #7
 8002178:	7812      	ldrb	r2, [r2, #0]
 800217a:	701a      	strb	r2, [r3, #0]
}
 800217c:	46c0      	nop			@ (mov r8, r8)
 800217e:	46bd      	mov	sp, r7
 8002180:	b002      	add	sp, #8
 8002182:	bd80      	pop	{r7, pc}
 8002184:	20000582 	.word	0x20000582

08002188 <sht4x_measure_high_precision_ticks>:

int16_t sht4x_measure_high_precision_ticks(uint16_t* temperature_ticks,
                                           uint16_t* humidity_ticks) {
 8002188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800218a:	b087      	sub	sp, #28
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
    int16_t local_error = NO_ERROR;
 8002192:	2516      	movs	r5, #22
 8002194:	197b      	adds	r3, r7, r5
 8002196:	2200      	movs	r2, #0
 8002198:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 800219a:	4b2a      	ldr	r3, [pc, #168]	@ (8002244 <sht4x_measure_high_precision_ticks+0xbc>)
 800219c:	613b      	str	r3, [r7, #16]
    uint16_t local_offset = 0;
 800219e:	260e      	movs	r6, #14
 80021a0:	19bb      	adds	r3, r7, r6
 80021a2:	2200      	movs	r2, #0
 80021a4:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0xfd);
 80021a6:	19bc      	adds	r4, r7, r6
 80021a8:	19bb      	adds	r3, r7, r6
 80021aa:	8819      	ldrh	r1, [r3, #0]
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	22fd      	movs	r2, #253	@ 0xfd
 80021b0:	0018      	movs	r0, r3
 80021b2:	f7ff fe8d 	bl	8001ed0 <sensirion_i2c_add_command8_to_buffer>
 80021b6:	0003      	movs	r3, r0
 80021b8:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 80021ba:	4b23      	ldr	r3, [pc, #140]	@ (8002248 <sht4x_measure_high_precision_ticks+0xc0>)
 80021bc:	7818      	ldrb	r0, [r3, #0]
 80021be:	197c      	adds	r4, r7, r5
 80021c0:	19bb      	adds	r3, r7, r6
 80021c2:	881a      	ldrh	r2, [r3, #0]
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	0019      	movs	r1, r3
 80021c8:	f7ff fe9f 	bl	8001f0a <sensirion_i2c_write_data>
 80021cc:	0003      	movs	r3, r0
 80021ce:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 80021d0:	197b      	adds	r3, r7, r5
 80021d2:	2200      	movs	r2, #0
 80021d4:	5e9b      	ldrsh	r3, [r3, r2]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <sht4x_measure_high_precision_ticks+0x5a>
        return local_error;
 80021da:	197b      	adds	r3, r7, r5
 80021dc:	2200      	movs	r2, #0
 80021de:	5e9b      	ldrsh	r3, [r3, r2]
 80021e0:	e02c      	b.n	800223c <sht4x_measure_high_precision_ticks+0xb4>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 80021e2:	4b1a      	ldr	r3, [pc, #104]	@ (800224c <sht4x_measure_high_precision_ticks+0xc4>)
 80021e4:	0018      	movs	r0, r3
 80021e6:	f7ff ff95 	bl	8002114 <sensirion_i2c_hal_sleep_usec>
    local_error = sensirion_i2c_read_data_inplace(_i2c_address, buffer_ptr, 4);
 80021ea:	4b17      	ldr	r3, [pc, #92]	@ (8002248 <sht4x_measure_high_precision_ticks+0xc0>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	2516      	movs	r5, #22
 80021f0:	197c      	adds	r4, r7, r5
 80021f2:	6939      	ldr	r1, [r7, #16]
 80021f4:	2204      	movs	r2, #4
 80021f6:	0018      	movs	r0, r3
 80021f8:	f7ff fea0 	bl	8001f3c <sensirion_i2c_read_data_inplace>
 80021fc:	0003      	movs	r3, r0
 80021fe:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8002200:	197b      	adds	r3, r7, r5
 8002202:	2200      	movs	r2, #0
 8002204:	5e9b      	ldrsh	r3, [r3, r2]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <sht4x_measure_high_precision_ticks+0x8a>
        return local_error;
 800220a:	197b      	adds	r3, r7, r5
 800220c:	2200      	movs	r2, #0
 800220e:	5e9b      	ldrsh	r3, [r3, r2]
 8002210:	e014      	b.n	800223c <sht4x_measure_high_precision_ticks+0xb4>
    }
    *temperature_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[0]);
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	0018      	movs	r0, r3
 8002216:	f7ff fdb7 	bl	8001d88 <sensirion_common_bytes_to_uint16_t>
 800221a:	0003      	movs	r3, r0
 800221c:	001a      	movs	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	801a      	strh	r2, [r3, #0]
    *humidity_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[2]);
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	3302      	adds	r3, #2
 8002226:	0018      	movs	r0, r3
 8002228:	f7ff fdae 	bl	8001d88 <sensirion_common_bytes_to_uint16_t>
 800222c:	0003      	movs	r3, r0
 800222e:	001a      	movs	r2, r3
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	801a      	strh	r2, [r3, #0]
    return local_error;
 8002234:	2316      	movs	r3, #22
 8002236:	18fb      	adds	r3, r7, r3
 8002238:	2200      	movs	r2, #0
 800223a:	5e9b      	ldrsh	r3, [r3, r2]
}
 800223c:	0018      	movs	r0, r3
 800223e:	46bd      	mov	sp, r7
 8002240:	b007      	add	sp, #28
 8002242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002244:	2000057c 	.word	0x2000057c
 8002248:	20000582 	.word	0x20000582
 800224c:	00002710 	.word	0x00002710

08002250 <sht4x_activate_highest_heater_power_long_ticks>:
    return local_error;
}

int16_t
sht4x_activate_highest_heater_power_long_ticks(uint16_t* temperature_ticks,
                                               uint16_t* humidity_ticks) {
 8002250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002252:	b087      	sub	sp, #28
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
    int16_t local_error = NO_ERROR;
 800225a:	2516      	movs	r5, #22
 800225c:	197b      	adds	r3, r7, r5
 800225e:	2200      	movs	r2, #0
 8002260:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 8002262:	4b2a      	ldr	r3, [pc, #168]	@ (800230c <sht4x_activate_highest_heater_power_long_ticks+0xbc>)
 8002264:	613b      	str	r3, [r7, #16]
    uint16_t local_offset = 0;
 8002266:	260e      	movs	r6, #14
 8002268:	19bb      	adds	r3, r7, r6
 800226a:	2200      	movs	r2, #0
 800226c:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0x39);
 800226e:	19bc      	adds	r4, r7, r6
 8002270:	19bb      	adds	r3, r7, r6
 8002272:	8819      	ldrh	r1, [r3, #0]
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	2239      	movs	r2, #57	@ 0x39
 8002278:	0018      	movs	r0, r3
 800227a:	f7ff fe29 	bl	8001ed0 <sensirion_i2c_add_command8_to_buffer>
 800227e:	0003      	movs	r3, r0
 8002280:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 8002282:	4b23      	ldr	r3, [pc, #140]	@ (8002310 <sht4x_activate_highest_heater_power_long_ticks+0xc0>)
 8002284:	7818      	ldrb	r0, [r3, #0]
 8002286:	197c      	adds	r4, r7, r5
 8002288:	19bb      	adds	r3, r7, r6
 800228a:	881a      	ldrh	r2, [r3, #0]
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	0019      	movs	r1, r3
 8002290:	f7ff fe3b 	bl	8001f0a <sensirion_i2c_write_data>
 8002294:	0003      	movs	r3, r0
 8002296:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8002298:	197b      	adds	r3, r7, r5
 800229a:	2200      	movs	r2, #0
 800229c:	5e9b      	ldrsh	r3, [r3, r2]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <sht4x_activate_highest_heater_power_long_ticks+0x5a>
        return local_error;
 80022a2:	197b      	adds	r3, r7, r5
 80022a4:	2200      	movs	r2, #0
 80022a6:	5e9b      	ldrsh	r3, [r3, r2]
 80022a8:	e02c      	b.n	8002304 <sht4x_activate_highest_heater_power_long_ticks+0xb4>
    }
    sensirion_i2c_hal_sleep_usec(1100 * 1000);
 80022aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002314 <sht4x_activate_highest_heater_power_long_ticks+0xc4>)
 80022ac:	0018      	movs	r0, r3
 80022ae:	f7ff ff31 	bl	8002114 <sensirion_i2c_hal_sleep_usec>
    local_error = sensirion_i2c_read_data_inplace(_i2c_address, buffer_ptr, 4);
 80022b2:	4b17      	ldr	r3, [pc, #92]	@ (8002310 <sht4x_activate_highest_heater_power_long_ticks+0xc0>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	2516      	movs	r5, #22
 80022b8:	197c      	adds	r4, r7, r5
 80022ba:	6939      	ldr	r1, [r7, #16]
 80022bc:	2204      	movs	r2, #4
 80022be:	0018      	movs	r0, r3
 80022c0:	f7ff fe3c 	bl	8001f3c <sensirion_i2c_read_data_inplace>
 80022c4:	0003      	movs	r3, r0
 80022c6:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 80022c8:	197b      	adds	r3, r7, r5
 80022ca:	2200      	movs	r2, #0
 80022cc:	5e9b      	ldrsh	r3, [r3, r2]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d003      	beq.n	80022da <sht4x_activate_highest_heater_power_long_ticks+0x8a>
        return local_error;
 80022d2:	197b      	adds	r3, r7, r5
 80022d4:	2200      	movs	r2, #0
 80022d6:	5e9b      	ldrsh	r3, [r3, r2]
 80022d8:	e014      	b.n	8002304 <sht4x_activate_highest_heater_power_long_ticks+0xb4>
    }
    *temperature_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[0]);
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	0018      	movs	r0, r3
 80022de:	f7ff fd53 	bl	8001d88 <sensirion_common_bytes_to_uint16_t>
 80022e2:	0003      	movs	r3, r0
 80022e4:	001a      	movs	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	801a      	strh	r2, [r3, #0]
    *humidity_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[2]);
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	3302      	adds	r3, #2
 80022ee:	0018      	movs	r0, r3
 80022f0:	f7ff fd4a 	bl	8001d88 <sensirion_common_bytes_to_uint16_t>
 80022f4:	0003      	movs	r3, r0
 80022f6:	001a      	movs	r2, r3
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	801a      	strh	r2, [r3, #0]
    return local_error;
 80022fc:	2316      	movs	r3, #22
 80022fe:	18fb      	adds	r3, r7, r3
 8002300:	2200      	movs	r2, #0
 8002302:	5e9b      	ldrsh	r3, [r3, r2]
}
 8002304:	0018      	movs	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	b007      	add	sp, #28
 800230a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800230c:	2000057c 	.word	0x2000057c
 8002310:	20000582 	.word	0x20000582
 8002314:	0010c8e0 	.word	0x0010c8e0

08002318 <sht4x_serial_number>:
    *temperature_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[0]);
    *humidity_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[2]);
    return local_error;
}

int16_t sht4x_serial_number(uint32_t* serial_number) {
 8002318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800231a:	b087      	sub	sp, #28
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
    int16_t local_error = NO_ERROR;
 8002320:	2516      	movs	r5, #22
 8002322:	197b      	adds	r3, r7, r5
 8002324:	2200      	movs	r2, #0
 8002326:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 8002328:	4b25      	ldr	r3, [pc, #148]	@ (80023c0 <sht4x_serial_number+0xa8>)
 800232a:	613b      	str	r3, [r7, #16]
    uint16_t local_offset = 0;
 800232c:	260e      	movs	r6, #14
 800232e:	19bb      	adds	r3, r7, r6
 8002330:	2200      	movs	r2, #0
 8002332:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0x89);
 8002334:	19bc      	adds	r4, r7, r6
 8002336:	19bb      	adds	r3, r7, r6
 8002338:	8819      	ldrh	r1, [r3, #0]
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	2289      	movs	r2, #137	@ 0x89
 800233e:	0018      	movs	r0, r3
 8002340:	f7ff fdc6 	bl	8001ed0 <sensirion_i2c_add_command8_to_buffer>
 8002344:	0003      	movs	r3, r0
 8002346:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 8002348:	4b1e      	ldr	r3, [pc, #120]	@ (80023c4 <sht4x_serial_number+0xac>)
 800234a:	7818      	ldrb	r0, [r3, #0]
 800234c:	197c      	adds	r4, r7, r5
 800234e:	19bb      	adds	r3, r7, r6
 8002350:	881a      	ldrh	r2, [r3, #0]
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	0019      	movs	r1, r3
 8002356:	f7ff fdd8 	bl	8001f0a <sensirion_i2c_write_data>
 800235a:	0003      	movs	r3, r0
 800235c:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 800235e:	197b      	adds	r3, r7, r5
 8002360:	2200      	movs	r2, #0
 8002362:	5e9b      	ldrsh	r3, [r3, r2]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d003      	beq.n	8002370 <sht4x_serial_number+0x58>
        return local_error;
 8002368:	197b      	adds	r3, r7, r5
 800236a:	2200      	movs	r2, #0
 800236c:	5e9b      	ldrsh	r3, [r3, r2]
 800236e:	e022      	b.n	80023b6 <sht4x_serial_number+0x9e>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 8002370:	4b15      	ldr	r3, [pc, #84]	@ (80023c8 <sht4x_serial_number+0xb0>)
 8002372:	0018      	movs	r0, r3
 8002374:	f7ff fece 	bl	8002114 <sensirion_i2c_hal_sleep_usec>
    local_error = sensirion_i2c_read_data_inplace(_i2c_address, buffer_ptr, 4);
 8002378:	4b12      	ldr	r3, [pc, #72]	@ (80023c4 <sht4x_serial_number+0xac>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2516      	movs	r5, #22
 800237e:	197c      	adds	r4, r7, r5
 8002380:	6939      	ldr	r1, [r7, #16]
 8002382:	2204      	movs	r2, #4
 8002384:	0018      	movs	r0, r3
 8002386:	f7ff fdd9 	bl	8001f3c <sensirion_i2c_read_data_inplace>
 800238a:	0003      	movs	r3, r0
 800238c:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 800238e:	197b      	adds	r3, r7, r5
 8002390:	2200      	movs	r2, #0
 8002392:	5e9b      	ldrsh	r3, [r3, r2]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d003      	beq.n	80023a0 <sht4x_serial_number+0x88>
        return local_error;
 8002398:	197b      	adds	r3, r7, r5
 800239a:	2200      	movs	r2, #0
 800239c:	5e9b      	ldrsh	r3, [r3, r2]
 800239e:	e00a      	b.n	80023b6 <sht4x_serial_number+0x9e>
    }
    *serial_number = sensirion_common_bytes_to_uint32_t(&buffer_ptr[0]);
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	0018      	movs	r0, r3
 80023a4:	f7ff fd04 	bl	8001db0 <sensirion_common_bytes_to_uint32_t>
 80023a8:	0002      	movs	r2, r0
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	601a      	str	r2, [r3, #0]
    return local_error;
 80023ae:	2316      	movs	r3, #22
 80023b0:	18fb      	adds	r3, r7, r3
 80023b2:	2200      	movs	r2, #0
 80023b4:	5e9b      	ldrsh	r3, [r3, r2]
}
 80023b6:	0018      	movs	r0, r3
 80023b8:	46bd      	mov	sp, r7
 80023ba:	b007      	add	sp, #28
 80023bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023be:	46c0      	nop			@ (mov r8, r8)
 80023c0:	2000057c 	.word	0x2000057c
 80023c4:	20000582 	.word	0x20000582
 80023c8:	00002710 	.word	0x00002710

080023cc <sht4x_soft_reset>:

int16_t sht4x_soft_reset() {
 80023cc:	b5b0      	push	{r4, r5, r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
    int16_t local_error = NO_ERROR;
 80023d2:	250e      	movs	r5, #14
 80023d4:	197b      	adds	r3, r7, r5
 80023d6:	2200      	movs	r2, #0
 80023d8:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 80023da:	4b17      	ldr	r3, [pc, #92]	@ (8002438 <sht4x_soft_reset+0x6c>)
 80023dc:	60bb      	str	r3, [r7, #8]
    uint16_t local_offset = 0;
 80023de:	1dbb      	adds	r3, r7, #6
 80023e0:	2200      	movs	r2, #0
 80023e2:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0x94);
 80023e4:	1dbc      	adds	r4, r7, #6
 80023e6:	1dbb      	adds	r3, r7, #6
 80023e8:	8819      	ldrh	r1, [r3, #0]
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	2294      	movs	r2, #148	@ 0x94
 80023ee:	0018      	movs	r0, r3
 80023f0:	f7ff fd6e 	bl	8001ed0 <sensirion_i2c_add_command8_to_buffer>
 80023f4:	0003      	movs	r3, r0
 80023f6:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 80023f8:	4b10      	ldr	r3, [pc, #64]	@ (800243c <sht4x_soft_reset+0x70>)
 80023fa:	7818      	ldrb	r0, [r3, #0]
 80023fc:	197c      	adds	r4, r7, r5
 80023fe:	1dbb      	adds	r3, r7, #6
 8002400:	881a      	ldrh	r2, [r3, #0]
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	0019      	movs	r1, r3
 8002406:	f7ff fd80 	bl	8001f0a <sensirion_i2c_write_data>
 800240a:	0003      	movs	r3, r0
 800240c:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 800240e:	197b      	adds	r3, r7, r5
 8002410:	2200      	movs	r2, #0
 8002412:	5e9b      	ldrsh	r3, [r3, r2]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d003      	beq.n	8002420 <sht4x_soft_reset+0x54>
        return local_error;
 8002418:	197b      	adds	r3, r7, r5
 800241a:	2200      	movs	r2, #0
 800241c:	5e9b      	ldrsh	r3, [r3, r2]
 800241e:	e007      	b.n	8002430 <sht4x_soft_reset+0x64>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 8002420:	4b07      	ldr	r3, [pc, #28]	@ (8002440 <sht4x_soft_reset+0x74>)
 8002422:	0018      	movs	r0, r3
 8002424:	f7ff fe76 	bl	8002114 <sensirion_i2c_hal_sleep_usec>
    return local_error;
 8002428:	230e      	movs	r3, #14
 800242a:	18fb      	adds	r3, r7, r3
 800242c:	2200      	movs	r2, #0
 800242e:	5e9b      	ldrsh	r3, [r3, r2]
}
 8002430:	0018      	movs	r0, r3
 8002432:	46bd      	mov	sp, r7
 8002434:	b004      	add	sp, #16
 8002436:	bdb0      	pop	{r4, r5, r7, pc}
 8002438:	2000057c 	.word	0x2000057c
 800243c:	20000582 	.word	0x20000582
 8002440:	00002710 	.word	0x00002710

08002444 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002444:	480d      	ldr	r0, [pc, #52]	@ (800247c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002446:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002448:	f7ff fa9c 	bl	8001984 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800244c:	480c      	ldr	r0, [pc, #48]	@ (8002480 <LoopForever+0x6>)
  ldr r1, =_edata
 800244e:	490d      	ldr	r1, [pc, #52]	@ (8002484 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002450:	4a0d      	ldr	r2, [pc, #52]	@ (8002488 <LoopForever+0xe>)
  movs r3, #0
 8002452:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002454:	e002      	b.n	800245c <LoopCopyDataInit>

08002456 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002456:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002458:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800245a:	3304      	adds	r3, #4

0800245c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800245c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800245e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002460:	d3f9      	bcc.n	8002456 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002462:	4a0a      	ldr	r2, [pc, #40]	@ (800248c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002464:	4c0a      	ldr	r4, [pc, #40]	@ (8002490 <LoopForever+0x16>)
  movs r3, #0
 8002466:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002468:	e001      	b.n	800246e <LoopFillZerobss>

0800246a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800246a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800246c:	3204      	adds	r2, #4

0800246e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800246e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002470:	d3fb      	bcc.n	800246a <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8002472:	f002 ff5f 	bl	8005334 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002476:	f7fe f8dd 	bl	8000634 <main>

0800247a <LoopForever>:

LoopForever:
    b LoopForever
 800247a:	e7fe      	b.n	800247a <LoopForever>
   ldr   r0, =_estack
 800247c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8002480:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002484:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002488:	08005fec 	.word	0x08005fec
  ldr r2, =_sbss
 800248c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002490:	200006d0 	.word	0x200006d0

08002494 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002494:	e7fe      	b.n	8002494 <ADC1_COMP_IRQHandler>
	...

08002498 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800249e:	1dfb      	adds	r3, r7, #7
 80024a0:	2200      	movs	r2, #0
 80024a2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80024a4:	4b0b      	ldr	r3, [pc, #44]	@ (80024d4 <HAL_Init+0x3c>)
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	4b0a      	ldr	r3, [pc, #40]	@ (80024d4 <HAL_Init+0x3c>)
 80024aa:	2140      	movs	r1, #64	@ 0x40
 80024ac:	430a      	orrs	r2, r1
 80024ae:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024b0:	2000      	movs	r0, #0
 80024b2:	f000 f811 	bl	80024d8 <HAL_InitTick>
 80024b6:	1e03      	subs	r3, r0, #0
 80024b8:	d003      	beq.n	80024c2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80024ba:	1dfb      	adds	r3, r7, #7
 80024bc:	2201      	movs	r2, #1
 80024be:	701a      	strb	r2, [r3, #0]
 80024c0:	e001      	b.n	80024c6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024c2:	f7ff f969 	bl	8001798 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024c6:	1dfb      	adds	r3, r7, #7
 80024c8:	781b      	ldrb	r3, [r3, #0]
}
 80024ca:	0018      	movs	r0, r3
 80024cc:	46bd      	mov	sp, r7
 80024ce:	b002      	add	sp, #8
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	46c0      	nop			@ (mov r8, r8)
 80024d4:	40022000 	.word	0x40022000

080024d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d8:	b590      	push	{r4, r7, lr}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024e0:	4b14      	ldr	r3, [pc, #80]	@ (8002534 <HAL_InitTick+0x5c>)
 80024e2:	681c      	ldr	r4, [r3, #0]
 80024e4:	4b14      	ldr	r3, [pc, #80]	@ (8002538 <HAL_InitTick+0x60>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	0019      	movs	r1, r3
 80024ea:	23fa      	movs	r3, #250	@ 0xfa
 80024ec:	0098      	lsls	r0, r3, #2
 80024ee:	f7fd fe15 	bl	800011c <__udivsi3>
 80024f2:	0003      	movs	r3, r0
 80024f4:	0019      	movs	r1, r3
 80024f6:	0020      	movs	r0, r4
 80024f8:	f7fd fe10 	bl	800011c <__udivsi3>
 80024fc:	0003      	movs	r3, r0
 80024fe:	0018      	movs	r0, r3
 8002500:	f000 f937 	bl	8002772 <HAL_SYSTICK_Config>
 8002504:	1e03      	subs	r3, r0, #0
 8002506:	d001      	beq.n	800250c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e00f      	b.n	800252c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b03      	cmp	r3, #3
 8002510:	d80b      	bhi.n	800252a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	2301      	movs	r3, #1
 8002516:	425b      	negs	r3, r3
 8002518:	2200      	movs	r2, #0
 800251a:	0018      	movs	r0, r3
 800251c:	f000 f904 	bl	8002728 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002520:	4b06      	ldr	r3, [pc, #24]	@ (800253c <HAL_InitTick+0x64>)
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002526:	2300      	movs	r3, #0
 8002528:	e000      	b.n	800252c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
}
 800252c:	0018      	movs	r0, r3
 800252e:	46bd      	mov	sp, r7
 8002530:	b003      	add	sp, #12
 8002532:	bd90      	pop	{r4, r7, pc}
 8002534:	20000000 	.word	0x20000000
 8002538:	20000008 	.word	0x20000008
 800253c:	20000004 	.word	0x20000004

08002540 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002544:	4b05      	ldr	r3, [pc, #20]	@ (800255c <HAL_IncTick+0x1c>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	001a      	movs	r2, r3
 800254a:	4b05      	ldr	r3, [pc, #20]	@ (8002560 <HAL_IncTick+0x20>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	18d2      	adds	r2, r2, r3
 8002550:	4b03      	ldr	r3, [pc, #12]	@ (8002560 <HAL_IncTick+0x20>)
 8002552:	601a      	str	r2, [r3, #0]
}
 8002554:	46c0      	nop			@ (mov r8, r8)
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	46c0      	nop			@ (mov r8, r8)
 800255c:	20000008 	.word	0x20000008
 8002560:	20000584 	.word	0x20000584

08002564 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  return uwTick;
 8002568:	4b02      	ldr	r3, [pc, #8]	@ (8002574 <HAL_GetTick+0x10>)
 800256a:	681b      	ldr	r3, [r3, #0]
}
 800256c:	0018      	movs	r0, r3
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	46c0      	nop			@ (mov r8, r8)
 8002574:	20000584 	.word	0x20000584

08002578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002580:	f7ff fff0 	bl	8002564 <HAL_GetTick>
 8002584:	0003      	movs	r3, r0
 8002586:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	3301      	adds	r3, #1
 8002590:	d005      	beq.n	800259e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002592:	4b0a      	ldr	r3, [pc, #40]	@ (80025bc <HAL_Delay+0x44>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	001a      	movs	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	189b      	adds	r3, r3, r2
 800259c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800259e:	46c0      	nop			@ (mov r8, r8)
 80025a0:	f7ff ffe0 	bl	8002564 <HAL_GetTick>
 80025a4:	0002      	movs	r2, r0
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d8f7      	bhi.n	80025a0 <HAL_Delay+0x28>
  {
  }
}
 80025b0:	46c0      	nop			@ (mov r8, r8)
 80025b2:	46c0      	nop			@ (mov r8, r8)
 80025b4:	46bd      	mov	sp, r7
 80025b6:	b004      	add	sp, #16
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	46c0      	nop			@ (mov r8, r8)
 80025bc:	20000008 	.word	0x20000008

080025c0 <HAL_GetHalVersion>:
/**
  * @brief Returns the HAL revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  return __STM32L0xx_HAL_VERSION;
 80025c4:	4b01      	ldr	r3, [pc, #4]	@ (80025cc <HAL_GetHalVersion+0xc>)
}
 80025c6:	0018      	movs	r0, r3
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	010a0700 	.word	0x010a0700

080025d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	0002      	movs	r2, r0
 80025d8:	1dfb      	adds	r3, r7, #7
 80025da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80025dc:	1dfb      	adds	r3, r7, #7
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80025e2:	d809      	bhi.n	80025f8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025e4:	1dfb      	adds	r3, r7, #7
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	001a      	movs	r2, r3
 80025ea:	231f      	movs	r3, #31
 80025ec:	401a      	ands	r2, r3
 80025ee:	4b04      	ldr	r3, [pc, #16]	@ (8002600 <__NVIC_EnableIRQ+0x30>)
 80025f0:	2101      	movs	r1, #1
 80025f2:	4091      	lsls	r1, r2
 80025f4:	000a      	movs	r2, r1
 80025f6:	601a      	str	r2, [r3, #0]
  }
}
 80025f8:	46c0      	nop			@ (mov r8, r8)
 80025fa:	46bd      	mov	sp, r7
 80025fc:	b002      	add	sp, #8
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	e000e100 	.word	0xe000e100

08002604 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002604:	b590      	push	{r4, r7, lr}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	0002      	movs	r2, r0
 800260c:	6039      	str	r1, [r7, #0]
 800260e:	1dfb      	adds	r3, r7, #7
 8002610:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002612:	1dfb      	adds	r3, r7, #7
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	2b7f      	cmp	r3, #127	@ 0x7f
 8002618:	d828      	bhi.n	800266c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800261a:	4a2f      	ldr	r2, [pc, #188]	@ (80026d8 <__NVIC_SetPriority+0xd4>)
 800261c:	1dfb      	adds	r3, r7, #7
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	b25b      	sxtb	r3, r3
 8002622:	089b      	lsrs	r3, r3, #2
 8002624:	33c0      	adds	r3, #192	@ 0xc0
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	589b      	ldr	r3, [r3, r2]
 800262a:	1dfa      	adds	r2, r7, #7
 800262c:	7812      	ldrb	r2, [r2, #0]
 800262e:	0011      	movs	r1, r2
 8002630:	2203      	movs	r2, #3
 8002632:	400a      	ands	r2, r1
 8002634:	00d2      	lsls	r2, r2, #3
 8002636:	21ff      	movs	r1, #255	@ 0xff
 8002638:	4091      	lsls	r1, r2
 800263a:	000a      	movs	r2, r1
 800263c:	43d2      	mvns	r2, r2
 800263e:	401a      	ands	r2, r3
 8002640:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	019b      	lsls	r3, r3, #6
 8002646:	22ff      	movs	r2, #255	@ 0xff
 8002648:	401a      	ands	r2, r3
 800264a:	1dfb      	adds	r3, r7, #7
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	0018      	movs	r0, r3
 8002650:	2303      	movs	r3, #3
 8002652:	4003      	ands	r3, r0
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002658:	481f      	ldr	r0, [pc, #124]	@ (80026d8 <__NVIC_SetPriority+0xd4>)
 800265a:	1dfb      	adds	r3, r7, #7
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	b25b      	sxtb	r3, r3
 8002660:	089b      	lsrs	r3, r3, #2
 8002662:	430a      	orrs	r2, r1
 8002664:	33c0      	adds	r3, #192	@ 0xc0
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800266a:	e031      	b.n	80026d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800266c:	4a1b      	ldr	r2, [pc, #108]	@ (80026dc <__NVIC_SetPriority+0xd8>)
 800266e:	1dfb      	adds	r3, r7, #7
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	0019      	movs	r1, r3
 8002674:	230f      	movs	r3, #15
 8002676:	400b      	ands	r3, r1
 8002678:	3b08      	subs	r3, #8
 800267a:	089b      	lsrs	r3, r3, #2
 800267c:	3306      	adds	r3, #6
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	18d3      	adds	r3, r2, r3
 8002682:	3304      	adds	r3, #4
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	1dfa      	adds	r2, r7, #7
 8002688:	7812      	ldrb	r2, [r2, #0]
 800268a:	0011      	movs	r1, r2
 800268c:	2203      	movs	r2, #3
 800268e:	400a      	ands	r2, r1
 8002690:	00d2      	lsls	r2, r2, #3
 8002692:	21ff      	movs	r1, #255	@ 0xff
 8002694:	4091      	lsls	r1, r2
 8002696:	000a      	movs	r2, r1
 8002698:	43d2      	mvns	r2, r2
 800269a:	401a      	ands	r2, r3
 800269c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	019b      	lsls	r3, r3, #6
 80026a2:	22ff      	movs	r2, #255	@ 0xff
 80026a4:	401a      	ands	r2, r3
 80026a6:	1dfb      	adds	r3, r7, #7
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	0018      	movs	r0, r3
 80026ac:	2303      	movs	r3, #3
 80026ae:	4003      	ands	r3, r0
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80026b4:	4809      	ldr	r0, [pc, #36]	@ (80026dc <__NVIC_SetPriority+0xd8>)
 80026b6:	1dfb      	adds	r3, r7, #7
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	001c      	movs	r4, r3
 80026bc:	230f      	movs	r3, #15
 80026be:	4023      	ands	r3, r4
 80026c0:	3b08      	subs	r3, #8
 80026c2:	089b      	lsrs	r3, r3, #2
 80026c4:	430a      	orrs	r2, r1
 80026c6:	3306      	adds	r3, #6
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	18c3      	adds	r3, r0, r3
 80026cc:	3304      	adds	r3, #4
 80026ce:	601a      	str	r2, [r3, #0]
}
 80026d0:	46c0      	nop			@ (mov r8, r8)
 80026d2:	46bd      	mov	sp, r7
 80026d4:	b003      	add	sp, #12
 80026d6:	bd90      	pop	{r4, r7, pc}
 80026d8:	e000e100 	.word	0xe000e100
 80026dc:	e000ed00 	.word	0xe000ed00

080026e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	1e5a      	subs	r2, r3, #1
 80026ec:	2380      	movs	r3, #128	@ 0x80
 80026ee:	045b      	lsls	r3, r3, #17
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d301      	bcc.n	80026f8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026f4:	2301      	movs	r3, #1
 80026f6:	e010      	b.n	800271a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002724 <SysTick_Config+0x44>)
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	3a01      	subs	r2, #1
 80026fe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002700:	2301      	movs	r3, #1
 8002702:	425b      	negs	r3, r3
 8002704:	2103      	movs	r1, #3
 8002706:	0018      	movs	r0, r3
 8002708:	f7ff ff7c 	bl	8002604 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800270c:	4b05      	ldr	r3, [pc, #20]	@ (8002724 <SysTick_Config+0x44>)
 800270e:	2200      	movs	r2, #0
 8002710:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002712:	4b04      	ldr	r3, [pc, #16]	@ (8002724 <SysTick_Config+0x44>)
 8002714:	2207      	movs	r2, #7
 8002716:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002718:	2300      	movs	r3, #0
}
 800271a:	0018      	movs	r0, r3
 800271c:	46bd      	mov	sp, r7
 800271e:	b002      	add	sp, #8
 8002720:	bd80      	pop	{r7, pc}
 8002722:	46c0      	nop			@ (mov r8, r8)
 8002724:	e000e010 	.word	0xe000e010

08002728 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	60b9      	str	r1, [r7, #8]
 8002730:	607a      	str	r2, [r7, #4]
 8002732:	210f      	movs	r1, #15
 8002734:	187b      	adds	r3, r7, r1
 8002736:	1c02      	adds	r2, r0, #0
 8002738:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800273a:	68ba      	ldr	r2, [r7, #8]
 800273c:	187b      	adds	r3, r7, r1
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	b25b      	sxtb	r3, r3
 8002742:	0011      	movs	r1, r2
 8002744:	0018      	movs	r0, r3
 8002746:	f7ff ff5d 	bl	8002604 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800274a:	46c0      	nop			@ (mov r8, r8)
 800274c:	46bd      	mov	sp, r7
 800274e:	b004      	add	sp, #16
 8002750:	bd80      	pop	{r7, pc}

08002752 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002752:	b580      	push	{r7, lr}
 8002754:	b082      	sub	sp, #8
 8002756:	af00      	add	r7, sp, #0
 8002758:	0002      	movs	r2, r0
 800275a:	1dfb      	adds	r3, r7, #7
 800275c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800275e:	1dfb      	adds	r3, r7, #7
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	b25b      	sxtb	r3, r3
 8002764:	0018      	movs	r0, r3
 8002766:	f7ff ff33 	bl	80025d0 <__NVIC_EnableIRQ>
}
 800276a:	46c0      	nop			@ (mov r8, r8)
 800276c:	46bd      	mov	sp, r7
 800276e:	b002      	add	sp, #8
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b082      	sub	sp, #8
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	0018      	movs	r0, r3
 800277e:	f7ff ffaf 	bl	80026e0 <SysTick_Config>
 8002782:	0003      	movs	r3, r0
}
 8002784:	0018      	movs	r0, r3
 8002786:	46bd      	mov	sp, r7
 8002788:	b002      	add	sp, #8
 800278a:	bd80      	pop	{r7, pc}

0800278c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800279a:	2300      	movs	r3, #0
 800279c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800279e:	2300      	movs	r3, #0
 80027a0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80027a2:	e155      	b.n	8002a50 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2101      	movs	r1, #1
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	4091      	lsls	r1, r2
 80027ae:	000a      	movs	r2, r1
 80027b0:	4013      	ands	r3, r2
 80027b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d100      	bne.n	80027bc <HAL_GPIO_Init+0x30>
 80027ba:	e146      	b.n	8002a4a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2203      	movs	r2, #3
 80027c2:	4013      	ands	r3, r2
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d005      	beq.n	80027d4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	2203      	movs	r2, #3
 80027ce:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80027d0:	2b02      	cmp	r3, #2
 80027d2:	d130      	bne.n	8002836 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	2203      	movs	r2, #3
 80027e0:	409a      	lsls	r2, r3
 80027e2:	0013      	movs	r3, r2
 80027e4:	43da      	mvns	r2, r3
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	4013      	ands	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	68da      	ldr	r2, [r3, #12]
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	409a      	lsls	r2, r3
 80027f6:	0013      	movs	r3, r2
 80027f8:	693a      	ldr	r2, [r7, #16]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	693a      	ldr	r2, [r7, #16]
 8002802:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800280a:	2201      	movs	r2, #1
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	409a      	lsls	r2, r3
 8002810:	0013      	movs	r3, r2
 8002812:	43da      	mvns	r2, r3
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	4013      	ands	r3, r2
 8002818:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	091b      	lsrs	r3, r3, #4
 8002820:	2201      	movs	r2, #1
 8002822:	401a      	ands	r2, r3
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	409a      	lsls	r2, r3
 8002828:	0013      	movs	r3, r2
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	4313      	orrs	r3, r2
 800282e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	693a      	ldr	r2, [r7, #16]
 8002834:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	2203      	movs	r2, #3
 800283c:	4013      	ands	r3, r2
 800283e:	2b03      	cmp	r3, #3
 8002840:	d017      	beq.n	8002872 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	2203      	movs	r2, #3
 800284e:	409a      	lsls	r2, r3
 8002850:	0013      	movs	r3, r2
 8002852:	43da      	mvns	r2, r3
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	4013      	ands	r3, r2
 8002858:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	689a      	ldr	r2, [r3, #8]
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	409a      	lsls	r2, r3
 8002864:	0013      	movs	r3, r2
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	4313      	orrs	r3, r2
 800286a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	2203      	movs	r2, #3
 8002878:	4013      	ands	r3, r2
 800287a:	2b02      	cmp	r3, #2
 800287c:	d123      	bne.n	80028c6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	08da      	lsrs	r2, r3, #3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	3208      	adds	r2, #8
 8002886:	0092      	lsls	r2, r2, #2
 8002888:	58d3      	ldr	r3, [r2, r3]
 800288a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	2207      	movs	r2, #7
 8002890:	4013      	ands	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	220f      	movs	r2, #15
 8002896:	409a      	lsls	r2, r3
 8002898:	0013      	movs	r3, r2
 800289a:	43da      	mvns	r2, r3
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	4013      	ands	r3, r2
 80028a0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	691a      	ldr	r2, [r3, #16]
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	2107      	movs	r1, #7
 80028aa:	400b      	ands	r3, r1
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	409a      	lsls	r2, r3
 80028b0:	0013      	movs	r3, r2
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	08da      	lsrs	r2, r3, #3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3208      	adds	r2, #8
 80028c0:	0092      	lsls	r2, r2, #2
 80028c2:	6939      	ldr	r1, [r7, #16]
 80028c4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	2203      	movs	r2, #3
 80028d2:	409a      	lsls	r2, r3
 80028d4:	0013      	movs	r3, r2
 80028d6:	43da      	mvns	r2, r3
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	4013      	ands	r3, r2
 80028dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2203      	movs	r2, #3
 80028e4:	401a      	ands	r2, r3
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	409a      	lsls	r2, r3
 80028ec:	0013      	movs	r3, r2
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	23c0      	movs	r3, #192	@ 0xc0
 8002900:	029b      	lsls	r3, r3, #10
 8002902:	4013      	ands	r3, r2
 8002904:	d100      	bne.n	8002908 <HAL_GPIO_Init+0x17c>
 8002906:	e0a0      	b.n	8002a4a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002908:	4b57      	ldr	r3, [pc, #348]	@ (8002a68 <HAL_GPIO_Init+0x2dc>)
 800290a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800290c:	4b56      	ldr	r3, [pc, #344]	@ (8002a68 <HAL_GPIO_Init+0x2dc>)
 800290e:	2101      	movs	r1, #1
 8002910:	430a      	orrs	r2, r1
 8002912:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002914:	4a55      	ldr	r2, [pc, #340]	@ (8002a6c <HAL_GPIO_Init+0x2e0>)
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	089b      	lsrs	r3, r3, #2
 800291a:	3302      	adds	r3, #2
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	589b      	ldr	r3, [r3, r2]
 8002920:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2203      	movs	r2, #3
 8002926:	4013      	ands	r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	220f      	movs	r2, #15
 800292c:	409a      	lsls	r2, r3
 800292e:	0013      	movs	r3, r2
 8002930:	43da      	mvns	r2, r3
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	4013      	ands	r3, r2
 8002936:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	23a0      	movs	r3, #160	@ 0xa0
 800293c:	05db      	lsls	r3, r3, #23
 800293e:	429a      	cmp	r2, r3
 8002940:	d01f      	beq.n	8002982 <HAL_GPIO_Init+0x1f6>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a4a      	ldr	r2, [pc, #296]	@ (8002a70 <HAL_GPIO_Init+0x2e4>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d019      	beq.n	800297e <HAL_GPIO_Init+0x1f2>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a49      	ldr	r2, [pc, #292]	@ (8002a74 <HAL_GPIO_Init+0x2e8>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d013      	beq.n	800297a <HAL_GPIO_Init+0x1ee>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a48      	ldr	r2, [pc, #288]	@ (8002a78 <HAL_GPIO_Init+0x2ec>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d00d      	beq.n	8002976 <HAL_GPIO_Init+0x1ea>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4a47      	ldr	r2, [pc, #284]	@ (8002a7c <HAL_GPIO_Init+0x2f0>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d007      	beq.n	8002972 <HAL_GPIO_Init+0x1e6>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a46      	ldr	r2, [pc, #280]	@ (8002a80 <HAL_GPIO_Init+0x2f4>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d101      	bne.n	800296e <HAL_GPIO_Init+0x1e2>
 800296a:	2305      	movs	r3, #5
 800296c:	e00a      	b.n	8002984 <HAL_GPIO_Init+0x1f8>
 800296e:	2306      	movs	r3, #6
 8002970:	e008      	b.n	8002984 <HAL_GPIO_Init+0x1f8>
 8002972:	2304      	movs	r3, #4
 8002974:	e006      	b.n	8002984 <HAL_GPIO_Init+0x1f8>
 8002976:	2303      	movs	r3, #3
 8002978:	e004      	b.n	8002984 <HAL_GPIO_Init+0x1f8>
 800297a:	2302      	movs	r3, #2
 800297c:	e002      	b.n	8002984 <HAL_GPIO_Init+0x1f8>
 800297e:	2301      	movs	r3, #1
 8002980:	e000      	b.n	8002984 <HAL_GPIO_Init+0x1f8>
 8002982:	2300      	movs	r3, #0
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	2103      	movs	r1, #3
 8002988:	400a      	ands	r2, r1
 800298a:	0092      	lsls	r2, r2, #2
 800298c:	4093      	lsls	r3, r2
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	4313      	orrs	r3, r2
 8002992:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002994:	4935      	ldr	r1, [pc, #212]	@ (8002a6c <HAL_GPIO_Init+0x2e0>)
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	089b      	lsrs	r3, r3, #2
 800299a:	3302      	adds	r3, #2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	693a      	ldr	r2, [r7, #16]
 80029a0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029a2:	4b38      	ldr	r3, [pc, #224]	@ (8002a84 <HAL_GPIO_Init+0x2f8>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	43da      	mvns	r2, r3
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	4013      	ands	r3, r2
 80029b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685a      	ldr	r2, [r3, #4]
 80029b6:	2380      	movs	r3, #128	@ 0x80
 80029b8:	035b      	lsls	r3, r3, #13
 80029ba:	4013      	ands	r3, r2
 80029bc:	d003      	beq.n	80029c6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80029be:	693a      	ldr	r2, [r7, #16]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80029c6:	4b2f      	ldr	r3, [pc, #188]	@ (8002a84 <HAL_GPIO_Init+0x2f8>)
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80029cc:	4b2d      	ldr	r3, [pc, #180]	@ (8002a84 <HAL_GPIO_Init+0x2f8>)
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	43da      	mvns	r2, r3
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	4013      	ands	r3, r2
 80029da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685a      	ldr	r2, [r3, #4]
 80029e0:	2380      	movs	r3, #128	@ 0x80
 80029e2:	039b      	lsls	r3, r3, #14
 80029e4:	4013      	ands	r3, r2
 80029e6:	d003      	beq.n	80029f0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80029f0:	4b24      	ldr	r3, [pc, #144]	@ (8002a84 <HAL_GPIO_Init+0x2f8>)
 80029f2:	693a      	ldr	r2, [r7, #16]
 80029f4:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80029f6:	4b23      	ldr	r3, [pc, #140]	@ (8002a84 <HAL_GPIO_Init+0x2f8>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	43da      	mvns	r2, r3
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	4013      	ands	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	2380      	movs	r3, #128	@ 0x80
 8002a0c:	029b      	lsls	r3, r3, #10
 8002a0e:	4013      	ands	r3, r2
 8002a10:	d003      	beq.n	8002a1a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002a84 <HAL_GPIO_Init+0x2f8>)
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a20:	4b18      	ldr	r3, [pc, #96]	@ (8002a84 <HAL_GPIO_Init+0x2f8>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	43da      	mvns	r2, r3
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	2380      	movs	r3, #128	@ 0x80
 8002a36:	025b      	lsls	r3, r3, #9
 8002a38:	4013      	ands	r3, r2
 8002a3a:	d003      	beq.n	8002a44 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002a3c:	693a      	ldr	r2, [r7, #16]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002a44:	4b0f      	ldr	r3, [pc, #60]	@ (8002a84 <HAL_GPIO_Init+0x2f8>)
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	40da      	lsrs	r2, r3
 8002a58:	1e13      	subs	r3, r2, #0
 8002a5a:	d000      	beq.n	8002a5e <HAL_GPIO_Init+0x2d2>
 8002a5c:	e6a2      	b.n	80027a4 <HAL_GPIO_Init+0x18>
  }
}
 8002a5e:	46c0      	nop			@ (mov r8, r8)
 8002a60:	46c0      	nop			@ (mov r8, r8)
 8002a62:	46bd      	mov	sp, r7
 8002a64:	b006      	add	sp, #24
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	40010000 	.word	0x40010000
 8002a70:	50000400 	.word	0x50000400
 8002a74:	50000800 	.word	0x50000800
 8002a78:	50000c00 	.word	0x50000c00
 8002a7c:	50001000 	.word	0x50001000
 8002a80:	50001c00 	.word	0x50001c00
 8002a84:	40010400 	.word	0x40010400

08002a88 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	0008      	movs	r0, r1
 8002a92:	0011      	movs	r1, r2
 8002a94:	1cbb      	adds	r3, r7, #2
 8002a96:	1c02      	adds	r2, r0, #0
 8002a98:	801a      	strh	r2, [r3, #0]
 8002a9a:	1c7b      	adds	r3, r7, #1
 8002a9c:	1c0a      	adds	r2, r1, #0
 8002a9e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002aa0:	1c7b      	adds	r3, r7, #1
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d004      	beq.n	8002ab2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002aa8:	1cbb      	adds	r3, r7, #2
 8002aaa:	881a      	ldrh	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002ab0:	e003      	b.n	8002aba <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002ab2:	1cbb      	adds	r3, r7, #2
 8002ab4:	881a      	ldrh	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002aba:	46c0      	nop			@ (mov r8, r8)
 8002abc:	46bd      	mov	sp, r7
 8002abe:	b002      	add	sp, #8
 8002ac0:	bd80      	pop	{r7, pc}
	...

08002ac4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	0002      	movs	r2, r0
 8002acc:	1dbb      	adds	r3, r7, #6
 8002ace:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ad0:	4b09      	ldr	r3, [pc, #36]	@ (8002af8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002ad2:	695b      	ldr	r3, [r3, #20]
 8002ad4:	1dba      	adds	r2, r7, #6
 8002ad6:	8812      	ldrh	r2, [r2, #0]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	d008      	beq.n	8002aee <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002adc:	4b06      	ldr	r3, [pc, #24]	@ (8002af8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002ade:	1dba      	adds	r2, r7, #6
 8002ae0:	8812      	ldrh	r2, [r2, #0]
 8002ae2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ae4:	1dbb      	adds	r3, r7, #6
 8002ae6:	881b      	ldrh	r3, [r3, #0]
 8002ae8:	0018      	movs	r0, r3
 8002aea:	f7fe f99d 	bl	8000e28 <HAL_GPIO_EXTI_Callback>
  }
}
 8002aee:	46c0      	nop			@ (mov r8, r8)
 8002af0:	46bd      	mov	sp, r7
 8002af2:	b002      	add	sp, #8
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	46c0      	nop			@ (mov r8, r8)
 8002af8:	40010400 	.word	0x40010400

08002afc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e08f      	b.n	8002c2e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2241      	movs	r2, #65	@ 0x41
 8002b12:	5c9b      	ldrb	r3, [r3, r2]
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d107      	bne.n	8002b2a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2240      	movs	r2, #64	@ 0x40
 8002b1e:	2100      	movs	r1, #0
 8002b20:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	0018      	movs	r0, r3
 8002b26:	f7fe fe4b 	bl	80017c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2241      	movs	r2, #65	@ 0x41
 8002b2e:	2124      	movs	r1, #36	@ 0x24
 8002b30:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2101      	movs	r1, #1
 8002b3e:	438a      	bics	r2, r1
 8002b40:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685a      	ldr	r2, [r3, #4]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	493b      	ldr	r1, [pc, #236]	@ (8002c38 <HAL_I2C_Init+0x13c>)
 8002b4c:	400a      	ands	r2, r1
 8002b4e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689a      	ldr	r2, [r3, #8]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4938      	ldr	r1, [pc, #224]	@ (8002c3c <HAL_I2C_Init+0x140>)
 8002b5c:	400a      	ands	r2, r1
 8002b5e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d108      	bne.n	8002b7a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2180      	movs	r1, #128	@ 0x80
 8002b72:	0209      	lsls	r1, r1, #8
 8002b74:	430a      	orrs	r2, r1
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	e007      	b.n	8002b8a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	689a      	ldr	r2, [r3, #8]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2184      	movs	r1, #132	@ 0x84
 8002b84:	0209      	lsls	r1, r1, #8
 8002b86:	430a      	orrs	r2, r1
 8002b88:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d109      	bne.n	8002ba6 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2180      	movs	r1, #128	@ 0x80
 8002b9e:	0109      	lsls	r1, r1, #4
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	605a      	str	r2, [r3, #4]
 8002ba4:	e007      	b.n	8002bb6 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	685a      	ldr	r2, [r3, #4]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4923      	ldr	r1, [pc, #140]	@ (8002c40 <HAL_I2C_Init+0x144>)
 8002bb2:	400a      	ands	r2, r1
 8002bb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4920      	ldr	r1, [pc, #128]	@ (8002c44 <HAL_I2C_Init+0x148>)
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	68da      	ldr	r2, [r3, #12]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	491a      	ldr	r1, [pc, #104]	@ (8002c3c <HAL_I2C_Init+0x140>)
 8002bd2:	400a      	ands	r2, r1
 8002bd4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	691a      	ldr	r2, [r3, #16]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	431a      	orrs	r2, r3
 8002be0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	69d9      	ldr	r1, [r3, #28]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a1a      	ldr	r2, [r3, #32]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2241      	movs	r2, #65	@ 0x41
 8002c1a:	2120      	movs	r1, #32
 8002c1c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2242      	movs	r2, #66	@ 0x42
 8002c28:	2100      	movs	r1, #0
 8002c2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	0018      	movs	r0, r3
 8002c30:	46bd      	mov	sp, r7
 8002c32:	b002      	add	sp, #8
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	46c0      	nop			@ (mov r8, r8)
 8002c38:	f0ffffff 	.word	0xf0ffffff
 8002c3c:	ffff7fff 	.word	0xffff7fff
 8002c40:	fffff7ff 	.word	0xfffff7ff
 8002c44:	02008000 	.word	0x02008000

08002c48 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002c48:	b590      	push	{r4, r7, lr}
 8002c4a:	b089      	sub	sp, #36	@ 0x24
 8002c4c:	af02      	add	r7, sp, #8
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	0008      	movs	r0, r1
 8002c52:	607a      	str	r2, [r7, #4]
 8002c54:	0019      	movs	r1, r3
 8002c56:	230a      	movs	r3, #10
 8002c58:	18fb      	adds	r3, r7, r3
 8002c5a:	1c02      	adds	r2, r0, #0
 8002c5c:	801a      	strh	r2, [r3, #0]
 8002c5e:	2308      	movs	r3, #8
 8002c60:	18fb      	adds	r3, r7, r3
 8002c62:	1c0a      	adds	r2, r1, #0
 8002c64:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2241      	movs	r2, #65	@ 0x41
 8002c6a:	5c9b      	ldrb	r3, [r3, r2]
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b20      	cmp	r3, #32
 8002c70:	d000      	beq.n	8002c74 <HAL_I2C_Master_Transmit+0x2c>
 8002c72:	e10a      	b.n	8002e8a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2240      	movs	r2, #64	@ 0x40
 8002c78:	5c9b      	ldrb	r3, [r3, r2]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d101      	bne.n	8002c82 <HAL_I2C_Master_Transmit+0x3a>
 8002c7e:	2302      	movs	r3, #2
 8002c80:	e104      	b.n	8002e8c <HAL_I2C_Master_Transmit+0x244>
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2240      	movs	r2, #64	@ 0x40
 8002c86:	2101      	movs	r1, #1
 8002c88:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002c8a:	f7ff fc6b 	bl	8002564 <HAL_GetTick>
 8002c8e:	0003      	movs	r3, r0
 8002c90:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c92:	2380      	movs	r3, #128	@ 0x80
 8002c94:	0219      	lsls	r1, r3, #8
 8002c96:	68f8      	ldr	r0, [r7, #12]
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	2319      	movs	r3, #25
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f000 fb22 	bl	80032e8 <I2C_WaitOnFlagUntilTimeout>
 8002ca4:	1e03      	subs	r3, r0, #0
 8002ca6:	d001      	beq.n	8002cac <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e0ef      	b.n	8002e8c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2241      	movs	r2, #65	@ 0x41
 8002cb0:	2121      	movs	r1, #33	@ 0x21
 8002cb2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2242      	movs	r2, #66	@ 0x42
 8002cb8:	2110      	movs	r1, #16
 8002cba:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	2208      	movs	r2, #8
 8002ccc:	18ba      	adds	r2, r7, r2
 8002cce:	8812      	ldrh	r2, [r2, #0]
 8002cd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	2bff      	cmp	r3, #255	@ 0xff
 8002ce0:	d906      	bls.n	8002cf0 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	22ff      	movs	r2, #255	@ 0xff
 8002ce6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002ce8:	2380      	movs	r3, #128	@ 0x80
 8002cea:	045b      	lsls	r3, r3, #17
 8002cec:	617b      	str	r3, [r7, #20]
 8002cee:	e007      	b.n	8002d00 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002cfa:	2380      	movs	r3, #128	@ 0x80
 8002cfc:	049b      	lsls	r3, r3, #18
 8002cfe:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d027      	beq.n	8002d58 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0c:	781a      	ldrb	r2, [r3, #0]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d18:	1c5a      	adds	r2, r3, #1
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	3b01      	subs	r3, #1
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d30:	3b01      	subs	r3, #1
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	3301      	adds	r3, #1
 8002d40:	b2da      	uxtb	r2, r3
 8002d42:	697c      	ldr	r4, [r7, #20]
 8002d44:	230a      	movs	r3, #10
 8002d46:	18fb      	adds	r3, r7, r3
 8002d48:	8819      	ldrh	r1, [r3, #0]
 8002d4a:	68f8      	ldr	r0, [r7, #12]
 8002d4c:	4b51      	ldr	r3, [pc, #324]	@ (8002e94 <HAL_I2C_Master_Transmit+0x24c>)
 8002d4e:	9300      	str	r3, [sp, #0]
 8002d50:	0023      	movs	r3, r4
 8002d52:	f000 fd41 	bl	80037d8 <I2C_TransferConfig>
 8002d56:	e06f      	b.n	8002e38 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d5c:	b2da      	uxtb	r2, r3
 8002d5e:	697c      	ldr	r4, [r7, #20]
 8002d60:	230a      	movs	r3, #10
 8002d62:	18fb      	adds	r3, r7, r3
 8002d64:	8819      	ldrh	r1, [r3, #0]
 8002d66:	68f8      	ldr	r0, [r7, #12]
 8002d68:	4b4a      	ldr	r3, [pc, #296]	@ (8002e94 <HAL_I2C_Master_Transmit+0x24c>)
 8002d6a:	9300      	str	r3, [sp, #0]
 8002d6c:	0023      	movs	r3, r4
 8002d6e:	f000 fd33 	bl	80037d8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002d72:	e061      	b.n	8002e38 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	f000 fb0c 	bl	8003398 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d80:	1e03      	subs	r3, r0, #0
 8002d82:	d001      	beq.n	8002d88 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e081      	b.n	8002e8c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8c:	781a      	ldrb	r2, [r3, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d98:	1c5a      	adds	r2, r3, #1
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	3b01      	subs	r3, #1
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002db0:	3b01      	subs	r3, #1
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d03a      	beq.n	8002e38 <HAL_I2C_Master_Transmit+0x1f0>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d136      	bne.n	8002e38 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002dca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002dcc:	68f8      	ldr	r0, [r7, #12]
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	9300      	str	r3, [sp, #0]
 8002dd2:	0013      	movs	r3, r2
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	2180      	movs	r1, #128	@ 0x80
 8002dd8:	f000 fa86 	bl	80032e8 <I2C_WaitOnFlagUntilTimeout>
 8002ddc:	1e03      	subs	r3, r0, #0
 8002dde:	d001      	beq.n	8002de4 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e053      	b.n	8002e8c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	2bff      	cmp	r3, #255	@ 0xff
 8002dec:	d911      	bls.n	8002e12 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	22ff      	movs	r2, #255	@ 0xff
 8002df2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df8:	b2da      	uxtb	r2, r3
 8002dfa:	2380      	movs	r3, #128	@ 0x80
 8002dfc:	045c      	lsls	r4, r3, #17
 8002dfe:	230a      	movs	r3, #10
 8002e00:	18fb      	adds	r3, r7, r3
 8002e02:	8819      	ldrh	r1, [r3, #0]
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	2300      	movs	r3, #0
 8002e08:	9300      	str	r3, [sp, #0]
 8002e0a:	0023      	movs	r3, r4
 8002e0c:	f000 fce4 	bl	80037d8 <I2C_TransferConfig>
 8002e10:	e012      	b.n	8002e38 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e20:	b2da      	uxtb	r2, r3
 8002e22:	2380      	movs	r3, #128	@ 0x80
 8002e24:	049c      	lsls	r4, r3, #18
 8002e26:	230a      	movs	r3, #10
 8002e28:	18fb      	adds	r3, r7, r3
 8002e2a:	8819      	ldrh	r1, [r3, #0]
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	2300      	movs	r3, #0
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	0023      	movs	r3, r4
 8002e34:	f000 fcd0 	bl	80037d8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d198      	bne.n	8002d74 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f000 faeb 	bl	8003424 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e4e:	1e03      	subs	r3, r0, #0
 8002e50:	d001      	beq.n	8002e56 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e01a      	b.n	8002e8c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2220      	movs	r2, #32
 8002e5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	685a      	ldr	r2, [r3, #4]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	490b      	ldr	r1, [pc, #44]	@ (8002e98 <HAL_I2C_Master_Transmit+0x250>)
 8002e6a:	400a      	ands	r2, r1
 8002e6c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2241      	movs	r2, #65	@ 0x41
 8002e72:	2120      	movs	r1, #32
 8002e74:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2242      	movs	r2, #66	@ 0x42
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2240      	movs	r2, #64	@ 0x40
 8002e82:	2100      	movs	r1, #0
 8002e84:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002e86:	2300      	movs	r3, #0
 8002e88:	e000      	b.n	8002e8c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8002e8a:	2302      	movs	r3, #2
  }
}
 8002e8c:	0018      	movs	r0, r3
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	b007      	add	sp, #28
 8002e92:	bd90      	pop	{r4, r7, pc}
 8002e94:	80002000 	.word	0x80002000
 8002e98:	fe00e800 	.word	0xfe00e800

08002e9c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002e9c:	b590      	push	{r4, r7, lr}
 8002e9e:	b089      	sub	sp, #36	@ 0x24
 8002ea0:	af02      	add	r7, sp, #8
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	0008      	movs	r0, r1
 8002ea6:	607a      	str	r2, [r7, #4]
 8002ea8:	0019      	movs	r1, r3
 8002eaa:	230a      	movs	r3, #10
 8002eac:	18fb      	adds	r3, r7, r3
 8002eae:	1c02      	adds	r2, r0, #0
 8002eb0:	801a      	strh	r2, [r3, #0]
 8002eb2:	2308      	movs	r3, #8
 8002eb4:	18fb      	adds	r3, r7, r3
 8002eb6:	1c0a      	adds	r2, r1, #0
 8002eb8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2241      	movs	r2, #65	@ 0x41
 8002ebe:	5c9b      	ldrb	r3, [r3, r2]
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b20      	cmp	r3, #32
 8002ec4:	d000      	beq.n	8002ec8 <HAL_I2C_Master_Receive+0x2c>
 8002ec6:	e0e8      	b.n	800309a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2240      	movs	r2, #64	@ 0x40
 8002ecc:	5c9b      	ldrb	r3, [r3, r2]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d101      	bne.n	8002ed6 <HAL_I2C_Master_Receive+0x3a>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	e0e2      	b.n	800309c <HAL_I2C_Master_Receive+0x200>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2240      	movs	r2, #64	@ 0x40
 8002eda:	2101      	movs	r1, #1
 8002edc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002ede:	f7ff fb41 	bl	8002564 <HAL_GetTick>
 8002ee2:	0003      	movs	r3, r0
 8002ee4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002ee6:	2380      	movs	r3, #128	@ 0x80
 8002ee8:	0219      	lsls	r1, r3, #8
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	9300      	str	r3, [sp, #0]
 8002ef0:	2319      	movs	r3, #25
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f000 f9f8 	bl	80032e8 <I2C_WaitOnFlagUntilTimeout>
 8002ef8:	1e03      	subs	r3, r0, #0
 8002efa:	d001      	beq.n	8002f00 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e0cd      	b.n	800309c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2241      	movs	r2, #65	@ 0x41
 8002f04:	2122      	movs	r1, #34	@ 0x22
 8002f06:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2242      	movs	r2, #66	@ 0x42
 8002f0c:	2110      	movs	r1, #16
 8002f0e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2208      	movs	r2, #8
 8002f20:	18ba      	adds	r2, r7, r2
 8002f22:	8812      	ldrh	r2, [r2, #0]
 8002f24:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	2bff      	cmp	r3, #255	@ 0xff
 8002f34:	d911      	bls.n	8002f5a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f40:	b2da      	uxtb	r2, r3
 8002f42:	2380      	movs	r3, #128	@ 0x80
 8002f44:	045c      	lsls	r4, r3, #17
 8002f46:	230a      	movs	r3, #10
 8002f48:	18fb      	adds	r3, r7, r3
 8002f4a:	8819      	ldrh	r1, [r3, #0]
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	4b55      	ldr	r3, [pc, #340]	@ (80030a4 <HAL_I2C_Master_Receive+0x208>)
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	0023      	movs	r3, r4
 8002f54:	f000 fc40 	bl	80037d8 <I2C_TransferConfig>
 8002f58:	e076      	b.n	8003048 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f68:	b2da      	uxtb	r2, r3
 8002f6a:	2380      	movs	r3, #128	@ 0x80
 8002f6c:	049c      	lsls	r4, r3, #18
 8002f6e:	230a      	movs	r3, #10
 8002f70:	18fb      	adds	r3, r7, r3
 8002f72:	8819      	ldrh	r1, [r3, #0]
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	4b4b      	ldr	r3, [pc, #300]	@ (80030a4 <HAL_I2C_Master_Receive+0x208>)
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	0023      	movs	r3, r4
 8002f7c:	f000 fc2c 	bl	80037d8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002f80:	e062      	b.n	8003048 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f82:	697a      	ldr	r2, [r7, #20]
 8002f84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f000 fa8f 	bl	80034ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f8e:	1e03      	subs	r3, r0, #0
 8002f90:	d001      	beq.n	8002f96 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e082      	b.n	800309c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa8:	1c5a      	adds	r2, r3, #1
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	b29a      	uxth	r2, r3
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d03a      	beq.n	8003048 <HAL_I2C_Master_Receive+0x1ac>
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d136      	bne.n	8003048 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002fda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	0013      	movs	r3, r2
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	2180      	movs	r1, #128	@ 0x80
 8002fe8:	f000 f97e 	bl	80032e8 <I2C_WaitOnFlagUntilTimeout>
 8002fec:	1e03      	subs	r3, r0, #0
 8002fee:	d001      	beq.n	8002ff4 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e053      	b.n	800309c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	2bff      	cmp	r3, #255	@ 0xff
 8002ffc:	d911      	bls.n	8003022 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	22ff      	movs	r2, #255	@ 0xff
 8003002:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003008:	b2da      	uxtb	r2, r3
 800300a:	2380      	movs	r3, #128	@ 0x80
 800300c:	045c      	lsls	r4, r3, #17
 800300e:	230a      	movs	r3, #10
 8003010:	18fb      	adds	r3, r7, r3
 8003012:	8819      	ldrh	r1, [r3, #0]
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	2300      	movs	r3, #0
 8003018:	9300      	str	r3, [sp, #0]
 800301a:	0023      	movs	r3, r4
 800301c:	f000 fbdc 	bl	80037d8 <I2C_TransferConfig>
 8003020:	e012      	b.n	8003048 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003026:	b29a      	uxth	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003030:	b2da      	uxtb	r2, r3
 8003032:	2380      	movs	r3, #128	@ 0x80
 8003034:	049c      	lsls	r4, r3, #18
 8003036:	230a      	movs	r3, #10
 8003038:	18fb      	adds	r3, r7, r3
 800303a:	8819      	ldrh	r1, [r3, #0]
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	2300      	movs	r3, #0
 8003040:	9300      	str	r3, [sp, #0]
 8003042:	0023      	movs	r3, r4
 8003044:	f000 fbc8 	bl	80037d8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800304c:	b29b      	uxth	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d197      	bne.n	8002f82 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003052:	697a      	ldr	r2, [r7, #20]
 8003054:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	0018      	movs	r0, r3
 800305a:	f000 f9e3 	bl	8003424 <I2C_WaitOnSTOPFlagUntilTimeout>
 800305e:	1e03      	subs	r3, r0, #0
 8003060:	d001      	beq.n	8003066 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e01a      	b.n	800309c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2220      	movs	r2, #32
 800306c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	685a      	ldr	r2, [r3, #4]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	490b      	ldr	r1, [pc, #44]	@ (80030a8 <HAL_I2C_Master_Receive+0x20c>)
 800307a:	400a      	ands	r2, r1
 800307c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2241      	movs	r2, #65	@ 0x41
 8003082:	2120      	movs	r1, #32
 8003084:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2242      	movs	r2, #66	@ 0x42
 800308a:	2100      	movs	r1, #0
 800308c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2240      	movs	r2, #64	@ 0x40
 8003092:	2100      	movs	r1, #0
 8003094:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003096:	2300      	movs	r3, #0
 8003098:	e000      	b.n	800309c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800309a:	2302      	movs	r3, #2
  }
}
 800309c:	0018      	movs	r0, r3
 800309e:	46bd      	mov	sp, r7
 80030a0:	b007      	add	sp, #28
 80030a2:	bd90      	pop	{r4, r7, pc}
 80030a4:	80002400 	.word	0x80002400
 80030a8:	fe00e800 	.word	0xfe00e800

080030ac <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b08a      	sub	sp, #40	@ 0x28
 80030b0:	af02      	add	r7, sp, #8
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	607a      	str	r2, [r7, #4]
 80030b6:	603b      	str	r3, [r7, #0]
 80030b8:	230a      	movs	r3, #10
 80030ba:	18fb      	adds	r3, r7, r3
 80030bc:	1c0a      	adds	r2, r1, #0
 80030be:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2241      	movs	r2, #65	@ 0x41
 80030c8:	5c9b      	ldrb	r3, [r3, r2]
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	2b20      	cmp	r3, #32
 80030ce:	d000      	beq.n	80030d2 <HAL_I2C_IsDeviceReady+0x26>
 80030d0:	e0df      	b.n	8003292 <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	699a      	ldr	r2, [r3, #24]
 80030d8:	2380      	movs	r3, #128	@ 0x80
 80030da:	021b      	lsls	r3, r3, #8
 80030dc:	401a      	ands	r2, r3
 80030de:	2380      	movs	r3, #128	@ 0x80
 80030e0:	021b      	lsls	r3, r3, #8
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d101      	bne.n	80030ea <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 80030e6:	2302      	movs	r3, #2
 80030e8:	e0d4      	b.n	8003294 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2240      	movs	r2, #64	@ 0x40
 80030ee:	5c9b      	ldrb	r3, [r3, r2]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d101      	bne.n	80030f8 <HAL_I2C_IsDeviceReady+0x4c>
 80030f4:	2302      	movs	r3, #2
 80030f6:	e0cd      	b.n	8003294 <HAL_I2C_IsDeviceReady+0x1e8>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2240      	movs	r2, #64	@ 0x40
 80030fc:	2101      	movs	r1, #1
 80030fe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2241      	movs	r2, #65	@ 0x41
 8003104:	2124      	movs	r1, #36	@ 0x24
 8003106:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2200      	movs	r2, #0
 800310c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d107      	bne.n	8003126 <HAL_I2C_IsDeviceReady+0x7a>
 8003116:	230a      	movs	r3, #10
 8003118:	18fb      	adds	r3, r7, r3
 800311a:	881b      	ldrh	r3, [r3, #0]
 800311c:	059b      	lsls	r3, r3, #22
 800311e:	0d9b      	lsrs	r3, r3, #22
 8003120:	4a5e      	ldr	r2, [pc, #376]	@ (800329c <HAL_I2C_IsDeviceReady+0x1f0>)
 8003122:	431a      	orrs	r2, r3
 8003124:	e006      	b.n	8003134 <HAL_I2C_IsDeviceReady+0x88>
 8003126:	230a      	movs	r3, #10
 8003128:	18fb      	adds	r3, r7, r3
 800312a:	881b      	ldrh	r3, [r3, #0]
 800312c:	059b      	lsls	r3, r3, #22
 800312e:	0d9b      	lsrs	r3, r3, #22
 8003130:	4a5b      	ldr	r2, [pc, #364]	@ (80032a0 <HAL_I2C_IsDeviceReady+0x1f4>)
 8003132:	431a      	orrs	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800313a:	f7ff fa13 	bl	8002564 <HAL_GetTick>
 800313e:	0003      	movs	r3, r0
 8003140:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	2220      	movs	r2, #32
 800314a:	4013      	ands	r3, r2
 800314c:	3b20      	subs	r3, #32
 800314e:	425a      	negs	r2, r3
 8003150:	4153      	adcs	r3, r2
 8003152:	b2da      	uxtb	r2, r3
 8003154:	231f      	movs	r3, #31
 8003156:	18fb      	adds	r3, r7, r3
 8003158:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	2210      	movs	r2, #16
 8003162:	4013      	ands	r3, r2
 8003164:	3b10      	subs	r3, #16
 8003166:	425a      	negs	r2, r3
 8003168:	4153      	adcs	r3, r2
 800316a:	b2da      	uxtb	r2, r3
 800316c:	231e      	movs	r3, #30
 800316e:	18fb      	adds	r3, r7, r3
 8003170:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003172:	e035      	b.n	80031e0 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	3301      	adds	r3, #1
 8003178:	d01a      	beq.n	80031b0 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800317a:	f7ff f9f3 	bl	8002564 <HAL_GetTick>
 800317e:	0002      	movs	r2, r0
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	429a      	cmp	r2, r3
 8003188:	d302      	bcc.n	8003190 <HAL_I2C_IsDeviceReady+0xe4>
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10f      	bne.n	80031b0 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2241      	movs	r2, #65	@ 0x41
 8003194:	2120      	movs	r1, #32
 8003196:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319c:	2220      	movs	r2, #32
 800319e:	431a      	orrs	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2240      	movs	r2, #64	@ 0x40
 80031a8:	2100      	movs	r1, #0
 80031aa:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e071      	b.n	8003294 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	2220      	movs	r2, #32
 80031b8:	4013      	ands	r3, r2
 80031ba:	3b20      	subs	r3, #32
 80031bc:	425a      	negs	r2, r3
 80031be:	4153      	adcs	r3, r2
 80031c0:	b2da      	uxtb	r2, r3
 80031c2:	231f      	movs	r3, #31
 80031c4:	18fb      	adds	r3, r7, r3
 80031c6:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	699b      	ldr	r3, [r3, #24]
 80031ce:	2210      	movs	r2, #16
 80031d0:	4013      	ands	r3, r2
 80031d2:	3b10      	subs	r3, #16
 80031d4:	425a      	negs	r2, r3
 80031d6:	4153      	adcs	r3, r2
 80031d8:	b2da      	uxtb	r2, r3
 80031da:	231e      	movs	r3, #30
 80031dc:	18fb      	adds	r3, r7, r3
 80031de:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80031e0:	231f      	movs	r3, #31
 80031e2:	18fb      	adds	r3, r7, r3
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d104      	bne.n	80031f4 <HAL_I2C_IsDeviceReady+0x148>
 80031ea:	231e      	movs	r3, #30
 80031ec:	18fb      	adds	r3, r7, r3
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d0bf      	beq.n	8003174 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	2210      	movs	r2, #16
 80031fc:	4013      	ands	r3, r2
 80031fe:	2b10      	cmp	r3, #16
 8003200:	d01a      	beq.n	8003238 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003202:	683a      	ldr	r2, [r7, #0]
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	9300      	str	r3, [sp, #0]
 800320a:	0013      	movs	r3, r2
 800320c:	2200      	movs	r2, #0
 800320e:	2120      	movs	r1, #32
 8003210:	f000 f86a 	bl	80032e8 <I2C_WaitOnFlagUntilTimeout>
 8003214:	1e03      	subs	r3, r0, #0
 8003216:	d001      	beq.n	800321c <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e03b      	b.n	8003294 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2220      	movs	r2, #32
 8003222:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2241      	movs	r2, #65	@ 0x41
 8003228:	2120      	movs	r1, #32
 800322a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2240      	movs	r2, #64	@ 0x40
 8003230:	2100      	movs	r1, #0
 8003232:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8003234:	2300      	movs	r3, #0
 8003236:	e02d      	b.n	8003294 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003238:	683a      	ldr	r2, [r7, #0]
 800323a:	68f8      	ldr	r0, [r7, #12]
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	0013      	movs	r3, r2
 8003242:	2200      	movs	r2, #0
 8003244:	2120      	movs	r1, #32
 8003246:	f000 f84f 	bl	80032e8 <I2C_WaitOnFlagUntilTimeout>
 800324a:	1e03      	subs	r3, r0, #0
 800324c:	d001      	beq.n	8003252 <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e020      	b.n	8003294 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2210      	movs	r2, #16
 8003258:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2220      	movs	r2, #32
 8003260:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	3301      	adds	r3, #1
 8003266:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	429a      	cmp	r2, r3
 800326e:	d900      	bls.n	8003272 <HAL_I2C_IsDeviceReady+0x1c6>
 8003270:	e74d      	b.n	800310e <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2241      	movs	r2, #65	@ 0x41
 8003276:	2120      	movs	r1, #32
 8003278:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327e:	2220      	movs	r2, #32
 8003280:	431a      	orrs	r2, r3
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2240      	movs	r2, #64	@ 0x40
 800328a:	2100      	movs	r1, #0
 800328c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e000      	b.n	8003294 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 8003292:	2302      	movs	r3, #2
  }
}
 8003294:	0018      	movs	r0, r3
 8003296:	46bd      	mov	sp, r7
 8003298:	b008      	add	sp, #32
 800329a:	bd80      	pop	{r7, pc}
 800329c:	02002000 	.word	0x02002000
 80032a0:	02002800 	.word	0x02002800

080032a4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	2202      	movs	r2, #2
 80032b4:	4013      	ands	r3, r2
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d103      	bne.n	80032c2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2200      	movs	r2, #0
 80032c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	2201      	movs	r2, #1
 80032ca:	4013      	ands	r3, r2
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d007      	beq.n	80032e0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	699a      	ldr	r2, [r3, #24]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	2101      	movs	r1, #1
 80032dc:	430a      	orrs	r2, r1
 80032de:	619a      	str	r2, [r3, #24]
  }
}
 80032e0:	46c0      	nop			@ (mov r8, r8)
 80032e2:	46bd      	mov	sp, r7
 80032e4:	b002      	add	sp, #8
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	603b      	str	r3, [r7, #0]
 80032f4:	1dfb      	adds	r3, r7, #7
 80032f6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80032f8:	e03a      	b.n	8003370 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	6839      	ldr	r1, [r7, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	0018      	movs	r0, r3
 8003302:	f000 f971 	bl	80035e8 <I2C_IsErrorOccurred>
 8003306:	1e03      	subs	r3, r0, #0
 8003308:	d001      	beq.n	800330e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e040      	b.n	8003390 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	3301      	adds	r3, #1
 8003312:	d02d      	beq.n	8003370 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003314:	f7ff f926 	bl	8002564 <HAL_GetTick>
 8003318:	0002      	movs	r2, r0
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	429a      	cmp	r2, r3
 8003322:	d302      	bcc.n	800332a <I2C_WaitOnFlagUntilTimeout+0x42>
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d122      	bne.n	8003370 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	68ba      	ldr	r2, [r7, #8]
 8003332:	4013      	ands	r3, r2
 8003334:	68ba      	ldr	r2, [r7, #8]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	425a      	negs	r2, r3
 800333a:	4153      	adcs	r3, r2
 800333c:	b2db      	uxtb	r3, r3
 800333e:	001a      	movs	r2, r3
 8003340:	1dfb      	adds	r3, r7, #7
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	429a      	cmp	r2, r3
 8003346:	d113      	bne.n	8003370 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800334c:	2220      	movs	r2, #32
 800334e:	431a      	orrs	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2241      	movs	r2, #65	@ 0x41
 8003358:	2120      	movs	r1, #32
 800335a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2242      	movs	r2, #66	@ 0x42
 8003360:	2100      	movs	r1, #0
 8003362:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2240      	movs	r2, #64	@ 0x40
 8003368:	2100      	movs	r1, #0
 800336a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e00f      	b.n	8003390 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	4013      	ands	r3, r2
 800337a:	68ba      	ldr	r2, [r7, #8]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	425a      	negs	r2, r3
 8003380:	4153      	adcs	r3, r2
 8003382:	b2db      	uxtb	r3, r3
 8003384:	001a      	movs	r2, r3
 8003386:	1dfb      	adds	r3, r7, #7
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	429a      	cmp	r2, r3
 800338c:	d0b5      	beq.n	80032fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	0018      	movs	r0, r3
 8003392:	46bd      	mov	sp, r7
 8003394:	b004      	add	sp, #16
 8003396:	bd80      	pop	{r7, pc}

08003398 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80033a4:	e032      	b.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	68b9      	ldr	r1, [r7, #8]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	0018      	movs	r0, r3
 80033ae:	f000 f91b 	bl	80035e8 <I2C_IsErrorOccurred>
 80033b2:	1e03      	subs	r3, r0, #0
 80033b4:	d001      	beq.n	80033ba <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e030      	b.n	800341c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	3301      	adds	r3, #1
 80033be:	d025      	beq.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033c0:	f7ff f8d0 	bl	8002564 <HAL_GetTick>
 80033c4:	0002      	movs	r2, r0
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	68ba      	ldr	r2, [r7, #8]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d302      	bcc.n	80033d6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d11a      	bne.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	2202      	movs	r2, #2
 80033de:	4013      	ands	r3, r2
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d013      	beq.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e8:	2220      	movs	r2, #32
 80033ea:	431a      	orrs	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2241      	movs	r2, #65	@ 0x41
 80033f4:	2120      	movs	r1, #32
 80033f6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2242      	movs	r2, #66	@ 0x42
 80033fc:	2100      	movs	r1, #0
 80033fe:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2240      	movs	r2, #64	@ 0x40
 8003404:	2100      	movs	r1, #0
 8003406:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e007      	b.n	800341c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	2202      	movs	r2, #2
 8003414:	4013      	ands	r3, r2
 8003416:	2b02      	cmp	r3, #2
 8003418:	d1c5      	bne.n	80033a6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800341a:	2300      	movs	r3, #0
}
 800341c:	0018      	movs	r0, r3
 800341e:	46bd      	mov	sp, r7
 8003420:	b004      	add	sp, #16
 8003422:	bd80      	pop	{r7, pc}

08003424 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003430:	e02f      	b.n	8003492 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	68b9      	ldr	r1, [r7, #8]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	0018      	movs	r0, r3
 800343a:	f000 f8d5 	bl	80035e8 <I2C_IsErrorOccurred>
 800343e:	1e03      	subs	r3, r0, #0
 8003440:	d001      	beq.n	8003446 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e02d      	b.n	80034a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003446:	f7ff f88d 	bl	8002564 <HAL_GetTick>
 800344a:	0002      	movs	r2, r0
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	429a      	cmp	r2, r3
 8003454:	d302      	bcc.n	800345c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d11a      	bne.n	8003492 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	2220      	movs	r2, #32
 8003464:	4013      	ands	r3, r2
 8003466:	2b20      	cmp	r3, #32
 8003468:	d013      	beq.n	8003492 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800346e:	2220      	movs	r2, #32
 8003470:	431a      	orrs	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2241      	movs	r2, #65	@ 0x41
 800347a:	2120      	movs	r1, #32
 800347c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2242      	movs	r2, #66	@ 0x42
 8003482:	2100      	movs	r1, #0
 8003484:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2240      	movs	r2, #64	@ 0x40
 800348a:	2100      	movs	r1, #0
 800348c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e007      	b.n	80034a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	2220      	movs	r2, #32
 800349a:	4013      	ands	r3, r2
 800349c:	2b20      	cmp	r3, #32
 800349e:	d1c8      	bne.n	8003432 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	0018      	movs	r0, r3
 80034a4:	46bd      	mov	sp, r7
 80034a6:	b004      	add	sp, #16
 80034a8:	bd80      	pop	{r7, pc}
	...

080034ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b086      	sub	sp, #24
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034b8:	2317      	movs	r3, #23
 80034ba:	18fb      	adds	r3, r7, r3
 80034bc:	2200      	movs	r2, #0
 80034be:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80034c0:	e07b      	b.n	80035ba <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	68b9      	ldr	r1, [r7, #8]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	0018      	movs	r0, r3
 80034ca:	f000 f88d 	bl	80035e8 <I2C_IsErrorOccurred>
 80034ce:	1e03      	subs	r3, r0, #0
 80034d0:	d003      	beq.n	80034da <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80034d2:	2317      	movs	r3, #23
 80034d4:	18fb      	adds	r3, r7, r3
 80034d6:	2201      	movs	r2, #1
 80034d8:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	2220      	movs	r2, #32
 80034e2:	4013      	ands	r3, r2
 80034e4:	2b20      	cmp	r3, #32
 80034e6:	d140      	bne.n	800356a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80034e8:	2117      	movs	r1, #23
 80034ea:	187b      	adds	r3, r7, r1
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d13b      	bne.n	800356a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	2204      	movs	r2, #4
 80034fa:	4013      	ands	r3, r2
 80034fc:	2b04      	cmp	r3, #4
 80034fe:	d106      	bne.n	800350e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003504:	2b00      	cmp	r3, #0
 8003506:	d002      	beq.n	800350e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003508:	187b      	adds	r3, r7, r1
 800350a:	2200      	movs	r2, #0
 800350c:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	2210      	movs	r2, #16
 8003516:	4013      	ands	r3, r2
 8003518:	2b10      	cmp	r3, #16
 800351a:	d123      	bne.n	8003564 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2210      	movs	r2, #16
 8003522:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2204      	movs	r2, #4
 8003528:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2220      	movs	r2, #32
 8003530:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	685a      	ldr	r2, [r3, #4]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4929      	ldr	r1, [pc, #164]	@ (80035e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 800353e:	400a      	ands	r2, r1
 8003540:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2241      	movs	r2, #65	@ 0x41
 8003546:	2120      	movs	r1, #32
 8003548:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2242      	movs	r2, #66	@ 0x42
 800354e:	2100      	movs	r1, #0
 8003550:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2240      	movs	r2, #64	@ 0x40
 8003556:	2100      	movs	r1, #0
 8003558:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800355a:	2317      	movs	r3, #23
 800355c:	18fb      	adds	r3, r7, r3
 800355e:	2201      	movs	r2, #1
 8003560:	701a      	strb	r2, [r3, #0]
 8003562:	e002      	b.n	800356a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800356a:	f7fe fffb 	bl	8002564 <HAL_GetTick>
 800356e:	0002      	movs	r2, r0
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	68ba      	ldr	r2, [r7, #8]
 8003576:	429a      	cmp	r2, r3
 8003578:	d302      	bcc.n	8003580 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d11c      	bne.n	80035ba <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8003580:	2017      	movs	r0, #23
 8003582:	183b      	adds	r3, r7, r0
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d117      	bne.n	80035ba <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	699b      	ldr	r3, [r3, #24]
 8003590:	2204      	movs	r2, #4
 8003592:	4013      	ands	r3, r2
 8003594:	2b04      	cmp	r3, #4
 8003596:	d010      	beq.n	80035ba <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800359c:	2220      	movs	r2, #32
 800359e:	431a      	orrs	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2241      	movs	r2, #65	@ 0x41
 80035a8:	2120      	movs	r1, #32
 80035aa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2240      	movs	r2, #64	@ 0x40
 80035b0:	2100      	movs	r1, #0
 80035b2:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80035b4:	183b      	adds	r3, r7, r0
 80035b6:	2201      	movs	r2, #1
 80035b8:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	2204      	movs	r2, #4
 80035c2:	4013      	ands	r3, r2
 80035c4:	2b04      	cmp	r3, #4
 80035c6:	d005      	beq.n	80035d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80035c8:	2317      	movs	r3, #23
 80035ca:	18fb      	adds	r3, r7, r3
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d100      	bne.n	80035d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80035d2:	e776      	b.n	80034c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 80035d4:	2317      	movs	r3, #23
 80035d6:	18fb      	adds	r3, r7, r3
 80035d8:	781b      	ldrb	r3, [r3, #0]
}
 80035da:	0018      	movs	r0, r3
 80035dc:	46bd      	mov	sp, r7
 80035de:	b006      	add	sp, #24
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	46c0      	nop			@ (mov r8, r8)
 80035e4:	fe00e800 	.word	0xfe00e800

080035e8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b08a      	sub	sp, #40	@ 0x28
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035f4:	2327      	movs	r3, #39	@ 0x27
 80035f6:	18fb      	adds	r3, r7, r3
 80035f8:	2200      	movs	r2, #0
 80035fa:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003604:	2300      	movs	r3, #0
 8003606:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	2210      	movs	r2, #16
 8003610:	4013      	ands	r3, r2
 8003612:	d100      	bne.n	8003616 <I2C_IsErrorOccurred+0x2e>
 8003614:	e079      	b.n	800370a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2210      	movs	r2, #16
 800361c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800361e:	e057      	b.n	80036d0 <I2C_IsErrorOccurred+0xe8>
 8003620:	2227      	movs	r2, #39	@ 0x27
 8003622:	18bb      	adds	r3, r7, r2
 8003624:	18ba      	adds	r2, r7, r2
 8003626:	7812      	ldrb	r2, [r2, #0]
 8003628:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	3301      	adds	r3, #1
 800362e:	d04f      	beq.n	80036d0 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003630:	f7fe ff98 	bl	8002564 <HAL_GetTick>
 8003634:	0002      	movs	r2, r0
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	68ba      	ldr	r2, [r7, #8]
 800363c:	429a      	cmp	r2, r3
 800363e:	d302      	bcc.n	8003646 <I2C_IsErrorOccurred+0x5e>
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d144      	bne.n	80036d0 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	2380      	movs	r3, #128	@ 0x80
 800364e:	01db      	lsls	r3, r3, #7
 8003650:	4013      	ands	r3, r2
 8003652:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003654:	2013      	movs	r0, #19
 8003656:	183b      	adds	r3, r7, r0
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	2142      	movs	r1, #66	@ 0x42
 800365c:	5c52      	ldrb	r2, [r2, r1]
 800365e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	699a      	ldr	r2, [r3, #24]
 8003666:	2380      	movs	r3, #128	@ 0x80
 8003668:	021b      	lsls	r3, r3, #8
 800366a:	401a      	ands	r2, r3
 800366c:	2380      	movs	r3, #128	@ 0x80
 800366e:	021b      	lsls	r3, r3, #8
 8003670:	429a      	cmp	r2, r3
 8003672:	d126      	bne.n	80036c2 <I2C_IsErrorOccurred+0xda>
 8003674:	697a      	ldr	r2, [r7, #20]
 8003676:	2380      	movs	r3, #128	@ 0x80
 8003678:	01db      	lsls	r3, r3, #7
 800367a:	429a      	cmp	r2, r3
 800367c:	d021      	beq.n	80036c2 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800367e:	183b      	adds	r3, r7, r0
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	2b20      	cmp	r3, #32
 8003684:	d01d      	beq.n	80036c2 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	685a      	ldr	r2, [r3, #4]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2180      	movs	r1, #128	@ 0x80
 8003692:	01c9      	lsls	r1, r1, #7
 8003694:	430a      	orrs	r2, r1
 8003696:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003698:	f7fe ff64 	bl	8002564 <HAL_GetTick>
 800369c:	0003      	movs	r3, r0
 800369e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036a0:	e00f      	b.n	80036c2 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80036a2:	f7fe ff5f 	bl	8002564 <HAL_GetTick>
 80036a6:	0002      	movs	r2, r0
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	2b19      	cmp	r3, #25
 80036ae:	d908      	bls.n	80036c2 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80036b0:	6a3b      	ldr	r3, [r7, #32]
 80036b2:	2220      	movs	r2, #32
 80036b4:	4313      	orrs	r3, r2
 80036b6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80036b8:	2327      	movs	r3, #39	@ 0x27
 80036ba:	18fb      	adds	r3, r7, r3
 80036bc:	2201      	movs	r2, #1
 80036be:	701a      	strb	r2, [r3, #0]

              break;
 80036c0:	e006      	b.n	80036d0 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	699b      	ldr	r3, [r3, #24]
 80036c8:	2220      	movs	r2, #32
 80036ca:	4013      	ands	r3, r2
 80036cc:	2b20      	cmp	r3, #32
 80036ce:	d1e8      	bne.n	80036a2 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	699b      	ldr	r3, [r3, #24]
 80036d6:	2220      	movs	r2, #32
 80036d8:	4013      	ands	r3, r2
 80036da:	2b20      	cmp	r3, #32
 80036dc:	d004      	beq.n	80036e8 <I2C_IsErrorOccurred+0x100>
 80036de:	2327      	movs	r3, #39	@ 0x27
 80036e0:	18fb      	adds	r3, r7, r3
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d09b      	beq.n	8003620 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80036e8:	2327      	movs	r3, #39	@ 0x27
 80036ea:	18fb      	adds	r3, r7, r3
 80036ec:	781b      	ldrb	r3, [r3, #0]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d103      	bne.n	80036fa <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2220      	movs	r2, #32
 80036f8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80036fa:	6a3b      	ldr	r3, [r7, #32]
 80036fc:	2204      	movs	r2, #4
 80036fe:	4313      	orrs	r3, r2
 8003700:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003702:	2327      	movs	r3, #39	@ 0x27
 8003704:	18fb      	adds	r3, r7, r3
 8003706:	2201      	movs	r2, #1
 8003708:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	2380      	movs	r3, #128	@ 0x80
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	4013      	ands	r3, r2
 800371a:	d00c      	beq.n	8003736 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800371c:	6a3b      	ldr	r3, [r7, #32]
 800371e:	2201      	movs	r2, #1
 8003720:	4313      	orrs	r3, r2
 8003722:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2280      	movs	r2, #128	@ 0x80
 800372a:	0052      	lsls	r2, r2, #1
 800372c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800372e:	2327      	movs	r3, #39	@ 0x27
 8003730:	18fb      	adds	r3, r7, r3
 8003732:	2201      	movs	r2, #1
 8003734:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003736:	69ba      	ldr	r2, [r7, #24]
 8003738:	2380      	movs	r3, #128	@ 0x80
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	4013      	ands	r3, r2
 800373e:	d00c      	beq.n	800375a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003740:	6a3b      	ldr	r3, [r7, #32]
 8003742:	2208      	movs	r2, #8
 8003744:	4313      	orrs	r3, r2
 8003746:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2280      	movs	r2, #128	@ 0x80
 800374e:	00d2      	lsls	r2, r2, #3
 8003750:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003752:	2327      	movs	r3, #39	@ 0x27
 8003754:	18fb      	adds	r3, r7, r3
 8003756:	2201      	movs	r2, #1
 8003758:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	2380      	movs	r3, #128	@ 0x80
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	4013      	ands	r3, r2
 8003762:	d00c      	beq.n	800377e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003764:	6a3b      	ldr	r3, [r7, #32]
 8003766:	2202      	movs	r2, #2
 8003768:	4313      	orrs	r3, r2
 800376a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2280      	movs	r2, #128	@ 0x80
 8003772:	0092      	lsls	r2, r2, #2
 8003774:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003776:	2327      	movs	r3, #39	@ 0x27
 8003778:	18fb      	adds	r3, r7, r3
 800377a:	2201      	movs	r2, #1
 800377c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800377e:	2327      	movs	r3, #39	@ 0x27
 8003780:	18fb      	adds	r3, r7, r3
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d01d      	beq.n	80037c4 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	0018      	movs	r0, r3
 800378c:	f7ff fd8a 	bl	80032a4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685a      	ldr	r2, [r3, #4]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	490e      	ldr	r1, [pc, #56]	@ (80037d4 <I2C_IsErrorOccurred+0x1ec>)
 800379c:	400a      	ands	r2, r1
 800379e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037a4:	6a3b      	ldr	r3, [r7, #32]
 80037a6:	431a      	orrs	r2, r3
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2241      	movs	r2, #65	@ 0x41
 80037b0:	2120      	movs	r1, #32
 80037b2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2242      	movs	r2, #66	@ 0x42
 80037b8:	2100      	movs	r1, #0
 80037ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2240      	movs	r2, #64	@ 0x40
 80037c0:	2100      	movs	r1, #0
 80037c2:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80037c4:	2327      	movs	r3, #39	@ 0x27
 80037c6:	18fb      	adds	r3, r7, r3
 80037c8:	781b      	ldrb	r3, [r3, #0]
}
 80037ca:	0018      	movs	r0, r3
 80037cc:	46bd      	mov	sp, r7
 80037ce:	b00a      	add	sp, #40	@ 0x28
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	46c0      	nop			@ (mov r8, r8)
 80037d4:	fe00e800 	.word	0xfe00e800

080037d8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80037d8:	b590      	push	{r4, r7, lr}
 80037da:	b087      	sub	sp, #28
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	0008      	movs	r0, r1
 80037e2:	0011      	movs	r1, r2
 80037e4:	607b      	str	r3, [r7, #4]
 80037e6:	240a      	movs	r4, #10
 80037e8:	193b      	adds	r3, r7, r4
 80037ea:	1c02      	adds	r2, r0, #0
 80037ec:	801a      	strh	r2, [r3, #0]
 80037ee:	2009      	movs	r0, #9
 80037f0:	183b      	adds	r3, r7, r0
 80037f2:	1c0a      	adds	r2, r1, #0
 80037f4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037f6:	193b      	adds	r3, r7, r4
 80037f8:	881b      	ldrh	r3, [r3, #0]
 80037fa:	059b      	lsls	r3, r3, #22
 80037fc:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80037fe:	183b      	adds	r3, r7, r0
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	0419      	lsls	r1, r3, #16
 8003804:	23ff      	movs	r3, #255	@ 0xff
 8003806:	041b      	lsls	r3, r3, #16
 8003808:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800380a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003812:	4313      	orrs	r3, r2
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	085b      	lsrs	r3, r3, #1
 8003818:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003822:	0d51      	lsrs	r1, r2, #21
 8003824:	2280      	movs	r2, #128	@ 0x80
 8003826:	00d2      	lsls	r2, r2, #3
 8003828:	400a      	ands	r2, r1
 800382a:	4907      	ldr	r1, [pc, #28]	@ (8003848 <I2C_TransferConfig+0x70>)
 800382c:	430a      	orrs	r2, r1
 800382e:	43d2      	mvns	r2, r2
 8003830:	401a      	ands	r2, r3
 8003832:	0011      	movs	r1, r2
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	697a      	ldr	r2, [r7, #20]
 800383a:	430a      	orrs	r2, r1
 800383c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800383e:	46c0      	nop			@ (mov r8, r8)
 8003840:	46bd      	mov	sp, r7
 8003842:	b007      	add	sp, #28
 8003844:	bd90      	pop	{r4, r7, pc}
 8003846:	46c0      	nop			@ (mov r8, r8)
 8003848:	03ff63ff 	.word	0x03ff63ff

0800384c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2241      	movs	r2, #65	@ 0x41
 800385a:	5c9b      	ldrb	r3, [r3, r2]
 800385c:	b2db      	uxtb	r3, r3
 800385e:	2b20      	cmp	r3, #32
 8003860:	d138      	bne.n	80038d4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2240      	movs	r2, #64	@ 0x40
 8003866:	5c9b      	ldrb	r3, [r3, r2]
 8003868:	2b01      	cmp	r3, #1
 800386a:	d101      	bne.n	8003870 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800386c:	2302      	movs	r3, #2
 800386e:	e032      	b.n	80038d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2240      	movs	r2, #64	@ 0x40
 8003874:	2101      	movs	r1, #1
 8003876:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2241      	movs	r2, #65	@ 0x41
 800387c:	2124      	movs	r1, #36	@ 0x24
 800387e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2101      	movs	r1, #1
 800388c:	438a      	bics	r2, r1
 800388e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4911      	ldr	r1, [pc, #68]	@ (80038e0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800389c:	400a      	ands	r2, r1
 800389e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6819      	ldr	r1, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	683a      	ldr	r2, [r7, #0]
 80038ac:	430a      	orrs	r2, r1
 80038ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2101      	movs	r1, #1
 80038bc:	430a      	orrs	r2, r1
 80038be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2241      	movs	r2, #65	@ 0x41
 80038c4:	2120      	movs	r1, #32
 80038c6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2240      	movs	r2, #64	@ 0x40
 80038cc:	2100      	movs	r1, #0
 80038ce:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80038d0:	2300      	movs	r3, #0
 80038d2:	e000      	b.n	80038d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80038d4:	2302      	movs	r3, #2
  }
}
 80038d6:	0018      	movs	r0, r3
 80038d8:	46bd      	mov	sp, r7
 80038da:	b002      	add	sp, #8
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	46c0      	nop			@ (mov r8, r8)
 80038e0:	ffffefff 	.word	0xffffefff

080038e4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2241      	movs	r2, #65	@ 0x41
 80038f2:	5c9b      	ldrb	r3, [r3, r2]
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b20      	cmp	r3, #32
 80038f8:	d139      	bne.n	800396e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2240      	movs	r2, #64	@ 0x40
 80038fe:	5c9b      	ldrb	r3, [r3, r2]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d101      	bne.n	8003908 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003904:	2302      	movs	r3, #2
 8003906:	e033      	b.n	8003970 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2240      	movs	r2, #64	@ 0x40
 800390c:	2101      	movs	r1, #1
 800390e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2241      	movs	r2, #65	@ 0x41
 8003914:	2124      	movs	r1, #36	@ 0x24
 8003916:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2101      	movs	r1, #1
 8003924:	438a      	bics	r2, r1
 8003926:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	4a11      	ldr	r2, [pc, #68]	@ (8003978 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003934:	4013      	ands	r3, r2
 8003936:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	021b      	lsls	r3, r3, #8
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	4313      	orrs	r3, r2
 8003940:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2101      	movs	r1, #1
 8003956:	430a      	orrs	r2, r1
 8003958:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2241      	movs	r2, #65	@ 0x41
 800395e:	2120      	movs	r1, #32
 8003960:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2240      	movs	r2, #64	@ 0x40
 8003966:	2100      	movs	r1, #0
 8003968:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800396a:	2300      	movs	r3, #0
 800396c:	e000      	b.n	8003970 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800396e:	2302      	movs	r3, #2
  }
}
 8003970:	0018      	movs	r0, r3
 8003972:	46bd      	mov	sp, r7
 8003974:	b004      	add	sp, #16
 8003976:	bd80      	pop	{r7, pc}
 8003978:	fffff0ff 	.word	0xfffff0ff

0800397c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800397c:	b5b0      	push	{r4, r5, r7, lr}
 800397e:	b08a      	sub	sp, #40	@ 0x28
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d102      	bne.n	8003990 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	f000 fbbf 	bl	800410e <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003990:	4bc9      	ldr	r3, [pc, #804]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	220c      	movs	r2, #12
 8003996:	4013      	ands	r3, r2
 8003998:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800399a:	4bc7      	ldr	r3, [pc, #796]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 800399c:	68da      	ldr	r2, [r3, #12]
 800399e:	2380      	movs	r3, #128	@ 0x80
 80039a0:	025b      	lsls	r3, r3, #9
 80039a2:	4013      	ands	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2201      	movs	r2, #1
 80039ac:	4013      	ands	r3, r2
 80039ae:	d100      	bne.n	80039b2 <HAL_RCC_OscConfig+0x36>
 80039b0:	e07e      	b.n	8003ab0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	2b08      	cmp	r3, #8
 80039b6:	d007      	beq.n	80039c8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	2b0c      	cmp	r3, #12
 80039bc:	d112      	bne.n	80039e4 <HAL_RCC_OscConfig+0x68>
 80039be:	69ba      	ldr	r2, [r7, #24]
 80039c0:	2380      	movs	r3, #128	@ 0x80
 80039c2:	025b      	lsls	r3, r3, #9
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d10d      	bne.n	80039e4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c8:	4bbb      	ldr	r3, [pc, #748]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	2380      	movs	r3, #128	@ 0x80
 80039ce:	029b      	lsls	r3, r3, #10
 80039d0:	4013      	ands	r3, r2
 80039d2:	d100      	bne.n	80039d6 <HAL_RCC_OscConfig+0x5a>
 80039d4:	e06b      	b.n	8003aae <HAL_RCC_OscConfig+0x132>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d167      	bne.n	8003aae <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	f000 fb95 	bl	800410e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	2380      	movs	r3, #128	@ 0x80
 80039ea:	025b      	lsls	r3, r3, #9
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d107      	bne.n	8003a00 <HAL_RCC_OscConfig+0x84>
 80039f0:	4bb1      	ldr	r3, [pc, #708]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	4bb0      	ldr	r3, [pc, #704]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 80039f6:	2180      	movs	r1, #128	@ 0x80
 80039f8:	0249      	lsls	r1, r1, #9
 80039fa:	430a      	orrs	r2, r1
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	e027      	b.n	8003a50 <HAL_RCC_OscConfig+0xd4>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685a      	ldr	r2, [r3, #4]
 8003a04:	23a0      	movs	r3, #160	@ 0xa0
 8003a06:	02db      	lsls	r3, r3, #11
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d10e      	bne.n	8003a2a <HAL_RCC_OscConfig+0xae>
 8003a0c:	4baa      	ldr	r3, [pc, #680]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	4ba9      	ldr	r3, [pc, #676]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003a12:	2180      	movs	r1, #128	@ 0x80
 8003a14:	02c9      	lsls	r1, r1, #11
 8003a16:	430a      	orrs	r2, r1
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	4ba7      	ldr	r3, [pc, #668]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	4ba6      	ldr	r3, [pc, #664]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003a20:	2180      	movs	r1, #128	@ 0x80
 8003a22:	0249      	lsls	r1, r1, #9
 8003a24:	430a      	orrs	r2, r1
 8003a26:	601a      	str	r2, [r3, #0]
 8003a28:	e012      	b.n	8003a50 <HAL_RCC_OscConfig+0xd4>
 8003a2a:	4ba3      	ldr	r3, [pc, #652]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	4ba2      	ldr	r3, [pc, #648]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003a30:	49a2      	ldr	r1, [pc, #648]	@ (8003cbc <HAL_RCC_OscConfig+0x340>)
 8003a32:	400a      	ands	r2, r1
 8003a34:	601a      	str	r2, [r3, #0]
 8003a36:	4ba0      	ldr	r3, [pc, #640]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	2380      	movs	r3, #128	@ 0x80
 8003a3c:	025b      	lsls	r3, r3, #9
 8003a3e:	4013      	ands	r3, r2
 8003a40:	60fb      	str	r3, [r7, #12]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	4b9c      	ldr	r3, [pc, #624]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	4b9b      	ldr	r3, [pc, #620]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003a4a:	499d      	ldr	r1, [pc, #628]	@ (8003cc0 <HAL_RCC_OscConfig+0x344>)
 8003a4c:	400a      	ands	r2, r1
 8003a4e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d015      	beq.n	8003a84 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a58:	f7fe fd84 	bl	8002564 <HAL_GetTick>
 8003a5c:	0003      	movs	r3, r0
 8003a5e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a60:	e009      	b.n	8003a76 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a62:	f7fe fd7f 	bl	8002564 <HAL_GetTick>
 8003a66:	0002      	movs	r2, r0
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	2b64      	cmp	r3, #100	@ 0x64
 8003a6e:	d902      	bls.n	8003a76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	f000 fb4c 	bl	800410e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a76:	4b90      	ldr	r3, [pc, #576]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	2380      	movs	r3, #128	@ 0x80
 8003a7c:	029b      	lsls	r3, r3, #10
 8003a7e:	4013      	ands	r3, r2
 8003a80:	d0ef      	beq.n	8003a62 <HAL_RCC_OscConfig+0xe6>
 8003a82:	e015      	b.n	8003ab0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a84:	f7fe fd6e 	bl	8002564 <HAL_GetTick>
 8003a88:	0003      	movs	r3, r0
 8003a8a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a8c:	e008      	b.n	8003aa0 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a8e:	f7fe fd69 	bl	8002564 <HAL_GetTick>
 8003a92:	0002      	movs	r2, r0
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b64      	cmp	r3, #100	@ 0x64
 8003a9a:	d901      	bls.n	8003aa0 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e336      	b.n	800410e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003aa0:	4b85      	ldr	r3, [pc, #532]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	2380      	movs	r3, #128	@ 0x80
 8003aa6:	029b      	lsls	r3, r3, #10
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	d1f0      	bne.n	8003a8e <HAL_RCC_OscConfig+0x112>
 8003aac:	e000      	b.n	8003ab0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aae:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2202      	movs	r2, #2
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	d100      	bne.n	8003abc <HAL_RCC_OscConfig+0x140>
 8003aba:	e099      	b.n	8003bf0 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac4:	2220      	movs	r2, #32
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	d009      	beq.n	8003ade <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003aca:	4b7b      	ldr	r3, [pc, #492]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	4b7a      	ldr	r3, [pc, #488]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003ad0:	2120      	movs	r1, #32
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad8:	2220      	movs	r2, #32
 8003ada:	4393      	bics	r3, r2
 8003adc:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	2b04      	cmp	r3, #4
 8003ae2:	d005      	beq.n	8003af0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	2b0c      	cmp	r3, #12
 8003ae8:	d13e      	bne.n	8003b68 <HAL_RCC_OscConfig+0x1ec>
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d13b      	bne.n	8003b68 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003af0:	4b71      	ldr	r3, [pc, #452]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2204      	movs	r2, #4
 8003af6:	4013      	ands	r3, r2
 8003af8:	d004      	beq.n	8003b04 <HAL_RCC_OscConfig+0x188>
 8003afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d101      	bne.n	8003b04 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e304      	b.n	800410e <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b04:	4b6c      	ldr	r3, [pc, #432]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	4a6e      	ldr	r2, [pc, #440]	@ (8003cc4 <HAL_RCC_OscConfig+0x348>)
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	0019      	movs	r1, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	691b      	ldr	r3, [r3, #16]
 8003b12:	021a      	lsls	r2, r3, #8
 8003b14:	4b68      	ldr	r3, [pc, #416]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003b16:	430a      	orrs	r2, r1
 8003b18:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003b1a:	4b67      	ldr	r3, [pc, #412]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2209      	movs	r2, #9
 8003b20:	4393      	bics	r3, r2
 8003b22:	0019      	movs	r1, r3
 8003b24:	4b64      	ldr	r3, [pc, #400]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b2c:	f000 fc42 	bl	80043b4 <HAL_RCC_GetSysClockFreq>
 8003b30:	0001      	movs	r1, r0
 8003b32:	4b61      	ldr	r3, [pc, #388]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	091b      	lsrs	r3, r3, #4
 8003b38:	220f      	movs	r2, #15
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	4a62      	ldr	r2, [pc, #392]	@ (8003cc8 <HAL_RCC_OscConfig+0x34c>)
 8003b3e:	5cd3      	ldrb	r3, [r2, r3]
 8003b40:	000a      	movs	r2, r1
 8003b42:	40da      	lsrs	r2, r3
 8003b44:	4b61      	ldr	r3, [pc, #388]	@ (8003ccc <HAL_RCC_OscConfig+0x350>)
 8003b46:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003b48:	4b61      	ldr	r3, [pc, #388]	@ (8003cd0 <HAL_RCC_OscConfig+0x354>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2513      	movs	r5, #19
 8003b4e:	197c      	adds	r4, r7, r5
 8003b50:	0018      	movs	r0, r3
 8003b52:	f7fe fcc1 	bl	80024d8 <HAL_InitTick>
 8003b56:	0003      	movs	r3, r0
 8003b58:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003b5a:	197b      	adds	r3, r7, r5
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d046      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8003b62:	197b      	adds	r3, r7, r5
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	e2d2      	b.n	800410e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d027      	beq.n	8003bbe <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003b6e:	4b52      	ldr	r3, [pc, #328]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2209      	movs	r2, #9
 8003b74:	4393      	bics	r3, r2
 8003b76:	0019      	movs	r1, r3
 8003b78:	4b4f      	ldr	r3, [pc, #316]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003b7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b80:	f7fe fcf0 	bl	8002564 <HAL_GetTick>
 8003b84:	0003      	movs	r3, r0
 8003b86:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b88:	e008      	b.n	8003b9c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b8a:	f7fe fceb 	bl	8002564 <HAL_GetTick>
 8003b8e:	0002      	movs	r2, r0
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d901      	bls.n	8003b9c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e2b8      	b.n	800410e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b9c:	4b46      	ldr	r3, [pc, #280]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2204      	movs	r2, #4
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	d0f1      	beq.n	8003b8a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba6:	4b44      	ldr	r3, [pc, #272]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	4a46      	ldr	r2, [pc, #280]	@ (8003cc4 <HAL_RCC_OscConfig+0x348>)
 8003bac:	4013      	ands	r3, r2
 8003bae:	0019      	movs	r1, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	021a      	lsls	r2, r3, #8
 8003bb6:	4b40      	ldr	r3, [pc, #256]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	605a      	str	r2, [r3, #4]
 8003bbc:	e018      	b.n	8003bf0 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bbe:	4b3e      	ldr	r3, [pc, #248]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	4b3d      	ldr	r3, [pc, #244]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003bc4:	2101      	movs	r1, #1
 8003bc6:	438a      	bics	r2, r1
 8003bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bca:	f7fe fccb 	bl	8002564 <HAL_GetTick>
 8003bce:	0003      	movs	r3, r0
 8003bd0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bd4:	f7fe fcc6 	bl	8002564 <HAL_GetTick>
 8003bd8:	0002      	movs	r2, r0
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e293      	b.n	800410e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003be6:	4b34      	ldr	r3, [pc, #208]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2204      	movs	r2, #4
 8003bec:	4013      	ands	r3, r2
 8003bee:	d1f1      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2210      	movs	r2, #16
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	d100      	bne.n	8003bfc <HAL_RCC_OscConfig+0x280>
 8003bfa:	e0a2      	b.n	8003d42 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d140      	bne.n	8003c84 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c02:	4b2d      	ldr	r3, [pc, #180]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	2380      	movs	r3, #128	@ 0x80
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	d005      	beq.n	8003c1a <HAL_RCC_OscConfig+0x29e>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	69db      	ldr	r3, [r3, #28]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d101      	bne.n	8003c1a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e279      	b.n	800410e <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c1a:	4b27      	ldr	r3, [pc, #156]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	4a2d      	ldr	r2, [pc, #180]	@ (8003cd4 <HAL_RCC_OscConfig+0x358>)
 8003c20:	4013      	ands	r3, r2
 8003c22:	0019      	movs	r1, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c28:	4b23      	ldr	r3, [pc, #140]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c2e:	4b22      	ldr	r3, [pc, #136]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	021b      	lsls	r3, r3, #8
 8003c34:	0a19      	lsrs	r1, r3, #8
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	061a      	lsls	r2, r3, #24
 8003c3c:	4b1e      	ldr	r3, [pc, #120]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c46:	0b5b      	lsrs	r3, r3, #13
 8003c48:	3301      	adds	r3, #1
 8003c4a:	2280      	movs	r2, #128	@ 0x80
 8003c4c:	0212      	lsls	r2, r2, #8
 8003c4e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003c50:	4b19      	ldr	r3, [pc, #100]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	091b      	lsrs	r3, r3, #4
 8003c56:	210f      	movs	r1, #15
 8003c58:	400b      	ands	r3, r1
 8003c5a:	491b      	ldr	r1, [pc, #108]	@ (8003cc8 <HAL_RCC_OscConfig+0x34c>)
 8003c5c:	5ccb      	ldrb	r3, [r1, r3]
 8003c5e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003c60:	4b1a      	ldr	r3, [pc, #104]	@ (8003ccc <HAL_RCC_OscConfig+0x350>)
 8003c62:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003c64:	4b1a      	ldr	r3, [pc, #104]	@ (8003cd0 <HAL_RCC_OscConfig+0x354>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2513      	movs	r5, #19
 8003c6a:	197c      	adds	r4, r7, r5
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	f7fe fc33 	bl	80024d8 <HAL_InitTick>
 8003c72:	0003      	movs	r3, r0
 8003c74:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003c76:	197b      	adds	r3, r7, r5
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d061      	beq.n	8003d42 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8003c7e:	197b      	adds	r3, r7, r5
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	e244      	b.n	800410e <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	69db      	ldr	r3, [r3, #28]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d040      	beq.n	8003d0e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	4b09      	ldr	r3, [pc, #36]	@ (8003cb8 <HAL_RCC_OscConfig+0x33c>)
 8003c92:	2180      	movs	r1, #128	@ 0x80
 8003c94:	0049      	lsls	r1, r1, #1
 8003c96:	430a      	orrs	r2, r1
 8003c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c9a:	f7fe fc63 	bl	8002564 <HAL_GetTick>
 8003c9e:	0003      	movs	r3, r0
 8003ca0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003ca2:	e019      	b.n	8003cd8 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ca4:	f7fe fc5e 	bl	8002564 <HAL_GetTick>
 8003ca8:	0002      	movs	r2, r0
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d912      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e22b      	b.n	800410e <HAL_RCC_OscConfig+0x792>
 8003cb6:	46c0      	nop			@ (mov r8, r8)
 8003cb8:	40021000 	.word	0x40021000
 8003cbc:	fffeffff 	.word	0xfffeffff
 8003cc0:	fffbffff 	.word	0xfffbffff
 8003cc4:	ffffe0ff 	.word	0xffffe0ff
 8003cc8:	08005f3c 	.word	0x08005f3c
 8003ccc:	20000000 	.word	0x20000000
 8003cd0:	20000004 	.word	0x20000004
 8003cd4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003cd8:	4bca      	ldr	r3, [pc, #808]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	2380      	movs	r3, #128	@ 0x80
 8003cde:	009b      	lsls	r3, r3, #2
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	d0df      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ce4:	4bc7      	ldr	r3, [pc, #796]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	4ac7      	ldr	r2, [pc, #796]	@ (8004008 <HAL_RCC_OscConfig+0x68c>)
 8003cea:	4013      	ands	r3, r2
 8003cec:	0019      	movs	r1, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003cf2:	4bc4      	ldr	r3, [pc, #784]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cf8:	4bc2      	ldr	r3, [pc, #776]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	021b      	lsls	r3, r3, #8
 8003cfe:	0a19      	lsrs	r1, r3, #8
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	061a      	lsls	r2, r3, #24
 8003d06:	4bbf      	ldr	r3, [pc, #764]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	605a      	str	r2, [r3, #4]
 8003d0c:	e019      	b.n	8003d42 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003d0e:	4bbd      	ldr	r3, [pc, #756]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	4bbc      	ldr	r3, [pc, #752]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003d14:	49bd      	ldr	r1, [pc, #756]	@ (800400c <HAL_RCC_OscConfig+0x690>)
 8003d16:	400a      	ands	r2, r1
 8003d18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d1a:	f7fe fc23 	bl	8002564 <HAL_GetTick>
 8003d1e:	0003      	movs	r3, r0
 8003d20:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003d22:	e008      	b.n	8003d36 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d24:	f7fe fc1e 	bl	8002564 <HAL_GetTick>
 8003d28:	0002      	movs	r2, r0
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e1eb      	b.n	800410e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003d36:	4bb3      	ldr	r3, [pc, #716]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	2380      	movs	r3, #128	@ 0x80
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	4013      	ands	r3, r2
 8003d40:	d1f0      	bne.n	8003d24 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2208      	movs	r2, #8
 8003d48:	4013      	ands	r3, r2
 8003d4a:	d036      	beq.n	8003dba <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d019      	beq.n	8003d88 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d54:	4bab      	ldr	r3, [pc, #684]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003d56:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d58:	4baa      	ldr	r3, [pc, #680]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003d5a:	2101      	movs	r1, #1
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d60:	f7fe fc00 	bl	8002564 <HAL_GetTick>
 8003d64:	0003      	movs	r3, r0
 8003d66:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003d68:	e008      	b.n	8003d7c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d6a:	f7fe fbfb 	bl	8002564 <HAL_GetTick>
 8003d6e:	0002      	movs	r2, r0
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e1c8      	b.n	800410e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003d7c:	4ba1      	ldr	r3, [pc, #644]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d80:	2202      	movs	r2, #2
 8003d82:	4013      	ands	r3, r2
 8003d84:	d0f1      	beq.n	8003d6a <HAL_RCC_OscConfig+0x3ee>
 8003d86:	e018      	b.n	8003dba <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d88:	4b9e      	ldr	r3, [pc, #632]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003d8a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d8c:	4b9d      	ldr	r3, [pc, #628]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003d8e:	2101      	movs	r1, #1
 8003d90:	438a      	bics	r2, r1
 8003d92:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d94:	f7fe fbe6 	bl	8002564 <HAL_GetTick>
 8003d98:	0003      	movs	r3, r0
 8003d9a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003d9c:	e008      	b.n	8003db0 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d9e:	f7fe fbe1 	bl	8002564 <HAL_GetTick>
 8003da2:	0002      	movs	r2, r0
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d901      	bls.n	8003db0 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e1ae      	b.n	800410e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003db0:	4b94      	ldr	r3, [pc, #592]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003db2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003db4:	2202      	movs	r2, #2
 8003db6:	4013      	ands	r3, r2
 8003db8:	d1f1      	bne.n	8003d9e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	2204      	movs	r2, #4
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	d100      	bne.n	8003dc6 <HAL_RCC_OscConfig+0x44a>
 8003dc4:	e0ae      	b.n	8003f24 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dc6:	2023      	movs	r0, #35	@ 0x23
 8003dc8:	183b      	adds	r3, r7, r0
 8003dca:	2200      	movs	r2, #0
 8003dcc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dce:	4b8d      	ldr	r3, [pc, #564]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003dd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003dd2:	2380      	movs	r3, #128	@ 0x80
 8003dd4:	055b      	lsls	r3, r3, #21
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	d109      	bne.n	8003dee <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dda:	4b8a      	ldr	r3, [pc, #552]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003ddc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003dde:	4b89      	ldr	r3, [pc, #548]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003de0:	2180      	movs	r1, #128	@ 0x80
 8003de2:	0549      	lsls	r1, r1, #21
 8003de4:	430a      	orrs	r2, r1
 8003de6:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003de8:	183b      	adds	r3, r7, r0
 8003dea:	2201      	movs	r2, #1
 8003dec:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dee:	4b88      	ldr	r3, [pc, #544]	@ (8004010 <HAL_RCC_OscConfig+0x694>)
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	2380      	movs	r3, #128	@ 0x80
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	4013      	ands	r3, r2
 8003df8:	d11a      	bne.n	8003e30 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dfa:	4b85      	ldr	r3, [pc, #532]	@ (8004010 <HAL_RCC_OscConfig+0x694>)
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	4b84      	ldr	r3, [pc, #528]	@ (8004010 <HAL_RCC_OscConfig+0x694>)
 8003e00:	2180      	movs	r1, #128	@ 0x80
 8003e02:	0049      	lsls	r1, r1, #1
 8003e04:	430a      	orrs	r2, r1
 8003e06:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e08:	f7fe fbac 	bl	8002564 <HAL_GetTick>
 8003e0c:	0003      	movs	r3, r0
 8003e0e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e10:	e008      	b.n	8003e24 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e12:	f7fe fba7 	bl	8002564 <HAL_GetTick>
 8003e16:	0002      	movs	r2, r0
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	2b64      	cmp	r3, #100	@ 0x64
 8003e1e:	d901      	bls.n	8003e24 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e174      	b.n	800410e <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e24:	4b7a      	ldr	r3, [pc, #488]	@ (8004010 <HAL_RCC_OscConfig+0x694>)
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	2380      	movs	r3, #128	@ 0x80
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	d0f0      	beq.n	8003e12 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	2380      	movs	r3, #128	@ 0x80
 8003e36:	005b      	lsls	r3, r3, #1
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d107      	bne.n	8003e4c <HAL_RCC_OscConfig+0x4d0>
 8003e3c:	4b71      	ldr	r3, [pc, #452]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003e3e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003e40:	4b70      	ldr	r3, [pc, #448]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003e42:	2180      	movs	r1, #128	@ 0x80
 8003e44:	0049      	lsls	r1, r1, #1
 8003e46:	430a      	orrs	r2, r1
 8003e48:	651a      	str	r2, [r3, #80]	@ 0x50
 8003e4a:	e031      	b.n	8003eb0 <HAL_RCC_OscConfig+0x534>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10c      	bne.n	8003e6e <HAL_RCC_OscConfig+0x4f2>
 8003e54:	4b6b      	ldr	r3, [pc, #428]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003e56:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003e58:	4b6a      	ldr	r3, [pc, #424]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003e5a:	496c      	ldr	r1, [pc, #432]	@ (800400c <HAL_RCC_OscConfig+0x690>)
 8003e5c:	400a      	ands	r2, r1
 8003e5e:	651a      	str	r2, [r3, #80]	@ 0x50
 8003e60:	4b68      	ldr	r3, [pc, #416]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003e62:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003e64:	4b67      	ldr	r3, [pc, #412]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003e66:	496b      	ldr	r1, [pc, #428]	@ (8004014 <HAL_RCC_OscConfig+0x698>)
 8003e68:	400a      	ands	r2, r1
 8003e6a:	651a      	str	r2, [r3, #80]	@ 0x50
 8003e6c:	e020      	b.n	8003eb0 <HAL_RCC_OscConfig+0x534>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689a      	ldr	r2, [r3, #8]
 8003e72:	23a0      	movs	r3, #160	@ 0xa0
 8003e74:	00db      	lsls	r3, r3, #3
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d10e      	bne.n	8003e98 <HAL_RCC_OscConfig+0x51c>
 8003e7a:	4b62      	ldr	r3, [pc, #392]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003e7c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003e7e:	4b61      	ldr	r3, [pc, #388]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003e80:	2180      	movs	r1, #128	@ 0x80
 8003e82:	00c9      	lsls	r1, r1, #3
 8003e84:	430a      	orrs	r2, r1
 8003e86:	651a      	str	r2, [r3, #80]	@ 0x50
 8003e88:	4b5e      	ldr	r3, [pc, #376]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003e8a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003e8c:	4b5d      	ldr	r3, [pc, #372]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003e8e:	2180      	movs	r1, #128	@ 0x80
 8003e90:	0049      	lsls	r1, r1, #1
 8003e92:	430a      	orrs	r2, r1
 8003e94:	651a      	str	r2, [r3, #80]	@ 0x50
 8003e96:	e00b      	b.n	8003eb0 <HAL_RCC_OscConfig+0x534>
 8003e98:	4b5a      	ldr	r3, [pc, #360]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003e9a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003e9c:	4b59      	ldr	r3, [pc, #356]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003e9e:	495b      	ldr	r1, [pc, #364]	@ (800400c <HAL_RCC_OscConfig+0x690>)
 8003ea0:	400a      	ands	r2, r1
 8003ea2:	651a      	str	r2, [r3, #80]	@ 0x50
 8003ea4:	4b57      	ldr	r3, [pc, #348]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003ea6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003ea8:	4b56      	ldr	r3, [pc, #344]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003eaa:	495a      	ldr	r1, [pc, #360]	@ (8004014 <HAL_RCC_OscConfig+0x698>)
 8003eac:	400a      	ands	r2, r1
 8003eae:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d015      	beq.n	8003ee4 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eb8:	f7fe fb54 	bl	8002564 <HAL_GetTick>
 8003ebc:	0003      	movs	r3, r0
 8003ebe:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ec0:	e009      	b.n	8003ed6 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ec2:	f7fe fb4f 	bl	8002564 <HAL_GetTick>
 8003ec6:	0002      	movs	r2, r0
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	4a52      	ldr	r2, [pc, #328]	@ (8004018 <HAL_RCC_OscConfig+0x69c>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e11b      	b.n	800410e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ed6:	4b4b      	ldr	r3, [pc, #300]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003ed8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003eda:	2380      	movs	r3, #128	@ 0x80
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	4013      	ands	r3, r2
 8003ee0:	d0ef      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x546>
 8003ee2:	e014      	b.n	8003f0e <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ee4:	f7fe fb3e 	bl	8002564 <HAL_GetTick>
 8003ee8:	0003      	movs	r3, r0
 8003eea:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003eec:	e009      	b.n	8003f02 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eee:	f7fe fb39 	bl	8002564 <HAL_GetTick>
 8003ef2:	0002      	movs	r2, r0
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	4a47      	ldr	r2, [pc, #284]	@ (8004018 <HAL_RCC_OscConfig+0x69c>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e105      	b.n	800410e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003f02:	4b40      	ldr	r3, [pc, #256]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003f04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003f06:	2380      	movs	r3, #128	@ 0x80
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	d1ef      	bne.n	8003eee <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003f0e:	2323      	movs	r3, #35	@ 0x23
 8003f10:	18fb      	adds	r3, r7, r3
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d105      	bne.n	8003f24 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f18:	4b3a      	ldr	r3, [pc, #232]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003f1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f1c:	4b39      	ldr	r3, [pc, #228]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003f1e:	493f      	ldr	r1, [pc, #252]	@ (800401c <HAL_RCC_OscConfig+0x6a0>)
 8003f20:	400a      	ands	r2, r1
 8003f22:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2220      	movs	r2, #32
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	d049      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	699b      	ldr	r3, [r3, #24]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d026      	beq.n	8003f84 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003f36:	4b33      	ldr	r3, [pc, #204]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003f38:	689a      	ldr	r2, [r3, #8]
 8003f3a:	4b32      	ldr	r3, [pc, #200]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003f3c:	2101      	movs	r1, #1
 8003f3e:	430a      	orrs	r2, r1
 8003f40:	609a      	str	r2, [r3, #8]
 8003f42:	4b30      	ldr	r3, [pc, #192]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003f44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f46:	4b2f      	ldr	r3, [pc, #188]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003f48:	2101      	movs	r1, #1
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003f4e:	4b34      	ldr	r3, [pc, #208]	@ (8004020 <HAL_RCC_OscConfig+0x6a4>)
 8003f50:	6a1a      	ldr	r2, [r3, #32]
 8003f52:	4b33      	ldr	r3, [pc, #204]	@ (8004020 <HAL_RCC_OscConfig+0x6a4>)
 8003f54:	2180      	movs	r1, #128	@ 0x80
 8003f56:	0189      	lsls	r1, r1, #6
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5c:	f7fe fb02 	bl	8002564 <HAL_GetTick>
 8003f60:	0003      	movs	r3, r0
 8003f62:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f64:	e008      	b.n	8003f78 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f66:	f7fe fafd 	bl	8002564 <HAL_GetTick>
 8003f6a:	0002      	movs	r2, r0
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e0ca      	b.n	800410e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f78:	4b22      	ldr	r3, [pc, #136]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	4013      	ands	r3, r2
 8003f80:	d0f1      	beq.n	8003f66 <HAL_RCC_OscConfig+0x5ea>
 8003f82:	e01e      	b.n	8003fc2 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003f84:	4b1f      	ldr	r3, [pc, #124]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003f86:	689a      	ldr	r2, [r3, #8]
 8003f88:	4b1e      	ldr	r3, [pc, #120]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003f8a:	2101      	movs	r1, #1
 8003f8c:	438a      	bics	r2, r1
 8003f8e:	609a      	str	r2, [r3, #8]
 8003f90:	4b23      	ldr	r3, [pc, #140]	@ (8004020 <HAL_RCC_OscConfig+0x6a4>)
 8003f92:	6a1a      	ldr	r2, [r3, #32]
 8003f94:	4b22      	ldr	r3, [pc, #136]	@ (8004020 <HAL_RCC_OscConfig+0x6a4>)
 8003f96:	4923      	ldr	r1, [pc, #140]	@ (8004024 <HAL_RCC_OscConfig+0x6a8>)
 8003f98:	400a      	ands	r2, r1
 8003f9a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f9c:	f7fe fae2 	bl	8002564 <HAL_GetTick>
 8003fa0:	0003      	movs	r3, r0
 8003fa2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003fa4:	e008      	b.n	8003fb8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003fa6:	f7fe fadd 	bl	8002564 <HAL_GetTick>
 8003faa:	0002      	movs	r2, r0
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d901      	bls.n	8003fb8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e0aa      	b.n	800410e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003fb8:	4b12      	ldr	r3, [pc, #72]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	2202      	movs	r2, #2
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	d1f1      	bne.n	8003fa6 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d100      	bne.n	8003fcc <HAL_RCC_OscConfig+0x650>
 8003fca:	e09f      	b.n	800410c <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	2b0c      	cmp	r3, #12
 8003fd0:	d100      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x658>
 8003fd2:	e078      	b.n	80040c6 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d159      	bne.n	8004090 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fdc:	4b09      	ldr	r3, [pc, #36]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	4b08      	ldr	r3, [pc, #32]	@ (8004004 <HAL_RCC_OscConfig+0x688>)
 8003fe2:	4911      	ldr	r1, [pc, #68]	@ (8004028 <HAL_RCC_OscConfig+0x6ac>)
 8003fe4:	400a      	ands	r2, r1
 8003fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe8:	f7fe fabc 	bl	8002564 <HAL_GetTick>
 8003fec:	0003      	movs	r3, r0
 8003fee:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003ff0:	e01c      	b.n	800402c <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ff2:	f7fe fab7 	bl	8002564 <HAL_GetTick>
 8003ff6:	0002      	movs	r2, r0
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d915      	bls.n	800402c <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e084      	b.n	800410e <HAL_RCC_OscConfig+0x792>
 8004004:	40021000 	.word	0x40021000
 8004008:	ffff1fff 	.word	0xffff1fff
 800400c:	fffffeff 	.word	0xfffffeff
 8004010:	40007000 	.word	0x40007000
 8004014:	fffffbff 	.word	0xfffffbff
 8004018:	00001388 	.word	0x00001388
 800401c:	efffffff 	.word	0xefffffff
 8004020:	40010000 	.word	0x40010000
 8004024:	ffffdfff 	.word	0xffffdfff
 8004028:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800402c:	4b3a      	ldr	r3, [pc, #232]	@ (8004118 <HAL_RCC_OscConfig+0x79c>)
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	2380      	movs	r3, #128	@ 0x80
 8004032:	049b      	lsls	r3, r3, #18
 8004034:	4013      	ands	r3, r2
 8004036:	d1dc      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004038:	4b37      	ldr	r3, [pc, #220]	@ (8004118 <HAL_RCC_OscConfig+0x79c>)
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	4a37      	ldr	r2, [pc, #220]	@ (800411c <HAL_RCC_OscConfig+0x7a0>)
 800403e:	4013      	ands	r3, r2
 8004040:	0019      	movs	r1, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404a:	431a      	orrs	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004050:	431a      	orrs	r2, r3
 8004052:	4b31      	ldr	r3, [pc, #196]	@ (8004118 <HAL_RCC_OscConfig+0x79c>)
 8004054:	430a      	orrs	r2, r1
 8004056:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004058:	4b2f      	ldr	r3, [pc, #188]	@ (8004118 <HAL_RCC_OscConfig+0x79c>)
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	4b2e      	ldr	r3, [pc, #184]	@ (8004118 <HAL_RCC_OscConfig+0x79c>)
 800405e:	2180      	movs	r1, #128	@ 0x80
 8004060:	0449      	lsls	r1, r1, #17
 8004062:	430a      	orrs	r2, r1
 8004064:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004066:	f7fe fa7d 	bl	8002564 <HAL_GetTick>
 800406a:	0003      	movs	r3, r0
 800406c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800406e:	e008      	b.n	8004082 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004070:	f7fe fa78 	bl	8002564 <HAL_GetTick>
 8004074:	0002      	movs	r2, r0
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b02      	cmp	r3, #2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e045      	b.n	800410e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004082:	4b25      	ldr	r3, [pc, #148]	@ (8004118 <HAL_RCC_OscConfig+0x79c>)
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	2380      	movs	r3, #128	@ 0x80
 8004088:	049b      	lsls	r3, r3, #18
 800408a:	4013      	ands	r3, r2
 800408c:	d0f0      	beq.n	8004070 <HAL_RCC_OscConfig+0x6f4>
 800408e:	e03d      	b.n	800410c <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004090:	4b21      	ldr	r3, [pc, #132]	@ (8004118 <HAL_RCC_OscConfig+0x79c>)
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	4b20      	ldr	r3, [pc, #128]	@ (8004118 <HAL_RCC_OscConfig+0x79c>)
 8004096:	4922      	ldr	r1, [pc, #136]	@ (8004120 <HAL_RCC_OscConfig+0x7a4>)
 8004098:	400a      	ands	r2, r1
 800409a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800409c:	f7fe fa62 	bl	8002564 <HAL_GetTick>
 80040a0:	0003      	movs	r3, r0
 80040a2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80040a4:	e008      	b.n	80040b8 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040a6:	f7fe fa5d 	bl	8002564 <HAL_GetTick>
 80040aa:	0002      	movs	r2, r0
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d901      	bls.n	80040b8 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e02a      	b.n	800410e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80040b8:	4b17      	ldr	r3, [pc, #92]	@ (8004118 <HAL_RCC_OscConfig+0x79c>)
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	2380      	movs	r3, #128	@ 0x80
 80040be:	049b      	lsls	r3, r3, #18
 80040c0:	4013      	ands	r3, r2
 80040c2:	d1f0      	bne.n	80040a6 <HAL_RCC_OscConfig+0x72a>
 80040c4:	e022      	b.n	800410c <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d101      	bne.n	80040d2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e01d      	b.n	800410e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80040d2:	4b11      	ldr	r3, [pc, #68]	@ (8004118 <HAL_RCC_OscConfig+0x79c>)
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	2380      	movs	r3, #128	@ 0x80
 80040dc:	025b      	lsls	r3, r3, #9
 80040de:	401a      	ands	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d10f      	bne.n	8004108 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80040e8:	69ba      	ldr	r2, [r7, #24]
 80040ea:	23f0      	movs	r3, #240	@ 0xf0
 80040ec:	039b      	lsls	r3, r3, #14
 80040ee:	401a      	ands	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d107      	bne.n	8004108 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	23c0      	movs	r3, #192	@ 0xc0
 80040fc:	041b      	lsls	r3, r3, #16
 80040fe:	401a      	ands	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004104:	429a      	cmp	r2, r3
 8004106:	d001      	beq.n	800410c <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e000      	b.n	800410e <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	0018      	movs	r0, r3
 8004110:	46bd      	mov	sp, r7
 8004112:	b00a      	add	sp, #40	@ 0x28
 8004114:	bdb0      	pop	{r4, r5, r7, pc}
 8004116:	46c0      	nop			@ (mov r8, r8)
 8004118:	40021000 	.word	0x40021000
 800411c:	ff02ffff 	.word	0xff02ffff
 8004120:	feffffff 	.word	0xfeffffff

08004124 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004124:	b5b0      	push	{r4, r5, r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d101      	bne.n	8004138 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e128      	b.n	800438a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004138:	4b96      	ldr	r3, [pc, #600]	@ (8004394 <HAL_RCC_ClockConfig+0x270>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2201      	movs	r2, #1
 800413e:	4013      	ands	r3, r2
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	429a      	cmp	r2, r3
 8004144:	d91e      	bls.n	8004184 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004146:	4b93      	ldr	r3, [pc, #588]	@ (8004394 <HAL_RCC_ClockConfig+0x270>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2201      	movs	r2, #1
 800414c:	4393      	bics	r3, r2
 800414e:	0019      	movs	r1, r3
 8004150:	4b90      	ldr	r3, [pc, #576]	@ (8004394 <HAL_RCC_ClockConfig+0x270>)
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	430a      	orrs	r2, r1
 8004156:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004158:	f7fe fa04 	bl	8002564 <HAL_GetTick>
 800415c:	0003      	movs	r3, r0
 800415e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004160:	e009      	b.n	8004176 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004162:	f7fe f9ff 	bl	8002564 <HAL_GetTick>
 8004166:	0002      	movs	r2, r0
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	4a8a      	ldr	r2, [pc, #552]	@ (8004398 <HAL_RCC_ClockConfig+0x274>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d901      	bls.n	8004176 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e109      	b.n	800438a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004176:	4b87      	ldr	r3, [pc, #540]	@ (8004394 <HAL_RCC_ClockConfig+0x270>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2201      	movs	r2, #1
 800417c:	4013      	ands	r3, r2
 800417e:	683a      	ldr	r2, [r7, #0]
 8004180:	429a      	cmp	r2, r3
 8004182:	d1ee      	bne.n	8004162 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2202      	movs	r2, #2
 800418a:	4013      	ands	r3, r2
 800418c:	d009      	beq.n	80041a2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800418e:	4b83      	ldr	r3, [pc, #524]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	22f0      	movs	r2, #240	@ 0xf0
 8004194:	4393      	bics	r3, r2
 8004196:	0019      	movs	r1, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689a      	ldr	r2, [r3, #8]
 800419c:	4b7f      	ldr	r3, [pc, #508]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 800419e:	430a      	orrs	r2, r1
 80041a0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2201      	movs	r2, #1
 80041a8:	4013      	ands	r3, r2
 80041aa:	d100      	bne.n	80041ae <HAL_RCC_ClockConfig+0x8a>
 80041ac:	e089      	b.n	80042c2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d107      	bne.n	80041c6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80041b6:	4b79      	ldr	r3, [pc, #484]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	2380      	movs	r3, #128	@ 0x80
 80041bc:	029b      	lsls	r3, r3, #10
 80041be:	4013      	ands	r3, r2
 80041c0:	d120      	bne.n	8004204 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e0e1      	b.n	800438a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	2b03      	cmp	r3, #3
 80041cc:	d107      	bne.n	80041de <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80041ce:	4b73      	ldr	r3, [pc, #460]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	2380      	movs	r3, #128	@ 0x80
 80041d4:	049b      	lsls	r3, r3, #18
 80041d6:	4013      	ands	r3, r2
 80041d8:	d114      	bne.n	8004204 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e0d5      	b.n	800438a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d106      	bne.n	80041f4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80041e6:	4b6d      	ldr	r3, [pc, #436]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2204      	movs	r2, #4
 80041ec:	4013      	ands	r3, r2
 80041ee:	d109      	bne.n	8004204 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80041f0:	2301      	movs	r3, #1
 80041f2:	e0ca      	b.n	800438a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80041f4:	4b69      	ldr	r3, [pc, #420]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	2380      	movs	r3, #128	@ 0x80
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	4013      	ands	r3, r2
 80041fe:	d101      	bne.n	8004204 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e0c2      	b.n	800438a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004204:	4b65      	ldr	r3, [pc, #404]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	2203      	movs	r2, #3
 800420a:	4393      	bics	r3, r2
 800420c:	0019      	movs	r1, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	4b62      	ldr	r3, [pc, #392]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 8004214:	430a      	orrs	r2, r1
 8004216:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004218:	f7fe f9a4 	bl	8002564 <HAL_GetTick>
 800421c:	0003      	movs	r3, r0
 800421e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	2b02      	cmp	r3, #2
 8004226:	d111      	bne.n	800424c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004228:	e009      	b.n	800423e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800422a:	f7fe f99b 	bl	8002564 <HAL_GetTick>
 800422e:	0002      	movs	r2, r0
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	4a58      	ldr	r2, [pc, #352]	@ (8004398 <HAL_RCC_ClockConfig+0x274>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d901      	bls.n	800423e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e0a5      	b.n	800438a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800423e:	4b57      	ldr	r3, [pc, #348]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	220c      	movs	r2, #12
 8004244:	4013      	ands	r3, r2
 8004246:	2b08      	cmp	r3, #8
 8004248:	d1ef      	bne.n	800422a <HAL_RCC_ClockConfig+0x106>
 800424a:	e03a      	b.n	80042c2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	2b03      	cmp	r3, #3
 8004252:	d111      	bne.n	8004278 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004254:	e009      	b.n	800426a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004256:	f7fe f985 	bl	8002564 <HAL_GetTick>
 800425a:	0002      	movs	r2, r0
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	4a4d      	ldr	r2, [pc, #308]	@ (8004398 <HAL_RCC_ClockConfig+0x274>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d901      	bls.n	800426a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e08f      	b.n	800438a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800426a:	4b4c      	ldr	r3, [pc, #304]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	220c      	movs	r2, #12
 8004270:	4013      	ands	r3, r2
 8004272:	2b0c      	cmp	r3, #12
 8004274:	d1ef      	bne.n	8004256 <HAL_RCC_ClockConfig+0x132>
 8004276:	e024      	b.n	80042c2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	2b01      	cmp	r3, #1
 800427e:	d11b      	bne.n	80042b8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004280:	e009      	b.n	8004296 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004282:	f7fe f96f 	bl	8002564 <HAL_GetTick>
 8004286:	0002      	movs	r2, r0
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	4a42      	ldr	r2, [pc, #264]	@ (8004398 <HAL_RCC_ClockConfig+0x274>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e079      	b.n	800438a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004296:	4b41      	ldr	r3, [pc, #260]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	220c      	movs	r2, #12
 800429c:	4013      	ands	r3, r2
 800429e:	2b04      	cmp	r3, #4
 80042a0:	d1ef      	bne.n	8004282 <HAL_RCC_ClockConfig+0x15e>
 80042a2:	e00e      	b.n	80042c2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042a4:	f7fe f95e 	bl	8002564 <HAL_GetTick>
 80042a8:	0002      	movs	r2, r0
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	4a3a      	ldr	r2, [pc, #232]	@ (8004398 <HAL_RCC_ClockConfig+0x274>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d901      	bls.n	80042b8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e068      	b.n	800438a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80042b8:	4b38      	ldr	r3, [pc, #224]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	220c      	movs	r2, #12
 80042be:	4013      	ands	r3, r2
 80042c0:	d1f0      	bne.n	80042a4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042c2:	4b34      	ldr	r3, [pc, #208]	@ (8004394 <HAL_RCC_ClockConfig+0x270>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2201      	movs	r2, #1
 80042c8:	4013      	ands	r3, r2
 80042ca:	683a      	ldr	r2, [r7, #0]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d21e      	bcs.n	800430e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042d0:	4b30      	ldr	r3, [pc, #192]	@ (8004394 <HAL_RCC_ClockConfig+0x270>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2201      	movs	r2, #1
 80042d6:	4393      	bics	r3, r2
 80042d8:	0019      	movs	r1, r3
 80042da:	4b2e      	ldr	r3, [pc, #184]	@ (8004394 <HAL_RCC_ClockConfig+0x270>)
 80042dc:	683a      	ldr	r2, [r7, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80042e2:	f7fe f93f 	bl	8002564 <HAL_GetTick>
 80042e6:	0003      	movs	r3, r0
 80042e8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ea:	e009      	b.n	8004300 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042ec:	f7fe f93a 	bl	8002564 <HAL_GetTick>
 80042f0:	0002      	movs	r2, r0
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	4a28      	ldr	r2, [pc, #160]	@ (8004398 <HAL_RCC_ClockConfig+0x274>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d901      	bls.n	8004300 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80042fc:	2303      	movs	r3, #3
 80042fe:	e044      	b.n	800438a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004300:	4b24      	ldr	r3, [pc, #144]	@ (8004394 <HAL_RCC_ClockConfig+0x270>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2201      	movs	r2, #1
 8004306:	4013      	ands	r3, r2
 8004308:	683a      	ldr	r2, [r7, #0]
 800430a:	429a      	cmp	r2, r3
 800430c:	d1ee      	bne.n	80042ec <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2204      	movs	r2, #4
 8004314:	4013      	ands	r3, r2
 8004316:	d009      	beq.n	800432c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004318:	4b20      	ldr	r3, [pc, #128]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	4a20      	ldr	r2, [pc, #128]	@ (80043a0 <HAL_RCC_ClockConfig+0x27c>)
 800431e:	4013      	ands	r3, r2
 8004320:	0019      	movs	r1, r3
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	68da      	ldr	r2, [r3, #12]
 8004326:	4b1d      	ldr	r3, [pc, #116]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 8004328:	430a      	orrs	r2, r1
 800432a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2208      	movs	r2, #8
 8004332:	4013      	ands	r3, r2
 8004334:	d00a      	beq.n	800434c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004336:	4b19      	ldr	r3, [pc, #100]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	4a1a      	ldr	r2, [pc, #104]	@ (80043a4 <HAL_RCC_ClockConfig+0x280>)
 800433c:	4013      	ands	r3, r2
 800433e:	0019      	movs	r1, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	00da      	lsls	r2, r3, #3
 8004346:	4b15      	ldr	r3, [pc, #84]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 8004348:	430a      	orrs	r2, r1
 800434a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800434c:	f000 f832 	bl	80043b4 <HAL_RCC_GetSysClockFreq>
 8004350:	0001      	movs	r1, r0
 8004352:	4b12      	ldr	r3, [pc, #72]	@ (800439c <HAL_RCC_ClockConfig+0x278>)
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	091b      	lsrs	r3, r3, #4
 8004358:	220f      	movs	r2, #15
 800435a:	4013      	ands	r3, r2
 800435c:	4a12      	ldr	r2, [pc, #72]	@ (80043a8 <HAL_RCC_ClockConfig+0x284>)
 800435e:	5cd3      	ldrb	r3, [r2, r3]
 8004360:	000a      	movs	r2, r1
 8004362:	40da      	lsrs	r2, r3
 8004364:	4b11      	ldr	r3, [pc, #68]	@ (80043ac <HAL_RCC_ClockConfig+0x288>)
 8004366:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004368:	4b11      	ldr	r3, [pc, #68]	@ (80043b0 <HAL_RCC_ClockConfig+0x28c>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	250b      	movs	r5, #11
 800436e:	197c      	adds	r4, r7, r5
 8004370:	0018      	movs	r0, r3
 8004372:	f7fe f8b1 	bl	80024d8 <HAL_InitTick>
 8004376:	0003      	movs	r3, r0
 8004378:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800437a:	197b      	adds	r3, r7, r5
 800437c:	781b      	ldrb	r3, [r3, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d002      	beq.n	8004388 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8004382:	197b      	adds	r3, r7, r5
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	e000      	b.n	800438a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	0018      	movs	r0, r3
 800438c:	46bd      	mov	sp, r7
 800438e:	b004      	add	sp, #16
 8004390:	bdb0      	pop	{r4, r5, r7, pc}
 8004392:	46c0      	nop			@ (mov r8, r8)
 8004394:	40022000 	.word	0x40022000
 8004398:	00001388 	.word	0x00001388
 800439c:	40021000 	.word	0x40021000
 80043a0:	fffff8ff 	.word	0xfffff8ff
 80043a4:	ffffc7ff 	.word	0xffffc7ff
 80043a8:	08005f3c 	.word	0x08005f3c
 80043ac:	20000000 	.word	0x20000000
 80043b0:	20000004 	.word	0x20000004

080043b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b086      	sub	sp, #24
 80043b8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80043ba:	4b3c      	ldr	r3, [pc, #240]	@ (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	220c      	movs	r2, #12
 80043c4:	4013      	ands	r3, r2
 80043c6:	2b0c      	cmp	r3, #12
 80043c8:	d013      	beq.n	80043f2 <HAL_RCC_GetSysClockFreq+0x3e>
 80043ca:	d85c      	bhi.n	8004486 <HAL_RCC_GetSysClockFreq+0xd2>
 80043cc:	2b04      	cmp	r3, #4
 80043ce:	d002      	beq.n	80043d6 <HAL_RCC_GetSysClockFreq+0x22>
 80043d0:	2b08      	cmp	r3, #8
 80043d2:	d00b      	beq.n	80043ec <HAL_RCC_GetSysClockFreq+0x38>
 80043d4:	e057      	b.n	8004486 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80043d6:	4b35      	ldr	r3, [pc, #212]	@ (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2210      	movs	r2, #16
 80043dc:	4013      	ands	r3, r2
 80043de:	d002      	beq.n	80043e6 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80043e0:	4b33      	ldr	r3, [pc, #204]	@ (80044b0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80043e2:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80043e4:	e05d      	b.n	80044a2 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80043e6:	4b33      	ldr	r3, [pc, #204]	@ (80044b4 <HAL_RCC_GetSysClockFreq+0x100>)
 80043e8:	613b      	str	r3, [r7, #16]
      break;
 80043ea:	e05a      	b.n	80044a2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80043ec:	4b32      	ldr	r3, [pc, #200]	@ (80044b8 <HAL_RCC_GetSysClockFreq+0x104>)
 80043ee:	613b      	str	r3, [r7, #16]
      break;
 80043f0:	e057      	b.n	80044a2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	0c9b      	lsrs	r3, r3, #18
 80043f6:	220f      	movs	r2, #15
 80043f8:	4013      	ands	r3, r2
 80043fa:	4a30      	ldr	r2, [pc, #192]	@ (80044bc <HAL_RCC_GetSysClockFreq+0x108>)
 80043fc:	5cd3      	ldrb	r3, [r2, r3]
 80043fe:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	0d9b      	lsrs	r3, r3, #22
 8004404:	2203      	movs	r2, #3
 8004406:	4013      	ands	r3, r2
 8004408:	3301      	adds	r3, #1
 800440a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800440c:	4b27      	ldr	r3, [pc, #156]	@ (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800440e:	68da      	ldr	r2, [r3, #12]
 8004410:	2380      	movs	r3, #128	@ 0x80
 8004412:	025b      	lsls	r3, r3, #9
 8004414:	4013      	ands	r3, r2
 8004416:	d00f      	beq.n	8004438 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8004418:	68b9      	ldr	r1, [r7, #8]
 800441a:	000a      	movs	r2, r1
 800441c:	0152      	lsls	r2, r2, #5
 800441e:	1a52      	subs	r2, r2, r1
 8004420:	0193      	lsls	r3, r2, #6
 8004422:	1a9b      	subs	r3, r3, r2
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	185b      	adds	r3, r3, r1
 8004428:	025b      	lsls	r3, r3, #9
 800442a:	6879      	ldr	r1, [r7, #4]
 800442c:	0018      	movs	r0, r3
 800442e:	f7fb fe75 	bl	800011c <__udivsi3>
 8004432:	0003      	movs	r3, r0
 8004434:	617b      	str	r3, [r7, #20]
 8004436:	e023      	b.n	8004480 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004438:	4b1c      	ldr	r3, [pc, #112]	@ (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2210      	movs	r2, #16
 800443e:	4013      	ands	r3, r2
 8004440:	d00f      	beq.n	8004462 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8004442:	68b9      	ldr	r1, [r7, #8]
 8004444:	000a      	movs	r2, r1
 8004446:	0152      	lsls	r2, r2, #5
 8004448:	1a52      	subs	r2, r2, r1
 800444a:	0193      	lsls	r3, r2, #6
 800444c:	1a9b      	subs	r3, r3, r2
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	185b      	adds	r3, r3, r1
 8004452:	021b      	lsls	r3, r3, #8
 8004454:	6879      	ldr	r1, [r7, #4]
 8004456:	0018      	movs	r0, r3
 8004458:	f7fb fe60 	bl	800011c <__udivsi3>
 800445c:	0003      	movs	r3, r0
 800445e:	617b      	str	r3, [r7, #20]
 8004460:	e00e      	b.n	8004480 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8004462:	68b9      	ldr	r1, [r7, #8]
 8004464:	000a      	movs	r2, r1
 8004466:	0152      	lsls	r2, r2, #5
 8004468:	1a52      	subs	r2, r2, r1
 800446a:	0193      	lsls	r3, r2, #6
 800446c:	1a9b      	subs	r3, r3, r2
 800446e:	00db      	lsls	r3, r3, #3
 8004470:	185b      	adds	r3, r3, r1
 8004472:	029b      	lsls	r3, r3, #10
 8004474:	6879      	ldr	r1, [r7, #4]
 8004476:	0018      	movs	r0, r3
 8004478:	f7fb fe50 	bl	800011c <__udivsi3>
 800447c:	0003      	movs	r3, r0
 800447e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	613b      	str	r3, [r7, #16]
      break;
 8004484:	e00d      	b.n	80044a2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004486:	4b09      	ldr	r3, [pc, #36]	@ (80044ac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	0b5b      	lsrs	r3, r3, #13
 800448c:	2207      	movs	r2, #7
 800448e:	4013      	ands	r3, r2
 8004490:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	3301      	adds	r3, #1
 8004496:	2280      	movs	r2, #128	@ 0x80
 8004498:	0212      	lsls	r2, r2, #8
 800449a:	409a      	lsls	r2, r3
 800449c:	0013      	movs	r3, r2
 800449e:	613b      	str	r3, [r7, #16]
      break;
 80044a0:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80044a2:	693b      	ldr	r3, [r7, #16]
}
 80044a4:	0018      	movs	r0, r3
 80044a6:	46bd      	mov	sp, r7
 80044a8:	b006      	add	sp, #24
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	40021000 	.word	0x40021000
 80044b0:	003d0900 	.word	0x003d0900
 80044b4:	00f42400 	.word	0x00f42400
 80044b8:	007a1200 	.word	0x007a1200
 80044bc:	08005f54 	.word	0x08005f54

080044c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044c4:	4b02      	ldr	r3, [pc, #8]	@ (80044d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80044c6:	681b      	ldr	r3, [r3, #0]
}
 80044c8:	0018      	movs	r0, r3
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	46c0      	nop			@ (mov r8, r8)
 80044d0:	20000000 	.word	0x20000000

080044d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044d8:	f7ff fff2 	bl	80044c0 <HAL_RCC_GetHCLKFreq>
 80044dc:	0001      	movs	r1, r0
 80044de:	4b06      	ldr	r3, [pc, #24]	@ (80044f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	0a1b      	lsrs	r3, r3, #8
 80044e4:	2207      	movs	r2, #7
 80044e6:	4013      	ands	r3, r2
 80044e8:	4a04      	ldr	r2, [pc, #16]	@ (80044fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80044ea:	5cd3      	ldrb	r3, [r2, r3]
 80044ec:	40d9      	lsrs	r1, r3
 80044ee:	000b      	movs	r3, r1
}
 80044f0:	0018      	movs	r0, r3
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	46c0      	nop			@ (mov r8, r8)
 80044f8:	40021000 	.word	0x40021000
 80044fc:	08005f4c 	.word	0x08005f4c

08004500 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004504:	f7ff ffdc 	bl	80044c0 <HAL_RCC_GetHCLKFreq>
 8004508:	0001      	movs	r1, r0
 800450a:	4b06      	ldr	r3, [pc, #24]	@ (8004524 <HAL_RCC_GetPCLK2Freq+0x24>)
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	0adb      	lsrs	r3, r3, #11
 8004510:	2207      	movs	r2, #7
 8004512:	4013      	ands	r3, r2
 8004514:	4a04      	ldr	r2, [pc, #16]	@ (8004528 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004516:	5cd3      	ldrb	r3, [r2, r3]
 8004518:	40d9      	lsrs	r1, r3
 800451a:	000b      	movs	r3, r1
}
 800451c:	0018      	movs	r0, r3
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
 8004522:	46c0      	nop			@ (mov r8, r8)
 8004524:	40021000 	.word	0x40021000
 8004528:	08005f4c 	.word	0x08005f4c

0800452c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004534:	2317      	movs	r3, #23
 8004536:	18fb      	adds	r3, r7, r3
 8004538:	2200      	movs	r2, #0
 800453a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2220      	movs	r2, #32
 8004542:	4013      	ands	r3, r2
 8004544:	d106      	bne.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	2380      	movs	r3, #128	@ 0x80
 800454c:	011b      	lsls	r3, r3, #4
 800454e:	4013      	ands	r3, r2
 8004550:	d100      	bne.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8004552:	e104      	b.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004554:	4bb9      	ldr	r3, [pc, #740]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004556:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004558:	2380      	movs	r3, #128	@ 0x80
 800455a:	055b      	lsls	r3, r3, #21
 800455c:	4013      	ands	r3, r2
 800455e:	d10a      	bne.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004560:	4bb6      	ldr	r3, [pc, #728]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004562:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004564:	4bb5      	ldr	r3, [pc, #724]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004566:	2180      	movs	r1, #128	@ 0x80
 8004568:	0549      	lsls	r1, r1, #21
 800456a:	430a      	orrs	r2, r1
 800456c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800456e:	2317      	movs	r3, #23
 8004570:	18fb      	adds	r3, r7, r3
 8004572:	2201      	movs	r2, #1
 8004574:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004576:	4bb2      	ldr	r3, [pc, #712]	@ (8004840 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	2380      	movs	r3, #128	@ 0x80
 800457c:	005b      	lsls	r3, r3, #1
 800457e:	4013      	ands	r3, r2
 8004580:	d11a      	bne.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004582:	4baf      	ldr	r3, [pc, #700]	@ (8004840 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	4bae      	ldr	r3, [pc, #696]	@ (8004840 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004588:	2180      	movs	r1, #128	@ 0x80
 800458a:	0049      	lsls	r1, r1, #1
 800458c:	430a      	orrs	r2, r1
 800458e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004590:	f7fd ffe8 	bl	8002564 <HAL_GetTick>
 8004594:	0003      	movs	r3, r0
 8004596:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004598:	e008      	b.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800459a:	f7fd ffe3 	bl	8002564 <HAL_GetTick>
 800459e:	0002      	movs	r2, r0
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	2b64      	cmp	r3, #100	@ 0x64
 80045a6:	d901      	bls.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e143      	b.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045ac:	4ba4      	ldr	r3, [pc, #656]	@ (8004840 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	2380      	movs	r3, #128	@ 0x80
 80045b2:	005b      	lsls	r3, r3, #1
 80045b4:	4013      	ands	r3, r2
 80045b6:	d0f0      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80045b8:	4ba0      	ldr	r3, [pc, #640]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	23c0      	movs	r3, #192	@ 0xc0
 80045be:	039b      	lsls	r3, r3, #14
 80045c0:	4013      	ands	r3, r2
 80045c2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	685a      	ldr	r2, [r3, #4]
 80045c8:	23c0      	movs	r3, #192	@ 0xc0
 80045ca:	039b      	lsls	r3, r3, #14
 80045cc:	4013      	ands	r3, r2
 80045ce:	68fa      	ldr	r2, [r7, #12]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d107      	bne.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689a      	ldr	r2, [r3, #8]
 80045d8:	23c0      	movs	r3, #192	@ 0xc0
 80045da:	039b      	lsls	r3, r3, #14
 80045dc:	4013      	ands	r3, r2
 80045de:	68fa      	ldr	r2, [r7, #12]
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d013      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	23c0      	movs	r3, #192	@ 0xc0
 80045ea:	029b      	lsls	r3, r3, #10
 80045ec:	401a      	ands	r2, r3
 80045ee:	23c0      	movs	r3, #192	@ 0xc0
 80045f0:	029b      	lsls	r3, r3, #10
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d10a      	bne.n	800460c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80045f6:	4b91      	ldr	r3, [pc, #580]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	2380      	movs	r3, #128	@ 0x80
 80045fc:	029b      	lsls	r3, r3, #10
 80045fe:	401a      	ands	r2, r3
 8004600:	2380      	movs	r3, #128	@ 0x80
 8004602:	029b      	lsls	r3, r3, #10
 8004604:	429a      	cmp	r2, r3
 8004606:	d101      	bne.n	800460c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e113      	b.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800460c:	4b8b      	ldr	r3, [pc, #556]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800460e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004610:	23c0      	movs	r3, #192	@ 0xc0
 8004612:	029b      	lsls	r3, r3, #10
 8004614:	4013      	ands	r3, r2
 8004616:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d049      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685a      	ldr	r2, [r3, #4]
 8004622:	23c0      	movs	r3, #192	@ 0xc0
 8004624:	029b      	lsls	r3, r3, #10
 8004626:	4013      	ands	r3, r2
 8004628:	68fa      	ldr	r2, [r7, #12]
 800462a:	429a      	cmp	r2, r3
 800462c:	d004      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2220      	movs	r2, #32
 8004634:	4013      	ands	r3, r2
 8004636:	d10d      	bne.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	689a      	ldr	r2, [r3, #8]
 800463c:	23c0      	movs	r3, #192	@ 0xc0
 800463e:	029b      	lsls	r3, r3, #10
 8004640:	4013      	ands	r3, r2
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	429a      	cmp	r2, r3
 8004646:	d034      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	2380      	movs	r3, #128	@ 0x80
 800464e:	011b      	lsls	r3, r3, #4
 8004650:	4013      	ands	r3, r2
 8004652:	d02e      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004654:	4b79      	ldr	r3, [pc, #484]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004656:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004658:	4a7a      	ldr	r2, [pc, #488]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800465a:	4013      	ands	r3, r2
 800465c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800465e:	4b77      	ldr	r3, [pc, #476]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004660:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004662:	4b76      	ldr	r3, [pc, #472]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004664:	2180      	movs	r1, #128	@ 0x80
 8004666:	0309      	lsls	r1, r1, #12
 8004668:	430a      	orrs	r2, r1
 800466a:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800466c:	4b73      	ldr	r3, [pc, #460]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800466e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004670:	4b72      	ldr	r3, [pc, #456]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004672:	4975      	ldr	r1, [pc, #468]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004674:	400a      	ands	r2, r1
 8004676:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004678:	4b70      	ldr	r3, [pc, #448]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	2380      	movs	r3, #128	@ 0x80
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	4013      	ands	r3, r2
 8004686:	d014      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004688:	f7fd ff6c 	bl	8002564 <HAL_GetTick>
 800468c:	0003      	movs	r3, r0
 800468e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004690:	e009      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004692:	f7fd ff67 	bl	8002564 <HAL_GetTick>
 8004696:	0002      	movs	r2, r0
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	4a6b      	ldr	r2, [pc, #428]	@ (800484c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e0c6      	b.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80046a6:	4b65      	ldr	r3, [pc, #404]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80046a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80046aa:	2380      	movs	r3, #128	@ 0x80
 80046ac:	009b      	lsls	r3, r3, #2
 80046ae:	4013      	ands	r3, r2
 80046b0:	d0ef      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	2380      	movs	r3, #128	@ 0x80
 80046b8:	011b      	lsls	r3, r3, #4
 80046ba:	4013      	ands	r3, r2
 80046bc:	d01f      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689a      	ldr	r2, [r3, #8]
 80046c2:	23c0      	movs	r3, #192	@ 0xc0
 80046c4:	029b      	lsls	r3, r3, #10
 80046c6:	401a      	ands	r2, r3
 80046c8:	23c0      	movs	r3, #192	@ 0xc0
 80046ca:	029b      	lsls	r3, r3, #10
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d10c      	bne.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80046d0:	4b5a      	ldr	r3, [pc, #360]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a5e      	ldr	r2, [pc, #376]	@ (8004850 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80046d6:	4013      	ands	r3, r2
 80046d8:	0019      	movs	r1, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	689a      	ldr	r2, [r3, #8]
 80046de:	23c0      	movs	r3, #192	@ 0xc0
 80046e0:	039b      	lsls	r3, r3, #14
 80046e2:	401a      	ands	r2, r3
 80046e4:	4b55      	ldr	r3, [pc, #340]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80046e6:	430a      	orrs	r2, r1
 80046e8:	601a      	str	r2, [r3, #0]
 80046ea:	4b54      	ldr	r3, [pc, #336]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80046ec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	689a      	ldr	r2, [r3, #8]
 80046f2:	23c0      	movs	r3, #192	@ 0xc0
 80046f4:	029b      	lsls	r3, r3, #10
 80046f6:	401a      	ands	r2, r3
 80046f8:	4b50      	ldr	r3, [pc, #320]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80046fa:	430a      	orrs	r2, r1
 80046fc:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2220      	movs	r2, #32
 8004704:	4013      	ands	r3, r2
 8004706:	d01f      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	685a      	ldr	r2, [r3, #4]
 800470c:	23c0      	movs	r3, #192	@ 0xc0
 800470e:	029b      	lsls	r3, r3, #10
 8004710:	401a      	ands	r2, r3
 8004712:	23c0      	movs	r3, #192	@ 0xc0
 8004714:	029b      	lsls	r3, r3, #10
 8004716:	429a      	cmp	r2, r3
 8004718:	d10c      	bne.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800471a:	4b48      	ldr	r3, [pc, #288]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a4c      	ldr	r2, [pc, #304]	@ (8004850 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004720:	4013      	ands	r3, r2
 8004722:	0019      	movs	r1, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685a      	ldr	r2, [r3, #4]
 8004728:	23c0      	movs	r3, #192	@ 0xc0
 800472a:	039b      	lsls	r3, r3, #14
 800472c:	401a      	ands	r2, r3
 800472e:	4b43      	ldr	r3, [pc, #268]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004730:	430a      	orrs	r2, r1
 8004732:	601a      	str	r2, [r3, #0]
 8004734:	4b41      	ldr	r3, [pc, #260]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004736:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	685a      	ldr	r2, [r3, #4]
 800473c:	23c0      	movs	r3, #192	@ 0xc0
 800473e:	029b      	lsls	r3, r3, #10
 8004740:	401a      	ands	r2, r3
 8004742:	4b3e      	ldr	r3, [pc, #248]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004744:	430a      	orrs	r2, r1
 8004746:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004748:	2317      	movs	r3, #23
 800474a:	18fb      	adds	r3, r7, r3
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	2b01      	cmp	r3, #1
 8004750:	d105      	bne.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004752:	4b3a      	ldr	r3, [pc, #232]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004754:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004756:	4b39      	ldr	r3, [pc, #228]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004758:	493e      	ldr	r1, [pc, #248]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800475a:	400a      	ands	r2, r1
 800475c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	2201      	movs	r2, #1
 8004764:	4013      	ands	r3, r2
 8004766:	d009      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004768:	4b34      	ldr	r3, [pc, #208]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800476a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800476c:	2203      	movs	r2, #3
 800476e:	4393      	bics	r3, r2
 8004770:	0019      	movs	r1, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68da      	ldr	r2, [r3, #12]
 8004776:	4b31      	ldr	r3, [pc, #196]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004778:	430a      	orrs	r2, r1
 800477a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2202      	movs	r2, #2
 8004782:	4013      	ands	r3, r2
 8004784:	d009      	beq.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004786:	4b2d      	ldr	r3, [pc, #180]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800478a:	220c      	movs	r2, #12
 800478c:	4393      	bics	r3, r2
 800478e:	0019      	movs	r1, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	691a      	ldr	r2, [r3, #16]
 8004794:	4b29      	ldr	r3, [pc, #164]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004796:	430a      	orrs	r2, r1
 8004798:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2204      	movs	r2, #4
 80047a0:	4013      	ands	r3, r2
 80047a2:	d009      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047a4:	4b25      	ldr	r3, [pc, #148]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80047a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047a8:	4a2b      	ldr	r2, [pc, #172]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 80047aa:	4013      	ands	r3, r2
 80047ac:	0019      	movs	r1, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	695a      	ldr	r2, [r3, #20]
 80047b2:	4b22      	ldr	r3, [pc, #136]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80047b4:	430a      	orrs	r2, r1
 80047b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2208      	movs	r2, #8
 80047be:	4013      	ands	r3, r2
 80047c0:	d009      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047c2:	4b1e      	ldr	r3, [pc, #120]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80047c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047c6:	4a25      	ldr	r2, [pc, #148]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047c8:	4013      	ands	r3, r2
 80047ca:	0019      	movs	r1, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	699a      	ldr	r2, [r3, #24]
 80047d0:	4b1a      	ldr	r3, [pc, #104]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80047d2:	430a      	orrs	r2, r1
 80047d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	2380      	movs	r3, #128	@ 0x80
 80047dc:	005b      	lsls	r3, r3, #1
 80047de:	4013      	ands	r3, r2
 80047e0:	d009      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80047e2:	4b16      	ldr	r3, [pc, #88]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80047e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047e6:	4a17      	ldr	r2, [pc, #92]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80047e8:	4013      	ands	r3, r2
 80047ea:	0019      	movs	r1, r3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	69da      	ldr	r2, [r3, #28]
 80047f0:	4b12      	ldr	r3, [pc, #72]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80047f2:	430a      	orrs	r2, r1
 80047f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2240      	movs	r2, #64	@ 0x40
 80047fc:	4013      	ands	r3, r2
 80047fe:	d009      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004800:	4b0e      	ldr	r3, [pc, #56]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004802:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004804:	4a16      	ldr	r2, [pc, #88]	@ (8004860 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004806:	4013      	ands	r3, r2
 8004808:	0019      	movs	r1, r3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800480e:	4b0b      	ldr	r3, [pc, #44]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004810:	430a      	orrs	r2, r1
 8004812:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2280      	movs	r2, #128	@ 0x80
 800481a:	4013      	ands	r3, r2
 800481c:	d009      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800481e:	4b07      	ldr	r3, [pc, #28]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004822:	4a10      	ldr	r2, [pc, #64]	@ (8004864 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004824:	4013      	ands	r3, r2
 8004826:	0019      	movs	r1, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a1a      	ldr	r2, [r3, #32]
 800482c:	4b03      	ldr	r3, [pc, #12]	@ (800483c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800482e:	430a      	orrs	r2, r1
 8004830:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	0018      	movs	r0, r3
 8004836:	46bd      	mov	sp, r7
 8004838:	b006      	add	sp, #24
 800483a:	bd80      	pop	{r7, pc}
 800483c:	40021000 	.word	0x40021000
 8004840:	40007000 	.word	0x40007000
 8004844:	fffcffff 	.word	0xfffcffff
 8004848:	fff7ffff 	.word	0xfff7ffff
 800484c:	00001388 	.word	0x00001388
 8004850:	ffcfffff 	.word	0xffcfffff
 8004854:	efffffff 	.word	0xefffffff
 8004858:	fffff3ff 	.word	0xfffff3ff
 800485c:	ffffcfff 	.word	0xffffcfff
 8004860:	fbffffff 	.word	0xfbffffff
 8004864:	fff3ffff 	.word	0xfff3ffff

08004868 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e044      	b.n	8004904 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800487e:	2b00      	cmp	r3, #0
 8004880:	d107      	bne.n	8004892 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2278      	movs	r2, #120	@ 0x78
 8004886:	2100      	movs	r1, #0
 8004888:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	0018      	movs	r0, r3
 800488e:	f7fc ffdb 	bl	8001848 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2224      	movs	r2, #36	@ 0x24
 8004896:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2101      	movs	r1, #1
 80048a4:	438a      	bics	r2, r1
 80048a6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d003      	beq.n	80048b8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	0018      	movs	r0, r3
 80048b4:	f000 faca 	bl	8004e4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	0018      	movs	r0, r3
 80048bc:	f000 f828 	bl	8004910 <UART_SetConfig>
 80048c0:	0003      	movs	r3, r0
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d101      	bne.n	80048ca <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e01c      	b.n	8004904 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	490d      	ldr	r1, [pc, #52]	@ (800490c <HAL_UART_Init+0xa4>)
 80048d6:	400a      	ands	r2, r1
 80048d8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689a      	ldr	r2, [r3, #8]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	212a      	movs	r1, #42	@ 0x2a
 80048e6:	438a      	bics	r2, r1
 80048e8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2101      	movs	r1, #1
 80048f6:	430a      	orrs	r2, r1
 80048f8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	0018      	movs	r0, r3
 80048fe:	f000 fb59 	bl	8004fb4 <UART_CheckIdleState>
 8004902:	0003      	movs	r3, r0
}
 8004904:	0018      	movs	r0, r3
 8004906:	46bd      	mov	sp, r7
 8004908:	b002      	add	sp, #8
 800490a:	bd80      	pop	{r7, pc}
 800490c:	ffffb7ff 	.word	0xffffb7ff

08004910 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004910:	b5b0      	push	{r4, r5, r7, lr}
 8004912:	b08e      	sub	sp, #56	@ 0x38
 8004914:	af00      	add	r7, sp, #0
 8004916:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004918:	231a      	movs	r3, #26
 800491a:	2218      	movs	r2, #24
 800491c:	189b      	adds	r3, r3, r2
 800491e:	19db      	adds	r3, r3, r7
 8004920:	2200      	movs	r2, #0
 8004922:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	689a      	ldr	r2, [r3, #8]
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	431a      	orrs	r2, r3
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	431a      	orrs	r2, r3
 8004934:	69fb      	ldr	r3, [r7, #28]
 8004936:	69db      	ldr	r3, [r3, #28]
 8004938:	4313      	orrs	r3, r2
 800493a:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800493c:	69fb      	ldr	r3, [r7, #28]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4ac3      	ldr	r2, [pc, #780]	@ (8004c50 <UART_SetConfig+0x340>)
 8004944:	4013      	ands	r3, r2
 8004946:	0019      	movs	r1, r3
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800494e:	430a      	orrs	r2, r1
 8004950:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	4abe      	ldr	r2, [pc, #760]	@ (8004c54 <UART_SetConfig+0x344>)
 800495a:	4013      	ands	r3, r2
 800495c:	0019      	movs	r1, r3
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4ab8      	ldr	r2, [pc, #736]	@ (8004c58 <UART_SetConfig+0x348>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d004      	beq.n	8004984 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	6a1b      	ldr	r3, [r3, #32]
 800497e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004980:	4313      	orrs	r3, r2
 8004982:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	4ab4      	ldr	r2, [pc, #720]	@ (8004c5c <UART_SetConfig+0x34c>)
 800498c:	4013      	ands	r3, r2
 800498e:	0019      	movs	r1, r3
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004996:	430a      	orrs	r2, r1
 8004998:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4ab0      	ldr	r2, [pc, #704]	@ (8004c60 <UART_SetConfig+0x350>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d131      	bne.n	8004a08 <UART_SetConfig+0xf8>
 80049a4:	4baf      	ldr	r3, [pc, #700]	@ (8004c64 <UART_SetConfig+0x354>)
 80049a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049a8:	2203      	movs	r2, #3
 80049aa:	4013      	ands	r3, r2
 80049ac:	2b03      	cmp	r3, #3
 80049ae:	d01d      	beq.n	80049ec <UART_SetConfig+0xdc>
 80049b0:	d823      	bhi.n	80049fa <UART_SetConfig+0xea>
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d00c      	beq.n	80049d0 <UART_SetConfig+0xc0>
 80049b6:	d820      	bhi.n	80049fa <UART_SetConfig+0xea>
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d002      	beq.n	80049c2 <UART_SetConfig+0xb2>
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d00e      	beq.n	80049de <UART_SetConfig+0xce>
 80049c0:	e01b      	b.n	80049fa <UART_SetConfig+0xea>
 80049c2:	231b      	movs	r3, #27
 80049c4:	2218      	movs	r2, #24
 80049c6:	189b      	adds	r3, r3, r2
 80049c8:	19db      	adds	r3, r3, r7
 80049ca:	2201      	movs	r2, #1
 80049cc:	701a      	strb	r2, [r3, #0]
 80049ce:	e0b4      	b.n	8004b3a <UART_SetConfig+0x22a>
 80049d0:	231b      	movs	r3, #27
 80049d2:	2218      	movs	r2, #24
 80049d4:	189b      	adds	r3, r3, r2
 80049d6:	19db      	adds	r3, r3, r7
 80049d8:	2202      	movs	r2, #2
 80049da:	701a      	strb	r2, [r3, #0]
 80049dc:	e0ad      	b.n	8004b3a <UART_SetConfig+0x22a>
 80049de:	231b      	movs	r3, #27
 80049e0:	2218      	movs	r2, #24
 80049e2:	189b      	adds	r3, r3, r2
 80049e4:	19db      	adds	r3, r3, r7
 80049e6:	2204      	movs	r2, #4
 80049e8:	701a      	strb	r2, [r3, #0]
 80049ea:	e0a6      	b.n	8004b3a <UART_SetConfig+0x22a>
 80049ec:	231b      	movs	r3, #27
 80049ee:	2218      	movs	r2, #24
 80049f0:	189b      	adds	r3, r3, r2
 80049f2:	19db      	adds	r3, r3, r7
 80049f4:	2208      	movs	r2, #8
 80049f6:	701a      	strb	r2, [r3, #0]
 80049f8:	e09f      	b.n	8004b3a <UART_SetConfig+0x22a>
 80049fa:	231b      	movs	r3, #27
 80049fc:	2218      	movs	r2, #24
 80049fe:	189b      	adds	r3, r3, r2
 8004a00:	19db      	adds	r3, r3, r7
 8004a02:	2210      	movs	r2, #16
 8004a04:	701a      	strb	r2, [r3, #0]
 8004a06:	e098      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004a08:	69fb      	ldr	r3, [r7, #28]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a96      	ldr	r2, [pc, #600]	@ (8004c68 <UART_SetConfig+0x358>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d131      	bne.n	8004a76 <UART_SetConfig+0x166>
 8004a12:	4b94      	ldr	r3, [pc, #592]	@ (8004c64 <UART_SetConfig+0x354>)
 8004a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a16:	220c      	movs	r2, #12
 8004a18:	4013      	ands	r3, r2
 8004a1a:	2b0c      	cmp	r3, #12
 8004a1c:	d01d      	beq.n	8004a5a <UART_SetConfig+0x14a>
 8004a1e:	d823      	bhi.n	8004a68 <UART_SetConfig+0x158>
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	d00c      	beq.n	8004a3e <UART_SetConfig+0x12e>
 8004a24:	d820      	bhi.n	8004a68 <UART_SetConfig+0x158>
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d002      	beq.n	8004a30 <UART_SetConfig+0x120>
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	d00e      	beq.n	8004a4c <UART_SetConfig+0x13c>
 8004a2e:	e01b      	b.n	8004a68 <UART_SetConfig+0x158>
 8004a30:	231b      	movs	r3, #27
 8004a32:	2218      	movs	r2, #24
 8004a34:	189b      	adds	r3, r3, r2
 8004a36:	19db      	adds	r3, r3, r7
 8004a38:	2200      	movs	r2, #0
 8004a3a:	701a      	strb	r2, [r3, #0]
 8004a3c:	e07d      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004a3e:	231b      	movs	r3, #27
 8004a40:	2218      	movs	r2, #24
 8004a42:	189b      	adds	r3, r3, r2
 8004a44:	19db      	adds	r3, r3, r7
 8004a46:	2202      	movs	r2, #2
 8004a48:	701a      	strb	r2, [r3, #0]
 8004a4a:	e076      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004a4c:	231b      	movs	r3, #27
 8004a4e:	2218      	movs	r2, #24
 8004a50:	189b      	adds	r3, r3, r2
 8004a52:	19db      	adds	r3, r3, r7
 8004a54:	2204      	movs	r2, #4
 8004a56:	701a      	strb	r2, [r3, #0]
 8004a58:	e06f      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004a5a:	231b      	movs	r3, #27
 8004a5c:	2218      	movs	r2, #24
 8004a5e:	189b      	adds	r3, r3, r2
 8004a60:	19db      	adds	r3, r3, r7
 8004a62:	2208      	movs	r2, #8
 8004a64:	701a      	strb	r2, [r3, #0]
 8004a66:	e068      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004a68:	231b      	movs	r3, #27
 8004a6a:	2218      	movs	r2, #24
 8004a6c:	189b      	adds	r3, r3, r2
 8004a6e:	19db      	adds	r3, r3, r7
 8004a70:	2210      	movs	r2, #16
 8004a72:	701a      	strb	r2, [r3, #0]
 8004a74:	e061      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a7c      	ldr	r2, [pc, #496]	@ (8004c6c <UART_SetConfig+0x35c>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d106      	bne.n	8004a8e <UART_SetConfig+0x17e>
 8004a80:	231b      	movs	r3, #27
 8004a82:	2218      	movs	r2, #24
 8004a84:	189b      	adds	r3, r3, r2
 8004a86:	19db      	adds	r3, r3, r7
 8004a88:	2200      	movs	r2, #0
 8004a8a:	701a      	strb	r2, [r3, #0]
 8004a8c:	e055      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a77      	ldr	r2, [pc, #476]	@ (8004c70 <UART_SetConfig+0x360>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d106      	bne.n	8004aa6 <UART_SetConfig+0x196>
 8004a98:	231b      	movs	r3, #27
 8004a9a:	2218      	movs	r2, #24
 8004a9c:	189b      	adds	r3, r3, r2
 8004a9e:	19db      	adds	r3, r3, r7
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	701a      	strb	r2, [r3, #0]
 8004aa4:	e049      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a6b      	ldr	r2, [pc, #428]	@ (8004c58 <UART_SetConfig+0x348>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d13e      	bne.n	8004b2e <UART_SetConfig+0x21e>
 8004ab0:	4b6c      	ldr	r3, [pc, #432]	@ (8004c64 <UART_SetConfig+0x354>)
 8004ab2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004ab4:	23c0      	movs	r3, #192	@ 0xc0
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	4013      	ands	r3, r2
 8004aba:	22c0      	movs	r2, #192	@ 0xc0
 8004abc:	0112      	lsls	r2, r2, #4
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d027      	beq.n	8004b12 <UART_SetConfig+0x202>
 8004ac2:	22c0      	movs	r2, #192	@ 0xc0
 8004ac4:	0112      	lsls	r2, r2, #4
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d82a      	bhi.n	8004b20 <UART_SetConfig+0x210>
 8004aca:	2280      	movs	r2, #128	@ 0x80
 8004acc:	0112      	lsls	r2, r2, #4
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d011      	beq.n	8004af6 <UART_SetConfig+0x1e6>
 8004ad2:	2280      	movs	r2, #128	@ 0x80
 8004ad4:	0112      	lsls	r2, r2, #4
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d822      	bhi.n	8004b20 <UART_SetConfig+0x210>
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d004      	beq.n	8004ae8 <UART_SetConfig+0x1d8>
 8004ade:	2280      	movs	r2, #128	@ 0x80
 8004ae0:	00d2      	lsls	r2, r2, #3
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d00e      	beq.n	8004b04 <UART_SetConfig+0x1f4>
 8004ae6:	e01b      	b.n	8004b20 <UART_SetConfig+0x210>
 8004ae8:	231b      	movs	r3, #27
 8004aea:	2218      	movs	r2, #24
 8004aec:	189b      	adds	r3, r3, r2
 8004aee:	19db      	adds	r3, r3, r7
 8004af0:	2200      	movs	r2, #0
 8004af2:	701a      	strb	r2, [r3, #0]
 8004af4:	e021      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004af6:	231b      	movs	r3, #27
 8004af8:	2218      	movs	r2, #24
 8004afa:	189b      	adds	r3, r3, r2
 8004afc:	19db      	adds	r3, r3, r7
 8004afe:	2202      	movs	r2, #2
 8004b00:	701a      	strb	r2, [r3, #0]
 8004b02:	e01a      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004b04:	231b      	movs	r3, #27
 8004b06:	2218      	movs	r2, #24
 8004b08:	189b      	adds	r3, r3, r2
 8004b0a:	19db      	adds	r3, r3, r7
 8004b0c:	2204      	movs	r2, #4
 8004b0e:	701a      	strb	r2, [r3, #0]
 8004b10:	e013      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004b12:	231b      	movs	r3, #27
 8004b14:	2218      	movs	r2, #24
 8004b16:	189b      	adds	r3, r3, r2
 8004b18:	19db      	adds	r3, r3, r7
 8004b1a:	2208      	movs	r2, #8
 8004b1c:	701a      	strb	r2, [r3, #0]
 8004b1e:	e00c      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004b20:	231b      	movs	r3, #27
 8004b22:	2218      	movs	r2, #24
 8004b24:	189b      	adds	r3, r3, r2
 8004b26:	19db      	adds	r3, r3, r7
 8004b28:	2210      	movs	r2, #16
 8004b2a:	701a      	strb	r2, [r3, #0]
 8004b2c:	e005      	b.n	8004b3a <UART_SetConfig+0x22a>
 8004b2e:	231b      	movs	r3, #27
 8004b30:	2218      	movs	r2, #24
 8004b32:	189b      	adds	r3, r3, r2
 8004b34:	19db      	adds	r3, r3, r7
 8004b36:	2210      	movs	r2, #16
 8004b38:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a46      	ldr	r2, [pc, #280]	@ (8004c58 <UART_SetConfig+0x348>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d000      	beq.n	8004b46 <UART_SetConfig+0x236>
 8004b44:	e09a      	b.n	8004c7c <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b46:	231b      	movs	r3, #27
 8004b48:	2218      	movs	r2, #24
 8004b4a:	189b      	adds	r3, r3, r2
 8004b4c:	19db      	adds	r3, r3, r7
 8004b4e:	781b      	ldrb	r3, [r3, #0]
 8004b50:	2b08      	cmp	r3, #8
 8004b52:	d01d      	beq.n	8004b90 <UART_SetConfig+0x280>
 8004b54:	dc20      	bgt.n	8004b98 <UART_SetConfig+0x288>
 8004b56:	2b04      	cmp	r3, #4
 8004b58:	d015      	beq.n	8004b86 <UART_SetConfig+0x276>
 8004b5a:	dc1d      	bgt.n	8004b98 <UART_SetConfig+0x288>
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d002      	beq.n	8004b66 <UART_SetConfig+0x256>
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d005      	beq.n	8004b70 <UART_SetConfig+0x260>
 8004b64:	e018      	b.n	8004b98 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b66:	f7ff fcb5 	bl	80044d4 <HAL_RCC_GetPCLK1Freq>
 8004b6a:	0003      	movs	r3, r0
 8004b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004b6e:	e01c      	b.n	8004baa <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b70:	4b3c      	ldr	r3, [pc, #240]	@ (8004c64 <UART_SetConfig+0x354>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2210      	movs	r2, #16
 8004b76:	4013      	ands	r3, r2
 8004b78:	d002      	beq.n	8004b80 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004b7a:	4b3e      	ldr	r3, [pc, #248]	@ (8004c74 <UART_SetConfig+0x364>)
 8004b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004b7e:	e014      	b.n	8004baa <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8004b80:	4b3d      	ldr	r3, [pc, #244]	@ (8004c78 <UART_SetConfig+0x368>)
 8004b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004b84:	e011      	b.n	8004baa <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b86:	f7ff fc15 	bl	80043b4 <HAL_RCC_GetSysClockFreq>
 8004b8a:	0003      	movs	r3, r0
 8004b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004b8e:	e00c      	b.n	8004baa <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b90:	2380      	movs	r3, #128	@ 0x80
 8004b92:	021b      	lsls	r3, r3, #8
 8004b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004b96:	e008      	b.n	8004baa <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004b9c:	231a      	movs	r3, #26
 8004b9e:	2218      	movs	r2, #24
 8004ba0:	189b      	adds	r3, r3, r2
 8004ba2:	19db      	adds	r3, r3, r7
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	701a      	strb	r2, [r3, #0]
        break;
 8004ba8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d100      	bne.n	8004bb2 <UART_SetConfig+0x2a2>
 8004bb0:	e133      	b.n	8004e1a <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	685a      	ldr	r2, [r3, #4]
 8004bb6:	0013      	movs	r3, r2
 8004bb8:	005b      	lsls	r3, r3, #1
 8004bba:	189b      	adds	r3, r3, r2
 8004bbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d305      	bcc.n	8004bce <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004bc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d906      	bls.n	8004bdc <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8004bce:	231a      	movs	r3, #26
 8004bd0:	2218      	movs	r2, #24
 8004bd2:	189b      	adds	r3, r3, r2
 8004bd4:	19db      	adds	r3, r3, r7
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	701a      	strb	r2, [r3, #0]
 8004bda:	e11e      	b.n	8004e1a <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bde:	613b      	str	r3, [r7, #16]
 8004be0:	2300      	movs	r3, #0
 8004be2:	617b      	str	r3, [r7, #20]
 8004be4:	6939      	ldr	r1, [r7, #16]
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	000b      	movs	r3, r1
 8004bea:	0e1b      	lsrs	r3, r3, #24
 8004bec:	0010      	movs	r0, r2
 8004bee:	0205      	lsls	r5, r0, #8
 8004bf0:	431d      	orrs	r5, r3
 8004bf2:	000b      	movs	r3, r1
 8004bf4:	021c      	lsls	r4, r3, #8
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	085b      	lsrs	r3, r3, #1
 8004bfc:	60bb      	str	r3, [r7, #8]
 8004bfe:	2300      	movs	r3, #0
 8004c00:	60fb      	str	r3, [r7, #12]
 8004c02:	68b8      	ldr	r0, [r7, #8]
 8004c04:	68f9      	ldr	r1, [r7, #12]
 8004c06:	1900      	adds	r0, r0, r4
 8004c08:	4169      	adcs	r1, r5
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	603b      	str	r3, [r7, #0]
 8004c10:	2300      	movs	r3, #0
 8004c12:	607b      	str	r3, [r7, #4]
 8004c14:	683a      	ldr	r2, [r7, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f7fb fbf6 	bl	8000408 <__aeabi_uldivmod>
 8004c1c:	0002      	movs	r2, r0
 8004c1e:	000b      	movs	r3, r1
 8004c20:	0013      	movs	r3, r2
 8004c22:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c26:	23c0      	movs	r3, #192	@ 0xc0
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d309      	bcc.n	8004c42 <UART_SetConfig+0x332>
 8004c2e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c30:	2380      	movs	r3, #128	@ 0x80
 8004c32:	035b      	lsls	r3, r3, #13
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d204      	bcs.n	8004c42 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c3e:	60da      	str	r2, [r3, #12]
 8004c40:	e0eb      	b.n	8004e1a <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8004c42:	231a      	movs	r3, #26
 8004c44:	2218      	movs	r2, #24
 8004c46:	189b      	adds	r3, r3, r2
 8004c48:	19db      	adds	r3, r3, r7
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	701a      	strb	r2, [r3, #0]
 8004c4e:	e0e4      	b.n	8004e1a <UART_SetConfig+0x50a>
 8004c50:	efff69f3 	.word	0xefff69f3
 8004c54:	ffffcfff 	.word	0xffffcfff
 8004c58:	40004800 	.word	0x40004800
 8004c5c:	fffff4ff 	.word	0xfffff4ff
 8004c60:	40013800 	.word	0x40013800
 8004c64:	40021000 	.word	0x40021000
 8004c68:	40004400 	.word	0x40004400
 8004c6c:	40004c00 	.word	0x40004c00
 8004c70:	40005000 	.word	0x40005000
 8004c74:	003d0900 	.word	0x003d0900
 8004c78:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c7c:	69fb      	ldr	r3, [r7, #28]
 8004c7e:	69da      	ldr	r2, [r3, #28]
 8004c80:	2380      	movs	r3, #128	@ 0x80
 8004c82:	021b      	lsls	r3, r3, #8
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d000      	beq.n	8004c8a <UART_SetConfig+0x37a>
 8004c88:	e070      	b.n	8004d6c <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8004c8a:	231b      	movs	r3, #27
 8004c8c:	2218      	movs	r2, #24
 8004c8e:	189b      	adds	r3, r3, r2
 8004c90:	19db      	adds	r3, r3, r7
 8004c92:	781b      	ldrb	r3, [r3, #0]
 8004c94:	2b08      	cmp	r3, #8
 8004c96:	d822      	bhi.n	8004cde <UART_SetConfig+0x3ce>
 8004c98:	009a      	lsls	r2, r3, #2
 8004c9a:	4b67      	ldr	r3, [pc, #412]	@ (8004e38 <UART_SetConfig+0x528>)
 8004c9c:	18d3      	adds	r3, r2, r3
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ca2:	f7ff fc17 	bl	80044d4 <HAL_RCC_GetPCLK1Freq>
 8004ca6:	0003      	movs	r3, r0
 8004ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004caa:	e021      	b.n	8004cf0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004cac:	f7ff fc28 	bl	8004500 <HAL_RCC_GetPCLK2Freq>
 8004cb0:	0003      	movs	r3, r0
 8004cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004cb4:	e01c      	b.n	8004cf0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004cb6:	4b61      	ldr	r3, [pc, #388]	@ (8004e3c <UART_SetConfig+0x52c>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2210      	movs	r2, #16
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	d002      	beq.n	8004cc6 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004cc0:	4b5f      	ldr	r3, [pc, #380]	@ (8004e40 <UART_SetConfig+0x530>)
 8004cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004cc4:	e014      	b.n	8004cf0 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8004cc6:	4b5f      	ldr	r3, [pc, #380]	@ (8004e44 <UART_SetConfig+0x534>)
 8004cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004cca:	e011      	b.n	8004cf0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ccc:	f7ff fb72 	bl	80043b4 <HAL_RCC_GetSysClockFreq>
 8004cd0:	0003      	movs	r3, r0
 8004cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004cd4:	e00c      	b.n	8004cf0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cd6:	2380      	movs	r3, #128	@ 0x80
 8004cd8:	021b      	lsls	r3, r3, #8
 8004cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004cdc:	e008      	b.n	8004cf0 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004ce2:	231a      	movs	r3, #26
 8004ce4:	2218      	movs	r2, #24
 8004ce6:	189b      	adds	r3, r3, r2
 8004ce8:	19db      	adds	r3, r3, r7
 8004cea:	2201      	movs	r2, #1
 8004cec:	701a      	strb	r2, [r3, #0]
        break;
 8004cee:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d100      	bne.n	8004cf8 <UART_SetConfig+0x3e8>
 8004cf6:	e090      	b.n	8004e1a <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cfa:	005a      	lsls	r2, r3, #1
 8004cfc:	69fb      	ldr	r3, [r7, #28]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	085b      	lsrs	r3, r3, #1
 8004d02:	18d2      	adds	r2, r2, r3
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	0019      	movs	r1, r3
 8004d0a:	0010      	movs	r0, r2
 8004d0c:	f7fb fa06 	bl	800011c <__udivsi3>
 8004d10:	0003      	movs	r3, r0
 8004d12:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d16:	2b0f      	cmp	r3, #15
 8004d18:	d921      	bls.n	8004d5e <UART_SetConfig+0x44e>
 8004d1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d1c:	2380      	movs	r3, #128	@ 0x80
 8004d1e:	025b      	lsls	r3, r3, #9
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d21c      	bcs.n	8004d5e <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	200e      	movs	r0, #14
 8004d2a:	2418      	movs	r4, #24
 8004d2c:	1903      	adds	r3, r0, r4
 8004d2e:	19db      	adds	r3, r3, r7
 8004d30:	210f      	movs	r1, #15
 8004d32:	438a      	bics	r2, r1
 8004d34:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d38:	085b      	lsrs	r3, r3, #1
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	2207      	movs	r2, #7
 8004d3e:	4013      	ands	r3, r2
 8004d40:	b299      	uxth	r1, r3
 8004d42:	1903      	adds	r3, r0, r4
 8004d44:	19db      	adds	r3, r3, r7
 8004d46:	1902      	adds	r2, r0, r4
 8004d48:	19d2      	adds	r2, r2, r7
 8004d4a:	8812      	ldrh	r2, [r2, #0]
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	1902      	adds	r2, r0, r4
 8004d56:	19d2      	adds	r2, r2, r7
 8004d58:	8812      	ldrh	r2, [r2, #0]
 8004d5a:	60da      	str	r2, [r3, #12]
 8004d5c:	e05d      	b.n	8004e1a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8004d5e:	231a      	movs	r3, #26
 8004d60:	2218      	movs	r2, #24
 8004d62:	189b      	adds	r3, r3, r2
 8004d64:	19db      	adds	r3, r3, r7
 8004d66:	2201      	movs	r2, #1
 8004d68:	701a      	strb	r2, [r3, #0]
 8004d6a:	e056      	b.n	8004e1a <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d6c:	231b      	movs	r3, #27
 8004d6e:	2218      	movs	r2, #24
 8004d70:	189b      	adds	r3, r3, r2
 8004d72:	19db      	adds	r3, r3, r7
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	2b08      	cmp	r3, #8
 8004d78:	d822      	bhi.n	8004dc0 <UART_SetConfig+0x4b0>
 8004d7a:	009a      	lsls	r2, r3, #2
 8004d7c:	4b32      	ldr	r3, [pc, #200]	@ (8004e48 <UART_SetConfig+0x538>)
 8004d7e:	18d3      	adds	r3, r2, r3
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d84:	f7ff fba6 	bl	80044d4 <HAL_RCC_GetPCLK1Freq>
 8004d88:	0003      	movs	r3, r0
 8004d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d8c:	e021      	b.n	8004dd2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d8e:	f7ff fbb7 	bl	8004500 <HAL_RCC_GetPCLK2Freq>
 8004d92:	0003      	movs	r3, r0
 8004d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d96:	e01c      	b.n	8004dd2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d98:	4b28      	ldr	r3, [pc, #160]	@ (8004e3c <UART_SetConfig+0x52c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2210      	movs	r2, #16
 8004d9e:	4013      	ands	r3, r2
 8004da0:	d002      	beq.n	8004da8 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004da2:	4b27      	ldr	r3, [pc, #156]	@ (8004e40 <UART_SetConfig+0x530>)
 8004da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004da6:	e014      	b.n	8004dd2 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8004da8:	4b26      	ldr	r3, [pc, #152]	@ (8004e44 <UART_SetConfig+0x534>)
 8004daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004dac:	e011      	b.n	8004dd2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004dae:	f7ff fb01 	bl	80043b4 <HAL_RCC_GetSysClockFreq>
 8004db2:	0003      	movs	r3, r0
 8004db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004db6:	e00c      	b.n	8004dd2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004db8:	2380      	movs	r3, #128	@ 0x80
 8004dba:	021b      	lsls	r3, r3, #8
 8004dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004dbe:	e008      	b.n	8004dd2 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004dc4:	231a      	movs	r3, #26
 8004dc6:	2218      	movs	r2, #24
 8004dc8:	189b      	adds	r3, r3, r2
 8004dca:	19db      	adds	r3, r3, r7
 8004dcc:	2201      	movs	r2, #1
 8004dce:	701a      	strb	r2, [r3, #0]
        break;
 8004dd0:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d020      	beq.n	8004e1a <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	085a      	lsrs	r2, r3, #1
 8004dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004de0:	18d2      	adds	r2, r2, r3
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	0019      	movs	r1, r3
 8004de8:	0010      	movs	r0, r2
 8004dea:	f7fb f997 	bl	800011c <__udivsi3>
 8004dee:	0003      	movs	r3, r0
 8004df0:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004df4:	2b0f      	cmp	r3, #15
 8004df6:	d90a      	bls.n	8004e0e <UART_SetConfig+0x4fe>
 8004df8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004dfa:	2380      	movs	r3, #128	@ 0x80
 8004dfc:	025b      	lsls	r3, r3, #9
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d205      	bcs.n	8004e0e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e04:	b29a      	uxth	r2, r3
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	60da      	str	r2, [r3, #12]
 8004e0c:	e005      	b.n	8004e1a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8004e0e:	231a      	movs	r3, #26
 8004e10:	2218      	movs	r2, #24
 8004e12:	189b      	adds	r3, r3, r2
 8004e14:	19db      	adds	r3, r3, r7
 8004e16:	2201      	movs	r2, #1
 8004e18:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	2200      	movs	r2, #0
 8004e24:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004e26:	231a      	movs	r3, #26
 8004e28:	2218      	movs	r2, #24
 8004e2a:	189b      	adds	r3, r3, r2
 8004e2c:	19db      	adds	r3, r3, r7
 8004e2e:	781b      	ldrb	r3, [r3, #0]
}
 8004e30:	0018      	movs	r0, r3
 8004e32:	46bd      	mov	sp, r7
 8004e34:	b00e      	add	sp, #56	@ 0x38
 8004e36:	bdb0      	pop	{r4, r5, r7, pc}
 8004e38:	08005f60 	.word	0x08005f60
 8004e3c:	40021000 	.word	0x40021000
 8004e40:	003d0900 	.word	0x003d0900
 8004e44:	00f42400 	.word	0x00f42400
 8004e48:	08005f84 	.word	0x08005f84

08004e4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e58:	2208      	movs	r2, #8
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	d00b      	beq.n	8004e76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	4a4a      	ldr	r2, [pc, #296]	@ (8004f90 <UART_AdvFeatureConfig+0x144>)
 8004e66:	4013      	ands	r3, r2
 8004e68:	0019      	movs	r1, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	430a      	orrs	r2, r1
 8004e74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	d00b      	beq.n	8004e98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	4a43      	ldr	r2, [pc, #268]	@ (8004f94 <UART_AdvFeatureConfig+0x148>)
 8004e88:	4013      	ands	r3, r2
 8004e8a:	0019      	movs	r1, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	430a      	orrs	r2, r1
 8004e96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9c:	2202      	movs	r2, #2
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	d00b      	beq.n	8004eba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	4a3b      	ldr	r2, [pc, #236]	@ (8004f98 <UART_AdvFeatureConfig+0x14c>)
 8004eaa:	4013      	ands	r3, r2
 8004eac:	0019      	movs	r1, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	430a      	orrs	r2, r1
 8004eb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ebe:	2204      	movs	r2, #4
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	d00b      	beq.n	8004edc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	4a34      	ldr	r2, [pc, #208]	@ (8004f9c <UART_AdvFeatureConfig+0x150>)
 8004ecc:	4013      	ands	r3, r2
 8004ece:	0019      	movs	r1, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee0:	2210      	movs	r2, #16
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	d00b      	beq.n	8004efe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	4a2c      	ldr	r2, [pc, #176]	@ (8004fa0 <UART_AdvFeatureConfig+0x154>)
 8004eee:	4013      	ands	r3, r2
 8004ef0:	0019      	movs	r1, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	430a      	orrs	r2, r1
 8004efc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f02:	2220      	movs	r2, #32
 8004f04:	4013      	ands	r3, r2
 8004f06:	d00b      	beq.n	8004f20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	4a25      	ldr	r2, [pc, #148]	@ (8004fa4 <UART_AdvFeatureConfig+0x158>)
 8004f10:	4013      	ands	r3, r2
 8004f12:	0019      	movs	r1, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	430a      	orrs	r2, r1
 8004f1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f24:	2240      	movs	r2, #64	@ 0x40
 8004f26:	4013      	ands	r3, r2
 8004f28:	d01d      	beq.n	8004f66 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	4a1d      	ldr	r2, [pc, #116]	@ (8004fa8 <UART_AdvFeatureConfig+0x15c>)
 8004f32:	4013      	ands	r3, r2
 8004f34:	0019      	movs	r1, r3
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	430a      	orrs	r2, r1
 8004f40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f46:	2380      	movs	r3, #128	@ 0x80
 8004f48:	035b      	lsls	r3, r3, #13
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d10b      	bne.n	8004f66 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	4a15      	ldr	r2, [pc, #84]	@ (8004fac <UART_AdvFeatureConfig+0x160>)
 8004f56:	4013      	ands	r3, r2
 8004f58:	0019      	movs	r1, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	430a      	orrs	r2, r1
 8004f64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6a:	2280      	movs	r2, #128	@ 0x80
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	d00b      	beq.n	8004f88 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	4a0e      	ldr	r2, [pc, #56]	@ (8004fb0 <UART_AdvFeatureConfig+0x164>)
 8004f78:	4013      	ands	r3, r2
 8004f7a:	0019      	movs	r1, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	430a      	orrs	r2, r1
 8004f86:	605a      	str	r2, [r3, #4]
  }
}
 8004f88:	46c0      	nop			@ (mov r8, r8)
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	b002      	add	sp, #8
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	ffff7fff 	.word	0xffff7fff
 8004f94:	fffdffff 	.word	0xfffdffff
 8004f98:	fffeffff 	.word	0xfffeffff
 8004f9c:	fffbffff 	.word	0xfffbffff
 8004fa0:	ffffefff 	.word	0xffffefff
 8004fa4:	ffffdfff 	.word	0xffffdfff
 8004fa8:	ffefffff 	.word	0xffefffff
 8004fac:	ff9fffff 	.word	0xff9fffff
 8004fb0:	fff7ffff 	.word	0xfff7ffff

08004fb4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b092      	sub	sp, #72	@ 0x48
 8004fb8:	af02      	add	r7, sp, #8
 8004fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2284      	movs	r2, #132	@ 0x84
 8004fc0:	2100      	movs	r1, #0
 8004fc2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004fc4:	f7fd face 	bl	8002564 <HAL_GetTick>
 8004fc8:	0003      	movs	r3, r0
 8004fca:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2208      	movs	r2, #8
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	2b08      	cmp	r3, #8
 8004fd8:	d12c      	bne.n	8005034 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fdc:	2280      	movs	r2, #128	@ 0x80
 8004fde:	0391      	lsls	r1, r2, #14
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	4a46      	ldr	r2, [pc, #280]	@ (80050fc <UART_CheckIdleState+0x148>)
 8004fe4:	9200      	str	r2, [sp, #0]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f000 f88c 	bl	8005104 <UART_WaitOnFlagUntilTimeout>
 8004fec:	1e03      	subs	r3, r0, #0
 8004fee:	d021      	beq.n	8005034 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ff0:	f3ef 8310 	mrs	r3, PRIMASK
 8004ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004ff8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005000:	f383 8810 	msr	PRIMASK, r3
}
 8005004:	46c0      	nop			@ (mov r8, r8)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2180      	movs	r1, #128	@ 0x80
 8005012:	438a      	bics	r2, r1
 8005014:	601a      	str	r2, [r3, #0]
 8005016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005018:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800501a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800501c:	f383 8810 	msr	PRIMASK, r3
}
 8005020:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2220      	movs	r2, #32
 8005026:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2278      	movs	r2, #120	@ 0x78
 800502c:	2100      	movs	r1, #0
 800502e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005030:	2303      	movs	r3, #3
 8005032:	e05f      	b.n	80050f4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	2204      	movs	r2, #4
 800503c:	4013      	ands	r3, r2
 800503e:	2b04      	cmp	r3, #4
 8005040:	d146      	bne.n	80050d0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005042:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005044:	2280      	movs	r2, #128	@ 0x80
 8005046:	03d1      	lsls	r1, r2, #15
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	4a2c      	ldr	r2, [pc, #176]	@ (80050fc <UART_CheckIdleState+0x148>)
 800504c:	9200      	str	r2, [sp, #0]
 800504e:	2200      	movs	r2, #0
 8005050:	f000 f858 	bl	8005104 <UART_WaitOnFlagUntilTimeout>
 8005054:	1e03      	subs	r3, r0, #0
 8005056:	d03b      	beq.n	80050d0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005058:	f3ef 8310 	mrs	r3, PRIMASK
 800505c:	60fb      	str	r3, [r7, #12]
  return(result);
 800505e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005060:	637b      	str	r3, [r7, #52]	@ 0x34
 8005062:	2301      	movs	r3, #1
 8005064:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	f383 8810 	msr	PRIMASK, r3
}
 800506c:	46c0      	nop			@ (mov r8, r8)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4921      	ldr	r1, [pc, #132]	@ (8005100 <UART_CheckIdleState+0x14c>)
 800507a:	400a      	ands	r2, r1
 800507c:	601a      	str	r2, [r3, #0]
 800507e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005080:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	f383 8810 	msr	PRIMASK, r3
}
 8005088:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800508a:	f3ef 8310 	mrs	r3, PRIMASK
 800508e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005090:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005092:	633b      	str	r3, [r7, #48]	@ 0x30
 8005094:	2301      	movs	r3, #1
 8005096:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	f383 8810 	msr	PRIMASK, r3
}
 800509e:	46c0      	nop			@ (mov r8, r8)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	689a      	ldr	r2, [r3, #8]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2101      	movs	r1, #1
 80050ac:	438a      	bics	r2, r1
 80050ae:	609a      	str	r2, [r3, #8]
 80050b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050b4:	6a3b      	ldr	r3, [r7, #32]
 80050b6:	f383 8810 	msr	PRIMASK, r3
}
 80050ba:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2280      	movs	r2, #128	@ 0x80
 80050c0:	2120      	movs	r1, #32
 80050c2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2278      	movs	r2, #120	@ 0x78
 80050c8:	2100      	movs	r1, #0
 80050ca:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e011      	b.n	80050f4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2220      	movs	r2, #32
 80050d4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2280      	movs	r2, #128	@ 0x80
 80050da:	2120      	movs	r1, #32
 80050dc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2278      	movs	r2, #120	@ 0x78
 80050ee:	2100      	movs	r1, #0
 80050f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	0018      	movs	r0, r3
 80050f6:	46bd      	mov	sp, r7
 80050f8:	b010      	add	sp, #64	@ 0x40
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	01ffffff 	.word	0x01ffffff
 8005100:	fffffedf 	.word	0xfffffedf

08005104 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	603b      	str	r3, [r7, #0]
 8005110:	1dfb      	adds	r3, r7, #7
 8005112:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005114:	e051      	b.n	80051ba <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005116:	69bb      	ldr	r3, [r7, #24]
 8005118:	3301      	adds	r3, #1
 800511a:	d04e      	beq.n	80051ba <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800511c:	f7fd fa22 	bl	8002564 <HAL_GetTick>
 8005120:	0002      	movs	r2, r0
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	69ba      	ldr	r2, [r7, #24]
 8005128:	429a      	cmp	r2, r3
 800512a:	d302      	bcc.n	8005132 <UART_WaitOnFlagUntilTimeout+0x2e>
 800512c:	69bb      	ldr	r3, [r7, #24]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d101      	bne.n	8005136 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e051      	b.n	80051da <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2204      	movs	r2, #4
 800513e:	4013      	ands	r3, r2
 8005140:	d03b      	beq.n	80051ba <UART_WaitOnFlagUntilTimeout+0xb6>
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	2b80      	cmp	r3, #128	@ 0x80
 8005146:	d038      	beq.n	80051ba <UART_WaitOnFlagUntilTimeout+0xb6>
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	2b40      	cmp	r3, #64	@ 0x40
 800514c:	d035      	beq.n	80051ba <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	69db      	ldr	r3, [r3, #28]
 8005154:	2208      	movs	r2, #8
 8005156:	4013      	ands	r3, r2
 8005158:	2b08      	cmp	r3, #8
 800515a:	d111      	bne.n	8005180 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2208      	movs	r2, #8
 8005162:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	0018      	movs	r0, r3
 8005168:	f000 f83c 	bl	80051e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2284      	movs	r2, #132	@ 0x84
 8005170:	2108      	movs	r1, #8
 8005172:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2278      	movs	r2, #120	@ 0x78
 8005178:	2100      	movs	r1, #0
 800517a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e02c      	b.n	80051da <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	69da      	ldr	r2, [r3, #28]
 8005186:	2380      	movs	r3, #128	@ 0x80
 8005188:	011b      	lsls	r3, r3, #4
 800518a:	401a      	ands	r2, r3
 800518c:	2380      	movs	r3, #128	@ 0x80
 800518e:	011b      	lsls	r3, r3, #4
 8005190:	429a      	cmp	r2, r3
 8005192:	d112      	bne.n	80051ba <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2280      	movs	r2, #128	@ 0x80
 800519a:	0112      	lsls	r2, r2, #4
 800519c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	0018      	movs	r0, r3
 80051a2:	f000 f81f 	bl	80051e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2284      	movs	r2, #132	@ 0x84
 80051aa:	2120      	movs	r1, #32
 80051ac:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2278      	movs	r2, #120	@ 0x78
 80051b2:	2100      	movs	r1, #0
 80051b4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e00f      	b.n	80051da <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	69db      	ldr	r3, [r3, #28]
 80051c0:	68ba      	ldr	r2, [r7, #8]
 80051c2:	4013      	ands	r3, r2
 80051c4:	68ba      	ldr	r2, [r7, #8]
 80051c6:	1ad3      	subs	r3, r2, r3
 80051c8:	425a      	negs	r2, r3
 80051ca:	4153      	adcs	r3, r2
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	001a      	movs	r2, r3
 80051d0:	1dfb      	adds	r3, r7, #7
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d09e      	beq.n	8005116 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	0018      	movs	r0, r3
 80051dc:	46bd      	mov	sp, r7
 80051de:	b004      	add	sp, #16
 80051e0:	bd80      	pop	{r7, pc}
	...

080051e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b08e      	sub	sp, #56	@ 0x38
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051ec:	f3ef 8310 	mrs	r3, PRIMASK
 80051f0:	617b      	str	r3, [r7, #20]
  return(result);
 80051f2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80051f6:	2301      	movs	r3, #1
 80051f8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	f383 8810 	msr	PRIMASK, r3
}
 8005200:	46c0      	nop			@ (mov r8, r8)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4926      	ldr	r1, [pc, #152]	@ (80052a8 <UART_EndRxTransfer+0xc4>)
 800520e:	400a      	ands	r2, r1
 8005210:	601a      	str	r2, [r3, #0]
 8005212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005214:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	f383 8810 	msr	PRIMASK, r3
}
 800521c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800521e:	f3ef 8310 	mrs	r3, PRIMASK
 8005222:	623b      	str	r3, [r7, #32]
  return(result);
 8005224:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005226:	633b      	str	r3, [r7, #48]	@ 0x30
 8005228:	2301      	movs	r3, #1
 800522a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800522c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522e:	f383 8810 	msr	PRIMASK, r3
}
 8005232:	46c0      	nop			@ (mov r8, r8)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689a      	ldr	r2, [r3, #8]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2101      	movs	r1, #1
 8005240:	438a      	bics	r2, r1
 8005242:	609a      	str	r2, [r3, #8]
 8005244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005246:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800524a:	f383 8810 	msr	PRIMASK, r3
}
 800524e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005254:	2b01      	cmp	r3, #1
 8005256:	d118      	bne.n	800528a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005258:	f3ef 8310 	mrs	r3, PRIMASK
 800525c:	60bb      	str	r3, [r7, #8]
  return(result);
 800525e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005260:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005262:	2301      	movs	r3, #1
 8005264:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f383 8810 	msr	PRIMASK, r3
}
 800526c:	46c0      	nop			@ (mov r8, r8)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2110      	movs	r1, #16
 800527a:	438a      	bics	r2, r1
 800527c:	601a      	str	r2, [r3, #0]
 800527e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005280:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	f383 8810 	msr	PRIMASK, r3
}
 8005288:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2280      	movs	r2, #128	@ 0x80
 800528e:	2120      	movs	r1, #32
 8005290:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800529e:	46c0      	nop			@ (mov r8, r8)
 80052a0:	46bd      	mov	sp, r7
 80052a2:	b00e      	add	sp, #56	@ 0x38
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	46c0      	nop			@ (mov r8, r8)
 80052a8:	fffffedf 	.word	0xfffffedf

080052ac <sniprintf>:
 80052ac:	b40c      	push	{r2, r3}
 80052ae:	b530      	push	{r4, r5, lr}
 80052b0:	4b18      	ldr	r3, [pc, #96]	@ (8005314 <sniprintf+0x68>)
 80052b2:	000c      	movs	r4, r1
 80052b4:	681d      	ldr	r5, [r3, #0]
 80052b6:	b09d      	sub	sp, #116	@ 0x74
 80052b8:	2900      	cmp	r1, #0
 80052ba:	da08      	bge.n	80052ce <sniprintf+0x22>
 80052bc:	238b      	movs	r3, #139	@ 0x8b
 80052be:	2001      	movs	r0, #1
 80052c0:	602b      	str	r3, [r5, #0]
 80052c2:	4240      	negs	r0, r0
 80052c4:	b01d      	add	sp, #116	@ 0x74
 80052c6:	bc30      	pop	{r4, r5}
 80052c8:	bc08      	pop	{r3}
 80052ca:	b002      	add	sp, #8
 80052cc:	4718      	bx	r3
 80052ce:	2382      	movs	r3, #130	@ 0x82
 80052d0:	466a      	mov	r2, sp
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	8293      	strh	r3, [r2, #20]
 80052d6:	2300      	movs	r3, #0
 80052d8:	9002      	str	r0, [sp, #8]
 80052da:	931b      	str	r3, [sp, #108]	@ 0x6c
 80052dc:	9006      	str	r0, [sp, #24]
 80052de:	4299      	cmp	r1, r3
 80052e0:	d000      	beq.n	80052e4 <sniprintf+0x38>
 80052e2:	1e4b      	subs	r3, r1, #1
 80052e4:	9304      	str	r3, [sp, #16]
 80052e6:	9307      	str	r3, [sp, #28]
 80052e8:	2301      	movs	r3, #1
 80052ea:	466a      	mov	r2, sp
 80052ec:	425b      	negs	r3, r3
 80052ee:	82d3      	strh	r3, [r2, #22]
 80052f0:	0028      	movs	r0, r5
 80052f2:	ab21      	add	r3, sp, #132	@ 0x84
 80052f4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80052f6:	a902      	add	r1, sp, #8
 80052f8:	9301      	str	r3, [sp, #4]
 80052fa:	f000 f9a7 	bl	800564c <_svfiprintf_r>
 80052fe:	1c43      	adds	r3, r0, #1
 8005300:	da01      	bge.n	8005306 <sniprintf+0x5a>
 8005302:	238b      	movs	r3, #139	@ 0x8b
 8005304:	602b      	str	r3, [r5, #0]
 8005306:	2c00      	cmp	r4, #0
 8005308:	d0dc      	beq.n	80052c4 <sniprintf+0x18>
 800530a:	2200      	movs	r2, #0
 800530c:	9b02      	ldr	r3, [sp, #8]
 800530e:	701a      	strb	r2, [r3, #0]
 8005310:	e7d8      	b.n	80052c4 <sniprintf+0x18>
 8005312:	46c0      	nop			@ (mov r8, r8)
 8005314:	2000000c 	.word	0x2000000c

08005318 <memset>:
 8005318:	0003      	movs	r3, r0
 800531a:	1882      	adds	r2, r0, r2
 800531c:	4293      	cmp	r3, r2
 800531e:	d100      	bne.n	8005322 <memset+0xa>
 8005320:	4770      	bx	lr
 8005322:	7019      	strb	r1, [r3, #0]
 8005324:	3301      	adds	r3, #1
 8005326:	e7f9      	b.n	800531c <memset+0x4>

08005328 <__errno>:
 8005328:	4b01      	ldr	r3, [pc, #4]	@ (8005330 <__errno+0x8>)
 800532a:	6818      	ldr	r0, [r3, #0]
 800532c:	4770      	bx	lr
 800532e:	46c0      	nop			@ (mov r8, r8)
 8005330:	2000000c 	.word	0x2000000c

08005334 <__libc_init_array>:
 8005334:	b570      	push	{r4, r5, r6, lr}
 8005336:	2600      	movs	r6, #0
 8005338:	4c0c      	ldr	r4, [pc, #48]	@ (800536c <__libc_init_array+0x38>)
 800533a:	4d0d      	ldr	r5, [pc, #52]	@ (8005370 <__libc_init_array+0x3c>)
 800533c:	1b64      	subs	r4, r4, r5
 800533e:	10a4      	asrs	r4, r4, #2
 8005340:	42a6      	cmp	r6, r4
 8005342:	d109      	bne.n	8005358 <__libc_init_array+0x24>
 8005344:	2600      	movs	r6, #0
 8005346:	f000 fc63 	bl	8005c10 <_init>
 800534a:	4c0a      	ldr	r4, [pc, #40]	@ (8005374 <__libc_init_array+0x40>)
 800534c:	4d0a      	ldr	r5, [pc, #40]	@ (8005378 <__libc_init_array+0x44>)
 800534e:	1b64      	subs	r4, r4, r5
 8005350:	10a4      	asrs	r4, r4, #2
 8005352:	42a6      	cmp	r6, r4
 8005354:	d105      	bne.n	8005362 <__libc_init_array+0x2e>
 8005356:	bd70      	pop	{r4, r5, r6, pc}
 8005358:	00b3      	lsls	r3, r6, #2
 800535a:	58eb      	ldr	r3, [r5, r3]
 800535c:	4798      	blx	r3
 800535e:	3601      	adds	r6, #1
 8005360:	e7ee      	b.n	8005340 <__libc_init_array+0xc>
 8005362:	00b3      	lsls	r3, r6, #2
 8005364:	58eb      	ldr	r3, [r5, r3]
 8005366:	4798      	blx	r3
 8005368:	3601      	adds	r6, #1
 800536a:	e7f2      	b.n	8005352 <__libc_init_array+0x1e>
 800536c:	08005fe4 	.word	0x08005fe4
 8005370:	08005fe4 	.word	0x08005fe4
 8005374:	08005fe8 	.word	0x08005fe8
 8005378:	08005fe4 	.word	0x08005fe4

0800537c <__retarget_lock_acquire_recursive>:
 800537c:	4770      	bx	lr

0800537e <__retarget_lock_release_recursive>:
 800537e:	4770      	bx	lr

08005380 <memcpy>:
 8005380:	2300      	movs	r3, #0
 8005382:	b510      	push	{r4, lr}
 8005384:	429a      	cmp	r2, r3
 8005386:	d100      	bne.n	800538a <memcpy+0xa>
 8005388:	bd10      	pop	{r4, pc}
 800538a:	5ccc      	ldrb	r4, [r1, r3]
 800538c:	54c4      	strb	r4, [r0, r3]
 800538e:	3301      	adds	r3, #1
 8005390:	e7f8      	b.n	8005384 <memcpy+0x4>
	...

08005394 <_free_r>:
 8005394:	b570      	push	{r4, r5, r6, lr}
 8005396:	0005      	movs	r5, r0
 8005398:	1e0c      	subs	r4, r1, #0
 800539a:	d010      	beq.n	80053be <_free_r+0x2a>
 800539c:	3c04      	subs	r4, #4
 800539e:	6823      	ldr	r3, [r4, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	da00      	bge.n	80053a6 <_free_r+0x12>
 80053a4:	18e4      	adds	r4, r4, r3
 80053a6:	0028      	movs	r0, r5
 80053a8:	f000 f8e0 	bl	800556c <__malloc_lock>
 80053ac:	4a1d      	ldr	r2, [pc, #116]	@ (8005424 <_free_r+0x90>)
 80053ae:	6813      	ldr	r3, [r2, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d105      	bne.n	80053c0 <_free_r+0x2c>
 80053b4:	6063      	str	r3, [r4, #4]
 80053b6:	6014      	str	r4, [r2, #0]
 80053b8:	0028      	movs	r0, r5
 80053ba:	f000 f8df 	bl	800557c <__malloc_unlock>
 80053be:	bd70      	pop	{r4, r5, r6, pc}
 80053c0:	42a3      	cmp	r3, r4
 80053c2:	d908      	bls.n	80053d6 <_free_r+0x42>
 80053c4:	6820      	ldr	r0, [r4, #0]
 80053c6:	1821      	adds	r1, r4, r0
 80053c8:	428b      	cmp	r3, r1
 80053ca:	d1f3      	bne.n	80053b4 <_free_r+0x20>
 80053cc:	6819      	ldr	r1, [r3, #0]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	1809      	adds	r1, r1, r0
 80053d2:	6021      	str	r1, [r4, #0]
 80053d4:	e7ee      	b.n	80053b4 <_free_r+0x20>
 80053d6:	001a      	movs	r2, r3
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d001      	beq.n	80053e2 <_free_r+0x4e>
 80053de:	42a3      	cmp	r3, r4
 80053e0:	d9f9      	bls.n	80053d6 <_free_r+0x42>
 80053e2:	6811      	ldr	r1, [r2, #0]
 80053e4:	1850      	adds	r0, r2, r1
 80053e6:	42a0      	cmp	r0, r4
 80053e8:	d10b      	bne.n	8005402 <_free_r+0x6e>
 80053ea:	6820      	ldr	r0, [r4, #0]
 80053ec:	1809      	adds	r1, r1, r0
 80053ee:	1850      	adds	r0, r2, r1
 80053f0:	6011      	str	r1, [r2, #0]
 80053f2:	4283      	cmp	r3, r0
 80053f4:	d1e0      	bne.n	80053b8 <_free_r+0x24>
 80053f6:	6818      	ldr	r0, [r3, #0]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	1841      	adds	r1, r0, r1
 80053fc:	6011      	str	r1, [r2, #0]
 80053fe:	6053      	str	r3, [r2, #4]
 8005400:	e7da      	b.n	80053b8 <_free_r+0x24>
 8005402:	42a0      	cmp	r0, r4
 8005404:	d902      	bls.n	800540c <_free_r+0x78>
 8005406:	230c      	movs	r3, #12
 8005408:	602b      	str	r3, [r5, #0]
 800540a:	e7d5      	b.n	80053b8 <_free_r+0x24>
 800540c:	6820      	ldr	r0, [r4, #0]
 800540e:	1821      	adds	r1, r4, r0
 8005410:	428b      	cmp	r3, r1
 8005412:	d103      	bne.n	800541c <_free_r+0x88>
 8005414:	6819      	ldr	r1, [r3, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	1809      	adds	r1, r1, r0
 800541a:	6021      	str	r1, [r4, #0]
 800541c:	6063      	str	r3, [r4, #4]
 800541e:	6054      	str	r4, [r2, #4]
 8005420:	e7ca      	b.n	80053b8 <_free_r+0x24>
 8005422:	46c0      	nop			@ (mov r8, r8)
 8005424:	200006cc 	.word	0x200006cc

08005428 <sbrk_aligned>:
 8005428:	b570      	push	{r4, r5, r6, lr}
 800542a:	4e0f      	ldr	r6, [pc, #60]	@ (8005468 <sbrk_aligned+0x40>)
 800542c:	000d      	movs	r5, r1
 800542e:	6831      	ldr	r1, [r6, #0]
 8005430:	0004      	movs	r4, r0
 8005432:	2900      	cmp	r1, #0
 8005434:	d102      	bne.n	800543c <sbrk_aligned+0x14>
 8005436:	f000 fb95 	bl	8005b64 <_sbrk_r>
 800543a:	6030      	str	r0, [r6, #0]
 800543c:	0029      	movs	r1, r5
 800543e:	0020      	movs	r0, r4
 8005440:	f000 fb90 	bl	8005b64 <_sbrk_r>
 8005444:	1c43      	adds	r3, r0, #1
 8005446:	d103      	bne.n	8005450 <sbrk_aligned+0x28>
 8005448:	2501      	movs	r5, #1
 800544a:	426d      	negs	r5, r5
 800544c:	0028      	movs	r0, r5
 800544e:	bd70      	pop	{r4, r5, r6, pc}
 8005450:	2303      	movs	r3, #3
 8005452:	1cc5      	adds	r5, r0, #3
 8005454:	439d      	bics	r5, r3
 8005456:	42a8      	cmp	r0, r5
 8005458:	d0f8      	beq.n	800544c <sbrk_aligned+0x24>
 800545a:	1a29      	subs	r1, r5, r0
 800545c:	0020      	movs	r0, r4
 800545e:	f000 fb81 	bl	8005b64 <_sbrk_r>
 8005462:	3001      	adds	r0, #1
 8005464:	d1f2      	bne.n	800544c <sbrk_aligned+0x24>
 8005466:	e7ef      	b.n	8005448 <sbrk_aligned+0x20>
 8005468:	200006c8 	.word	0x200006c8

0800546c <_malloc_r>:
 800546c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800546e:	2203      	movs	r2, #3
 8005470:	1ccb      	adds	r3, r1, #3
 8005472:	4393      	bics	r3, r2
 8005474:	3308      	adds	r3, #8
 8005476:	0005      	movs	r5, r0
 8005478:	001f      	movs	r7, r3
 800547a:	2b0c      	cmp	r3, #12
 800547c:	d234      	bcs.n	80054e8 <_malloc_r+0x7c>
 800547e:	270c      	movs	r7, #12
 8005480:	42b9      	cmp	r1, r7
 8005482:	d833      	bhi.n	80054ec <_malloc_r+0x80>
 8005484:	0028      	movs	r0, r5
 8005486:	f000 f871 	bl	800556c <__malloc_lock>
 800548a:	4e37      	ldr	r6, [pc, #220]	@ (8005568 <_malloc_r+0xfc>)
 800548c:	6833      	ldr	r3, [r6, #0]
 800548e:	001c      	movs	r4, r3
 8005490:	2c00      	cmp	r4, #0
 8005492:	d12f      	bne.n	80054f4 <_malloc_r+0x88>
 8005494:	0039      	movs	r1, r7
 8005496:	0028      	movs	r0, r5
 8005498:	f7ff ffc6 	bl	8005428 <sbrk_aligned>
 800549c:	0004      	movs	r4, r0
 800549e:	1c43      	adds	r3, r0, #1
 80054a0:	d15f      	bne.n	8005562 <_malloc_r+0xf6>
 80054a2:	6834      	ldr	r4, [r6, #0]
 80054a4:	9400      	str	r4, [sp, #0]
 80054a6:	9b00      	ldr	r3, [sp, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d14a      	bne.n	8005542 <_malloc_r+0xd6>
 80054ac:	2c00      	cmp	r4, #0
 80054ae:	d052      	beq.n	8005556 <_malloc_r+0xea>
 80054b0:	6823      	ldr	r3, [r4, #0]
 80054b2:	0028      	movs	r0, r5
 80054b4:	18e3      	adds	r3, r4, r3
 80054b6:	9900      	ldr	r1, [sp, #0]
 80054b8:	9301      	str	r3, [sp, #4]
 80054ba:	f000 fb53 	bl	8005b64 <_sbrk_r>
 80054be:	9b01      	ldr	r3, [sp, #4]
 80054c0:	4283      	cmp	r3, r0
 80054c2:	d148      	bne.n	8005556 <_malloc_r+0xea>
 80054c4:	6823      	ldr	r3, [r4, #0]
 80054c6:	0028      	movs	r0, r5
 80054c8:	1aff      	subs	r7, r7, r3
 80054ca:	0039      	movs	r1, r7
 80054cc:	f7ff ffac 	bl	8005428 <sbrk_aligned>
 80054d0:	3001      	adds	r0, #1
 80054d2:	d040      	beq.n	8005556 <_malloc_r+0xea>
 80054d4:	6823      	ldr	r3, [r4, #0]
 80054d6:	19db      	adds	r3, r3, r7
 80054d8:	6023      	str	r3, [r4, #0]
 80054da:	6833      	ldr	r3, [r6, #0]
 80054dc:	685a      	ldr	r2, [r3, #4]
 80054de:	2a00      	cmp	r2, #0
 80054e0:	d133      	bne.n	800554a <_malloc_r+0xde>
 80054e2:	9b00      	ldr	r3, [sp, #0]
 80054e4:	6033      	str	r3, [r6, #0]
 80054e6:	e019      	b.n	800551c <_malloc_r+0xb0>
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	dac9      	bge.n	8005480 <_malloc_r+0x14>
 80054ec:	230c      	movs	r3, #12
 80054ee:	602b      	str	r3, [r5, #0]
 80054f0:	2000      	movs	r0, #0
 80054f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80054f4:	6821      	ldr	r1, [r4, #0]
 80054f6:	1bc9      	subs	r1, r1, r7
 80054f8:	d420      	bmi.n	800553c <_malloc_r+0xd0>
 80054fa:	290b      	cmp	r1, #11
 80054fc:	d90a      	bls.n	8005514 <_malloc_r+0xa8>
 80054fe:	19e2      	adds	r2, r4, r7
 8005500:	6027      	str	r7, [r4, #0]
 8005502:	42a3      	cmp	r3, r4
 8005504:	d104      	bne.n	8005510 <_malloc_r+0xa4>
 8005506:	6032      	str	r2, [r6, #0]
 8005508:	6863      	ldr	r3, [r4, #4]
 800550a:	6011      	str	r1, [r2, #0]
 800550c:	6053      	str	r3, [r2, #4]
 800550e:	e005      	b.n	800551c <_malloc_r+0xb0>
 8005510:	605a      	str	r2, [r3, #4]
 8005512:	e7f9      	b.n	8005508 <_malloc_r+0x9c>
 8005514:	6862      	ldr	r2, [r4, #4]
 8005516:	42a3      	cmp	r3, r4
 8005518:	d10e      	bne.n	8005538 <_malloc_r+0xcc>
 800551a:	6032      	str	r2, [r6, #0]
 800551c:	0028      	movs	r0, r5
 800551e:	f000 f82d 	bl	800557c <__malloc_unlock>
 8005522:	0020      	movs	r0, r4
 8005524:	2207      	movs	r2, #7
 8005526:	300b      	adds	r0, #11
 8005528:	1d23      	adds	r3, r4, #4
 800552a:	4390      	bics	r0, r2
 800552c:	1ac2      	subs	r2, r0, r3
 800552e:	4298      	cmp	r0, r3
 8005530:	d0df      	beq.n	80054f2 <_malloc_r+0x86>
 8005532:	1a1b      	subs	r3, r3, r0
 8005534:	50a3      	str	r3, [r4, r2]
 8005536:	e7dc      	b.n	80054f2 <_malloc_r+0x86>
 8005538:	605a      	str	r2, [r3, #4]
 800553a:	e7ef      	b.n	800551c <_malloc_r+0xb0>
 800553c:	0023      	movs	r3, r4
 800553e:	6864      	ldr	r4, [r4, #4]
 8005540:	e7a6      	b.n	8005490 <_malloc_r+0x24>
 8005542:	9c00      	ldr	r4, [sp, #0]
 8005544:	6863      	ldr	r3, [r4, #4]
 8005546:	9300      	str	r3, [sp, #0]
 8005548:	e7ad      	b.n	80054a6 <_malloc_r+0x3a>
 800554a:	001a      	movs	r2, r3
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	42a3      	cmp	r3, r4
 8005550:	d1fb      	bne.n	800554a <_malloc_r+0xde>
 8005552:	2300      	movs	r3, #0
 8005554:	e7da      	b.n	800550c <_malloc_r+0xa0>
 8005556:	230c      	movs	r3, #12
 8005558:	0028      	movs	r0, r5
 800555a:	602b      	str	r3, [r5, #0]
 800555c:	f000 f80e 	bl	800557c <__malloc_unlock>
 8005560:	e7c6      	b.n	80054f0 <_malloc_r+0x84>
 8005562:	6007      	str	r7, [r0, #0]
 8005564:	e7da      	b.n	800551c <_malloc_r+0xb0>
 8005566:	46c0      	nop			@ (mov r8, r8)
 8005568:	200006cc 	.word	0x200006cc

0800556c <__malloc_lock>:
 800556c:	b510      	push	{r4, lr}
 800556e:	4802      	ldr	r0, [pc, #8]	@ (8005578 <__malloc_lock+0xc>)
 8005570:	f7ff ff04 	bl	800537c <__retarget_lock_acquire_recursive>
 8005574:	bd10      	pop	{r4, pc}
 8005576:	46c0      	nop			@ (mov r8, r8)
 8005578:	200006c4 	.word	0x200006c4

0800557c <__malloc_unlock>:
 800557c:	b510      	push	{r4, lr}
 800557e:	4802      	ldr	r0, [pc, #8]	@ (8005588 <__malloc_unlock+0xc>)
 8005580:	f7ff fefd 	bl	800537e <__retarget_lock_release_recursive>
 8005584:	bd10      	pop	{r4, pc}
 8005586:	46c0      	nop			@ (mov r8, r8)
 8005588:	200006c4 	.word	0x200006c4

0800558c <__ssputs_r>:
 800558c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800558e:	688e      	ldr	r6, [r1, #8]
 8005590:	b085      	sub	sp, #20
 8005592:	001f      	movs	r7, r3
 8005594:	000c      	movs	r4, r1
 8005596:	680b      	ldr	r3, [r1, #0]
 8005598:	9002      	str	r0, [sp, #8]
 800559a:	9203      	str	r2, [sp, #12]
 800559c:	42be      	cmp	r6, r7
 800559e:	d830      	bhi.n	8005602 <__ssputs_r+0x76>
 80055a0:	210c      	movs	r1, #12
 80055a2:	5e62      	ldrsh	r2, [r4, r1]
 80055a4:	2190      	movs	r1, #144	@ 0x90
 80055a6:	00c9      	lsls	r1, r1, #3
 80055a8:	420a      	tst	r2, r1
 80055aa:	d028      	beq.n	80055fe <__ssputs_r+0x72>
 80055ac:	2003      	movs	r0, #3
 80055ae:	6921      	ldr	r1, [r4, #16]
 80055b0:	1a5b      	subs	r3, r3, r1
 80055b2:	9301      	str	r3, [sp, #4]
 80055b4:	6963      	ldr	r3, [r4, #20]
 80055b6:	4343      	muls	r3, r0
 80055b8:	9801      	ldr	r0, [sp, #4]
 80055ba:	0fdd      	lsrs	r5, r3, #31
 80055bc:	18ed      	adds	r5, r5, r3
 80055be:	1c7b      	adds	r3, r7, #1
 80055c0:	181b      	adds	r3, r3, r0
 80055c2:	106d      	asrs	r5, r5, #1
 80055c4:	42ab      	cmp	r3, r5
 80055c6:	d900      	bls.n	80055ca <__ssputs_r+0x3e>
 80055c8:	001d      	movs	r5, r3
 80055ca:	0552      	lsls	r2, r2, #21
 80055cc:	d528      	bpl.n	8005620 <__ssputs_r+0x94>
 80055ce:	0029      	movs	r1, r5
 80055d0:	9802      	ldr	r0, [sp, #8]
 80055d2:	f7ff ff4b 	bl	800546c <_malloc_r>
 80055d6:	1e06      	subs	r6, r0, #0
 80055d8:	d02c      	beq.n	8005634 <__ssputs_r+0xa8>
 80055da:	9a01      	ldr	r2, [sp, #4]
 80055dc:	6921      	ldr	r1, [r4, #16]
 80055de:	f7ff fecf 	bl	8005380 <memcpy>
 80055e2:	89a2      	ldrh	r2, [r4, #12]
 80055e4:	4b18      	ldr	r3, [pc, #96]	@ (8005648 <__ssputs_r+0xbc>)
 80055e6:	401a      	ands	r2, r3
 80055e8:	2380      	movs	r3, #128	@ 0x80
 80055ea:	4313      	orrs	r3, r2
 80055ec:	81a3      	strh	r3, [r4, #12]
 80055ee:	9b01      	ldr	r3, [sp, #4]
 80055f0:	6126      	str	r6, [r4, #16]
 80055f2:	18f6      	adds	r6, r6, r3
 80055f4:	6026      	str	r6, [r4, #0]
 80055f6:	003e      	movs	r6, r7
 80055f8:	6165      	str	r5, [r4, #20]
 80055fa:	1aed      	subs	r5, r5, r3
 80055fc:	60a5      	str	r5, [r4, #8]
 80055fe:	42be      	cmp	r6, r7
 8005600:	d900      	bls.n	8005604 <__ssputs_r+0x78>
 8005602:	003e      	movs	r6, r7
 8005604:	0032      	movs	r2, r6
 8005606:	9903      	ldr	r1, [sp, #12]
 8005608:	6820      	ldr	r0, [r4, #0]
 800560a:	f000 fa99 	bl	8005b40 <memmove>
 800560e:	2000      	movs	r0, #0
 8005610:	68a3      	ldr	r3, [r4, #8]
 8005612:	1b9b      	subs	r3, r3, r6
 8005614:	60a3      	str	r3, [r4, #8]
 8005616:	6823      	ldr	r3, [r4, #0]
 8005618:	199b      	adds	r3, r3, r6
 800561a:	6023      	str	r3, [r4, #0]
 800561c:	b005      	add	sp, #20
 800561e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005620:	002a      	movs	r2, r5
 8005622:	9802      	ldr	r0, [sp, #8]
 8005624:	f000 fabb 	bl	8005b9e <_realloc_r>
 8005628:	1e06      	subs	r6, r0, #0
 800562a:	d1e0      	bne.n	80055ee <__ssputs_r+0x62>
 800562c:	6921      	ldr	r1, [r4, #16]
 800562e:	9802      	ldr	r0, [sp, #8]
 8005630:	f7ff feb0 	bl	8005394 <_free_r>
 8005634:	230c      	movs	r3, #12
 8005636:	2001      	movs	r0, #1
 8005638:	9a02      	ldr	r2, [sp, #8]
 800563a:	4240      	negs	r0, r0
 800563c:	6013      	str	r3, [r2, #0]
 800563e:	89a2      	ldrh	r2, [r4, #12]
 8005640:	3334      	adds	r3, #52	@ 0x34
 8005642:	4313      	orrs	r3, r2
 8005644:	81a3      	strh	r3, [r4, #12]
 8005646:	e7e9      	b.n	800561c <__ssputs_r+0x90>
 8005648:	fffffb7f 	.word	0xfffffb7f

0800564c <_svfiprintf_r>:
 800564c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800564e:	b0a1      	sub	sp, #132	@ 0x84
 8005650:	9003      	str	r0, [sp, #12]
 8005652:	001d      	movs	r5, r3
 8005654:	898b      	ldrh	r3, [r1, #12]
 8005656:	000f      	movs	r7, r1
 8005658:	0016      	movs	r6, r2
 800565a:	061b      	lsls	r3, r3, #24
 800565c:	d511      	bpl.n	8005682 <_svfiprintf_r+0x36>
 800565e:	690b      	ldr	r3, [r1, #16]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d10e      	bne.n	8005682 <_svfiprintf_r+0x36>
 8005664:	2140      	movs	r1, #64	@ 0x40
 8005666:	f7ff ff01 	bl	800546c <_malloc_r>
 800566a:	6038      	str	r0, [r7, #0]
 800566c:	6138      	str	r0, [r7, #16]
 800566e:	2800      	cmp	r0, #0
 8005670:	d105      	bne.n	800567e <_svfiprintf_r+0x32>
 8005672:	230c      	movs	r3, #12
 8005674:	9a03      	ldr	r2, [sp, #12]
 8005676:	6013      	str	r3, [r2, #0]
 8005678:	2001      	movs	r0, #1
 800567a:	4240      	negs	r0, r0
 800567c:	e0cf      	b.n	800581e <_svfiprintf_r+0x1d2>
 800567e:	2340      	movs	r3, #64	@ 0x40
 8005680:	617b      	str	r3, [r7, #20]
 8005682:	2300      	movs	r3, #0
 8005684:	ac08      	add	r4, sp, #32
 8005686:	6163      	str	r3, [r4, #20]
 8005688:	3320      	adds	r3, #32
 800568a:	7663      	strb	r3, [r4, #25]
 800568c:	3310      	adds	r3, #16
 800568e:	76a3      	strb	r3, [r4, #26]
 8005690:	9507      	str	r5, [sp, #28]
 8005692:	0035      	movs	r5, r6
 8005694:	782b      	ldrb	r3, [r5, #0]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <_svfiprintf_r+0x52>
 800569a:	2b25      	cmp	r3, #37	@ 0x25
 800569c:	d148      	bne.n	8005730 <_svfiprintf_r+0xe4>
 800569e:	1bab      	subs	r3, r5, r6
 80056a0:	9305      	str	r3, [sp, #20]
 80056a2:	42b5      	cmp	r5, r6
 80056a4:	d00b      	beq.n	80056be <_svfiprintf_r+0x72>
 80056a6:	0032      	movs	r2, r6
 80056a8:	0039      	movs	r1, r7
 80056aa:	9803      	ldr	r0, [sp, #12]
 80056ac:	f7ff ff6e 	bl	800558c <__ssputs_r>
 80056b0:	3001      	adds	r0, #1
 80056b2:	d100      	bne.n	80056b6 <_svfiprintf_r+0x6a>
 80056b4:	e0ae      	b.n	8005814 <_svfiprintf_r+0x1c8>
 80056b6:	6963      	ldr	r3, [r4, #20]
 80056b8:	9a05      	ldr	r2, [sp, #20]
 80056ba:	189b      	adds	r3, r3, r2
 80056bc:	6163      	str	r3, [r4, #20]
 80056be:	782b      	ldrb	r3, [r5, #0]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d100      	bne.n	80056c6 <_svfiprintf_r+0x7a>
 80056c4:	e0a6      	b.n	8005814 <_svfiprintf_r+0x1c8>
 80056c6:	2201      	movs	r2, #1
 80056c8:	2300      	movs	r3, #0
 80056ca:	4252      	negs	r2, r2
 80056cc:	6062      	str	r2, [r4, #4]
 80056ce:	a904      	add	r1, sp, #16
 80056d0:	3254      	adds	r2, #84	@ 0x54
 80056d2:	1852      	adds	r2, r2, r1
 80056d4:	1c6e      	adds	r6, r5, #1
 80056d6:	6023      	str	r3, [r4, #0]
 80056d8:	60e3      	str	r3, [r4, #12]
 80056da:	60a3      	str	r3, [r4, #8]
 80056dc:	7013      	strb	r3, [r2, #0]
 80056de:	65a3      	str	r3, [r4, #88]	@ 0x58
 80056e0:	4b54      	ldr	r3, [pc, #336]	@ (8005834 <_svfiprintf_r+0x1e8>)
 80056e2:	2205      	movs	r2, #5
 80056e4:	0018      	movs	r0, r3
 80056e6:	7831      	ldrb	r1, [r6, #0]
 80056e8:	9305      	str	r3, [sp, #20]
 80056ea:	f000 fa4d 	bl	8005b88 <memchr>
 80056ee:	1c75      	adds	r5, r6, #1
 80056f0:	2800      	cmp	r0, #0
 80056f2:	d11f      	bne.n	8005734 <_svfiprintf_r+0xe8>
 80056f4:	6822      	ldr	r2, [r4, #0]
 80056f6:	06d3      	lsls	r3, r2, #27
 80056f8:	d504      	bpl.n	8005704 <_svfiprintf_r+0xb8>
 80056fa:	2353      	movs	r3, #83	@ 0x53
 80056fc:	a904      	add	r1, sp, #16
 80056fe:	185b      	adds	r3, r3, r1
 8005700:	2120      	movs	r1, #32
 8005702:	7019      	strb	r1, [r3, #0]
 8005704:	0713      	lsls	r3, r2, #28
 8005706:	d504      	bpl.n	8005712 <_svfiprintf_r+0xc6>
 8005708:	2353      	movs	r3, #83	@ 0x53
 800570a:	a904      	add	r1, sp, #16
 800570c:	185b      	adds	r3, r3, r1
 800570e:	212b      	movs	r1, #43	@ 0x2b
 8005710:	7019      	strb	r1, [r3, #0]
 8005712:	7833      	ldrb	r3, [r6, #0]
 8005714:	2b2a      	cmp	r3, #42	@ 0x2a
 8005716:	d016      	beq.n	8005746 <_svfiprintf_r+0xfa>
 8005718:	0035      	movs	r5, r6
 800571a:	2100      	movs	r1, #0
 800571c:	200a      	movs	r0, #10
 800571e:	68e3      	ldr	r3, [r4, #12]
 8005720:	782a      	ldrb	r2, [r5, #0]
 8005722:	1c6e      	adds	r6, r5, #1
 8005724:	3a30      	subs	r2, #48	@ 0x30
 8005726:	2a09      	cmp	r2, #9
 8005728:	d950      	bls.n	80057cc <_svfiprintf_r+0x180>
 800572a:	2900      	cmp	r1, #0
 800572c:	d111      	bne.n	8005752 <_svfiprintf_r+0x106>
 800572e:	e017      	b.n	8005760 <_svfiprintf_r+0x114>
 8005730:	3501      	adds	r5, #1
 8005732:	e7af      	b.n	8005694 <_svfiprintf_r+0x48>
 8005734:	9b05      	ldr	r3, [sp, #20]
 8005736:	6822      	ldr	r2, [r4, #0]
 8005738:	1ac0      	subs	r0, r0, r3
 800573a:	2301      	movs	r3, #1
 800573c:	4083      	lsls	r3, r0
 800573e:	4313      	orrs	r3, r2
 8005740:	002e      	movs	r6, r5
 8005742:	6023      	str	r3, [r4, #0]
 8005744:	e7cc      	b.n	80056e0 <_svfiprintf_r+0x94>
 8005746:	9b07      	ldr	r3, [sp, #28]
 8005748:	1d19      	adds	r1, r3, #4
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	9107      	str	r1, [sp, #28]
 800574e:	2b00      	cmp	r3, #0
 8005750:	db01      	blt.n	8005756 <_svfiprintf_r+0x10a>
 8005752:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005754:	e004      	b.n	8005760 <_svfiprintf_r+0x114>
 8005756:	425b      	negs	r3, r3
 8005758:	60e3      	str	r3, [r4, #12]
 800575a:	2302      	movs	r3, #2
 800575c:	4313      	orrs	r3, r2
 800575e:	6023      	str	r3, [r4, #0]
 8005760:	782b      	ldrb	r3, [r5, #0]
 8005762:	2b2e      	cmp	r3, #46	@ 0x2e
 8005764:	d10c      	bne.n	8005780 <_svfiprintf_r+0x134>
 8005766:	786b      	ldrb	r3, [r5, #1]
 8005768:	2b2a      	cmp	r3, #42	@ 0x2a
 800576a:	d134      	bne.n	80057d6 <_svfiprintf_r+0x18a>
 800576c:	9b07      	ldr	r3, [sp, #28]
 800576e:	3502      	adds	r5, #2
 8005770:	1d1a      	adds	r2, r3, #4
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	9207      	str	r2, [sp, #28]
 8005776:	2b00      	cmp	r3, #0
 8005778:	da01      	bge.n	800577e <_svfiprintf_r+0x132>
 800577a:	2301      	movs	r3, #1
 800577c:	425b      	negs	r3, r3
 800577e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005780:	4e2d      	ldr	r6, [pc, #180]	@ (8005838 <_svfiprintf_r+0x1ec>)
 8005782:	2203      	movs	r2, #3
 8005784:	0030      	movs	r0, r6
 8005786:	7829      	ldrb	r1, [r5, #0]
 8005788:	f000 f9fe 	bl	8005b88 <memchr>
 800578c:	2800      	cmp	r0, #0
 800578e:	d006      	beq.n	800579e <_svfiprintf_r+0x152>
 8005790:	2340      	movs	r3, #64	@ 0x40
 8005792:	1b80      	subs	r0, r0, r6
 8005794:	4083      	lsls	r3, r0
 8005796:	6822      	ldr	r2, [r4, #0]
 8005798:	3501      	adds	r5, #1
 800579a:	4313      	orrs	r3, r2
 800579c:	6023      	str	r3, [r4, #0]
 800579e:	7829      	ldrb	r1, [r5, #0]
 80057a0:	2206      	movs	r2, #6
 80057a2:	4826      	ldr	r0, [pc, #152]	@ (800583c <_svfiprintf_r+0x1f0>)
 80057a4:	1c6e      	adds	r6, r5, #1
 80057a6:	7621      	strb	r1, [r4, #24]
 80057a8:	f000 f9ee 	bl	8005b88 <memchr>
 80057ac:	2800      	cmp	r0, #0
 80057ae:	d038      	beq.n	8005822 <_svfiprintf_r+0x1d6>
 80057b0:	4b23      	ldr	r3, [pc, #140]	@ (8005840 <_svfiprintf_r+0x1f4>)
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d122      	bne.n	80057fc <_svfiprintf_r+0x1b0>
 80057b6:	2207      	movs	r2, #7
 80057b8:	9b07      	ldr	r3, [sp, #28]
 80057ba:	3307      	adds	r3, #7
 80057bc:	4393      	bics	r3, r2
 80057be:	3308      	adds	r3, #8
 80057c0:	9307      	str	r3, [sp, #28]
 80057c2:	6963      	ldr	r3, [r4, #20]
 80057c4:	9a04      	ldr	r2, [sp, #16]
 80057c6:	189b      	adds	r3, r3, r2
 80057c8:	6163      	str	r3, [r4, #20]
 80057ca:	e762      	b.n	8005692 <_svfiprintf_r+0x46>
 80057cc:	4343      	muls	r3, r0
 80057ce:	0035      	movs	r5, r6
 80057d0:	2101      	movs	r1, #1
 80057d2:	189b      	adds	r3, r3, r2
 80057d4:	e7a4      	b.n	8005720 <_svfiprintf_r+0xd4>
 80057d6:	2300      	movs	r3, #0
 80057d8:	200a      	movs	r0, #10
 80057da:	0019      	movs	r1, r3
 80057dc:	3501      	adds	r5, #1
 80057de:	6063      	str	r3, [r4, #4]
 80057e0:	782a      	ldrb	r2, [r5, #0]
 80057e2:	1c6e      	adds	r6, r5, #1
 80057e4:	3a30      	subs	r2, #48	@ 0x30
 80057e6:	2a09      	cmp	r2, #9
 80057e8:	d903      	bls.n	80057f2 <_svfiprintf_r+0x1a6>
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d0c8      	beq.n	8005780 <_svfiprintf_r+0x134>
 80057ee:	9109      	str	r1, [sp, #36]	@ 0x24
 80057f0:	e7c6      	b.n	8005780 <_svfiprintf_r+0x134>
 80057f2:	4341      	muls	r1, r0
 80057f4:	0035      	movs	r5, r6
 80057f6:	2301      	movs	r3, #1
 80057f8:	1889      	adds	r1, r1, r2
 80057fa:	e7f1      	b.n	80057e0 <_svfiprintf_r+0x194>
 80057fc:	aa07      	add	r2, sp, #28
 80057fe:	9200      	str	r2, [sp, #0]
 8005800:	0021      	movs	r1, r4
 8005802:	003a      	movs	r2, r7
 8005804:	4b0f      	ldr	r3, [pc, #60]	@ (8005844 <_svfiprintf_r+0x1f8>)
 8005806:	9803      	ldr	r0, [sp, #12]
 8005808:	e000      	b.n	800580c <_svfiprintf_r+0x1c0>
 800580a:	bf00      	nop
 800580c:	9004      	str	r0, [sp, #16]
 800580e:	9b04      	ldr	r3, [sp, #16]
 8005810:	3301      	adds	r3, #1
 8005812:	d1d6      	bne.n	80057c2 <_svfiprintf_r+0x176>
 8005814:	89bb      	ldrh	r3, [r7, #12]
 8005816:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005818:	065b      	lsls	r3, r3, #25
 800581a:	d500      	bpl.n	800581e <_svfiprintf_r+0x1d2>
 800581c:	e72c      	b.n	8005678 <_svfiprintf_r+0x2c>
 800581e:	b021      	add	sp, #132	@ 0x84
 8005820:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005822:	aa07      	add	r2, sp, #28
 8005824:	9200      	str	r2, [sp, #0]
 8005826:	0021      	movs	r1, r4
 8005828:	003a      	movs	r2, r7
 800582a:	4b06      	ldr	r3, [pc, #24]	@ (8005844 <_svfiprintf_r+0x1f8>)
 800582c:	9803      	ldr	r0, [sp, #12]
 800582e:	f000 f87b 	bl	8005928 <_printf_i>
 8005832:	e7eb      	b.n	800580c <_svfiprintf_r+0x1c0>
 8005834:	08005fa8 	.word	0x08005fa8
 8005838:	08005fae 	.word	0x08005fae
 800583c:	08005fb2 	.word	0x08005fb2
 8005840:	00000000 	.word	0x00000000
 8005844:	0800558d 	.word	0x0800558d

08005848 <_printf_common>:
 8005848:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800584a:	0016      	movs	r6, r2
 800584c:	9301      	str	r3, [sp, #4]
 800584e:	688a      	ldr	r2, [r1, #8]
 8005850:	690b      	ldr	r3, [r1, #16]
 8005852:	000c      	movs	r4, r1
 8005854:	9000      	str	r0, [sp, #0]
 8005856:	4293      	cmp	r3, r2
 8005858:	da00      	bge.n	800585c <_printf_common+0x14>
 800585a:	0013      	movs	r3, r2
 800585c:	0022      	movs	r2, r4
 800585e:	6033      	str	r3, [r6, #0]
 8005860:	3243      	adds	r2, #67	@ 0x43
 8005862:	7812      	ldrb	r2, [r2, #0]
 8005864:	2a00      	cmp	r2, #0
 8005866:	d001      	beq.n	800586c <_printf_common+0x24>
 8005868:	3301      	adds	r3, #1
 800586a:	6033      	str	r3, [r6, #0]
 800586c:	6823      	ldr	r3, [r4, #0]
 800586e:	069b      	lsls	r3, r3, #26
 8005870:	d502      	bpl.n	8005878 <_printf_common+0x30>
 8005872:	6833      	ldr	r3, [r6, #0]
 8005874:	3302      	adds	r3, #2
 8005876:	6033      	str	r3, [r6, #0]
 8005878:	6822      	ldr	r2, [r4, #0]
 800587a:	2306      	movs	r3, #6
 800587c:	0015      	movs	r5, r2
 800587e:	401d      	ands	r5, r3
 8005880:	421a      	tst	r2, r3
 8005882:	d027      	beq.n	80058d4 <_printf_common+0x8c>
 8005884:	0023      	movs	r3, r4
 8005886:	3343      	adds	r3, #67	@ 0x43
 8005888:	781b      	ldrb	r3, [r3, #0]
 800588a:	1e5a      	subs	r2, r3, #1
 800588c:	4193      	sbcs	r3, r2
 800588e:	6822      	ldr	r2, [r4, #0]
 8005890:	0692      	lsls	r2, r2, #26
 8005892:	d430      	bmi.n	80058f6 <_printf_common+0xae>
 8005894:	0022      	movs	r2, r4
 8005896:	9901      	ldr	r1, [sp, #4]
 8005898:	9800      	ldr	r0, [sp, #0]
 800589a:	9d08      	ldr	r5, [sp, #32]
 800589c:	3243      	adds	r2, #67	@ 0x43
 800589e:	47a8      	blx	r5
 80058a0:	3001      	adds	r0, #1
 80058a2:	d025      	beq.n	80058f0 <_printf_common+0xa8>
 80058a4:	2206      	movs	r2, #6
 80058a6:	6823      	ldr	r3, [r4, #0]
 80058a8:	2500      	movs	r5, #0
 80058aa:	4013      	ands	r3, r2
 80058ac:	2b04      	cmp	r3, #4
 80058ae:	d105      	bne.n	80058bc <_printf_common+0x74>
 80058b0:	6833      	ldr	r3, [r6, #0]
 80058b2:	68e5      	ldr	r5, [r4, #12]
 80058b4:	1aed      	subs	r5, r5, r3
 80058b6:	43eb      	mvns	r3, r5
 80058b8:	17db      	asrs	r3, r3, #31
 80058ba:	401d      	ands	r5, r3
 80058bc:	68a3      	ldr	r3, [r4, #8]
 80058be:	6922      	ldr	r2, [r4, #16]
 80058c0:	4293      	cmp	r3, r2
 80058c2:	dd01      	ble.n	80058c8 <_printf_common+0x80>
 80058c4:	1a9b      	subs	r3, r3, r2
 80058c6:	18ed      	adds	r5, r5, r3
 80058c8:	2600      	movs	r6, #0
 80058ca:	42b5      	cmp	r5, r6
 80058cc:	d120      	bne.n	8005910 <_printf_common+0xc8>
 80058ce:	2000      	movs	r0, #0
 80058d0:	e010      	b.n	80058f4 <_printf_common+0xac>
 80058d2:	3501      	adds	r5, #1
 80058d4:	68e3      	ldr	r3, [r4, #12]
 80058d6:	6832      	ldr	r2, [r6, #0]
 80058d8:	1a9b      	subs	r3, r3, r2
 80058da:	42ab      	cmp	r3, r5
 80058dc:	ddd2      	ble.n	8005884 <_printf_common+0x3c>
 80058de:	0022      	movs	r2, r4
 80058e0:	2301      	movs	r3, #1
 80058e2:	9901      	ldr	r1, [sp, #4]
 80058e4:	9800      	ldr	r0, [sp, #0]
 80058e6:	9f08      	ldr	r7, [sp, #32]
 80058e8:	3219      	adds	r2, #25
 80058ea:	47b8      	blx	r7
 80058ec:	3001      	adds	r0, #1
 80058ee:	d1f0      	bne.n	80058d2 <_printf_common+0x8a>
 80058f0:	2001      	movs	r0, #1
 80058f2:	4240      	negs	r0, r0
 80058f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80058f6:	2030      	movs	r0, #48	@ 0x30
 80058f8:	18e1      	adds	r1, r4, r3
 80058fa:	3143      	adds	r1, #67	@ 0x43
 80058fc:	7008      	strb	r0, [r1, #0]
 80058fe:	0021      	movs	r1, r4
 8005900:	1c5a      	adds	r2, r3, #1
 8005902:	3145      	adds	r1, #69	@ 0x45
 8005904:	7809      	ldrb	r1, [r1, #0]
 8005906:	18a2      	adds	r2, r4, r2
 8005908:	3243      	adds	r2, #67	@ 0x43
 800590a:	3302      	adds	r3, #2
 800590c:	7011      	strb	r1, [r2, #0]
 800590e:	e7c1      	b.n	8005894 <_printf_common+0x4c>
 8005910:	0022      	movs	r2, r4
 8005912:	2301      	movs	r3, #1
 8005914:	9901      	ldr	r1, [sp, #4]
 8005916:	9800      	ldr	r0, [sp, #0]
 8005918:	9f08      	ldr	r7, [sp, #32]
 800591a:	321a      	adds	r2, #26
 800591c:	47b8      	blx	r7
 800591e:	3001      	adds	r0, #1
 8005920:	d0e6      	beq.n	80058f0 <_printf_common+0xa8>
 8005922:	3601      	adds	r6, #1
 8005924:	e7d1      	b.n	80058ca <_printf_common+0x82>
	...

08005928 <_printf_i>:
 8005928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800592a:	b08b      	sub	sp, #44	@ 0x2c
 800592c:	9206      	str	r2, [sp, #24]
 800592e:	000a      	movs	r2, r1
 8005930:	3243      	adds	r2, #67	@ 0x43
 8005932:	9307      	str	r3, [sp, #28]
 8005934:	9005      	str	r0, [sp, #20]
 8005936:	9203      	str	r2, [sp, #12]
 8005938:	7e0a      	ldrb	r2, [r1, #24]
 800593a:	000c      	movs	r4, r1
 800593c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800593e:	2a78      	cmp	r2, #120	@ 0x78
 8005940:	d809      	bhi.n	8005956 <_printf_i+0x2e>
 8005942:	2a62      	cmp	r2, #98	@ 0x62
 8005944:	d80b      	bhi.n	800595e <_printf_i+0x36>
 8005946:	2a00      	cmp	r2, #0
 8005948:	d100      	bne.n	800594c <_printf_i+0x24>
 800594a:	e0ba      	b.n	8005ac2 <_printf_i+0x19a>
 800594c:	497a      	ldr	r1, [pc, #488]	@ (8005b38 <_printf_i+0x210>)
 800594e:	9104      	str	r1, [sp, #16]
 8005950:	2a58      	cmp	r2, #88	@ 0x58
 8005952:	d100      	bne.n	8005956 <_printf_i+0x2e>
 8005954:	e08e      	b.n	8005a74 <_printf_i+0x14c>
 8005956:	0025      	movs	r5, r4
 8005958:	3542      	adds	r5, #66	@ 0x42
 800595a:	702a      	strb	r2, [r5, #0]
 800595c:	e022      	b.n	80059a4 <_printf_i+0x7c>
 800595e:	0010      	movs	r0, r2
 8005960:	3863      	subs	r0, #99	@ 0x63
 8005962:	2815      	cmp	r0, #21
 8005964:	d8f7      	bhi.n	8005956 <_printf_i+0x2e>
 8005966:	f7fa fbcf 	bl	8000108 <__gnu_thumb1_case_shi>
 800596a:	0016      	.short	0x0016
 800596c:	fff6001f 	.word	0xfff6001f
 8005970:	fff6fff6 	.word	0xfff6fff6
 8005974:	001ffff6 	.word	0x001ffff6
 8005978:	fff6fff6 	.word	0xfff6fff6
 800597c:	fff6fff6 	.word	0xfff6fff6
 8005980:	0036009f 	.word	0x0036009f
 8005984:	fff6007e 	.word	0xfff6007e
 8005988:	00b0fff6 	.word	0x00b0fff6
 800598c:	0036fff6 	.word	0x0036fff6
 8005990:	fff6fff6 	.word	0xfff6fff6
 8005994:	0082      	.short	0x0082
 8005996:	0025      	movs	r5, r4
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	3542      	adds	r5, #66	@ 0x42
 800599c:	1d11      	adds	r1, r2, #4
 800599e:	6019      	str	r1, [r3, #0]
 80059a0:	6813      	ldr	r3, [r2, #0]
 80059a2:	702b      	strb	r3, [r5, #0]
 80059a4:	2301      	movs	r3, #1
 80059a6:	e09e      	b.n	8005ae6 <_printf_i+0x1be>
 80059a8:	6818      	ldr	r0, [r3, #0]
 80059aa:	6809      	ldr	r1, [r1, #0]
 80059ac:	1d02      	adds	r2, r0, #4
 80059ae:	060d      	lsls	r5, r1, #24
 80059b0:	d50b      	bpl.n	80059ca <_printf_i+0xa2>
 80059b2:	6806      	ldr	r6, [r0, #0]
 80059b4:	601a      	str	r2, [r3, #0]
 80059b6:	2e00      	cmp	r6, #0
 80059b8:	da03      	bge.n	80059c2 <_printf_i+0x9a>
 80059ba:	232d      	movs	r3, #45	@ 0x2d
 80059bc:	9a03      	ldr	r2, [sp, #12]
 80059be:	4276      	negs	r6, r6
 80059c0:	7013      	strb	r3, [r2, #0]
 80059c2:	4b5d      	ldr	r3, [pc, #372]	@ (8005b38 <_printf_i+0x210>)
 80059c4:	270a      	movs	r7, #10
 80059c6:	9304      	str	r3, [sp, #16]
 80059c8:	e018      	b.n	80059fc <_printf_i+0xd4>
 80059ca:	6806      	ldr	r6, [r0, #0]
 80059cc:	601a      	str	r2, [r3, #0]
 80059ce:	0649      	lsls	r1, r1, #25
 80059d0:	d5f1      	bpl.n	80059b6 <_printf_i+0x8e>
 80059d2:	b236      	sxth	r6, r6
 80059d4:	e7ef      	b.n	80059b6 <_printf_i+0x8e>
 80059d6:	6808      	ldr	r0, [r1, #0]
 80059d8:	6819      	ldr	r1, [r3, #0]
 80059da:	c940      	ldmia	r1!, {r6}
 80059dc:	0605      	lsls	r5, r0, #24
 80059de:	d402      	bmi.n	80059e6 <_printf_i+0xbe>
 80059e0:	0640      	lsls	r0, r0, #25
 80059e2:	d500      	bpl.n	80059e6 <_printf_i+0xbe>
 80059e4:	b2b6      	uxth	r6, r6
 80059e6:	6019      	str	r1, [r3, #0]
 80059e8:	4b53      	ldr	r3, [pc, #332]	@ (8005b38 <_printf_i+0x210>)
 80059ea:	270a      	movs	r7, #10
 80059ec:	9304      	str	r3, [sp, #16]
 80059ee:	2a6f      	cmp	r2, #111	@ 0x6f
 80059f0:	d100      	bne.n	80059f4 <_printf_i+0xcc>
 80059f2:	3f02      	subs	r7, #2
 80059f4:	0023      	movs	r3, r4
 80059f6:	2200      	movs	r2, #0
 80059f8:	3343      	adds	r3, #67	@ 0x43
 80059fa:	701a      	strb	r2, [r3, #0]
 80059fc:	6863      	ldr	r3, [r4, #4]
 80059fe:	60a3      	str	r3, [r4, #8]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	db06      	blt.n	8005a12 <_printf_i+0xea>
 8005a04:	2104      	movs	r1, #4
 8005a06:	6822      	ldr	r2, [r4, #0]
 8005a08:	9d03      	ldr	r5, [sp, #12]
 8005a0a:	438a      	bics	r2, r1
 8005a0c:	6022      	str	r2, [r4, #0]
 8005a0e:	4333      	orrs	r3, r6
 8005a10:	d00c      	beq.n	8005a2c <_printf_i+0x104>
 8005a12:	9d03      	ldr	r5, [sp, #12]
 8005a14:	0030      	movs	r0, r6
 8005a16:	0039      	movs	r1, r7
 8005a18:	f7fa fc06 	bl	8000228 <__aeabi_uidivmod>
 8005a1c:	9b04      	ldr	r3, [sp, #16]
 8005a1e:	3d01      	subs	r5, #1
 8005a20:	5c5b      	ldrb	r3, [r3, r1]
 8005a22:	702b      	strb	r3, [r5, #0]
 8005a24:	0033      	movs	r3, r6
 8005a26:	0006      	movs	r6, r0
 8005a28:	429f      	cmp	r7, r3
 8005a2a:	d9f3      	bls.n	8005a14 <_printf_i+0xec>
 8005a2c:	2f08      	cmp	r7, #8
 8005a2e:	d109      	bne.n	8005a44 <_printf_i+0x11c>
 8005a30:	6823      	ldr	r3, [r4, #0]
 8005a32:	07db      	lsls	r3, r3, #31
 8005a34:	d506      	bpl.n	8005a44 <_printf_i+0x11c>
 8005a36:	6862      	ldr	r2, [r4, #4]
 8005a38:	6923      	ldr	r3, [r4, #16]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	dc02      	bgt.n	8005a44 <_printf_i+0x11c>
 8005a3e:	2330      	movs	r3, #48	@ 0x30
 8005a40:	3d01      	subs	r5, #1
 8005a42:	702b      	strb	r3, [r5, #0]
 8005a44:	9b03      	ldr	r3, [sp, #12]
 8005a46:	1b5b      	subs	r3, r3, r5
 8005a48:	6123      	str	r3, [r4, #16]
 8005a4a:	9b07      	ldr	r3, [sp, #28]
 8005a4c:	0021      	movs	r1, r4
 8005a4e:	9300      	str	r3, [sp, #0]
 8005a50:	9805      	ldr	r0, [sp, #20]
 8005a52:	9b06      	ldr	r3, [sp, #24]
 8005a54:	aa09      	add	r2, sp, #36	@ 0x24
 8005a56:	f7ff fef7 	bl	8005848 <_printf_common>
 8005a5a:	3001      	adds	r0, #1
 8005a5c:	d148      	bne.n	8005af0 <_printf_i+0x1c8>
 8005a5e:	2001      	movs	r0, #1
 8005a60:	4240      	negs	r0, r0
 8005a62:	b00b      	add	sp, #44	@ 0x2c
 8005a64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a66:	2220      	movs	r2, #32
 8005a68:	6809      	ldr	r1, [r1, #0]
 8005a6a:	430a      	orrs	r2, r1
 8005a6c:	6022      	str	r2, [r4, #0]
 8005a6e:	2278      	movs	r2, #120	@ 0x78
 8005a70:	4932      	ldr	r1, [pc, #200]	@ (8005b3c <_printf_i+0x214>)
 8005a72:	9104      	str	r1, [sp, #16]
 8005a74:	0021      	movs	r1, r4
 8005a76:	3145      	adds	r1, #69	@ 0x45
 8005a78:	700a      	strb	r2, [r1, #0]
 8005a7a:	6819      	ldr	r1, [r3, #0]
 8005a7c:	6822      	ldr	r2, [r4, #0]
 8005a7e:	c940      	ldmia	r1!, {r6}
 8005a80:	0610      	lsls	r0, r2, #24
 8005a82:	d402      	bmi.n	8005a8a <_printf_i+0x162>
 8005a84:	0650      	lsls	r0, r2, #25
 8005a86:	d500      	bpl.n	8005a8a <_printf_i+0x162>
 8005a88:	b2b6      	uxth	r6, r6
 8005a8a:	6019      	str	r1, [r3, #0]
 8005a8c:	07d3      	lsls	r3, r2, #31
 8005a8e:	d502      	bpl.n	8005a96 <_printf_i+0x16e>
 8005a90:	2320      	movs	r3, #32
 8005a92:	4313      	orrs	r3, r2
 8005a94:	6023      	str	r3, [r4, #0]
 8005a96:	2e00      	cmp	r6, #0
 8005a98:	d001      	beq.n	8005a9e <_printf_i+0x176>
 8005a9a:	2710      	movs	r7, #16
 8005a9c:	e7aa      	b.n	80059f4 <_printf_i+0xcc>
 8005a9e:	2220      	movs	r2, #32
 8005aa0:	6823      	ldr	r3, [r4, #0]
 8005aa2:	4393      	bics	r3, r2
 8005aa4:	6023      	str	r3, [r4, #0]
 8005aa6:	e7f8      	b.n	8005a9a <_printf_i+0x172>
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	680d      	ldr	r5, [r1, #0]
 8005aac:	1d10      	adds	r0, r2, #4
 8005aae:	6949      	ldr	r1, [r1, #20]
 8005ab0:	6018      	str	r0, [r3, #0]
 8005ab2:	6813      	ldr	r3, [r2, #0]
 8005ab4:	062e      	lsls	r6, r5, #24
 8005ab6:	d501      	bpl.n	8005abc <_printf_i+0x194>
 8005ab8:	6019      	str	r1, [r3, #0]
 8005aba:	e002      	b.n	8005ac2 <_printf_i+0x19a>
 8005abc:	066d      	lsls	r5, r5, #25
 8005abe:	d5fb      	bpl.n	8005ab8 <_printf_i+0x190>
 8005ac0:	8019      	strh	r1, [r3, #0]
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	9d03      	ldr	r5, [sp, #12]
 8005ac6:	6123      	str	r3, [r4, #16]
 8005ac8:	e7bf      	b.n	8005a4a <_printf_i+0x122>
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	1d11      	adds	r1, r2, #4
 8005ace:	6019      	str	r1, [r3, #0]
 8005ad0:	6815      	ldr	r5, [r2, #0]
 8005ad2:	2100      	movs	r1, #0
 8005ad4:	0028      	movs	r0, r5
 8005ad6:	6862      	ldr	r2, [r4, #4]
 8005ad8:	f000 f856 	bl	8005b88 <memchr>
 8005adc:	2800      	cmp	r0, #0
 8005ade:	d001      	beq.n	8005ae4 <_printf_i+0x1bc>
 8005ae0:	1b40      	subs	r0, r0, r5
 8005ae2:	6060      	str	r0, [r4, #4]
 8005ae4:	6863      	ldr	r3, [r4, #4]
 8005ae6:	6123      	str	r3, [r4, #16]
 8005ae8:	2300      	movs	r3, #0
 8005aea:	9a03      	ldr	r2, [sp, #12]
 8005aec:	7013      	strb	r3, [r2, #0]
 8005aee:	e7ac      	b.n	8005a4a <_printf_i+0x122>
 8005af0:	002a      	movs	r2, r5
 8005af2:	6923      	ldr	r3, [r4, #16]
 8005af4:	9906      	ldr	r1, [sp, #24]
 8005af6:	9805      	ldr	r0, [sp, #20]
 8005af8:	9d07      	ldr	r5, [sp, #28]
 8005afa:	47a8      	blx	r5
 8005afc:	3001      	adds	r0, #1
 8005afe:	d0ae      	beq.n	8005a5e <_printf_i+0x136>
 8005b00:	6823      	ldr	r3, [r4, #0]
 8005b02:	079b      	lsls	r3, r3, #30
 8005b04:	d415      	bmi.n	8005b32 <_printf_i+0x20a>
 8005b06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b08:	68e0      	ldr	r0, [r4, #12]
 8005b0a:	4298      	cmp	r0, r3
 8005b0c:	daa9      	bge.n	8005a62 <_printf_i+0x13a>
 8005b0e:	0018      	movs	r0, r3
 8005b10:	e7a7      	b.n	8005a62 <_printf_i+0x13a>
 8005b12:	0022      	movs	r2, r4
 8005b14:	2301      	movs	r3, #1
 8005b16:	9906      	ldr	r1, [sp, #24]
 8005b18:	9805      	ldr	r0, [sp, #20]
 8005b1a:	9e07      	ldr	r6, [sp, #28]
 8005b1c:	3219      	adds	r2, #25
 8005b1e:	47b0      	blx	r6
 8005b20:	3001      	adds	r0, #1
 8005b22:	d09c      	beq.n	8005a5e <_printf_i+0x136>
 8005b24:	3501      	adds	r5, #1
 8005b26:	68e3      	ldr	r3, [r4, #12]
 8005b28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b2a:	1a9b      	subs	r3, r3, r2
 8005b2c:	42ab      	cmp	r3, r5
 8005b2e:	dcf0      	bgt.n	8005b12 <_printf_i+0x1ea>
 8005b30:	e7e9      	b.n	8005b06 <_printf_i+0x1de>
 8005b32:	2500      	movs	r5, #0
 8005b34:	e7f7      	b.n	8005b26 <_printf_i+0x1fe>
 8005b36:	46c0      	nop			@ (mov r8, r8)
 8005b38:	08005fb9 	.word	0x08005fb9
 8005b3c:	08005fca 	.word	0x08005fca

08005b40 <memmove>:
 8005b40:	b510      	push	{r4, lr}
 8005b42:	4288      	cmp	r0, r1
 8005b44:	d902      	bls.n	8005b4c <memmove+0xc>
 8005b46:	188b      	adds	r3, r1, r2
 8005b48:	4298      	cmp	r0, r3
 8005b4a:	d308      	bcc.n	8005b5e <memmove+0x1e>
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d007      	beq.n	8005b62 <memmove+0x22>
 8005b52:	5ccc      	ldrb	r4, [r1, r3]
 8005b54:	54c4      	strb	r4, [r0, r3]
 8005b56:	3301      	adds	r3, #1
 8005b58:	e7f9      	b.n	8005b4e <memmove+0xe>
 8005b5a:	5c8b      	ldrb	r3, [r1, r2]
 8005b5c:	5483      	strb	r3, [r0, r2]
 8005b5e:	3a01      	subs	r2, #1
 8005b60:	d2fb      	bcs.n	8005b5a <memmove+0x1a>
 8005b62:	bd10      	pop	{r4, pc}

08005b64 <_sbrk_r>:
 8005b64:	2300      	movs	r3, #0
 8005b66:	b570      	push	{r4, r5, r6, lr}
 8005b68:	4d06      	ldr	r5, [pc, #24]	@ (8005b84 <_sbrk_r+0x20>)
 8005b6a:	0004      	movs	r4, r0
 8005b6c:	0008      	movs	r0, r1
 8005b6e:	602b      	str	r3, [r5, #0]
 8005b70:	f7fb fed2 	bl	8001918 <_sbrk>
 8005b74:	1c43      	adds	r3, r0, #1
 8005b76:	d103      	bne.n	8005b80 <_sbrk_r+0x1c>
 8005b78:	682b      	ldr	r3, [r5, #0]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d000      	beq.n	8005b80 <_sbrk_r+0x1c>
 8005b7e:	6023      	str	r3, [r4, #0]
 8005b80:	bd70      	pop	{r4, r5, r6, pc}
 8005b82:	46c0      	nop			@ (mov r8, r8)
 8005b84:	200006c0 	.word	0x200006c0

08005b88 <memchr>:
 8005b88:	b2c9      	uxtb	r1, r1
 8005b8a:	1882      	adds	r2, r0, r2
 8005b8c:	4290      	cmp	r0, r2
 8005b8e:	d101      	bne.n	8005b94 <memchr+0xc>
 8005b90:	2000      	movs	r0, #0
 8005b92:	4770      	bx	lr
 8005b94:	7803      	ldrb	r3, [r0, #0]
 8005b96:	428b      	cmp	r3, r1
 8005b98:	d0fb      	beq.n	8005b92 <memchr+0xa>
 8005b9a:	3001      	adds	r0, #1
 8005b9c:	e7f6      	b.n	8005b8c <memchr+0x4>

08005b9e <_realloc_r>:
 8005b9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ba0:	0006      	movs	r6, r0
 8005ba2:	000c      	movs	r4, r1
 8005ba4:	0015      	movs	r5, r2
 8005ba6:	2900      	cmp	r1, #0
 8005ba8:	d105      	bne.n	8005bb6 <_realloc_r+0x18>
 8005baa:	0011      	movs	r1, r2
 8005bac:	f7ff fc5e 	bl	800546c <_malloc_r>
 8005bb0:	0004      	movs	r4, r0
 8005bb2:	0020      	movs	r0, r4
 8005bb4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005bb6:	2a00      	cmp	r2, #0
 8005bb8:	d103      	bne.n	8005bc2 <_realloc_r+0x24>
 8005bba:	f7ff fbeb 	bl	8005394 <_free_r>
 8005bbe:	002c      	movs	r4, r5
 8005bc0:	e7f7      	b.n	8005bb2 <_realloc_r+0x14>
 8005bc2:	f000 f81c 	bl	8005bfe <_malloc_usable_size_r>
 8005bc6:	0007      	movs	r7, r0
 8005bc8:	4285      	cmp	r5, r0
 8005bca:	d802      	bhi.n	8005bd2 <_realloc_r+0x34>
 8005bcc:	0843      	lsrs	r3, r0, #1
 8005bce:	42ab      	cmp	r3, r5
 8005bd0:	d3ef      	bcc.n	8005bb2 <_realloc_r+0x14>
 8005bd2:	0029      	movs	r1, r5
 8005bd4:	0030      	movs	r0, r6
 8005bd6:	f7ff fc49 	bl	800546c <_malloc_r>
 8005bda:	9001      	str	r0, [sp, #4]
 8005bdc:	2800      	cmp	r0, #0
 8005bde:	d101      	bne.n	8005be4 <_realloc_r+0x46>
 8005be0:	9c01      	ldr	r4, [sp, #4]
 8005be2:	e7e6      	b.n	8005bb2 <_realloc_r+0x14>
 8005be4:	002a      	movs	r2, r5
 8005be6:	42bd      	cmp	r5, r7
 8005be8:	d900      	bls.n	8005bec <_realloc_r+0x4e>
 8005bea:	003a      	movs	r2, r7
 8005bec:	0021      	movs	r1, r4
 8005bee:	9801      	ldr	r0, [sp, #4]
 8005bf0:	f7ff fbc6 	bl	8005380 <memcpy>
 8005bf4:	0021      	movs	r1, r4
 8005bf6:	0030      	movs	r0, r6
 8005bf8:	f7ff fbcc 	bl	8005394 <_free_r>
 8005bfc:	e7f0      	b.n	8005be0 <_realloc_r+0x42>

08005bfe <_malloc_usable_size_r>:
 8005bfe:	1f0b      	subs	r3, r1, #4
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	1f18      	subs	r0, r3, #4
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	da01      	bge.n	8005c0c <_malloc_usable_size_r+0xe>
 8005c08:	580b      	ldr	r3, [r1, r0]
 8005c0a:	18c0      	adds	r0, r0, r3
 8005c0c:	4770      	bx	lr
	...

08005c10 <_init>:
 8005c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c12:	46c0      	nop			@ (mov r8, r8)
 8005c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c16:	bc08      	pop	{r3}
 8005c18:	469e      	mov	lr, r3
 8005c1a:	4770      	bx	lr

08005c1c <_fini>:
 8005c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1e:	46c0      	nop			@ (mov r8, r8)
 8005c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c22:	bc08      	pop	{r3}
 8005c24:	469e      	mov	lr, r3
 8005c26:	4770      	bx	lr
