Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc4vsx35-10-ff668

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Number of Regional Clock Buffers   : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/p_package1_constants.vhd" in Library work.
Architecture p_package1_constants of Entity p_package1_constants is up to date.
Compiling vhdl file "/home/user/workspace/melexis_mlx90641/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>) with generics.
	g_board_frequency = 100000000
	g_i2c_frequency = 400000
	zero = 0


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <top> in library <work> (Architecture <behavioral>).
	g_board_frequency = 100000000
	g_i2c_frequency = 400000
	zero = 0
Entity <top> analyzed. Unit <top> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <top>.
    Related source file is "/home/user/workspace/melexis_mlx90641/top.vhd".
    Found 7-bit register for signal <o_i2c_address>.
    Found 1-bit register for signal <o_i2c_address_rw>.
    Found 1-bit register for signal <o_i2c_address_ack>.
    Found 8-bit register for signal <o_i2c_data>.
    Found 1-bit register for signal <o_i2c_data_ack>.
    Found 1-bit register for signal <counter_enable>.
    Found 1-bit register for signal <done_address>.
    Found 1-bit register for signal <done_data>.
    Found 7-bit up counter for signal <i2c_half_period_index>.
    Found 1-bit register for signal <pscl1>.
    Found 1-bit register for signal <psda1>.
    Found 1-bit register for signal <s_sda_data_first_flag>.
    Found 4-bit up counter for signal <s_sda_data_index>.
    Found 9-bit register for signal <s_sda_data_register>.
    Found 1-bit register for signal <scl_ping>.
    Found 1-bit register for signal <v_state<0>>.
    Found 1-bit register for signal <v_state0<0>>.
    Summary:
	inferred   2 Counter(s).
	inferred  36 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 36
 1-bit register                                        : 36

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <v_state_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <counter_enable> 

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 56
#      INV                         : 2
#      LUT2                        : 7
#      LUT3                        : 23
#      LUT4                        : 21
#      LUT4_D                      : 2
#      VCC                         : 1
# FlipFlops/Latches                : 46
#      FD                          : 7
#      FD_1                        : 20
#      FDR                         : 7
#      FDRE                        : 9
#      FDS                         : 2
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 3
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx35ff668-10 

 Number of Slices:                       31  out of  15360     0%  
 Number of Slice Flip Flops:             46  out of  30720     0%  
 Number of 4 input LUTs:                 55  out of  30720     0%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    448     5%  
 Number of GCLKs:                         2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clock                            | BUFGP                  | 10    |
scl_ping1                          | BUFG                   | 36    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 4.357ns (Maximum Frequency: 229.516MHz)
   Minimum input arrival time before clock: 3.840ns
   Maximum output required time after clock: 4.624ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clock'
  Clock period: 3.116ns (frequency: 320.960MHz)
  Total number of paths / destination ports: 85 / 9
-------------------------------------------------------------------------
Delay:               3.116ns (Levels of Logic = 2)
  Source:            i2c_half_period_index_0 (FF)
  Destination:       scl_ping (FF)
  Source Clock:      i_clock rising
  Destination Clock: i_clock rising

  Data Path: i2c_half_period_index_0 to scl_ping
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.360   0.778  i2c_half_period_index_0 (i2c_half_period_index_0)
     LUT4_D:I0->O          1   0.195   0.688  scl_ping_cmp_eq0000_SW0 (N01)
     LUT4:I1->O            1   0.195   0.360  scl_ping_cmp_eq0000 (scl_ping_cmp_eq0000)
     FDSE:CE                   0.540          scl_ping
    ----------------------------------------
    Total                      3.116ns (1.290ns logic, 1.826ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'scl_ping1'
  Clock period: 4.357ns (frequency: 229.516MHz)
  Total number of paths / destination ports: 130 / 49
-------------------------------------------------------------------------
Delay:               2.178ns (Levels of Logic = 2)
  Source:            s_sda_data_index_3 (FF)
  Destination:       done_address (FF)
  Source Clock:      scl_ping1 rising
  Destination Clock: scl_ping1 falling

  Data Path: s_sda_data_index_3 to done_address
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.360   0.869  s_sda_data_index_3 (s_sda_data_index_3)
     LUT4:I0->O            3   0.195   0.538  s_sda_data_register_0_cmp_eq00001 (s_sda_data_register_0_not0001_inv)
     LUT4:I3->O            1   0.195   0.000  done_data_rstpot1 (done_data_rstpot)
     FD_1:D                    0.022          done_data
    ----------------------------------------
    Total                      2.178ns (0.772ns logic, 1.406ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clock'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.097ns (Levels of Logic = 3)
  Source:            i_reset (PAD)
  Destination:       i2c_half_period_index_2 (FF)
  Destination Clock: i_clock rising

  Data Path: i_reset to i2c_half_period_index_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.965   1.079  i_reset_IBUF (i_reset_IBUF)
     LUT4:I3->O            7   0.195   0.641  i2c_half_period_index_or00001 (i2c_half_period_index_or0000)
     LUT4:I2->O            1   0.195   0.000  i2c_half_period_index_2_rstpot (i2c_half_period_index_2_rstpot)
     FD:D                      0.022          i2c_half_period_index_2
    ----------------------------------------
    Total                      3.097ns (1.377ns logic, 1.720ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'scl_ping1'
  Total number of paths / destination ports: 53 / 47
-------------------------------------------------------------------------
Offset:              3.840ns (Levels of Logic = 2)
  Source:            i_reset (PAD)
  Destination:       s_sda_data_index_0 (FF)
  Destination Clock: scl_ping1 rising

  Data Path: i_reset to s_sda_data_index_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.965   1.244  i_reset_IBUF (i_reset_IBUF)
     LUT3:I0->O            4   0.195   0.374  s_sda_data_index_or00001 (s_sda_data_index_or0000)
     FDR:R                     1.062          s_sda_data_index_0
    ----------------------------------------
    Total                      3.840ns (2.222ns logic, 1.618ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'scl_ping1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.624ns (Levels of Logic = 1)
  Source:            done_address (FF)
  Destination:       o_done_address (PAD)
  Source Clock:      scl_ping1 falling

  Data Path: done_address to o_done_address
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.307   0.360  done_address (done_address)
     OBUF:I->O                 3.957          o_done_address_OBUF (o_done_address)
    ----------------------------------------
    Total                      4.624ns (4.264ns logic, 0.360ns route)
                                       (92.2% logic, 7.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.99 secs
 
--> 


Total memory usage is 526252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

