Running in Lattice mode

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-7A8SQ4U
Date:        Thu Jun 22 13:28:08 2023
Version:     Q-2020.03L-SP1

Arguments:   -product synplify_pro -batch BR_BR_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.srr to C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.srf

hdl_info_gen completed
# Thu Jun 22 13:28:09 2023

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.srr"
Running: BR in foreground

Running proj_1|BR

Running Flow: compile (Compile) on proj_1|BR
# Thu Jun 22 13:28:09 2023

Running Flow: compile_flow (Compile Process) on proj_1|BR
# Thu Jun 22 13:28:09 2023

Running: compiler (Compile Input) on proj_1|BR
# Thu Jun 22 13:28:09 2023
Copied C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synwork\BR_BR_comp.srs to C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.srs

compiler completed
# Thu Jun 22 13:28:11 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|BR
# Thu Jun 22 13:28:11 2023

multi_srs_gen completed
# Thu Jun 22 13:28:11 2023

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synwork\BR_BR_mult.srs to C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.srs
Copied C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.srr to C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.srf
Complete: Compile Process on proj_1|BR

Running: premap (Premap) on proj_1|BR
# Thu Jun 22 13:28:11 2023

premap completed with warnings
# Thu Jun 22 13:28:13 2023

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|BR

Running Flow: map (Map) on proj_1|BR
# Thu Jun 22 13:28:13 2023

Running: fpga_mapper (Map & Optimize) on proj_1|BR
# Thu Jun 22 13:28:13 2023
Copied C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\synwork\BR_BR_m.srm to C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.srm

fpga_mapper completed with warnings
# Thu Jun 22 13:28:16 2023

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|BR
Copied C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.srr to C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\BR_BR.srf
Complete: Logic Synthesis on proj_1|BR
TCL script complete: "BR_BR_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\andre\Documents\University\Noveno Semestre\Arquitectura de computadoras\Procesador\Banco_Registro\BR\proj_1.prj
batch mode default:no
