

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_readweights'
================================================================
* Date:           Thu Apr 11 18:50:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       partition_block_best_values (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.516 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- readweights  |        9|        9|         2|          1|          1|     9|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [conv2D0.cpp:23]   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weightsT_0_load = alloca i32 1"   --->   Operation 6 'alloca' 'weightsT_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weightsT_1_load = alloca i32 1"   --->   Operation 7 'alloca' 'weightsT_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weightsT_0_1_load = alloca i32 1"   --->   Operation 8 'alloca' 'weightsT_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weightsT_1_1_load = alloca i32 1"   --->   Operation 9 'alloca' 'weightsT_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weightsT_0_2_load = alloca i32 1"   --->   Operation 10 'alloca' 'weightsT_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weightsT_1_2_load = alloca i32 1"   --->   Operation 11 'alloca' 'weightsT_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weightsT_0_3_load = alloca i32 1"   --->   Operation 12 'alloca' 'weightsT_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weightsT_1_3_load = alloca i32 1"   --->   Operation 13 'alloca' 'weightsT_1_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weightsT_0_4_load = alloca i32 1"   --->   Operation 14 'alloca' 'weightsT_0_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 0, i4 %i_1" [conv2D0.cpp:23]   --->   Operation 20 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc12"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [conv2D0.cpp:23]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i, i4 9" [conv2D0.cpp:23]   --->   Operation 23 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %i, i4 1" [conv2D0.cpp:23]   --->   Operation 24 'add' 'add_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc12.split, void %loop_k1.preheader.exitStub" [conv2D0.cpp:23]   --->   Operation 25 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i4 %i" [conv2D0.cpp:23]   --->   Operation 26 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i1 %trunc_ln23" [conv2D0.cpp:23]   --->   Operation 27 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i, i32 1, i32 3" [conv2D0.cpp:23]   --->   Operation 28 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr i8 %weights_0, i64 0, i64 %zext_ln23" [conv2D0.cpp:24]   --->   Operation 29 'getelementptr' 'weights_0_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%weights_0_load = load i1 %weights_0_addr" [conv2D0.cpp:24]   --->   Operation 30 'load' 'weights_0_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weights_1_addr = getelementptr i8 %weights_1, i64 0, i64 %zext_ln23" [conv2D0.cpp:24]   --->   Operation 31 'getelementptr' 'weights_1_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%weights_1_load = load i1 %weights_1_addr" [conv2D0.cpp:24]   --->   Operation 32 'load' 'weights_1_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weights_2_addr = getelementptr i8 %weights_2, i64 0, i64 %zext_ln23" [conv2D0.cpp:24]   --->   Operation 33 'getelementptr' 'weights_2_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%weights_2_load = load i1 %weights_2_addr" [conv2D0.cpp:24]   --->   Operation 34 'load' 'weights_2_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weights_3_addr = getelementptr i8 %weights_3, i64 0, i64 %zext_ln23" [conv2D0.cpp:24]   --->   Operation 35 'getelementptr' 'weights_3_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%weights_3_load = load i1 %weights_3_addr" [conv2D0.cpp:24]   --->   Operation 36 'load' 'weights_3_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%weights_4_addr = getelementptr i8 %weights_4, i64 0, i64 %zext_ln23" [conv2D0.cpp:24]   --->   Operation 37 'getelementptr' 'weights_4_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%weights_4_load = load i1 %weights_4_addr" [conv2D0.cpp:24]   --->   Operation 38 'load' 'weights_4_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_1 : Operation 39 [1/1] (1.87ns)   --->   "%switch_ln24 = switch i3 %trunc_ln1, void %arrayidx11.case.4, i3 0, void %arrayidx11.case.0, i3 1, void %arrayidx11.case.1, i3 2, void %arrayidx11.case.2, i3 3, void %arrayidx11.case.3" [conv2D0.cpp:24]   --->   Operation 39 'switch' 'switch_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.87>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %i_1" [conv2D0.cpp:23]   --->   Operation 40 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc12" [conv2D0.cpp:23]   --->   Operation 41 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%weightsT_0_load_1 = load i8 %weightsT_0_load"   --->   Operation 83 'load' 'weightsT_0_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%weightsT_1_load_1 = load i8 %weightsT_1_load"   --->   Operation 84 'load' 'weightsT_1_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%weightsT_0_1_load_1 = load i8 %weightsT_0_1_load"   --->   Operation 85 'load' 'weightsT_0_1_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%weightsT_1_1_load_1 = load i8 %weightsT_1_1_load"   --->   Operation 86 'load' 'weightsT_1_1_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%weightsT_0_2_load_1 = load i8 %weightsT_0_2_load"   --->   Operation 87 'load' 'weightsT_0_2_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%weightsT_1_2_load_1 = load i8 %weightsT_1_2_load"   --->   Operation 88 'load' 'weightsT_1_2_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%weightsT_0_3_load_1 = load i8 %weightsT_0_3_load"   --->   Operation 89 'load' 'weightsT_0_3_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%weightsT_1_3_load_1 = load i8 %weightsT_1_3_load"   --->   Operation 90 'load' 'weightsT_1_3_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%weightsT_0_4_load_1 = load i8 %weightsT_0_4_load"   --->   Operation 91 'load' 'weightsT_0_4_load_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_0_4_load_out, i8 %weightsT_0_4_load_1"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_3_load_out, i8 %weightsT_1_3_load_1"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_0_3_load_out, i8 %weightsT_0_3_load_1"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_2_load_out, i8 %weightsT_1_2_load_1"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_0_2_load_out, i8 %weightsT_0_2_load_1"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_1_load_out, i8 %weightsT_1_1_load_1"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_0_1_load_out, i8 %weightsT_0_1_load_1"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_1_load_out, i8 %weightsT_1_load_1"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %weightsT_0_load_out, i8 %weightsT_0_load_1"   --->   Operation 100 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.51>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:23]   --->   Operation 42 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [conv2D0.cpp:23]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [conv2D0.cpp:23]   --->   Operation 44 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%weights_0_load = load i1 %weights_0_addr" [conv2D0.cpp:24]   --->   Operation 45 'load' 'weights_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 46 [1/2] (2.32ns)   --->   "%weights_1_load = load i1 %weights_1_addr" [conv2D0.cpp:24]   --->   Operation 46 'load' 'weights_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 47 [1/2] (2.32ns)   --->   "%weights_2_load = load i1 %weights_2_addr" [conv2D0.cpp:24]   --->   Operation 47 'load' 'weights_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%weights_3_load = load i1 %weights_3_addr" [conv2D0.cpp:24]   --->   Operation 48 'load' 'weights_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%weights_4_load = load i1 %weights_4_addr" [conv2D0.cpp:24]   --->   Operation 49 'load' 'weights_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2> <RAM>
ST_2 : Operation 50 [1/1] (1.94ns)   --->   "%weightsT_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.5i8.i8.i3, i3 0, i8 %weights_0_load, i3 1, i8 %weights_1_load, i3 2, i8 %weights_2_load, i3 3, i8 %weights_3_load, i3 4, i8 %weights_4_load, i8 0, i3 %trunc_ln1" [conv2D0.cpp:24]   --->   Operation 50 'sparsemux' 'weightsT_1' <Predicate = true> <Delay = 1.94> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%weightsT_0_3_load_2 = load i8 %weightsT_0_3_load" [conv2D0.cpp:24]   --->   Operation 51 'load' 'weightsT_0_3_load_2' <Predicate = (trunc_ln1 == 3 & trunc_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%weightsT_1_3_load_2 = load i8 %weightsT_1_3_load" [conv2D0.cpp:24]   --->   Operation 52 'load' 'weightsT_1_3_load_2' <Predicate = (trunc_ln1 == 3 & !trunc_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.24ns)   --->   "%select_ln24_7 = select i1 %trunc_ln23, i8 %weightsT_1, i8 %weightsT_1_3_load_2" [conv2D0.cpp:24]   --->   Operation 53 'select' 'select_ln24_7' <Predicate = (trunc_ln1 == 3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.24ns)   --->   "%select_ln24_8 = select i1 %trunc_ln23, i8 %weightsT_0_3_load_2, i8 %weightsT_1" [conv2D0.cpp:24]   --->   Operation 54 'select' 'select_ln24_8' <Predicate = (trunc_ln1 == 3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %select_ln24_7, i8 %weightsT_1_3_load" [conv2D0.cpp:24]   --->   Operation 55 'store' 'store_ln24' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %select_ln24_8, i8 %weightsT_0_3_load" [conv2D0.cpp:24]   --->   Operation 56 'store' 'store_ln24' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx11.exit" [conv2D0.cpp:24]   --->   Operation 57 'br' 'br_ln24' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%weightsT_0_2_load_2 = load i8 %weightsT_0_2_load" [conv2D0.cpp:24]   --->   Operation 58 'load' 'weightsT_0_2_load_2' <Predicate = (trunc_ln1 == 2 & trunc_ln23)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%weightsT_1_2_load_2 = load i8 %weightsT_1_2_load" [conv2D0.cpp:24]   --->   Operation 59 'load' 'weightsT_1_2_load_2' <Predicate = (trunc_ln1 == 2 & !trunc_ln23)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.24ns)   --->   "%select_ln24_5 = select i1 %trunc_ln23, i8 %weightsT_1, i8 %weightsT_1_2_load_2" [conv2D0.cpp:24]   --->   Operation 60 'select' 'select_ln24_5' <Predicate = (trunc_ln1 == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.24ns)   --->   "%select_ln24_6 = select i1 %trunc_ln23, i8 %weightsT_0_2_load_2, i8 %weightsT_1" [conv2D0.cpp:24]   --->   Operation 61 'select' 'select_ln24_6' <Predicate = (trunc_ln1 == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %select_ln24_5, i8 %weightsT_1_2_load" [conv2D0.cpp:24]   --->   Operation 62 'store' 'store_ln24' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %select_ln24_6, i8 %weightsT_0_2_load" [conv2D0.cpp:24]   --->   Operation 63 'store' 'store_ln24' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx11.exit" [conv2D0.cpp:24]   --->   Operation 64 'br' 'br_ln24' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%weightsT_0_1_load_2 = load i8 %weightsT_0_1_load" [conv2D0.cpp:24]   --->   Operation 65 'load' 'weightsT_0_1_load_2' <Predicate = (trunc_ln1 == 1 & trunc_ln23)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%weightsT_1_1_load_2 = load i8 %weightsT_1_1_load" [conv2D0.cpp:24]   --->   Operation 66 'load' 'weightsT_1_1_load_2' <Predicate = (trunc_ln1 == 1 & !trunc_ln23)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.24ns)   --->   "%select_ln24_3 = select i1 %trunc_ln23, i8 %weightsT_1, i8 %weightsT_1_1_load_2" [conv2D0.cpp:24]   --->   Operation 67 'select' 'select_ln24_3' <Predicate = (trunc_ln1 == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.24ns)   --->   "%select_ln24_4 = select i1 %trunc_ln23, i8 %weightsT_0_1_load_2, i8 %weightsT_1" [conv2D0.cpp:24]   --->   Operation 68 'select' 'select_ln24_4' <Predicate = (trunc_ln1 == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %select_ln24_3, i8 %weightsT_1_1_load" [conv2D0.cpp:24]   --->   Operation 69 'store' 'store_ln24' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %select_ln24_4, i8 %weightsT_0_1_load" [conv2D0.cpp:24]   --->   Operation 70 'store' 'store_ln24' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx11.exit" [conv2D0.cpp:24]   --->   Operation 71 'br' 'br_ln24' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%weightsT_0_load_2 = load i8 %weightsT_0_load" [conv2D0.cpp:24]   --->   Operation 72 'load' 'weightsT_0_load_2' <Predicate = (trunc_ln1 == 0 & trunc_ln23)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%weightsT_1_load_2 = load i8 %weightsT_1_load" [conv2D0.cpp:24]   --->   Operation 73 'load' 'weightsT_1_load_2' <Predicate = (trunc_ln1 == 0 & !trunc_ln23)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.24ns)   --->   "%select_ln24_1 = select i1 %trunc_ln23, i8 %weightsT_1, i8 %weightsT_1_load_2" [conv2D0.cpp:24]   --->   Operation 74 'select' 'select_ln24_1' <Predicate = (trunc_ln1 == 0)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.24ns)   --->   "%select_ln24_2 = select i1 %trunc_ln23, i8 %weightsT_0_load_2, i8 %weightsT_1" [conv2D0.cpp:24]   --->   Operation 75 'select' 'select_ln24_2' <Predicate = (trunc_ln1 == 0)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %select_ln24_1, i8 %weightsT_1_load" [conv2D0.cpp:24]   --->   Operation 76 'store' 'store_ln24' <Predicate = (trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %select_ln24_2, i8 %weightsT_0_load" [conv2D0.cpp:24]   --->   Operation 77 'store' 'store_ln24' <Predicate = (trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx11.exit" [conv2D0.cpp:24]   --->   Operation 78 'br' 'br_ln24' <Predicate = (trunc_ln1 == 0)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%weightsT_0_4_load_2 = load i8 %weightsT_0_4_load" [conv2D0.cpp:24]   --->   Operation 79 'load' 'weightsT_0_4_load_2' <Predicate = (trunc_ln1 != 0 & trunc_ln1 != 1 & trunc_ln1 != 2 & trunc_ln1 != 3 & trunc_ln23)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.24ns)   --->   "%select_ln24 = select i1 %trunc_ln23, i8 %weightsT_0_4_load_2, i8 %weightsT_1" [conv2D0.cpp:24]   --->   Operation 80 'select' 'select_ln24' <Predicate = (trunc_ln1 != 0 & trunc_ln1 != 1 & trunc_ln1 != 2 & trunc_ln1 != 3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln24 = store i8 %select_ln24, i8 %weightsT_0_4_load" [conv2D0.cpp:24]   --->   Operation 81 'store' 'store_ln24' <Predicate = (trunc_ln1 != 0 & trunc_ln1 != 1 & trunc_ln1 != 2 & trunc_ln1 != 3)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln24 = br void %arrayidx11.exit" [conv2D0.cpp:24]   --->   Operation 82 'br' 'br_ln24' <Predicate = (trunc_ln1 != 0 & trunc_ln1 != 1 & trunc_ln1 != 2 & trunc_ln1 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln23', conv2D0.cpp:23) of constant 0 on local variable 'i', conv2D0.cpp:23 [30]  (1.588 ns)
	'load' operation 4 bit ('i', conv2D0.cpp:23) on local variable 'i', conv2D0.cpp:23 [33]  (0.000 ns)
	'add' operation 4 bit ('add_ln23', conv2D0.cpp:23) [35]  (1.735 ns)
	'store' operation 0 bit ('store_ln23', conv2D0.cpp:23) of variable 'add_ln23', conv2D0.cpp:23 on local variable 'i', conv2D0.cpp:23 [94]  (1.588 ns)

 <State 2>: 5.516ns
The critical path consists of the following:
	'load' operation 8 bit ('weights_0_load', conv2D0.cpp:24) on array 'weights_0' [45]  (2.322 ns)
	'sparsemux' operation 8 bit ('weightsT_1', conv2D0.cpp:24) [54]  (1.946 ns)
	'select' operation 8 bit ('select_ln24', conv2D0.cpp:24) [90]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
