#-- Synopsys, Inc.
#-- Version E-2010.09A-1
#-- Project file C:\Users\thinkpad\Documents\GitHub\eecs373final\controller_screen\HW\synthesis\run_options.txt
#-- Written on Sat Dec 08 15:49:31 2012


#project files
add_file -verilog "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/Actel/SmartFusionMSS/MSS/2.5.106/mss_comps.v"
add_file -verilog "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/work/final_mss/MSS_CCC_0/final_mss_tmp_MSS_CCC_0_MSS_CCC.v"
add_file -verilog "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/work/final_mss/mss_tshell.v"
add_file -verilog "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/work/final_mss/final_mss.v"
add_file -verilog "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/work/final_top/CoreUARTapb_0/rtl/vlog/core_obfuscated/Clock_gen.v"
add_file -verilog "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/work/final_top/CoreUARTapb_0/rtl/vlog/core_obfuscated/Tx_async.v"
add_file -verilog "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/work/final_top/CoreUARTapb_0/rtl/vlog/core_obfuscated/Rx_async.v"
add_file -verilog "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/work/final_top/CoreUARTapb_0/rtl/vlog/core_obfuscated/fifo_256x8.v"
add_file -verilog "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/work/final_top/CoreUARTapb_0/rtl/vlog/core_obfuscated/CoreUART.v"
add_file -verilog "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/work/final_top/CoreUARTapb_0/rtl/vlog/core_obfuscated/CoreUARTapb.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/Actel/DirectCore/CoreAPB3/3.0.103/rtl/vlog/core_obfuscated/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/Actel/DirectCore/CoreAPB3/3.0.103/rtl/vlog/core_obfuscated/coreapb3.v"
add_file -verilog "C:/Users/thinkpad/Documents/GitHub/eecs373final/controller_screen/HW/component/work/final_top/final_top.v"


#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion
set_option -part A2F200M3F
set_option -package FBGA256
set_option -speed_grade Std
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "final_top"

# mapper_options
set_option -frequency 1
set_option -write_verilog 0
set_option -write_vhdl 0

# Actel 500K
set_option -run_prop_extract 1
set_option -maxfan 24
set_option -maxfan_hard3 0
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -report_path 0
set_option -opcond COMWC
set_option -update_models_cp 0
set_option -preserve_registers 0

# Actel 500K
set_option -globalthreshold 50

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./final_top.edn"
impl -active "synthesis"
