// Seed: 2013532387
module module_0 ();
  logic [1 : 1] id_1;
  ;
  logic [1 : 1 'b0] id_2;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    output wand id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    output tri id_8,
    output uwire id_9,
    input wand id_10,
    input supply0 id_11,
    output tri1 id_12,
    input tri id_13,
    input wor id_14,
    output tri1 id_15,
    input supply1 id_16
);
  wire id_18;
  module_0 modCall_1 ();
endmodule
