module mod_cu(input wire clk, input reg[1:0] state, output reg[1:0] next_state, input wire reset, input temp_min_b_lt_b);
	parameter STATE0 = 0;
	parameter STATE1 = 1;
	parameter STATE2 = 2;
	
	always @(posedge clk) begin
		if (reset) 
			next_state <= STATE0;
		else if(state == STATE0)
			next_state <= STATE1;
		else if(state == STATE1) begin
			if(temp_min_b_lt_b == 1)
				next_state <= STATE2;
			else
				next_state <= STATE1;
		end	

		else if(state == STATE2)
			next_state <= STATE2;
	end

endmodule

