Design and performance of Multinet switch: a multistage ATM switch architecture with partially shared buffers