{"vcs1":{"timestamp_begin":1747234815.953781784, "rt":11.97, "ut":11.93, "st":0.75}}
{"vcselab":{"timestamp_begin":1747234828.006520484, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747234828.458268987, "rt":0.44, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747234815.309432120}
{"VCS_COMP_START_TIME": 1747234815.309432120}
{"VCS_COMP_END_TIME": 1747234829.038832906}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 485552}}
{"vcselab": {"peak_mem": 183888}}
