// Seed: 1291505945
module module_0 (
    output wor id_0,
    output supply1 id_1
    , id_4,
    output wire id_2
);
  wire id_5;
  wire id_6;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    output supply1 id_2,
    input tri id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri id_7,
    input tri id_8,
    input wire id_9,
    output supply0 id_10,
    input uwire id_11,
    input wor id_12,
    output tri id_13,
    input tri id_14,
    input tri0 id_15,
    input wor id_16,
    output wire id_17,
    output tri0 id_18,
    input wor id_19,
    output wand id_20,
    inout tri0 id_21,
    input tri id_22,
    input uwire id_23,
    output uwire id_24,
    input tri id_25,
    input tri1 id_26,
    output uwire id_27,
    output tri0 id_28,
    input tri id_29
);
  wire id_31;
  module_0 modCall_1 (
      id_18,
      id_1,
      id_13
  );
  assign id_28 = 1;
endmodule
