// Seed: 694783162
module module_0;
  assign id_1 = 1'b0;
  initial id_1 = id_1;
  assign module_1.id_1 = 0;
  tri id_2, id_3;
  wor  id_4 = id_3;
  tri1 id_5 = 1;
  assign id_5 = id_4;
endmodule
module module_1 (
    input  wire  id_0,
    output tri1  id_1,
    output wor   id_2,
    input  uwire id_3,
    output wire  id_4,
    output logic id_5,
    input  wand  id_6,
    input  uwire id_7,
    input  tri1  id_8,
    output tri1  id_9,
    input  tri   id_10
);
  always @(*) id_5 <= #1 1;
  wire id_12;
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
