Analysis & Synthesis report for pipeline
Sat Nov 29 14:13:35 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: memory_cycle:memory_top|lsu:lsu_memory|demux_sel_mem:demux_1
 14. Port Connectivity Checks: "memory_cycle:memory_top|lsu:lsu_memory"
 15. Port Connectivity Checks: "memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory"
 16. Port Connectivity Checks: "execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:sltu_alu"
 17. Port Connectivity Checks: "execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB"
 18. Port Connectivity Checks: "execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu"
 19. Port Connectivity Checks: "execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu"
 20. Port Connectivity Checks: "execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor"
 21. Port Connectivity Checks: "execute_cycle:execute_top"
 22. Port Connectivity Checks: "decode_cycle:decoce_top"
 23. Port Connectivity Checks: "fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 29 14:13:35 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; pipeline                                        ;
; Top-level Entity Name              ; pipeline                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 32,815                                          ;
;     Total combinational functions  ; 15,163                                          ;
;     Dedicated logic registers      ; 18,152                                          ;
; Total registers                    ; 18152                                           ;
; Total pins                         ; 219                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; pipeline           ; pipeline           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+-----------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; pipeline.sv                                                                       ; yes             ; User SystemVerilog HDL File  ; D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/pipeline.sv ;         ;
; /hcmut/year_2025_2026/251/conmputer_organization/milestone_2/02_mem_dump/lcd.dump ; yes             ; Auto-Found Unspecified File  ; /hcmut/year_2025_2026/251/conmputer_organization/milestone_2/02_mem_dump/lcd.dump     ;         ;
+-----------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 32,815 ;
;                                             ;        ;
; Total combinational functions               ; 15163  ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 14348  ;
;     -- 3 input functions                    ; 642    ;
;     -- <=2 input functions                  ; 173    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 15163  ;
;     -- arithmetic mode                      ; 0      ;
;                                             ;        ;
; Total registers                             ; 18152  ;
;     -- Dedicated logic registers            ; 18152  ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 219    ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; i_clk  ;
; Maximum fan-out                             ; 18152  ;
; Total fan-out                               ; 132443 ;
; Average fan-out                             ; 3.95   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+---------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers  ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Library Name ;
+---------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |pipeline                                   ; 15163 (0)         ; 18152 (0)     ; 0           ; 0            ; 0       ; 0         ; 219  ; 0            ; |pipeline                                                                                                              ; work         ;
;    |branch_taken:branch_taken_top|          ; 3 (3)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|branch_taken:branch_taken_top                                                                                ; work         ;
;    |decode_cycle:decoce_top|                ; 1523 (1449)       ; 1156 (164)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|decode_cycle:decoce_top                                                                                      ; work         ;
;       |control_unit:control_unit_at_decode| ; 23 (23)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|decode_cycle:decoce_top|control_unit:control_unit_at_decode                                                  ; work         ;
;       |imm_gen:imm_gen_at_decode|           ; 4 (4)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|decode_cycle:decoce_top|imm_gen:imm_gen_at_decode                                                            ; work         ;
;       |regfile:regfile_at_decode|           ; 47 (47)           ; 992 (992)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|decode_cycle:decoce_top|regfile:regfile_at_decode                                                            ; work         ;
;    |execute_cycle:execute_top|              ; 1069 (309)        ; 118 (118)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top                                                                                    ; work         ;
;       |alu:alu_at_execute|                  ; 432 (118)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute                                                                 ; work         ;
;          |add_sub_32_bit:add_sub_alu|       ; 36 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu                                      ; work         ;
;             |full_adder:FA0|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:FA0                       ; work         ;
;             |full_adder:adder_32[10].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[10].FA           ; work         ;
;             |full_adder:adder_32[11].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[11].FA           ; work         ;
;             |full_adder:adder_32[12].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[12].FA           ; work         ;
;             |full_adder:adder_32[13].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[13].FA           ; work         ;
;             |full_adder:adder_32[14].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[14].FA           ; work         ;
;             |full_adder:adder_32[15].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[15].FA           ; work         ;
;             |full_adder:adder_32[16].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[16].FA           ; work         ;
;             |full_adder:adder_32[17].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[17].FA           ; work         ;
;             |full_adder:adder_32[18].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[18].FA           ; work         ;
;             |full_adder:adder_32[19].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[19].FA           ; work         ;
;             |full_adder:adder_32[1].FA|     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[1].FA            ; work         ;
;             |full_adder:adder_32[20].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[20].FA           ; work         ;
;             |full_adder:adder_32[21].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[21].FA           ; work         ;
;             |full_adder:adder_32[22].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[22].FA           ; work         ;
;             |full_adder:adder_32[23].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[23].FA           ; work         ;
;             |full_adder:adder_32[24].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[24].FA           ; work         ;
;             |full_adder:adder_32[25].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[25].FA           ; work         ;
;             |full_adder:adder_32[26].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[26].FA           ; work         ;
;             |full_adder:adder_32[27].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[27].FA           ; work         ;
;             |full_adder:adder_32[28].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[28].FA           ; work         ;
;             |full_adder:adder_32[29].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[29].FA           ; work         ;
;             |full_adder:adder_32[2].FA|     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[2].FA            ; work         ;
;             |full_adder:adder_32[3].FA|     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[3].FA            ; work         ;
;             |full_adder:adder_32[4].FA|     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[4].FA            ; work         ;
;             |full_adder:adder_32[5].FA|     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[5].FA            ; work         ;
;             |full_adder:adder_32[6].FA|     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[6].FA            ; work         ;
;             |full_adder:adder_32[7].FA|     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[7].FA            ; work         ;
;             |full_adder:adder_32[8].FA|     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[8].FA            ; work         ;
;             |full_adder:adder_32[9].FA|     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu|full_adder:adder_32[9].FA            ; work         ;
;          |shift_left_logical:sll_alu|       ; 110 (110)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|shift_left_logical:sll_alu                                      ; work         ;
;          |shift_right_logical:srl_alu|      ; 107 (107)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|shift_right_logical:srl_alu                                     ; work         ;
;          |slt_sltu:slt_alu|                 ; 60 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu                                                ; work         ;
;             |add_sub_32_bit:SUB|            ; 60 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB                             ; work         ;
;                |full_adder:adder_32[10].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[10].FA  ; work         ;
;                |full_adder:adder_32[11].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[11].FA  ; work         ;
;                |full_adder:adder_32[12].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[12].FA  ; work         ;
;                |full_adder:adder_32[13].FA| ; 10 (10)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[13].FA  ; work         ;
;                |full_adder:adder_32[14].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[14].FA  ; work         ;
;                |full_adder:adder_32[17].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[17].FA  ; work         ;
;                |full_adder:adder_32[18].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[18].FA  ; work         ;
;                |full_adder:adder_32[19].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[19].FA  ; work         ;
;                |full_adder:adder_32[20].FA| ; 14 (14)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[20].FA  ; work         ;
;                |full_adder:adder_32[21].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[21].FA  ; work         ;
;                |full_adder:adder_32[23].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[23].FA  ; work         ;
;                |full_adder:adder_32[25].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[25].FA  ; work         ;
;                |full_adder:adder_32[27].FA| ; 14 (14)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[27].FA  ; work         ;
;                |full_adder:adder_32[28].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[28].FA  ; work         ;
;                |full_adder:adder_32[29].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[29].FA  ; work         ;
;                |full_adder:adder_32[30].FA| ; 3 (3)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[30].FA  ; work         ;
;                |full_adder:adder_32[3].FA|  ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[3].FA   ; work         ;
;                |full_adder:adder_32[4].FA|  ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[4].FA   ; work         ;
;                |full_adder:adder_32[6].FA|  ; 3 (3)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[6].FA   ; work         ;
;                |full_adder:adder_32[7].FA|  ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[7].FA   ; work         ;
;                |full_adder:adder_32[9].FA|  ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB|full_adder:adder_32[9].FA   ; work         ;
;          |slt_sltu:sltu_alu|                ; 1 (0)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:sltu_alu                                               ; work         ;
;             |add_sub_32_bit:SUB|            ; 1 (0)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:sltu_alu|add_sub_32_bit:SUB                            ; work         ;
;                |full_adder:adder_32[31].FA| ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:sltu_alu|add_sub_32_bit:SUB|full_adder:adder_32[31].FA ; work         ;
;       |brc:brc_at_execute|                  ; 84 (31)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute                                                                 ; work         ;
;          |add_sub_32_bit:subtractor|        ; 53 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor                                       ; work         ;
;             |full_adder:FA0|                ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:FA0                        ; work         ;
;             |full_adder:adder_32[11].FA|    ; 4 (4)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[11].FA            ; work         ;
;             |full_adder:adder_32[12].FA|    ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[12].FA            ; work         ;
;             |full_adder:adder_32[14].FA|    ; 4 (4)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[14].FA            ; work         ;
;             |full_adder:adder_32[15].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[15].FA            ; work         ;
;             |full_adder:adder_32[17].FA|    ; 4 (4)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[17].FA            ; work         ;
;             |full_adder:adder_32[18].FA|    ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[18].FA            ; work         ;
;             |full_adder:adder_32[1].FA|     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[1].FA             ; work         ;
;             |full_adder:adder_32[20].FA|    ; 4 (4)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[20].FA            ; work         ;
;             |full_adder:adder_32[21].FA|    ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[21].FA            ; work         ;
;             |full_adder:adder_32[23].FA|    ; 4 (4)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[23].FA            ; work         ;
;             |full_adder:adder_32[24].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[24].FA            ; work         ;
;             |full_adder:adder_32[26].FA|    ; 5 (5)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[26].FA            ; work         ;
;             |full_adder:adder_32[27].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[27].FA            ; work         ;
;             |full_adder:adder_32[28].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[28].FA            ; work         ;
;             |full_adder:adder_32[29].FA|    ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[29].FA            ; work         ;
;             |full_adder:adder_32[2].FA|     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[2].FA             ; work         ;
;             |full_adder:adder_32[31].FA|    ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[31].FA            ; work         ;
;             |full_adder:adder_32[3].FA|     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[3].FA             ; work         ;
;             |full_adder:adder_32[5].FA|     ; 4 (4)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[5].FA             ; work         ;
;             |full_adder:adder_32[6].FA|     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[6].FA             ; work         ;
;             |full_adder:adder_32[8].FA|     ; 4 (4)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[8].FA             ; work         ;
;             |full_adder:adder_32[9].FA|     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor|full_adder:adder_32[9].FA             ; work         ;
;       |mux_2_1:mux_asel|                    ; 53 (53)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|mux_2_1:mux_asel                                                                   ; work         ;
;       |mux_2_1:mux_bsel|                    ; 47 (47)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|mux_2_1:mux_bsel                                                                   ; work         ;
;       |mux_3_1:mux_forward_operand_a|       ; 70 (70)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|mux_3_1:mux_forward_operand_a                                                      ; work         ;
;       |mux_3_1:mux_forward_operand_b|       ; 74 (74)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|execute_cycle:execute_top|mux_3_1:mux_forward_operand_b                                                      ; work         ;
;    |fetch_cycle:fetch_top|                  ; 434 (0)           ; 95 (63)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top                                                                                        ; work         ;
;       |add_sub_32_bit:pc_add4_at_fetch|     ; 37 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch                                                        ; work         ;
;          |full_adder:adder_32[10].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[10].FA                             ; work         ;
;          |full_adder:adder_32[11].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[11].FA                             ; work         ;
;          |full_adder:adder_32[12].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[12].FA                             ; work         ;
;          |full_adder:adder_32[13].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[13].FA                             ; work         ;
;          |full_adder:adder_32[14].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[14].FA                             ; work         ;
;          |full_adder:adder_32[15].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[15].FA                             ; work         ;
;          |full_adder:adder_32[16].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[16].FA                             ; work         ;
;          |full_adder:adder_32[17].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[17].FA                             ; work         ;
;          |full_adder:adder_32[18].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[18].FA                             ; work         ;
;          |full_adder:adder_32[19].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[19].FA                             ; work         ;
;          |full_adder:adder_32[20].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[20].FA                             ; work         ;
;          |full_adder:adder_32[21].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[21].FA                             ; work         ;
;          |full_adder:adder_32[22].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[22].FA                             ; work         ;
;          |full_adder:adder_32[23].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[23].FA                             ; work         ;
;          |full_adder:adder_32[24].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[24].FA                             ; work         ;
;          |full_adder:adder_32[25].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[25].FA                             ; work         ;
;          |full_adder:adder_32[26].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[26].FA                             ; work         ;
;          |full_adder:adder_32[27].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[27].FA                             ; work         ;
;          |full_adder:adder_32[28].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[28].FA                             ; work         ;
;          |full_adder:adder_32[29].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[29].FA                             ; work         ;
;          |full_adder:adder_32[30].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[30].FA                             ; work         ;
;          |full_adder:adder_32[31].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[31].FA                             ; work         ;
;          |full_adder:adder_32[3].FA|        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[3].FA                              ; work         ;
;          |full_adder:adder_32[4].FA|        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[4].FA                              ; work         ;
;          |full_adder:adder_32[5].FA|        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[5].FA                              ; work         ;
;          |full_adder:adder_32[6].FA|        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[6].FA                              ; work         ;
;          |full_adder:adder_32[7].FA|        ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[7].FA                              ; work         ;
;          |full_adder:adder_32[8].FA|        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[8].FA                              ; work         ;
;          |full_adder:adder_32[9].FA|        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:adder_32[9].FA                              ; work         ;
;       |inst_memory:inst_memory_at_fetch|    ; 395 (395)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|inst_memory:inst_memory_at_fetch                                                       ; work         ;
;       |pc:pc_at_fetch|                      ; 2 (2)             ; 32 (32)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|fetch_cycle:fetch_top|pc:pc_at_fetch                                                                         ; work         ;
;    |forward:forward_top|                    ; 25 (25)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|forward:forward_top                                                                                          ; work         ;
;    |hazard_load:hazard_load_top|            ; 10 (10)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|hazard_load:hazard_load_top                                                                                  ; work         ;
;    |memory_cycle:memory_top|                ; 12033 (34)        ; 16783 (207)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top                                                                                      ; work         ;
;       |add_sub_32_bit:PC_add4_at_memory|    ; 38 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory                                                     ; work         ;
;          |full_adder:adder_32[10].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[10].FA                          ; work         ;
;          |full_adder:adder_32[11].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[11].FA                          ; work         ;
;          |full_adder:adder_32[12].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[12].FA                          ; work         ;
;          |full_adder:adder_32[13].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[13].FA                          ; work         ;
;          |full_adder:adder_32[14].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[14].FA                          ; work         ;
;          |full_adder:adder_32[15].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[15].FA                          ; work         ;
;          |full_adder:adder_32[16].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[16].FA                          ; work         ;
;          |full_adder:adder_32[17].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[17].FA                          ; work         ;
;          |full_adder:adder_32[18].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[18].FA                          ; work         ;
;          |full_adder:adder_32[19].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[19].FA                          ; work         ;
;          |full_adder:adder_32[20].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[20].FA                          ; work         ;
;          |full_adder:adder_32[21].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[21].FA                          ; work         ;
;          |full_adder:adder_32[22].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[22].FA                          ; work         ;
;          |full_adder:adder_32[23].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[23].FA                          ; work         ;
;          |full_adder:adder_32[24].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[24].FA                          ; work         ;
;          |full_adder:adder_32[25].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[25].FA                          ; work         ;
;          |full_adder:adder_32[26].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[26].FA                          ; work         ;
;          |full_adder:adder_32[27].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[27].FA                          ; work         ;
;          |full_adder:adder_32[28].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[28].FA                          ; work         ;
;          |full_adder:adder_32[29].FA|       ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[29].FA                          ; work         ;
;          |full_adder:adder_32[30].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[30].FA                          ; work         ;
;          |full_adder:adder_32[31].FA|       ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[31].FA                          ; work         ;
;          |full_adder:adder_32[3].FA|        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[3].FA                           ; work         ;
;          |full_adder:adder_32[4].FA|        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[4].FA                           ; work         ;
;          |full_adder:adder_32[5].FA|        ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[5].FA                           ; work         ;
;          |full_adder:adder_32[6].FA|        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[6].FA                           ; work         ;
;          |full_adder:adder_32[7].FA|        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[7].FA                           ; work         ;
;          |full_adder:adder_32[8].FA|        ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[8].FA                           ; work         ;
;          |full_adder:adder_32[9].FA|        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory|full_adder:adder_32[9].FA                           ; work         ;
;       |lsu:lsu_memory|                      ; 11961 (0)         ; 16576 (32)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory                                                                       ; work         ;
;          |datamem:mem|                      ; 11645 (11480)     ; 16384 (16384) ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|datamem:mem                                                           ; work         ;
;             |data_trsf:trsf_st|             ; 165 (165)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|datamem:mem|data_trsf:trsf_st                                         ; work         ;
;          |demux_sel_mem:demux_1|            ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|demux_sel_mem:demux_1                                                 ; work         ;
;          |mux_3_1_lsu:mux31|                ; 18 (18)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|mux_3_1_lsu:mux31                                                     ; work         ;
;          |output_buffer:outputperiph|       ; 297 (106)         ; 160 (160)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|output_buffer:outputperiph                                            ; work         ;
;             |data_trsf:trsf_st|             ; 191 (191)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|output_buffer:outputperiph|data_trsf:trsf_st                          ; work         ;
;    |writeback_cycle:writeback_top|          ; 66 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|writeback_cycle:writeback_top                                                                                ; work         ;
;       |mux_3_1:mux_3_1_at_writeback|        ; 66 (66)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeline|writeback_cycle:writeback_top|mux_3_1:mux_3_1_at_writeback                                                   ; work         ;
+---------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+--------------------------------------------------------------+---------------------------------------------------+
; Register name                                                ; Reason for Removal                                ;
+--------------------------------------------------------------+---------------------------------------------------+
; decode_cycle:decoce_top|br_un_reg                            ; Stuck at GND due to stuck port data_in            ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][1]  ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][11] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][10] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][9]  ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][8]  ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][7]  ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][6]  ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][5]  ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][4]  ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][3]  ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][2]  ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][0]  ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][12] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][28] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][29] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][30] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][31] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][13] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][14] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][15] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][16] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][17] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][18] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][19] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][20] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][21] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][22] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][23] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][24] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][25] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][26] ; Stuck at GND due to stuck port clock_enable       ;
; decode_cycle:decoce_top|regfile:regfile_at_decode|Reg[0][27] ; Stuck at GND due to stuck port clock_enable       ;
; execute_cycle:execute_top|inst_reg[13]                       ; Lost fanout                                       ;
; decode_cycle:decoce_top|inst_reg[13]                         ; Lost fanout                                       ;
; fetch_cycle:fetch_top|inst_reg[1]                            ; Merged with fetch_cycle:fetch_top|inst_reg[0]     ;
; decode_cycle:decoce_top|inst_reg[0]                          ; Merged with decode_cycle:decoce_top|inst_reg[1]   ;
; execute_cycle:execute_top|inst_reg[0]                        ; Merged with execute_cycle:execute_top|inst_reg[1] ;
; Total Number of Removed Registers = 38                       ;                                                   ;
+--------------------------------------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                          ;
+----------------------------------------+--------------------+----------------------------------------+
; Register name                          ; Reason for Removal ; Registers Removed due to This Register ;
+----------------------------------------+--------------------+----------------------------------------+
; execute_cycle:execute_top|inst_reg[13] ; Lost Fanouts       ; decode_cycle:decoce_top|inst_reg[13]   ;
+----------------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 18152 ;
; Number of registers using Synchronous Clear  ; 169   ;
; Number of registers using Synchronous Load   ; 133   ;
; Number of registers using Asynchronous Clear ; 18120 ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17771 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; decode_cycle:decoce_top|inst_reg[1]    ; 1       ;
; decode_cycle:decoce_top|inst_reg[4]    ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |pipeline|decode_cycle:decoce_top|inst_reg[20]                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |pipeline|decode_cycle:decoce_top|imm_out_reg[5]                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |pipeline|decode_cycle:decoce_top|imm_out_reg[27]                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pipeline|decode_cycle:decoce_top|imm_out_reg[12]                                                         ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |pipeline|memory_cycle:memory_top|ld_data_reg[5]                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pipeline|decode_cycle:decoce_top|imm_out_reg[1]                                                          ;
; 15:1               ; 13 bits   ; 130 LEs       ; 91 LEs               ; 39 LEs                 ; Yes        ; |pipeline|execute_cycle:execute_top|alu_data_reg[18]                                                      ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; Yes        ; |pipeline|decode_cycle:decoce_top|data_1_reg[17]                                                          ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; Yes        ; |pipeline|decode_cycle:decoce_top|data_2_reg[6]                                                           ;
; 129:1              ; 3 bits    ; 258 LEs       ; 18 LEs               ; 240 LEs                ; Yes        ; |pipeline|decode_cycle:decoce_top|alu_op_reg[2]                                                           ;
; 15:1               ; 6 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |pipeline|execute_cycle:execute_top|alu_data_reg[10]                                                      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |pipeline|execute_cycle:execute_top|alu_data_reg[6]                                                       ;
; 136:1              ; 2 bits    ; 180 LEs       ; 18 LEs               ; 162 LEs                ; Yes        ; |pipeline|decode_cycle:decoce_top|slt_sl_reg[1]                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pipeline|decode_cycle:decoce_top|inst_reg[1]                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|output_buffer:outputperiph|data_trsf:trsf_st|Mux50       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|datamem:mem|data_trsf:trsf_st|Mux57                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipeline|writeback_cycle:writeback_top|mux_3_1:mux_3_1_at_writeback|Mux30                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipeline|execute_cycle:execute_top|mux_3_1:mux_forward_operand_a|Mux1                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipeline|execute_cycle:execute_top|mux_3_1:mux_forward_operand_b|Mux11                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|shift_left_logical:sll_alu|Mux1                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|output_buffer:outputperiph|data_trsf:trsf_st|Mux55       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|shift_left_logical:sll_alu|Mux30                   ;
; 16:1               ; 25 bits   ; 250 LEs       ; 100 LEs              ; 150 LEs                ; No         ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|output_buffer:outputperiph|Mux20                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pipeline|execute_cycle:execute_top|alu:alu_at_execute|shift_left_logical:sll_alu|Mux1                    ;
; 512:1              ; 32 bits   ; 10912 LEs     ; 10912 LEs            ; 0 LEs                  ; No         ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|datamem:mem|Mux28                                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|output_buffer:outputperiph|data_trsf:trsf_st|data_af[7]  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|datamem:mem|data_trsf:trsf_st|data_af[15]                ;
; 12:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|output_buffer:outputperiph|data_trsf:trsf_st|data_af[31] ;
; 12:1               ; 14 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; No         ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|output_buffer:outputperiph|data_trsf:trsf_st|data_af[10] ;
; 13:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|datamem:mem|data_trsf:trsf_st|data_af[23]                ;
; 16:1               ; 7 bits    ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; No         ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|datamem:mem|data_trsf:trsf_st|data_af[4]                 ;
; 27:1               ; 7 bits    ; 126 LEs       ; 56 LEs               ; 70 LEs                 ; No         ; |pipeline|memory_cycle:memory_top|lsu:lsu_memory|output_buffer:outputperiph|data_trsf:trsf_st|data_af[2]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_cycle:memory_top|lsu:lsu_memory|demux_sel_mem:demux_1 ;
+----------------+----------------------------------+-------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                  ;
+----------------+----------------------------------+-------------------------------------------------------+
; START_DATAMEM  ; 00000000000000000000000000000000 ; Unsigned Binary                                       ;
; END_DATAMEM    ; 00000000000000000000100000000000 ; Unsigned Binary                                       ;
; START_OP_BF    ; 00010000000000000000000000000000 ; Unsigned Binary                                       ;
; END_OP_BF      ; 00010000000000000101000000000000 ; Unsigned Binary                                       ;
+----------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_cycle:memory_top|lsu:lsu_memory"                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; o_io_hex1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_io_hex2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_io_hex3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_io_hex4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_io_hex5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_io_hex6 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_io_hex7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_cycle:memory_top|add_sub_32_bit:PC_add4_at_memory"                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; B[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; B[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; B[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; Sel      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Cout     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:sltu_alu" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; Sel  ; Input ; Info     ; Stuck at VCC                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu|add_sub_32_bit:SUB"            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Sel           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Result[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; Sel  ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_cycle:execute_top|alu:alu_at_execute|add_sub_32_bit:add_sub_alu"                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute_cycle:execute_top|brc:brc_at_execute|add_sub_32_bit:subtractor" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; Sel  ; Input ; Info     ; Stuck at VCC                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "execute_cycle:execute_top"           ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; o_execute_inst_fwd ; Output ; Info     ; Explicitly unconnected ;
+--------------------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "decode_cycle:decoce_top"          ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; o_insn_vld_ctrl ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch"                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; B[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; B[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; B[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; Sel      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Cout     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:53     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 29 14:12:35 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 31 design units, including 31 entities, in source file pipeline.sv
    Info (12023): Found entity 1: pipeline
    Info (12023): Found entity 2: add_sub_32_bit
    Info (12023): Found entity 3: alu
    Info (12023): Found entity 4: branch_taken
    Info (12023): Found entity 5: brc
    Info (12023): Found entity 6: control_unit
    Info (12023): Found entity 7: decode_cycle
    Info (12023): Found entity 8: execute_cycle
    Info (12023): Found entity 9: fetch_cycle
    Info (12023): Found entity 10: forward
    Info (12023): Found entity 11: forward_decode
    Info (12023): Found entity 12: full_adder
    Info (12023): Found entity 13: hazard_load
    Info (12023): Found entity 14: imm_gen
    Info (12023): Found entity 15: inst_memory
    Info (12023): Found entity 16: lsu
    Info (12023): Found entity 17: datamem
    Info (12023): Found entity 18: demux_sel_mem
    Info (12023): Found entity 19: output_buffer
    Info (12023): Found entity 20: data_trsf
    Info (12023): Found entity 21: mux_3_1_lsu
    Info (12023): Found entity 22: memory_cycle
    Info (12023): Found entity 23: mux_2_1
    Info (12023): Found entity 24: mux_3_1
    Info (12023): Found entity 25: pc
    Info (12023): Found entity 26: regfile
    Info (12023): Found entity 27: shift_left_logical
    Info (12023): Found entity 28: shift_right_arithmetic
    Info (12023): Found entity 29: shift_right_logical
    Info (12023): Found entity 30: slt_sltu
    Info (12023): Found entity 31: writeback_cycle
Info (12127): Elaborating entity "pipeline" for the top level hierarchy
Warning (10034): Output port "o_pc_debug" at pipeline.sv(30) has no driver
Warning (10034): Output port "o_insn_vld" at pipeline.sv(28) has no driver
Info (12128): Elaborating entity "fetch_cycle" for hierarchy "fetch_cycle:fetch_top"
Info (12128): Elaborating entity "pc" for hierarchy "fetch_cycle:fetch_top|pc:pc_at_fetch"
Info (12128): Elaborating entity "add_sub_32_bit" for hierarchy "fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch"
Info (12128): Elaborating entity "full_adder" for hierarchy "fetch_cycle:fetch_top|add_sub_32_bit:pc_add4_at_fetch|full_adder:FA0"
Info (12128): Elaborating entity "mux_2_1" for hierarchy "fetch_cycle:fetch_top|mux_2_1:pc_taken_at_fetch"
Info (12128): Elaborating entity "inst_memory" for hierarchy "fetch_cycle:fetch_top|inst_memory:inst_memory_at_fetch"
Warning (10850): Verilog HDL warning at pipeline.sv(1405): number of words (149) in memory file does not match the number of elements in the address range [0:2048]
Warning (10030): Net "imem.data_a" at pipeline.sv(1403) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "imem.waddr_a" at pipeline.sv(1403) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "imem.we_a" at pipeline.sv(1403) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "decode_cycle" for hierarchy "decode_cycle:decoce_top"
Warning (10036): Verilog HDL or VHDL warning at pipeline.sv(795): object "rd_addr_execute" assigned a value but never read
Info (12128): Elaborating entity "regfile" for hierarchy "decode_cycle:decoce_top|regfile:regfile_at_decode"
Info (12128): Elaborating entity "control_unit" for hierarchy "decode_cycle:decoce_top|control_unit:control_unit_at_decode"
Info (12128): Elaborating entity "imm_gen" for hierarchy "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode"
Info (12128): Elaborating entity "execute_cycle" for hierarchy "execute_cycle:execute_top"
Info (12128): Elaborating entity "mux_3_1" for hierarchy "execute_cycle:execute_top|mux_3_1:mux_forward_operand_a"
Info (12128): Elaborating entity "brc" for hierarchy "execute_cycle:execute_top|brc:brc_at_execute"
Info (12128): Elaborating entity "alu" for hierarchy "execute_cycle:execute_top|alu:alu_at_execute"
Info (12128): Elaborating entity "shift_left_logical" for hierarchy "execute_cycle:execute_top|alu:alu_at_execute|shift_left_logical:sll_alu"
Info (12128): Elaborating entity "shift_right_logical" for hierarchy "execute_cycle:execute_top|alu:alu_at_execute|shift_right_logical:srl_alu"
Info (12128): Elaborating entity "shift_right_arithmetic" for hierarchy "execute_cycle:execute_top|alu:alu_at_execute|shift_right_arithmetic:sra_alu"
Info (12128): Elaborating entity "slt_sltu" for hierarchy "execute_cycle:execute_top|alu:alu_at_execute|slt_sltu:slt_alu"
Info (12128): Elaborating entity "memory_cycle" for hierarchy "memory_cycle:memory_top"
Warning (10036): Verilog HDL or VHDL warning at pipeline.sv(1923): object "io_hex1_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pipeline.sv(1924): object "io_hex2_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pipeline.sv(1925): object "io_hex3_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pipeline.sv(1926): object "io_hex4_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pipeline.sv(1927): object "io_hex5_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pipeline.sv(1928): object "io_hex6_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pipeline.sv(1929): object "io_hex7_reg" assigned a value but never read
Info (12128): Elaborating entity "lsu" for hierarchy "memory_cycle:memory_top|lsu:lsu_memory"
Info (12128): Elaborating entity "datamem" for hierarchy "memory_cycle:memory_top|lsu:lsu_memory|datamem:mem"
Warning (10027): Verilog HDL or VHDL warning at the pipeline.sv(1555): index expression is not wide enough to address all of the elements in the array
Warning (10027): Verilog HDL or VHDL warning at the pipeline.sv(1569): index expression is not wide enough to address all of the elements in the array
Info (12128): Elaborating entity "data_trsf" for hierarchy "memory_cycle:memory_top|lsu:lsu_memory|datamem:mem|data_trsf:trsf_st"
Info (12128): Elaborating entity "demux_sel_mem" for hierarchy "memory_cycle:memory_top|lsu:lsu_memory|demux_sel_mem:demux_1"
Info (12128): Elaborating entity "output_buffer" for hierarchy "memory_cycle:memory_top|lsu:lsu_memory|output_buffer:outputperiph"
Info (12128): Elaborating entity "mux_3_1_lsu" for hierarchy "memory_cycle:memory_top|lsu:lsu_memory|mux_3_1_lsu:mux31"
Info (10264): Verilog HDL Case Statement information at pipeline.sv(1835): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "writeback_cycle" for hierarchy "writeback_cycle:writeback_top"
Info (12128): Elaborating entity "hazard_load" for hierarchy "hazard_load:hazard_load_top"
Info (12128): Elaborating entity "branch_taken" for hierarchy "branch_taken:branch_taken_top"
Info (12128): Elaborating entity "forward" for hierarchy "forward:forward_top"
Warning (10036): Verilog HDL or VHDL warning at pipeline.sv(1265): object "opcode_fwd" assigned a value but never read
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "branch_taken:branch_taken_top|flush" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "execute_cycle:execute_top|alu:alu_at_execute|o_alu_data[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "decode_cycle:decoce_top|imm_gen:imm_gen_at_decode|o_imm_out[31]" feeding internal logic into a wire
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (2049) in the Memory Initialization File "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/db/pipeline.ram0_inst_memory_38b34dae.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/db/pipeline.ram0_inst_memory_38b34dae.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_insn_vld" is stuck at GND
    Warning (13410): Pin "o_pc_debug[0]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[1]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[2]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[3]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[4]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[5]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[6]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[7]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[8]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[9]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[10]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[11]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[12]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[13]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[14]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[15]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[16]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[17]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[18]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[19]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[20]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[21]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[22]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[23]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[24]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[25]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[26]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[27]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[28]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[29]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[30]" is stuck at GND
    Warning (13410): Pin "o_pc_debug[31]" is stuck at GND
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/output_files/pipeline.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 33136 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 185 output pins
    Info (21061): Implemented 32917 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 121 warnings
    Info: Peak virtual memory: 4725 megabytes
    Info: Processing ended: Sat Nov 29 14:13:35 2025
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:00:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/HCMUT/Year_2025_2026/251/Conmputer_Organization/milestone_3/03_Quartus/output_files/pipeline.map.smsg.


