#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\software_kits\PGL22G\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: kickassWT
Generated by Fabric Compiler (version 2020.3 build 62942) at Thu Nov 10 10:10:17 2022
Compiling architecture definition.
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_ram_old.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/soc_tcm_single_uart.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_ram.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_old.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v" has been added to project successfully. 
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Compiling architecture definition.
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
E: Verilog-4072: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 267)] BRAM is referenced to undefined module
Compiling architecture definition.
File "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/ubriscvOnPango.fdc" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
E: Verilog-4072: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 267)] BRAM is referenced to undefined module
Compiling architecture definition.
Customize IP 'BRAM' ...
Compiling architecture definition.
Process exit normally.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
E: Verilog-4119: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_old.v(line number: 173)] Referenced port name 'clk0_i' was not defined in module 'tcm_mem_ram'
Compiling architecture definition.
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
E: Verilog-4119: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_old.v(line number: 173)] Referenced port name 'clk0_i' was not defined in module 'tcm_mem_ram'
Compiling architecture definition.
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration


Process "Compile" started.
Current time: Thu Nov 10 10:16:58 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Analyzing module core_soc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Analyzing module riscv_exec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Analyzing module dport_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Analyzing module riscv_csr (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Analyzing module axi4lite_dist (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Analyzing module dbg_bridge_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Analyzing module riscv_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Analyzing module tcm_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Analyzing module riscv_mmu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Analyzing module riscv_lsu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Analyzing module riscv_lsu_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Analyzing module dbg_bridge_uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Analyzing module dport_axi (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Analyzing module dport_axi_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Analyzing module irq_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Analyzing module riscv_pipe_ctrl (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Analyzing module riscv_alu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Analyzing module uart_lite (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Analyzing module spi_lite (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Analyzing module spi_lite_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Analyzing module riscv_csr_regfile (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Analyzing module dbg_bridge (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Analyzing module riscv_issue (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Analyzing module riscv_multiplier (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Analyzing module tcm_mem_pmem (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Analyzing module tcm_mem_pmem_fifo2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Analyzing module riscv_regfile (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Analyzing module riscv_decode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Analyzing module riscv_divider (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Analyzing module riscv_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Analyzing module soc_tcm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Analyzing module riscv_fetch (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Analyzing module riscv_tcm_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Analyzing module BRAM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Analyzing module ipml_dpram_v1_5_BRAM (library work)
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 245)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 246)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 249)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 253)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 257)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 261)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 265)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 266)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 269)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 270)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 273)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 274)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 277)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 278)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 281)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 282)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 285)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 286)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 289)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 290)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 293)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 294)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 297)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 298)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 301)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 302)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 305)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 306)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 314)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 315)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 318)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 319)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 323)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 324)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 327)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 328)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 331)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 335)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 336)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 339)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 340)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 343)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 344)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 347)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 348)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 351)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 352)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 367)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 368)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 242)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v successfully.
 0.073931s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (105.7%)
Start rtl-elaborate.
I: Module "soc_tcm" is set as top module.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Elaborating module soc_tcm
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Elaborating module core_soc
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Elaborating module irq_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Elaborating module axi4lite_dist
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Elaborating module uart_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Elaborating module timer
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Elaborating module spi_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_clk_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_mosi_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_cs_o is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Elaborating module gpio
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 309)] Net gpio_output_data_in_w in module gpio does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 484)] Net interrupt_level_r in module gpio does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Elaborating module dbg_bridge
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Elaborating module dbg_bridge_uart
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Elaborating module riscv_tcm_top
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Elaborating module riscv_core
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Elaborating module riscv_exec
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Elaborating module riscv_alu
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 277)] Net less_than_signed.v in module riscv_exec does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 295)] Net greater_than_signed.v in module riscv_exec does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Elaborating module riscv_decode
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Elaborating module riscv_decoder
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 134)] Net genblk1.fetch_in_instr_w_1 in module riscv_decode does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Elaborating module riscv_mmu
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Elaborating module riscv_lsu
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Elaborating module riscv_lsu_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Elaborating module riscv_csr
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Elaborating module riscv_csr_regfile
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Elaborating module riscv_multiplier
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Elaborating module riscv_divider
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Elaborating module riscv_issue
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Elaborating module riscv_pipe_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Elaborating module riscv_regfile
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 427)] Net issue_b_ra_value_w in module riscv_issue does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 428)] Net issue_b_rb_value_w in module riscv_issue does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Elaborating module riscv_fetch
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Elaborating module dport_mux
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Elaborating module tcm_mem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Elaborating module tcm_mem_pmem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_1 in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_2 in module tcm_mem_pmem does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Elaborating module BRAM
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Elaborating module ipml_dpram_v1_5_BRAM
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 421)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 423)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 425)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 427)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 430)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 431)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 451)] Net gen_j_ad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 500)] Net gen_j_bd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_i_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_j_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_i_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_j_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 131)] Net a_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 134)] Net a_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 135)] Net a_addr_strobe in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 142)] Net b_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 145)] Net b_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 146)] Net b_addr_strobe in module BRAM does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Elaborating module dport_axi
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
Executing : rtl-elaborate successfully.
 0.398823s wall, 0.312500s user + 0.078125s system = 0.390625s CPU (97.9%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.128808s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.0%)
Start rtl-infer.
I: Sdm-0001: Found Ram ram_q, depth=8, width=8.
I: Sdm-0001: Found Ram ram_q, depth=4, width=8.
I: Sdm-0001: Found Ram ram, depth=4, width=6.
I: Sdm-0001: Found Ram ram, depth=4, width=32.
Executing : rtl-infer successfully.
 2.434490s wall, 1.421875s user + 0.734375s system = 2.156250s CPU (88.6%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.091461s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.5%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.488675s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.1%)
Start FSM inference.
I: FSM state_q[3:0]_fsm[3:0] inferred.
FSM state_q[3:0]_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N41 N50 N55 N499 N507 N1927 rx_valid_w tx_accept_w 
S0(0000)-->S1(0010): xxxxx11x
S1(0010)-->S2(0011): xxxxxx1x
S2(0011)-->S3(0100): xxxxxx1x
S3(0100)-->S4(0101): xxxxxx1x
S4(0101)-->S5(0110): xxxxxx1x
S5(0110)-->S6(0111): 1xxxxxxx
S5(0110)-->S7(1000): 0xxxxx1x
S6(0111)-->S0(0000): x1xxxxxx
S6(0111)-->S6(0111): x0xxxxxx
S5(0110)-->S6(0111): 10xxxxxx
S6(0111)-->S6(0111): 10xxxxxx
S7(1000)-->S8(1001): xx1xxxxx
S8(1001)-->S9(1010): xxxx0xxx
S8(1001)-->S9(1010): xxx0xxx1
S9(1010)-->S10(1011): xxxx0xxx
S9(1010)-->S10(1011): xxx0xxx1
S10(1011)-->S11(1100): xxxx0xxx
S10(1011)-->S11(1100): xxx0xxx1
S9(1010)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S8(1001)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S11(1100)-->S0(0000): xxx1xxx1
S11(1100)-->S7(1000): xxx0xxx1

I: FSM genblk1.state_q[1:0]_fsm[1:0] inferred.
FSM genblk1.state_q[1:0]_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N61 N74 N79 genblk1.resp_valid_w 
S0(00)-->S0(00): 0xxx
S0(00)-->S1(01): 1xxx
S1(01)-->S2(10): x011
S1(01)-->S3(11): x1x1
S1(01)-->S3(11): xx01
S2(10)-->S3(11): xxx1
S3(11)-->S0(00): xxxx
S2(10)-->S0(00): xxx0
S3(11)-->S0(00): xxx0
S1(01)-->S0(00): xxx0
S3(11)-->S0(00): xxx0
S0(00)-->S0(00): 0xx0
S1(01)-->S0(00): 0xx0
S2(10)-->S0(00): 0xx0
S3(11)-->S0(00): 0xx0

Executing : FSM inference successfully.
 0.087118s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.7%)
Start sdm2adm.
I: Constant propagation done on N156 (bmsWIDEMUX).
I: Constant propagation done on N158 (bmsWIDEMUX).
I: Constant propagation done on N157 (bmsWIDEMUX).
I: Constant propagation done on N380_1 (bmsREDAND).
I: Constant propagation done on N380_2 (bmsREDAND).
I: Constant propagation done on N380_3 (bmsREDAND).
I: Constant propagation done on N383_2 (bmsREDAND).
I: Constant propagation done on N383_3 (bmsREDAND).
I: Constant propagation done on N386_3 (bmsREDAND).
I: Constant propagation done on N380_0 (bmsREDAND).
Executing : sdm2adm successfully.
 1.208175s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (53.0%)
Saving design to DB.
Action compile: Real time elapsed is 9.000 sec
Action compile: CPU time elapsed is 4.531 sec
Current time: Thu Nov 10 10:17:06 2022
Action compile: Peak memory pool usage is 120,098,816 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Nov 10 10:17:07 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add successfully.
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/ubriscvOnPango.fdc(line number: 18)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Constraint check end.
Start pre-mapping.
I: Encoding type of FSM 'state_q[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_q[3:0]_fsm[3:0]':
I: from  u_dbg/state_q[3] u_dbg/state_q[2] u_dbg/state_q[1] u_dbg/state_q[0]
I: to  u_dbg/state_q_11 u_dbg/state_q_10 u_dbg/state_q_9 u_dbg/state_q_8 u_dbg/state_q_7 u_dbg/state_q_6 u_dbg/state_q_5 u_dbg/state_q_4 u_dbg/state_q_3 u_dbg/state_q_2 u_dbg/state_q_1 u_dbg/state_q_0
I: 0000 => 000000000001
I: 0010 => 000000000010
I: 0011 => 000000000100
I: 0100 => 000000001000
I: 0101 => 000000010000
I: 0110 => 000000100000
I: 0111 => 000001000000
I: 1000 => 000010000000
I: 1001 => 000100000000
I: 1010 => 001000000000
I: 1011 => 010000000000
I: 1100 => 100000000000
I: Removed bmsPMUX inst N283_1 that is redundant to N253_1
I: Encoding type of FSM 'genblk1.state_q[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'genblk1.state_q[1:0]_fsm[1:0]':
I: from  riscv_tcm_top/u_core/u_mmu/genblk1.state_q[1] riscv_tcm_top/u_core/u_mmu/genblk1.state_q[0]
I: to  riscv_tcm_top/u_core/u_mmu/genblk1.state_q_3 riscv_tcm_top/u_core/u_mmu/genblk1.state_q_2 riscv_tcm_top/u_core/u_mmu/genblk1.state_q_1 riscv_tcm_top/u_core/u_mmu/genblk1.state_q_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on riscv_tcm_top/u_core/u_fetch/N55 (bmsREDOR).
I: Constant propagation done on u_dbg/u_uart/rx_err_q_d[0] (bmsREDOR).
I: Constant propagation done on u_soc/u_uart/intr_q_e (bmsREDOR).
Executing : pre-mapping successfully.
 2.168384s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (50.4%)
Start mod-gen.
W: Public-4008: Instance 'u_uart/rx_err_q' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3005 (bmsREDAND).
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3120 (bmsREDAND).
I: Constant propagation done on u_dbg/u_uart/N21 (bmsWIDEMUX).
I: Constant propagation done on u_dbg/u_uart/N205 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N204 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N201 (bmsWIDEINV).
I: Constant propagation done on riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N264 (bmsREDAND).
I: Removed bmsREDOR inst riscv_tcm_top/u_core/u_csr/u_csrfile/N27 that is redundant to riscv_tcm_top/u_core/u_csr/N174
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_wr_en_ff is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_ms_q is reduced to constant 1.
W: Register u_soc/u_spi/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[8] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[9] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[31] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/irq_priv_q[0] is reduced to constant 1.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[16] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[17] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[18] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[19] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[20] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[21] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[22] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[23] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[24] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[25] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[26] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[27] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[28] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[29] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[30] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[31] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[16] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[17] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[18] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[19] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[20] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[21] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[22] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[23] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[24] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[25] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[26] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[27] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[28] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[29] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[30] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[31] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[4] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[5] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[6] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[7] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[8] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[9] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[10] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[11] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[12] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[13] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[14] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[15] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[16] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[17] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[18] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[19] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[20] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[21] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[22] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[23] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[24] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[25] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[26] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[27] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[28] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[29] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[30] is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_q is reduced to constant 1.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_addr_bus_rd_ce_ff[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_busy_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_bits_q[3:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_shift_reg_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_ready_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_data_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_fifo_rx/wr_ptr_q[2:0] that is stuck at constant 0.
W: Public-4008: Instance 'u_dbg/u_uart/rx_count_q[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : mod-gen successfully.
 1.894520s wall, 1.828125s user + 0.046875s system = 1.875000s CPU (99.0%)
Start logic-optimization.
I: Removed bmsREDAND inst riscv_tcm_top/u_core/u_exec/N655_1 that is redundant to riscv_tcm_top/u_core/u_exec/N511_0
I: Removed bmsWIDEDFFCPE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/valid_e1_q that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[9]
Executing : logic-optimization successfully.
 15.339627s wall, 14.312500s user + 0.921875s system = 15.234375s CPU (99.3%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[8] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[9] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[10] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[11] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[12] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[13] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[14] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[15] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[16] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[17] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[18] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[19] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[20] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[21] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[22] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[23] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[24] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[25] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[26] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[27] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[28] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[29] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[30] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[31] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[3] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[2]
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[5] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1]
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_mmu/genblk1.pte_addr_q[1] that is redundant to riscv_tcm_top/u_core/u_mmu/genblk1.pte_addr_q[0]
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[32] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[33] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_mmu/genblk1.pte_addr_q[0] that is stuck at constant 0.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 0.958135s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (93.0%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 29.117370s wall, 27.437500s user + 0.812500s system = 28.250000s CPU (97.0%)
Start tech-optimization.
Executing : tech-optimization successfully.
 1.587728s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (100.4%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000422s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 1.982723s wall, 1.859375s user + 0.031250s system = 1.890625s CPU (95.4%)

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      38 uses
GTP_DFF_C                   293 uses
GTP_DFF_CE                 1677 uses
GTP_DFF_E                   156 uses
GTP_DFF_P                     3 uses
GTP_DFF_PE                    9 uses
GTP_DFF_R                   420 uses
GTP_DFF_RE                 1642 uses
GTP_DFF_S                     4 uses
GTP_DFF_SE                    2 uses
GTP_DRM18K                   32 uses
GTP_GRS                       1 use
GTP_INV                       5 uses
GTP_LUT1                    426 uses
GTP_LUT2                    470 uses
GTP_LUT3                    797 uses
GTP_LUT4                    897 uses
GTP_LUT5                   1328 uses
GTP_LUT5CARRY               964 uses
GTP_LUT5M                  1827 uses
GTP_MUX2LUT6                674 uses
GTP_MUX2LUT7                249 uses
GTP_MUX2LUT8                 70 uses
GTP_RAM16X1DP                70 uses

I/O ports: 10
GTP_INBUF                   4 uses
GTP_OUTBUF                  6 uses

Mapping Summary:
Total LUTs: 6779 of 17536 (38.66%)
	LUTs as dram: 70 of 4440 (1.58%)
	LUTs as logic: 6709
Total Registers: 4244 of 26304 (16.13%)
Total Latches: 0

DRM18K:
Total DRM18K = 32.0 of 48 (66.67%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 10 of 240 (4.17%)


Number of unique control sets : 151
  CLK(nt_osc_in)                                   : 38
  CLK(nt_osc_in), CE(riscv_tcm_top.u_axi.u_resp.N62)     : 11
  CLK(nt_osc_in), CE(riscv_tcm_top.u_axi.u_resp.N65)     : 11
  CLK(nt_osc_in), CE(riscv_tcm_top.u_axi.u_req.N62)      : 67
  CLK(nt_osc_in), CE(riscv_tcm_top.u_axi.u_req.N65)      : 67
  CLK(nt_osc_in), CP(rst_i_r)                      : 23
      CLK(nt_osc_in), C(rst_i_r)                   : 22
      CLK(nt_osc_in), P(rst_i_r)                   : 1
  CLK(nt_osc_in), CP(rst_cpu_w)                    : 273
      CLK(nt_osc_in), C(rst_cpu_w)                 : 271
      CLK(nt_osc_in), P(rst_cpu_w)                 : 2
  CLK(nt_osc_in), P(rst_cpu_w), CE(riscv_tcm_top.u_core.branch_csr_request_w)    : 2
  CLK(nt_osc_in), P(rst_cpu_w), CE(riscv_tcm_top.u_core.squash_decode_w)   : 2
  CLK(nt_osc_in), P(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N829)    : 2
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N186[31])    : 2
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64)       : 2
  CLK(nt_osc_in), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N1)       : 2
  CLK(nt_osc_in), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N58)      : 2
  CLK(nt_osc_in), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_resp.N58)     : 2
  CLK(nt_osc_in), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N3)       : 2
  CLK(nt_osc_in), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N3)       : 2
  CLK(nt_osc_in), CP(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)      : 3
      CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)   : 1
      CLK(nt_osc_in), P(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)   : 2
  CLK(nt_osc_in), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N56)      : 3
  CLK(nt_osc_in), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N56)      : 3
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N12)   : 4
  CLK(nt_osc_in), CP(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N370)       : 4
      CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N370)    : 3
      CLK(nt_osc_in), P(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N370)    : 1
  CLK(nt_osc_in), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N10)      : 4
  CLK(nt_osc_in), C(rst_i_r), CE(~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff)    : 4
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N797)    : 5
  CLK(nt_osc_in), C(rst_i_r), CE(riscv_tcm_top._N17124)  : 5
  CLK(nt_osc_in), C(rst_i_r), CE(riscv_tcm_top.u_dmux.N72)     : 5
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N822)    : 6
  CLK(nt_osc_in), C(rst_i_r), CE(riscv_tcm_top.u_tcm.N34)      : 11
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N62)   : 21
  CLK(nt_osc_in), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.N232)    : 22
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N363)  : 24
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N6)  : 30
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N413)  : 30
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N78)       : 31
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N85)       : 31
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.N341)  : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N622)    : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N757)    : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N763)    : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N768)    : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N779)    : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N809)    : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N815)    : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N835)    : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N840)    : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N861)    : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N867)    : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.div_complete_w)    : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N21)   : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)       : 32
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66)       : 36
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68)       : 36
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N163)  : 42
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N197)  : 44
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N182)  : 64
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_decode.N28)      : 67
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.mul_opcode_valid_w)      : 69
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.N521)  : 78
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N185)  : 95
  CLK(nt_osc_in), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)       : 99
  CLK(nt_osc_in), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369)      : 310
  CLK(nt_osc_in), R(u_soc.u_intc._N26)             : 7
  CLK(nt_osc_in), R(u_soc.u_spi._N8)               : 32
  CLK(nt_osc_in), RS(rst_i_r)                      : 385
      CLK(nt_osc_in), R(rst_i_r)                   : 381
      CLK(nt_osc_in), S(rst_i_r)                   : 4
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.N686)       : 2
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_timer.N15)      : 2
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_timer.N46)      : 2
  CLK(nt_osc_in), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N13)    : 2
  CLK(nt_osc_in), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N6)     : 2
  CLK(nt_osc_in), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N13)    : 2
  CLK(nt_osc_in), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N6)     : 2
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.u_fifo_tx.N3)     : 3
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.u_uart.N374)      : 3
  CLK(nt_osc_in), R(rst_i_r), CE(~u_soc.u_dist.read_pending_q)       : 3
  CLK(nt_osc_in), R(rst_i_r), CE(~u_soc.u_dist.write_pending_q)      : 3
  CLK(nt_osc_in), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N69)    : 3
  CLK(nt_osc_in), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N69)    : 3
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg._N59)       : 4
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.u_fifo_tx.N57)    : 4
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.u_uart.N137)      : 4
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_uart.N199)      : 4
  CLK(nt_osc_in), R(u_dbg.N1762), CE(u_dbg.N713)   : 4
  CLK(nt_osc_in), R(u_dbg.N709), CE(u_dbg._N51)    : 4
  CLK(nt_osc_in), R(u_soc.u_uart.N502), CE(u_soc.u_uart.N493)  : 4
  CLK(nt_osc_in), R(_N17182), CE(u_soc.u_spi.N703)       : 6
  CLK(nt_osc_in), R(_N17214), CE(u_soc.u_spi.N744)       : 7
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.u_fifo_rx.N57)    : 7
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_intc.N308)      : 7
  CLK(nt_osc_in), R(u_dbg.N1567), CE(u_dbg.N1208)  : 7
  CLK(nt_osc_in), R(u_dbg.N681), CE(u_dbg._N37)    : 7
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.N1100)      : 8
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.N657)       : 8
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.N743)       : 8
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.N871)       : 8
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.N997)       : 8
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.u_uart.N375)      : 8
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_intc.N84)       : 8
  CLK(nt_osc_in), RS(rst_i_r), CE(u_soc.u_spi.N123)      : 8
      CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_spi.N123)   : 7
      CLK(nt_osc_in), S(rst_i_r), CE(u_soc.u_spi.N123)   : 1
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_spi.N47)  : 8
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_uart.N530)      : 8
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_uart.N66)       : 8
  CLK(nt_osc_in), R(u_dbg.N1567), CE(u_dbg.N1376)  : 8
  CLK(nt_osc_in), R(u_soc.u_uart.N486), CE(u_soc.u_uart.N477)  : 8
  CLK(nt_osc_in), R(u_soc.u_uart.N522), CE(u_soc.u_uart.N517)  : 8
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_spi.N168)       : 11
  CLK(nt_osc_in), RS(rst_i_r), CE(u_dbg.N1951)           : 12
      CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.N1951)  : 11
      CLK(nt_osc_in), S(rst_i_r), CE(u_dbg.N1951)  : 1
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N292)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N304)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N309)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N312)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N315)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N318)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N321)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N324)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N327)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N330)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N333)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N336)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N339)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N342)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N345)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N348)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N351)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N354)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N357)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N360)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N363)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N366)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N369)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N372)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N375)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N378)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N381)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N384)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N387)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N390)  : 32
  CLK(nt_osc_in), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N393)  : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_dbg.gpio_wr_q)  : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_dist.N104)      : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_gpio.N117)      : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_gpio.N16)       : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_gpio.N211)      : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_gpio.N47)       : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_gpio.N73)       : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_gpio.N84)       : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_timer.N259)     : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_timer.N264)     : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_timer.N31)      : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_timer.N62)      : 32
  CLK(nt_osc_in), R(rst_i_r), CE(u_soc.u_timer.N99)      : 32


Number of DFF:CE Signals : 145
  riscv_tcm_top.u_axi.u_req.N1(from GTP_LUT5:Z)    : 2
  riscv_tcm_top.u_axi.u_req.N58(from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_axi.u_resp.N58(from GTP_LUT5:Z)  : 2
  riscv_tcm_top.u_core.branch_csr_request_w(from GTP_DFF_C:Q)  : 2
  riscv_tcm_top.u_core.squash_decode_w(from GTP_LUT2:Z)  : 2
  riscv_tcm_top.u_core.u_csr.u_csrfile.N829(from GTP_LUT4:Z)   : 2
  riscv_tcm_top.u_core.u_div.N186[31](from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64(from GTP_LUT5:Z)      : 2
  riscv_tcm_top.u_tcm.u_conv.u_requests.N3(from GTP_LUT3:Z)    : 2
  riscv_tcm_top.u_tcm.u_conv.u_response.N3(from GTP_LUT4:Z)    : 2
  u_dbg.N686(from GTP_LUT5:Z)                      : 2
  u_soc.u_spi.u_rx_fifo.N13(from GTP_LUT3:Z)       : 2
  u_soc.u_spi.u_rx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_spi.u_tx_fifo.N13(from GTP_LUT4:Z)       : 2
  u_soc.u_spi.u_tx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_timer.N15(from GTP_LUT3:Z)               : 2
  u_soc.u_timer.N46(from GTP_LUT5:Z)               : 2
  riscv_tcm_top.u_core.u_fetch.N17(from GTP_LUT5:Z)      : 3
  riscv_tcm_top.u_tcm.u_conv.u_requests.N56(from GTP_LUT2:Z)   : 3
  riscv_tcm_top.u_tcm.u_conv.u_response.N56(from GTP_LUT5:Z)   : 3
  u_dbg.u_fifo_tx.N3(from GTP_LUT5:Z)              : 3
  u_dbg.u_uart.N374(from GTP_LUT5:Z)               : 3
  u_soc.u_spi.u_rx_fifo.N69(from GTP_LUT5:Z)       : 3
  u_soc.u_spi.u_tx_fifo.N69(from GTP_LUT5:Z)       : 3
  ~u_soc.u_dist.read_pending_q(from GTP_INV:Z)     : 3
  ~u_soc.u_dist.write_pending_q(from GTP_INV:Z)    : 3
  riscv_tcm_top.u_core.u_mmu.N12(from GTP_LUT4:Z)  : 4
  riscv_tcm_top.u_core.u_mmu.N370(from GTP_LUT4:Z)       : 4
  riscv_tcm_top.u_tcm.u_conv.u_requests.N10(from GTP_LUT5M:Z)  : 4
  u_dbg.N713(from GTP_LUT3:Z)                      : 4
  u_dbg._N51(from GTP_LUT4:Z)                      : 4
  u_dbg._N59(from GTP_LUT2:Z)                      : 4
  u_dbg.u_fifo_tx.N57(from GTP_LUT5:Z)             : 4
  u_dbg.u_uart.N137(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N199(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N493(from GTP_LUT3:Z)               : 4
  ~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff(from GTP_INV:Z)  : 4
  riscv_tcm_top._N17124(from GTP_LUT2:Z)           : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N797(from GTP_LUT5:Z)   : 5
  riscv_tcm_top.u_dmux.N72(from GTP_LUT5M:Z)       : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N822(from GTP_LUT5:Z)   : 6
  u_soc.u_spi.N703(from GTP_LUT2:Z)                : 6
  u_dbg.N1208(from GTP_LUT4:Z)                     : 7
  u_dbg._N37(from GTP_LUT5:Z)                      : 7
  u_dbg.u_fifo_rx.N57(from GTP_LUT5:Z)             : 7
  u_soc.u_intc.N308(from GTP_LUT3:Z)               : 7
  u_soc.u_spi.N744(from GTP_LUT2:Z)                : 7
  u_dbg.N1100(from GTP_LUT5:Z)                     : 8
  u_dbg.N1376(from GTP_LUT4:Z)                     : 8
  u_dbg.N657(from GTP_LUT5:Z)                      : 8
  u_dbg.N743(from GTP_LUT5:Z)                      : 8
  u_dbg.N871(from GTP_LUT5:Z)                      : 8
  u_dbg.N997(from GTP_LUT5:Z)                      : 8
  u_dbg.u_uart.N375(from GTP_LUT2:Z)               : 8
  u_soc.u_intc.N84(from GTP_LUT2:Z)                : 8
  u_soc.u_spi.N123(from GTP_LUT5:Z)                : 8
  u_soc.u_spi.N47(from GTP_LUT5:Z)                 : 8
  u_soc.u_uart.N477(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N517(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N530(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N66(from GTP_LUT2:Z)                : 8
  riscv_tcm_top.u_axi.u_resp.N62(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_axi.u_resp.N65(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_tcm.N34(from GTP_LUT4:Z)         : 11
  u_soc.u_spi.N168(from GTP_LUT2:Z)                : 11
  u_dbg.N1951(from GTP_LUT5:Z)                     : 12
  riscv_tcm_top.u_core.u_mmu.N62(from GTP_LUT3:Z)  : 21
  riscv_tcm_top.u_tcm.u_conv.N232(from GTP_LUT4:Z)       : 22
  riscv_tcm_top.u_core.u_mmu.N363(from GTP_LUT5:Z)       : 24
  riscv_tcm_top.u_core.u_fetch.N6(from GTP_LUT5:Z)       : 30
  riscv_tcm_top.u_core.u_mmu.N413(from GTP_LUT4:Z)       : 30
  riscv_tcm_top.u_core.u_fetch.N78(from GTP_LUT5:Z)      : 31
  riscv_tcm_top.u_core.u_fetch.N85(from GTP_LUT4:Z)      : 31
  riscv_tcm_top.u_core.u_csr.N341(from GTP_LUT2:Z)       : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N622(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N757(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N763(from GTP_LUT3:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N768(from GTP_LUT3:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N779(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N809(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N815(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N835(from GTP_LUT3:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N840(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N861(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N867(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_div.div_complete_w(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N292(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N304(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N309(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N312(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N315(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N318(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N321(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N324(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N327(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N330(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N333(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N336(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N339(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N342(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N345(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N348(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N351(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N354(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N357(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N360(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N363(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N366(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N369(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N372(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N375(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N378(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N381(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N384(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N387(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N390(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N393(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_mmu.N21(from GTP_LUT3:Z)  : 32
  u_dbg.gpio_wr_q(from GTP_DFF_R:Q)                : 32
  u_soc.u_dist.N104(from GTP_LUT4:Z)               : 32
  u_soc.u_gpio.N117(from GTP_LUT2:Z)               : 32
  u_soc.u_gpio.N16(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N211(from GTP_LUT3:Z)               : 32
  u_soc.u_gpio.N47(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N73(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N84(from GTP_LUT4:Z)                : 32
  u_soc.u_timer.N259(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N264(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N31(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N62(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N99(from GTP_LUT2:Z)               : 32
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 32
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_mmu.N163(from GTP_LUT2:Z)       : 42
  riscv_tcm_top.u_core.u_mmu.N197(from GTP_LUT2:Z)       : 44
  riscv_tcm_top.u_core.u_div.N182(from GTP_LUT4:Z)       : 64
  riscv_tcm_top.u_axi.u_req.N62(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_axi.u_req.N65(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_core.u_decode.N28(from GTP_LUT3:Z)     : 67
  riscv_tcm_top.u_core.mul_opcode_valid_w(from GTP_LUT5:Z)     : 69
  riscv_tcm_top.u_core.u_lsu.N521(from GTP_LUT4:Z)       : 78
  riscv_tcm_top.u_core.u_div.N185(from GTP_LUT3:Z)       : 95
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 99
  riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369(from GTP_LUT5:Z)     : 310

Number of DFF:CLK Signals : 1
  nt_osc_in(from GTP_INBUF:O)                      : 4244

Number of DFF:CP Signals : 2
  rst_i_r(from GTP_LUT1:Z)                         : 90
  rst_cpu_w(from GTP_LUT1:Z)                       : 1892

Number of DFF:RS Signals : 15
  u_dbg.N1762(from GTP_LUT5:Z)                     : 4
  u_dbg.N709(from GTP_LUT5:Z)                      : 4
  u_soc.u_uart.N502(from GTP_LUT5:Z)               : 4
  _N17182(from GTP_LUT2:Z)                         : 6
  _N17214(from GTP_LUT5:Z)                         : 7
  u_dbg.N681(from GTP_LUT4:Z)                      : 7
  u_soc.u_intc._N26(from GTP_LUT4:Z)               : 7
  u_soc.u_spi.u_rx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_spi.u_tx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_uart.N486(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N522(from GTP_LUT5:Z)               : 8
  u_dbg.N1567(from GTP_LUT2:Z)                     : 15
  u_soc.u_spi._N8(from GTP_LUT5:Z)                 : 32
  rst_i_r(from GTP_LUT1:Z)                         : 960
  rst_cpu_w(from GTP_LUT1:Z)                       : 992

Design 'soc_tcm' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to soc_tcm_syn.vm
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.lsu_in_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.lsu_in_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared              4115           0  {osc_in}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk                     20.000 MHz      54.831 MHz         50.000         18.238         31.762
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk                osc_clk                     31.762       0.000              0           8979
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk                osc_clk                      0.285       0.000              0           8979
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk                                            22.999       0.000              0           4115
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_soc/u_dist/read_sel_q[1]/CLK (GTP_DFF_RE)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[25]/D (GTP_DFF_CE)
Path Group  : osc_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=4115)     2.555       3.766         nt_osc_in        
                                                                           r       u_soc/u_dist/read_sel_q[1]/CLK (GTP_DFF_RE)

                                   tco                   0.325       4.091 r       u_soc/u_dist/read_sel_q[1]/Q (GTP_DFF_RE)
                                   net (fanout=79)       0.936       5.027         u_soc/u_dist/read_sel_q [1]
                                                                                   u_soc/u_dist/N77_6/I1 (GTP_LUT5M)
                                   td                    0.282       5.309 r       u_soc/u_dist/N77_6/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.309         u_soc/u_dist/_N2462
                                                                                   u_soc/u_dist/N77_7/I0 (GTP_MUX2LUT6)
                                   td                    0.002       5.311 r       u_soc/u_dist/N77_7/Z (GTP_MUX2LUT6)
                                   net (fanout=9)        0.594       5.905         axi_cfg_rvalid_w 
                                                                                   riscv_tcm_top/u_dmux/N33/I3 (GTP_LUT4)
                                   td                    0.174       6.079 f       riscv_tcm_top/u_dmux/N33/Z (GTP_LUT4)
                                   net (fanout=8)        0.582       6.661         riscv_tcm_top/dport_ack_w
                                                                                   riscv_tcm_top/u_core/u_mmu/N264_2/I3 (GTP_LUT4)
                                   td                    0.174       6.835 f       riscv_tcm_top/u_core/u_mmu/N264_2/Z (GTP_LUT4)
                                   net (fanout=85)       0.960       7.795         riscv_tcm_top/u_core/mmu_lsu_ack_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N356_0/I3 (GTP_LUT4)
                                   td                    0.174       7.969 f       riscv_tcm_top/u_core/u_lsu/N356_0/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       8.503         riscv_tcm_top/u_core/mmu_lsu_wr_w [0]
                                                                                   riscv_tcm_top/u_core/u_mmu/N20_2/I0 (GTP_LUT4)
                                   td                    0.206       8.709 f       riscv_tcm_top/u_core/u_mmu/N20_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.079         riscv_tcm_top/u_core/u_mmu/_N20346
                                                                                   riscv_tcm_top/u_core/u_mmu/N20_4/I4 (GTP_LUT5)
                                   td                    0.174       9.253 f       riscv_tcm_top/u_core/u_mmu/N20_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       9.694         riscv_tcm_top/u_core/u_mmu/N20
                                                                                   riscv_tcm_top/u_core/u_mmu/N21/I2 (GTP_LUT3)
                                   td                    0.174       9.868 f       riscv_tcm_top/u_core/u_mmu/N21/Z (GTP_LUT3)
                                   net (fanout=81)       0.944      10.812         riscv_tcm_top/u_core/u_mmu/N21
                                                                                   riscv_tcm_top/u_core/u_mmu/N22[26]/I2 (GTP_LUT3)
                                   td                    0.174      10.986 f       riscv_tcm_top/u_core/u_mmu/N22[26]/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      11.468         riscv_tcm_top/u_core/u_mmu/genblk1.lsu_addr_w [26]
                                                                                   riscv_tcm_top/u_core/u_mmu/N313[26]/I4 (GTP_LUT5)
                                   td                    0.174      11.642 f       riscv_tcm_top/u_core/u_mmu/N313[26]/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      12.124         riscv_tcm_top/dport_addr_w [26]
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_11/I2 (GTP_LUT4)
                                   td                    0.240      12.364 f       riscv_tcm_top/u_dmux/N4_mux15_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      12.734         riscv_tcm_top/u_dmux/_N19515
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_14/I4 (GTP_LUT5)
                                   td                    0.174      12.908 f       riscv_tcm_top/u_dmux/N4_mux15_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      13.278         riscv_tcm_top/u_dmux/_N19518
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_16/I0 (GTP_LUT2)
                                   td                    0.195      13.473 f       riscv_tcm_top/u_dmux/N4_mux15_16/Z (GTP_LUT2)
                                   net (fanout=7)        0.568      14.041         riscv_tcm_top/_N1027
                                                                                   riscv_tcm_top/u_dmux/N31/I4 (GTP_LUT5)
                                   td                    0.174      14.215 f       riscv_tcm_top/u_dmux/N31/Z (GTP_LUT5)
                                   net (fanout=6)        0.553      14.768         riscv_tcm_top/dport_accept_w
                                                                                   riscv_tcm_top/u_core/u_mmu/N274_1_3/I4 (GTP_LUT5)
                                   td                    0.174      14.942 f       riscv_tcm_top/u_core/u_mmu/N274_1_3/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      15.453         riscv_tcm_top/u_core/mmu_lsu_accept_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N367_4/I3 (GTP_LUT4)
                                   td                    0.174      15.627 f       riscv_tcm_top/u_core/u_lsu/N367_4/Z (GTP_LUT4)
                                   net (fanout=10)       0.605      16.232         riscv_tcm_top/u_core/lsu_stall_w
                                                                                   riscv_tcm_top/u_core/u_issue/N6_4/I4 (GTP_LUT5)
                                   td                    0.174      16.406 f       riscv_tcm_top/u_core/u_issue/N6_4/Z (GTP_LUT5)
                                   net (fanout=72)       0.908      17.314         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      17.488 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      18.236         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      18.464 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.464         riscv_tcm_top/u_core/u_lsu/_N915
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      18.680 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      19.460         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      19.634 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.116         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      20.290 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.050         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[25]/I1 (GTP_LUT5M)
                                   td                    0.282      21.332 r       riscv_tcm_top/u_core/u_lsu/N235[25]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      21.702         riscv_tcm_top/u_core/u_lsu/N235 [25]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[25]/ID (GTP_LUT5M)
                                   td                    0.235      21.937 f       riscv_tcm_top/u_core/u_lsu/N527[25]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      21.937         riscv_tcm_top/u_core/u_lsu/N527 [25]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[25]/D (GTP_DFF_CE)

 Data arrival time                                                  21.937         Logic Levels: 24 
                                                                                   Logic: 4.821ns(26.531%), Route: 13.350ns(73.469%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                            50.000      50.000 r                        
 osc_in                                                  0.000      50.000 r       osc_in (port)    
                                   net (fanout=1)        0.000      50.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=4115)     2.555      53.766         nt_osc_in        
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[25]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      53.766                          
 clock uncertainty                                      -0.050      53.716                          

 Setup time                                             -0.017      53.699                          

 Data required time                                                 53.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.699                          
 Data arrival time                                                 -21.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        31.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_dist/read_sel_q[1]/CLK (GTP_DFF_RE)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[24]/D (GTP_DFF_CE)
Path Group  : osc_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=4115)     2.555       3.766         nt_osc_in        
                                                                           r       u_soc/u_dist/read_sel_q[1]/CLK (GTP_DFF_RE)

                                   tco                   0.325       4.091 r       u_soc/u_dist/read_sel_q[1]/Q (GTP_DFF_RE)
                                   net (fanout=79)       0.936       5.027         u_soc/u_dist/read_sel_q [1]
                                                                                   u_soc/u_dist/N77_6/I1 (GTP_LUT5M)
                                   td                    0.282       5.309 r       u_soc/u_dist/N77_6/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.309         u_soc/u_dist/_N2462
                                                                                   u_soc/u_dist/N77_7/I0 (GTP_MUX2LUT6)
                                   td                    0.002       5.311 r       u_soc/u_dist/N77_7/Z (GTP_MUX2LUT6)
                                   net (fanout=9)        0.594       5.905         axi_cfg_rvalid_w 
                                                                                   riscv_tcm_top/u_dmux/N33/I3 (GTP_LUT4)
                                   td                    0.174       6.079 f       riscv_tcm_top/u_dmux/N33/Z (GTP_LUT4)
                                   net (fanout=8)        0.582       6.661         riscv_tcm_top/dport_ack_w
                                                                                   riscv_tcm_top/u_core/u_mmu/N264_2/I3 (GTP_LUT4)
                                   td                    0.174       6.835 f       riscv_tcm_top/u_core/u_mmu/N264_2/Z (GTP_LUT4)
                                   net (fanout=85)       0.960       7.795         riscv_tcm_top/u_core/mmu_lsu_ack_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N356_0/I3 (GTP_LUT4)
                                   td                    0.174       7.969 f       riscv_tcm_top/u_core/u_lsu/N356_0/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       8.503         riscv_tcm_top/u_core/mmu_lsu_wr_w [0]
                                                                                   riscv_tcm_top/u_core/u_mmu/N20_2/I0 (GTP_LUT4)
                                   td                    0.206       8.709 f       riscv_tcm_top/u_core/u_mmu/N20_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.079         riscv_tcm_top/u_core/u_mmu/_N20346
                                                                                   riscv_tcm_top/u_core/u_mmu/N20_4/I4 (GTP_LUT5)
                                   td                    0.174       9.253 f       riscv_tcm_top/u_core/u_mmu/N20_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       9.694         riscv_tcm_top/u_core/u_mmu/N20
                                                                                   riscv_tcm_top/u_core/u_mmu/N21/I2 (GTP_LUT3)
                                   td                    0.174       9.868 f       riscv_tcm_top/u_core/u_mmu/N21/Z (GTP_LUT3)
                                   net (fanout=81)       0.944      10.812         riscv_tcm_top/u_core/u_mmu/N21
                                                                                   riscv_tcm_top/u_core/u_mmu/N22[26]/I2 (GTP_LUT3)
                                   td                    0.174      10.986 f       riscv_tcm_top/u_core/u_mmu/N22[26]/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      11.468         riscv_tcm_top/u_core/u_mmu/genblk1.lsu_addr_w [26]
                                                                                   riscv_tcm_top/u_core/u_mmu/N313[26]/I4 (GTP_LUT5)
                                   td                    0.174      11.642 f       riscv_tcm_top/u_core/u_mmu/N313[26]/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      12.124         riscv_tcm_top/dport_addr_w [26]
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_11/I2 (GTP_LUT4)
                                   td                    0.240      12.364 f       riscv_tcm_top/u_dmux/N4_mux15_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      12.734         riscv_tcm_top/u_dmux/_N19515
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_14/I4 (GTP_LUT5)
                                   td                    0.174      12.908 f       riscv_tcm_top/u_dmux/N4_mux15_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      13.278         riscv_tcm_top/u_dmux/_N19518
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_16/I0 (GTP_LUT2)
                                   td                    0.195      13.473 f       riscv_tcm_top/u_dmux/N4_mux15_16/Z (GTP_LUT2)
                                   net (fanout=7)        0.568      14.041         riscv_tcm_top/_N1027
                                                                                   riscv_tcm_top/u_dmux/N31/I4 (GTP_LUT5)
                                   td                    0.174      14.215 f       riscv_tcm_top/u_dmux/N31/Z (GTP_LUT5)
                                   net (fanout=6)        0.553      14.768         riscv_tcm_top/dport_accept_w
                                                                                   riscv_tcm_top/u_core/u_mmu/N274_1_3/I4 (GTP_LUT5)
                                   td                    0.174      14.942 f       riscv_tcm_top/u_core/u_mmu/N274_1_3/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      15.453         riscv_tcm_top/u_core/mmu_lsu_accept_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N367_4/I3 (GTP_LUT4)
                                   td                    0.174      15.627 f       riscv_tcm_top/u_core/u_lsu/N367_4/Z (GTP_LUT4)
                                   net (fanout=10)       0.605      16.232         riscv_tcm_top/u_core/lsu_stall_w
                                                                                   riscv_tcm_top/u_core/u_issue/N6_4/I4 (GTP_LUT5)
                                   td                    0.174      16.406 f       riscv_tcm_top/u_core/u_issue/N6_4/Z (GTP_LUT5)
                                   net (fanout=72)       0.908      17.314         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      17.488 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      18.236         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      18.464 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.464         riscv_tcm_top/u_core/u_lsu/_N915
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      18.680 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      19.460         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      19.634 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.116         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      20.290 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.050         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[24]/I1 (GTP_LUT5M)
                                   td                    0.282      21.332 r       riscv_tcm_top/u_core/u_lsu/N235[24]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      21.702         riscv_tcm_top/u_core/u_lsu/N235 [24]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[24]/ID (GTP_LUT5M)
                                   td                    0.235      21.937 f       riscv_tcm_top/u_core/u_lsu/N527[24]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      21.937         riscv_tcm_top/u_core/u_lsu/N527 [24]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[24]/D (GTP_DFF_CE)

 Data arrival time                                                  21.937         Logic Levels: 24 
                                                                                   Logic: 4.821ns(26.531%), Route: 13.350ns(73.469%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                            50.000      50.000 r                        
 osc_in                                                  0.000      50.000 r       osc_in (port)    
                                   net (fanout=1)        0.000      50.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=4115)     2.555      53.766         nt_osc_in        
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[24]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      53.766                          
 clock uncertainty                                      -0.050      53.716                          

 Setup time                                             -0.017      53.699                          

 Data required time                                                 53.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.699                          
 Data arrival time                                                 -21.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        31.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_dist/read_sel_q[1]/CLK (GTP_DFF_RE)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/D (GTP_DFF_CE)
Path Group  : osc_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=4115)     2.555       3.766         nt_osc_in        
                                                                           r       u_soc/u_dist/read_sel_q[1]/CLK (GTP_DFF_RE)

                                   tco                   0.325       4.091 r       u_soc/u_dist/read_sel_q[1]/Q (GTP_DFF_RE)
                                   net (fanout=79)       0.936       5.027         u_soc/u_dist/read_sel_q [1]
                                                                                   u_soc/u_dist/N77_6/I1 (GTP_LUT5M)
                                   td                    0.282       5.309 r       u_soc/u_dist/N77_6/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.309         u_soc/u_dist/_N2462
                                                                                   u_soc/u_dist/N77_7/I0 (GTP_MUX2LUT6)
                                   td                    0.002       5.311 r       u_soc/u_dist/N77_7/Z (GTP_MUX2LUT6)
                                   net (fanout=9)        0.594       5.905         axi_cfg_rvalid_w 
                                                                                   riscv_tcm_top/u_dmux/N33/I3 (GTP_LUT4)
                                   td                    0.174       6.079 f       riscv_tcm_top/u_dmux/N33/Z (GTP_LUT4)
                                   net (fanout=8)        0.582       6.661         riscv_tcm_top/dport_ack_w
                                                                                   riscv_tcm_top/u_core/u_mmu/N264_2/I3 (GTP_LUT4)
                                   td                    0.174       6.835 f       riscv_tcm_top/u_core/u_mmu/N264_2/Z (GTP_LUT4)
                                   net (fanout=85)       0.960       7.795         riscv_tcm_top/u_core/mmu_lsu_ack_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N356_0/I3 (GTP_LUT4)
                                   td                    0.174       7.969 f       riscv_tcm_top/u_core/u_lsu/N356_0/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       8.503         riscv_tcm_top/u_core/mmu_lsu_wr_w [0]
                                                                                   riscv_tcm_top/u_core/u_mmu/N20_2/I0 (GTP_LUT4)
                                   td                    0.206       8.709 f       riscv_tcm_top/u_core/u_mmu/N20_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.079         riscv_tcm_top/u_core/u_mmu/_N20346
                                                                                   riscv_tcm_top/u_core/u_mmu/N20_4/I4 (GTP_LUT5)
                                   td                    0.174       9.253 f       riscv_tcm_top/u_core/u_mmu/N20_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.441       9.694         riscv_tcm_top/u_core/u_mmu/N20
                                                                                   riscv_tcm_top/u_core/u_mmu/N21/I2 (GTP_LUT3)
                                   td                    0.174       9.868 f       riscv_tcm_top/u_core/u_mmu/N21/Z (GTP_LUT3)
                                   net (fanout=81)       0.944      10.812         riscv_tcm_top/u_core/u_mmu/N21
                                                                                   riscv_tcm_top/u_core/u_mmu/N22[26]/I2 (GTP_LUT3)
                                   td                    0.174      10.986 f       riscv_tcm_top/u_core/u_mmu/N22[26]/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      11.468         riscv_tcm_top/u_core/u_mmu/genblk1.lsu_addr_w [26]
                                                                                   riscv_tcm_top/u_core/u_mmu/N313[26]/I4 (GTP_LUT5)
                                   td                    0.174      11.642 f       riscv_tcm_top/u_core/u_mmu/N313[26]/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      12.124         riscv_tcm_top/dport_addr_w [26]
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_11/I2 (GTP_LUT4)
                                   td                    0.240      12.364 f       riscv_tcm_top/u_dmux/N4_mux15_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      12.734         riscv_tcm_top/u_dmux/_N19515
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_14/I4 (GTP_LUT5)
                                   td                    0.174      12.908 f       riscv_tcm_top/u_dmux/N4_mux15_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      13.278         riscv_tcm_top/u_dmux/_N19518
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_16/I0 (GTP_LUT2)
                                   td                    0.195      13.473 f       riscv_tcm_top/u_dmux/N4_mux15_16/Z (GTP_LUT2)
                                   net (fanout=7)        0.568      14.041         riscv_tcm_top/_N1027
                                                                                   riscv_tcm_top/u_dmux/N31/I4 (GTP_LUT5)
                                   td                    0.174      14.215 f       riscv_tcm_top/u_dmux/N31/Z (GTP_LUT5)
                                   net (fanout=6)        0.553      14.768         riscv_tcm_top/dport_accept_w
                                                                                   riscv_tcm_top/u_core/u_mmu/N274_1_3/I4 (GTP_LUT5)
                                   td                    0.174      14.942 f       riscv_tcm_top/u_core/u_mmu/N274_1_3/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      15.453         riscv_tcm_top/u_core/mmu_lsu_accept_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N367_4/I3 (GTP_LUT4)
                                   td                    0.174      15.627 f       riscv_tcm_top/u_core/u_lsu/N367_4/Z (GTP_LUT4)
                                   net (fanout=10)       0.605      16.232         riscv_tcm_top/u_core/lsu_stall_w
                                                                                   riscv_tcm_top/u_core/u_issue/N6_4/I4 (GTP_LUT5)
                                   td                    0.174      16.406 f       riscv_tcm_top/u_core/u_issue/N6_4/Z (GTP_LUT5)
                                   net (fanout=72)       0.908      17.314         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      17.488 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      18.236         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      18.464 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.464         riscv_tcm_top/u_core/u_lsu/_N915
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      18.680 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      19.460         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      19.634 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.116         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      20.290 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.050         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[28]/I1 (GTP_LUT5M)
                                   td                    0.282      21.332 r       riscv_tcm_top/u_core/u_lsu/N235[28]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      21.702         riscv_tcm_top/u_core/u_lsu/N235 [28]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[28]/ID (GTP_LUT5M)
                                   td                    0.235      21.937 f       riscv_tcm_top/u_core/u_lsu/N527[28]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      21.937         riscv_tcm_top/u_core/u_lsu/N527 [28]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/D (GTP_DFF_CE)

 Data arrival time                                                  21.937         Logic Levels: 24 
                                                                                   Logic: 4.821ns(26.531%), Route: 13.350ns(73.469%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                            50.000      50.000 r                        
 osc_in                                                  0.000      50.000 r       osc_in (port)    
                                   net (fanout=1)        0.000      50.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=4115)     2.555      53.766         nt_osc_in        
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      53.766                          
 clock uncertainty                                      -0.050      53.716                          

 Setup time                                             -0.017      53.699                          

 Data required time                                                 53.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.699                          
 Data arrival time                                                 -21.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        31.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[7]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_7/DI (GTP_RAM16X1DP)
Path Group  : osc_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=4115)     2.555       3.766         nt_osc_in        
                                                                           r       u_soc/u_spi/wr_data_q[7]/CLK (GTP_DFF_R)

                                   tco                   0.317       4.083 f       u_soc/u_spi/wr_data_q[7]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       4.453         u_soc/u_spi/wr_data_q [7]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_7/DI (GTP_RAM16X1DP)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=4115)     2.555       3.766         nt_osc_in        
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_7/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.402       4.168                          

 Data required time                                                  4.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.168                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[6]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_6/DI (GTP_RAM16X1DP)
Path Group  : osc_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=4115)     2.555       3.766         nt_osc_in        
                                                                           r       u_soc/u_spi/wr_data_q[6]/CLK (GTP_DFF_R)

                                   tco                   0.317       4.083 f       u_soc/u_spi/wr_data_q[6]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       4.453         u_soc/u_spi/wr_data_q [6]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_6/DI (GTP_RAM16X1DP)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=4115)     2.555       3.766         nt_osc_in        
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_6/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.402       4.168                          

 Data required time                                                  4.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.168                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[5]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_5/DI (GTP_RAM16X1DP)
Path Group  : osc_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=4115)     2.555       3.766         nt_osc_in        
                                                                           r       u_soc/u_spi/wr_data_q[5]/CLK (GTP_DFF_R)

                                   tco                   0.317       4.083 f       u_soc/u_spi/wr_data_q[5]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       4.453         u_soc/u_spi/wr_data_q [5]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_5/DI (GTP_RAM16X1DP)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=4115)     2.555       3.766         nt_osc_in        
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_5/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.402       4.168                          

 Data required time                                                  4.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.168                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_6/WE (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_i                                                   0.000       0.000 f       rst_i (port)     
                                   net (fanout=1)        0.000       0.000         rst_i            
                                                                                   rst_i_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.253         nt_rst_i         
                                                                                   N0/I0 (GTP_LUT1) 
                                   td                    0.174       2.427 f       N0/Z (GTP_LUT1)  
                                   net (fanout=1057)     3.041       5.468         rst_i_r          
                                                                                   u_soc/u_spi/N757_1/I1 (GTP_LUT3)
                                   td                    0.282       5.750 r       u_soc/u_spi/N757_1/Z (GTP_LUT3)
                                   net (fanout=11)       0.615       6.365         _N17070          
                                                                                   u_soc/u_spi/u_tx_fifo/N62/I1 (GTP_LUT2)
                                   td                    0.174       6.539 f       u_soc/u_spi/u_tx_fifo/N62/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       6.909         u_soc/u_spi/u_tx_fifo/N62
                                                                                   u_soc/u_spi/u_tx_fifo/N63/I4 (GTP_LUT5)
                                   td                    0.174       7.083 f       u_soc/u_spi/u_tx_fifo/N63/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       7.665         u_soc/u_spi/u_tx_fifo/N63
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_6/WE (GTP_RAM16X1DP)

 Data arrival time                                                   7.665         Logic Levels: 5  
                                                                                   Logic: 2.116ns(27.606%), Route: 5.549ns(72.394%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_1/WE (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_i                                                   0.000       0.000 f       rst_i (port)     
                                   net (fanout=1)        0.000       0.000         rst_i            
                                                                                   rst_i_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.253         nt_rst_i         
                                                                                   N0/I0 (GTP_LUT1) 
                                   td                    0.174       2.427 f       N0/Z (GTP_LUT1)  
                                   net (fanout=1057)     3.041       5.468         rst_i_r          
                                                                                   u_soc/u_spi/N757_1/I1 (GTP_LUT3)
                                   td                    0.282       5.750 r       u_soc/u_spi/N757_1/Z (GTP_LUT3)
                                   net (fanout=11)       0.615       6.365         _N17070          
                                                                                   u_soc/u_spi/u_tx_fifo/N62/I1 (GTP_LUT2)
                                   td                    0.174       6.539 f       u_soc/u_spi/u_tx_fifo/N62/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       6.909         u_soc/u_spi/u_tx_fifo/N62
                                                                                   u_soc/u_spi/u_tx_fifo/N63/I4 (GTP_LUT5)
                                   td                    0.174       7.083 f       u_soc/u_spi/u_tx_fifo/N63/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       7.665         u_soc/u_spi/u_tx_fifo/N63
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_1/WE (GTP_RAM16X1DP)

 Data arrival time                                                   7.665         Logic Levels: 5  
                                                                                   Logic: 2.116ns(27.606%), Route: 5.549ns(72.394%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_2/WE (GTP_RAM16X1DP)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_i                                                   0.000       0.000 f       rst_i (port)     
                                   net (fanout=1)        0.000       0.000         rst_i            
                                                                                   rst_i_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rst_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.253         nt_rst_i         
                                                                                   N0/I0 (GTP_LUT1) 
                                   td                    0.174       2.427 f       N0/Z (GTP_LUT1)  
                                   net (fanout=1057)     3.041       5.468         rst_i_r          
                                                                                   u_soc/u_spi/N757_1/I1 (GTP_LUT3)
                                   td                    0.282       5.750 r       u_soc/u_spi/N757_1/Z (GTP_LUT3)
                                   net (fanout=11)       0.615       6.365         _N17070          
                                                                                   u_soc/u_spi/u_tx_fifo/N62/I1 (GTP_LUT2)
                                   td                    0.174       6.539 f       u_soc/u_spi/u_tx_fifo/N62/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       6.909         u_soc/u_spi/u_tx_fifo/N62
                                                                                   u_soc/u_spi/u_tx_fifo/N63/I4 (GTP_LUT5)
                                   td                    0.174       7.083 f       u_soc/u_spi/u_tx_fifo/N63/Z (GTP_LUT5)
                                   net (fanout=8)        0.582       7.665         u_soc/u_spi/u_tx_fifo/N63
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_2/WE (GTP_RAM16X1DP)

 Data arrival time                                                   7.665         Logic Levels: 5  
                                                                                   Logic: 2.116ns(27.606%), Route: 5.549ns(72.394%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_i                                               0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.000       0.000         uart_rx_i        
                                                                                   uart_rx_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_i     
                                                                           r       u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : led_0_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_i                                                   0.000       0.000 r       rst_i (port)     
                                   net (fanout=1)        0.000       0.000         rst_i            
                                                                                   rst_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_i         
                                                                                   led_0_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_0_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_0_o          
 led_0_o                                                                   r       led_0_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : led_1_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_cpu_i                                               0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_cpu_i        
                                                                                   rst_cpu_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_cpu_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_cpu_i     
                                                                                   led_1_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_1_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_1_o          
 led_1_o                                                                   r       led_1_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 65.000 sec
Action synthesize: CPU time elapsed is 53.953 sec
Current time: Thu Nov 10 10:18:11 2022
Action synthesize: Peak memory pool usage is 404,201,472 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Nov 10 10:18:13 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'soc_tcm'
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.lsu_in_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.lsu_in_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_osc_in in design, driver pin O(instance osc_in_ibuf) -> load pin CLK(instance riscv_tcm_top/u_axi/awvalid_inhibit_q).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.687500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 3985     | 26304         | 16                  
| LUT                   | 6501     | 17536         | 38                  
| Distributed RAM       | 66       | 4440          | 2                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 32       | 48            | 67                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 10       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'soc_tcm' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 11.000 sec
Action dev_map: CPU time elapsed is 7.016 sec
Current time: Thu Nov 10 10:18:23 2022
Action dev_map: Peak memory pool usage is 245,903,360 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Nov 10 10:18:23 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 9)] Object 'dbg_txd_i' is dangling, which has no connection. it will be ignored.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 13)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 18.61 sec.
Run super clustering :
	Initial slack 16550.
	12 iterations finished.
	Final slack 30352.
Super clustering done.
Design Utilization : 38%.
Global placement takes 18.53 sec.
Wirelength after global placement is 104342.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dbg_rxd_o_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst led_0_o_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst led_1_o_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst led_2_o_obuf/opit_1 on IOL_151_102.
Placed fixed group with base inst led_3_o_obuf/opit_1 on IOL_151_101.
Placed fixed group with base inst osc_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst rst_cpu_i_ibuf/opit_1 on IOL_151_161.
Placed fixed group with base inst rst_i_ibuf/opit_1 on IOL_151_46.
Placed fixed group with base inst uart_rx_i_ibuf/opit_1 on IOL_151_333.
Placed fixed group with base inst uart_tx_o_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 114252.
Macro cell placement takes 0.14 sec.
Run super clustering :
	Initial slack 16550.
	18 iterations finished.
	Final slack 31986.
Super clustering done.
Design Utilization : 38%.
Wirelength after post global placement is 97853.
Post global placement takes 21.36 sec.
Wirelength after legalization is 103704.
Legalization takes 2.30 sec.
Worst slack before Replication Place is 30257.
Wirelength after replication placement is 103704.
Legalized cost 30257.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 103735.
Timing-driven detailed placement takes 13.25 sec.
Placement done.
Total placement takes 75.75 sec.
Finished placement. (CPU time elapsed 0h:01m:17s)

Routing started.
Building routing graph takes 1.66 sec.
Worst slack is 31462.
Processing design graph takes 1.06 sec.
Total memory for routing:
	52.413414 M.
Total nets for routing : 10661.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 108 nets, it takes 0.05 sec.
Unrouted nets 163 at the end of iteration 0.
Unrouted nets 74 at the end of iteration 1.
Unrouted nets 38 at the end of iteration 2.
Unrouted nets 21 at the end of iteration 3.
Unrouted nets 16 at the end of iteration 4.
Unrouted nets 9 at the end of iteration 5.
Unrouted nets 8 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 0 at the end of iteration 9.
Global Routing step 2 processed 324 nets, it takes 1.27 sec.
Unrouted nets 257 at the end of iteration 0.
Unrouted nets 157 at the end of iteration 1.
Unrouted nets 116 at the end of iteration 2.
Unrouted nets 90 at the end of iteration 3.
Unrouted nets 68 at the end of iteration 4.
Unrouted nets 45 at the end of iteration 5.
Unrouted nets 39 at the end of iteration 6.
Unrouted nets 41 at the end of iteration 7.
Unrouted nets 32 at the end of iteration 8.
Unrouted nets 22 at the end of iteration 9.
Unrouted nets 16 at the end of iteration 10.
Unrouted nets 5 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 9 at the end of iteration 13.
Unrouted nets 11 at the end of iteration 14.
Unrouted nets 8 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 0 at the end of iteration 18.
Global Routing step 3 processed 372 nets, it takes 6.73 sec.
Global routing takes 8.06 sec.
Total 13759 subnets.
    forward max bucket size 265 , backward 360.
        Unrouted nets 10011 at the end of iteration 0.
    route iteration 0, CPU time elapsed 4.625000 sec.
    forward max bucket size 628 , backward 499.
        Unrouted nets 8135 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.750000 sec.
    forward max bucket size 1073 , backward 709.
        Unrouted nets 6715 at the end of iteration 2.
    route iteration 2, CPU time elapsed 3.406250 sec.
    forward max bucket size 838 , backward 678.
        Unrouted nets 5659 at the end of iteration 3.
    route iteration 3, CPU time elapsed 3.937500 sec.
    forward max bucket size 1263 , backward 1166.
        Unrouted nets 4810 at the end of iteration 4.
    route iteration 4, CPU time elapsed 4.875000 sec.
    forward max bucket size 1984 , backward 1498.
        Unrouted nets 4269 at the end of iteration 5.
    route iteration 5, CPU time elapsed 4.828125 sec.
    forward max bucket size 1244 , backward 1160.
        Unrouted nets 4733 at the end of iteration 6.
    route iteration 6, CPU time elapsed 3.875000 sec.
    forward max bucket size 1649 , backward 782.
        Unrouted nets 4606 at the end of iteration 7.
    route iteration 7, CPU time elapsed 3.843750 sec.
    forward max bucket size 1405 , backward 1099.
        Unrouted nets 4274 at the end of iteration 8.
    route iteration 8, CPU time elapsed 3.531250 sec.
    forward max bucket size 1573 , backward 1370.
        Unrouted nets 3791 at the end of iteration 9.
    route iteration 9, CPU time elapsed 3.281250 sec.
    forward max bucket size 1732 , backward 1300.
        Unrouted nets 3316 at the end of iteration 10.
    route iteration 10, CPU time elapsed 2.921875 sec.
    forward max bucket size 854 , backward 667.
        Unrouted nets 2796 at the end of iteration 11.
    route iteration 11, CPU time elapsed 2.625000 sec.
    forward max bucket size 1135 , backward 1172.
        Unrouted nets 2493 at the end of iteration 12.
    route iteration 12, CPU time elapsed 2.156250 sec.
    forward max bucket size 703 , backward 522.
        Unrouted nets 2154 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.890625 sec.
    forward max bucket size 1011 , backward 796.
        Unrouted nets 1891 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.765625 sec.
    forward max bucket size 699 , backward 656.
        Unrouted nets 1591 at the end of iteration 15.
    route iteration 15, CPU time elapsed 1.515625 sec.
    forward max bucket size 905 , backward 774.
        Unrouted nets 1383 at the end of iteration 16.
    route iteration 16, CPU time elapsed 1.390625 sec.
    forward max bucket size 777 , backward 573.
        Unrouted nets 1164 at the end of iteration 17.
    route iteration 17, CPU time elapsed 1.156250 sec.
    forward max bucket size 498 , backward 595.
        Unrouted nets 989 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.890625 sec.
    forward max bucket size 799 , backward 511.
        Unrouted nets 848 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.875000 sec.
    forward max bucket size 1008 , backward 793.
        Unrouted nets 745 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.687500 sec.
    forward max bucket size 959 , backward 626.
        Unrouted nets 618 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.640625 sec.
    forward max bucket size 658 , backward 593.
        Unrouted nets 566 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.625000 sec.
    forward max bucket size 724 , backward 482.
        Unrouted nets 523 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.625000 sec.
    forward max bucket size 828 , backward 430.
        Unrouted nets 520 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.578125 sec.
    forward max bucket size 851 , backward 622.
        Unrouted nets 432 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.593750 sec.
    forward max bucket size 667 , backward 460.
        Unrouted nets 388 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.421875 sec.
    forward max bucket size 335 , backward 513.
        Unrouted nets 360 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.406250 sec.
    forward max bucket size 576 , backward 479.
        Unrouted nets 298 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.312500 sec.
    forward max bucket size 554 , backward 370.
        Unrouted nets 274 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.265625 sec.
    forward max bucket size 256 , backward 259.
        Unrouted nets 193 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.265625 sec.
    forward max bucket size 307 , backward 131.
        Unrouted nets 157 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.187500 sec.
    forward max bucket size 346 , backward 581.
        Unrouted nets 128 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.171875 sec.
    forward max bucket size 398 , backward 613.
        Unrouted nets 99 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.140625 sec.
    forward max bucket size 177 , backward 141.
        Unrouted nets 105 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.140625 sec.
    forward max bucket size 614 , backward 279.
        Unrouted nets 95 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.156250 sec.
    forward max bucket size 206 , backward 363.
        Unrouted nets 62 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.156250 sec.
    forward max bucket size 223 , backward 87.
        Unrouted nets 51 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.140625 sec.
    forward max bucket size 252 , backward 70.
        Unrouted nets 53 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.125000 sec.
    forward max bucket size 377 , backward 416.
        Unrouted nets 63 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.156250 sec.
    forward max bucket size 393 , backward 336.
        Unrouted nets 51 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.109375 sec.
    forward max bucket size 275 , backward 214.
        Unrouted nets 37 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.109375 sec.
    forward max bucket size 254 , backward 209.
        Unrouted nets 34 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.125000 sec.
    forward max bucket size 262 , backward 167.
        Unrouted nets 29 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.109375 sec.
    forward max bucket size 110 , backward 128.
        Unrouted nets 27 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.093750 sec.
    forward max bucket size 126 , backward 74.
        Unrouted nets 26 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.093750 sec.
    forward max bucket size 85 , backward 79.
        Unrouted nets 22 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.093750 sec.
    forward max bucket size 128 , backward 616.
        Unrouted nets 19 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.078125 sec.
    forward max bucket size 98 , backward 105.
        Unrouted nets 21 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.078125 sec.
    forward max bucket size 593 , backward 104.
        Unrouted nets 16 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.078125 sec.
    forward max bucket size 468 , backward 471.
        Unrouted nets 16 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.078125 sec.
    forward max bucket size 24 , backward 22.
        Unrouted nets 10 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.062500 sec.
    forward max bucket size 33 , backward 33.
        Unrouted nets 11 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.062500 sec.
    forward max bucket size 32 , backward 41.
        Unrouted nets 7 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.046875 sec.
    forward max bucket size 11 , backward 13.
        Unrouted nets 4 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.062500 sec.
    forward max bucket size 13 , backward 23.
        Unrouted nets 0 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.078125 sec.
Detailed routing takes 65.59 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_90_201.
I: Route-6001: Insert route through in CLMA_90_224.
I: Route-6001: Insert route through in CLMA_90_157.
I: Route-6001: Insert route through in CLMA_82_229.
I: Route-6001: Insert route through in CLMA_90_177.
I: Route-6001: Insert route through in CLMS_86_201.
I: Route-6001: Insert route through in CLMA_94_168.
I: Route-6001: Insert route through in CLMA_90_168.
I: Route-6001: Insert route through in CLMA_90_201.
I: Route-6001: Insert route through in CLMA_58_117.
I: Route-6001: Insert route through in CLMA_58_20.
I: Route-6001: Insert route through in CLMA_130_273.
I: Route-6001: Insert route through in CLMA_90_177.
I: Route-6001: Insert route through in CLMS_114_265.
I: Route-6001: Insert route through in CLMA_106_248.
I: Route-6001: Insert route through in CLMA_134_288.
I: Route-6001: Insert route through in CLMS_126_241.
I: Route-6001: Insert route through in CLMS_66_93.
I: Route-6001: Insert route through in CLMA_98_137.
I: Route-6001: Insert route through in CLMA_14_248.
I: Route-6001: Insert route through in CLMA_98_236.
I: Route-6001: Insert route through in USCM_74_132.
I: Route-6001: Insert route through in USCM_74_133.
I: Route-6001: Insert route through in RCKB_7_60.
I: Route-6001: Insert route through in RCKB_7_63.
I: Route-6001: Insert route through in RCKB_7_185.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_7_186.
    Annotate routing result again.
Finish routing takes 2.63 sec.
Used srb routing arc is 135320.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 80.73 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 2100     | 3274          | 64                  
|   FF                     | 3010     | 19644         | 15                  
|   LUT                    | 5068     | 13096         | 39                  
|   LUT-FF pairs           | 1518     | 13096         | 12                  
| Use of CLMS              | 679      | 1110          | 61                  
|   FF                     | 975      | 6660          | 15                  
|   LUT                    | 1545     | 4440          | 35                  
|   LUT-FF pairs           | 468      | 4440          | 11                  
|   Distributed RAM        | 66       | 4440          | 1                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 32       | 48            | 67                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 10       | 240           | 4                   
|   IOBD                   | 5        | 120           | 4                   
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 4        | 114           | 4                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 10       | 240           | 4                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 5        | 24            | 21                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:02m:38s)
Design 'soc_tcm' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 171.000 sec
Action pnr: CPU time elapsed is 163.375 sec
Current time: Thu Nov 10 10:21:14 2022
Action pnr: Peak memory pool usage is 717,766,656 bytes
Finished placement and routing. (CPU time elapsed 0h:02m:39s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Nov 10 10:35:40 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Nov 10 10:36:00 2022
| Design       : soc_tcm
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared              4030           0  {osc_in}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk                     20.000 MHz      47.906 MHz         50.000         20.874         29.126
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk                osc_clk                     29.126       0.000              0          15400
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk                osc_clk                     -0.092      -0.892             12          15400
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk                                            23.011       0.000              0           4030
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk                osc_clk                     32.483       0.000              0          15400
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk                osc_clk                      0.046       0.000              0          15400
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk                                            24.055       0.000              0           4030
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[50]/opit_0_L5Q_perm/CE
Path Group  : osc_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.768
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.835       4.399         ntclkbufg_0      
 DRM_62_208/CLKA[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_62_208/QA0[10]                tco                   2.045       6.444 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[10]
                                   net (fanout=1)        2.383       8.827         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [226]
 CLMA_58_77/Y6AB                   td                    0.382       9.209 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[9]_muxf7/L6OUTA
                                   net (fanout=1)        0.423       9.632         riscv_tcm_top/_N2299
 CLMA_58_73/Y0                     td                    0.164       9.796 r       riscv_tcm_top/u_dmux/N32[9]/gateop_perm/Z
                                   net (fanout=2)        2.194      11.990         riscv_tcm_top/dport_data_rd_w [9]
 CLMA_82_205/Y6AB                  td                    0.276      12.266 r       riscv_tcm_top/u_core/u_lsu/N419[1]_muxf6/F
                                   net (fanout=1)        0.876      13.142         riscv_tcm_top/u_core/u_lsu/N419 [1]
 CLMA_82_205/Y2                    td                    0.284      13.426 r       riscv_tcm_top/u_core/u_lsu/N421[1]/gateop/F
                                   net (fanout=1)        0.585      14.011         riscv_tcm_top/u_core/writeback_mem_value_w [1]
 CLMA_78_192/Y0                    td                    0.164      14.175 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[1]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.511      14.686         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [1]
 CLMA_70_192/Y3                    td                    0.169      14.855 r       riscv_tcm_top/u_core/u_issue/N98[1]/gateop_perm/Z
                                   net (fanout=1)        1.093      15.948         riscv_tcm_top/u_core/u_issue/N98 [1]
 CLMA_70_248/Y0                    td                    0.164      16.112 r       riscv_tcm_top/u_core/u_issue/N110[1]/gateop_perm/Z
                                   net (fanout=15)       1.376      17.488         riscv_tcm_top/u_core/opcode_rb_operand_w [1]
                                                         0.382      17.870 r       riscv_tcm_top/u_core/u_exec/N306.fsub_1/gateop_A2/Cout
                                                         0.000      17.870         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [2]
 CLMA_70_217/COUT                  td                    0.097      17.967 r       riscv_tcm_top/u_core/u_exec/N306.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.967         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [4]
                                                         0.060      18.027 r       riscv_tcm_top/u_core/u_exec/N306.fsub_5/gateop_A2/Cout
                                                         0.000      18.027         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [6]
 CLMA_70_221/COUT                  td                    0.097      18.124 r       riscv_tcm_top/u_core/u_exec/N306.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.124         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [8]
                                                         0.060      18.184 r       riscv_tcm_top/u_core/u_exec/N306.fsub_9/gateop_A2/Cout
                                                         0.000      18.184         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [10]
 CLMA_70_225/COUT                  td                    0.097      18.281 r       riscv_tcm_top/u_core/u_exec/N306.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.281         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [12]
                                                         0.060      18.341 r       riscv_tcm_top/u_core/u_exec/N306.fsub_13/gateop_A2/Cout
                                                         0.000      18.341         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [14]
 CLMA_70_229/COUT                  td                    0.097      18.438 r       riscv_tcm_top/u_core/u_exec/N306.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.438         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [16]
                                                         0.060      18.498 r       riscv_tcm_top/u_core/u_exec/N306.fsub_17/gateop_A2/Cout
                                                         0.000      18.498         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [18]
 CLMA_70_233/COUT                  td                    0.097      18.595 r       riscv_tcm_top/u_core/u_exec/N306.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.595         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [20]
                                                         0.060      18.655 r       riscv_tcm_top/u_core/u_exec/N306.fsub_21/gateop_A2/Cout
                                                         0.000      18.655         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [22]
 CLMA_70_237/COUT                  td                    0.097      18.752 r       riscv_tcm_top/u_core/u_exec/N306.fsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.752         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [24]
                                                         0.060      18.812 r       riscv_tcm_top/u_core/u_exec/N306.fsub_25/gateop_A2/Cout
                                                         0.000      18.812         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [26]
 CLMA_70_241/COUT                  td                    0.097      18.909 r       riscv_tcm_top/u_core/u_exec/N306.fsub_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.909         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [28]
                                                         0.060      18.969 r       riscv_tcm_top/u_core/u_exec/N306.fsub_29/gateop_A2/Cout
                                                         0.000      18.969         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [30]
 CLMA_70_245/Y3                    td                    0.380      19.349 r       riscv_tcm_top/u_core/u_exec/N306.fsub_31/gateop_A2/Y1
                                   net (fanout=1)        0.620      19.969         riscv_tcm_top/u_core/u_exec/N310
 CLMA_78_252/Y0                    td                    0.164      20.133 r       riscv_tcm_top/u_core/u_exec/N312/gateop/Z
                                   net (fanout=1)        0.671      20.804         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_244/Y0                    td                    0.211      21.015 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.588      21.603         riscv_tcm_top/u_core/u_exec/_N6413
 CLMS_66_257/Y0                    td                    0.164      21.767 r       riscv_tcm_top/u_core/u_exec/N354_4/gateop_perm/Z
                                   net (fanout=1)        0.260      22.027         riscv_tcm_top/u_core/u_exec/_N6414
 CLMS_66_257/Y1                    td                    0.209      22.236 r       riscv_tcm_top/u_core/u_exec/N414_1/gateop/F
                                   net (fanout=2)        0.461      22.697         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_70_248/Y1                    td                    0.169      22.866 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q/Z
                                   net (fanout=101)      0.428      23.294         riscv_tcm_top/u_core/squash_decode_w
 CLMA_66_252/Y0                    td                    0.164      23.458 r       riscv_tcm_top/u_core/u_decode/N28_3/gateop_perm/Z
                                   net (fanout=52)       1.097      24.555         riscv_tcm_top/u_core/u_decode/N28
 CLMA_86_224/CECO                  td                    0.118      24.673 r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[54]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      24.673         _N1588           
 CLMA_86_228/CECI                                                          r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[50]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.673         Logic Levels: 22 
                                                                                   Logic: 6.708ns(33.087%), Route: 13.566ns(66.913%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                            50.000      50.000 r                        
 B5                                                      0.000      50.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      50.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935      51.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      51.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      52.192         _N8              
 USCM_74_104/CLK_USCM              td                    0.000      52.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.576      53.768         ntclkbufg_0      
 CLMA_86_228/CLK                                                           r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[50]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      54.140                          
 clock uncertainty                                      -0.050      54.090                          

 Setup time                                             -0.291      53.799                          

 Data required time                                                 53.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.799                          
 Data arrival time                                                 -24.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        29.126                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[54]/opit_0_L5Q_perm/CE
Path Group  : osc_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.264  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.763
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.835       4.399         ntclkbufg_0      
 DRM_62_208/CLKA[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_62_208/QA0[10]                tco                   2.045       6.444 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[10]
                                   net (fanout=1)        2.383       8.827         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [226]
 CLMA_58_77/Y6AB                   td                    0.382       9.209 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[9]_muxf7/L6OUTA
                                   net (fanout=1)        0.423       9.632         riscv_tcm_top/_N2299
 CLMA_58_73/Y0                     td                    0.164       9.796 r       riscv_tcm_top/u_dmux/N32[9]/gateop_perm/Z
                                   net (fanout=2)        2.194      11.990         riscv_tcm_top/dport_data_rd_w [9]
 CLMA_82_205/Y6AB                  td                    0.276      12.266 r       riscv_tcm_top/u_core/u_lsu/N419[1]_muxf6/F
                                   net (fanout=1)        0.876      13.142         riscv_tcm_top/u_core/u_lsu/N419 [1]
 CLMA_82_205/Y2                    td                    0.284      13.426 r       riscv_tcm_top/u_core/u_lsu/N421[1]/gateop/F
                                   net (fanout=1)        0.585      14.011         riscv_tcm_top/u_core/writeback_mem_value_w [1]
 CLMA_78_192/Y0                    td                    0.164      14.175 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[1]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.511      14.686         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [1]
 CLMA_70_192/Y3                    td                    0.169      14.855 r       riscv_tcm_top/u_core/u_issue/N98[1]/gateop_perm/Z
                                   net (fanout=1)        1.093      15.948         riscv_tcm_top/u_core/u_issue/N98 [1]
 CLMA_70_248/Y0                    td                    0.164      16.112 r       riscv_tcm_top/u_core/u_issue/N110[1]/gateop_perm/Z
                                   net (fanout=15)       1.376      17.488         riscv_tcm_top/u_core/opcode_rb_operand_w [1]
                                                         0.382      17.870 r       riscv_tcm_top/u_core/u_exec/N306.fsub_1/gateop_A2/Cout
                                                         0.000      17.870         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [2]
 CLMA_70_217/COUT                  td                    0.097      17.967 r       riscv_tcm_top/u_core/u_exec/N306.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.967         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [4]
                                                         0.060      18.027 r       riscv_tcm_top/u_core/u_exec/N306.fsub_5/gateop_A2/Cout
                                                         0.000      18.027         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [6]
 CLMA_70_221/COUT                  td                    0.097      18.124 r       riscv_tcm_top/u_core/u_exec/N306.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.124         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [8]
                                                         0.060      18.184 r       riscv_tcm_top/u_core/u_exec/N306.fsub_9/gateop_A2/Cout
                                                         0.000      18.184         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [10]
 CLMA_70_225/COUT                  td                    0.097      18.281 r       riscv_tcm_top/u_core/u_exec/N306.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.281         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [12]
                                                         0.060      18.341 r       riscv_tcm_top/u_core/u_exec/N306.fsub_13/gateop_A2/Cout
                                                         0.000      18.341         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [14]
 CLMA_70_229/COUT                  td                    0.097      18.438 r       riscv_tcm_top/u_core/u_exec/N306.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.438         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [16]
                                                         0.060      18.498 r       riscv_tcm_top/u_core/u_exec/N306.fsub_17/gateop_A2/Cout
                                                         0.000      18.498         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [18]
 CLMA_70_233/COUT                  td                    0.097      18.595 r       riscv_tcm_top/u_core/u_exec/N306.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.595         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [20]
                                                         0.060      18.655 r       riscv_tcm_top/u_core/u_exec/N306.fsub_21/gateop_A2/Cout
                                                         0.000      18.655         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [22]
 CLMA_70_237/COUT                  td                    0.097      18.752 r       riscv_tcm_top/u_core/u_exec/N306.fsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.752         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [24]
                                                         0.060      18.812 r       riscv_tcm_top/u_core/u_exec/N306.fsub_25/gateop_A2/Cout
                                                         0.000      18.812         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [26]
 CLMA_70_241/COUT                  td                    0.097      18.909 r       riscv_tcm_top/u_core/u_exec/N306.fsub_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.909         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [28]
                                                         0.060      18.969 r       riscv_tcm_top/u_core/u_exec/N306.fsub_29/gateop_A2/Cout
                                                         0.000      18.969         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [30]
 CLMA_70_245/Y3                    td                    0.380      19.349 r       riscv_tcm_top/u_core/u_exec/N306.fsub_31/gateop_A2/Y1
                                   net (fanout=1)        0.620      19.969         riscv_tcm_top/u_core/u_exec/N310
 CLMA_78_252/Y0                    td                    0.164      20.133 r       riscv_tcm_top/u_core/u_exec/N312/gateop/Z
                                   net (fanout=1)        0.671      20.804         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_244/Y0                    td                    0.211      21.015 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.588      21.603         riscv_tcm_top/u_core/u_exec/_N6413
 CLMS_66_257/Y0                    td                    0.164      21.767 r       riscv_tcm_top/u_core/u_exec/N354_4/gateop_perm/Z
                                   net (fanout=1)        0.260      22.027         riscv_tcm_top/u_core/u_exec/_N6414
 CLMS_66_257/Y1                    td                    0.209      22.236 r       riscv_tcm_top/u_core/u_exec/N414_1/gateop/F
                                   net (fanout=2)        0.461      22.697         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_70_248/Y1                    td                    0.169      22.866 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q/Z
                                   net (fanout=101)      0.428      23.294         riscv_tcm_top/u_core/squash_decode_w
 CLMA_66_252/Y0                    td                    0.164      23.458 r       riscv_tcm_top/u_core/u_decode/N28_3/gateop_perm/Z
                                   net (fanout=52)       1.097      24.555         riscv_tcm_top/u_core/u_decode/N28
 CLMA_86_224/CE                                                            r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[54]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.555         Logic Levels: 21 
                                                                                   Logic: 6.590ns(32.695%), Route: 13.566ns(67.305%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                            50.000      50.000 r                        
 B5                                                      0.000      50.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      50.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935      51.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      51.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      52.192         _N8              
 USCM_74_104/CLK_USCM              td                    0.000      52.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.571      53.763         ntclkbufg_0      
 CLMA_86_224/CLK                                                           r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[54]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      54.135                          
 clock uncertainty                                      -0.050      54.085                          

 Setup time                                             -0.277      53.808                          

 Data required time                                                 53.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.808                          
 Data arrival time                                                 -24.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        29.253                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[32]/opit_0_L5Q_perm/CE
Path Group  : osc_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.264  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.763
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.835       4.399         ntclkbufg_0      
 DRM_62_208/CLKA[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_62_208/QA0[10]                tco                   2.045       6.444 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[10]
                                   net (fanout=1)        2.383       8.827         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [226]
 CLMA_58_77/Y6AB                   td                    0.382       9.209 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[9]_muxf7/L6OUTA
                                   net (fanout=1)        0.423       9.632         riscv_tcm_top/_N2299
 CLMA_58_73/Y0                     td                    0.164       9.796 r       riscv_tcm_top/u_dmux/N32[9]/gateop_perm/Z
                                   net (fanout=2)        2.194      11.990         riscv_tcm_top/dport_data_rd_w [9]
 CLMA_82_205/Y6AB                  td                    0.276      12.266 r       riscv_tcm_top/u_core/u_lsu/N419[1]_muxf6/F
                                   net (fanout=1)        0.876      13.142         riscv_tcm_top/u_core/u_lsu/N419 [1]
 CLMA_82_205/Y2                    td                    0.284      13.426 r       riscv_tcm_top/u_core/u_lsu/N421[1]/gateop/F
                                   net (fanout=1)        0.585      14.011         riscv_tcm_top/u_core/writeback_mem_value_w [1]
 CLMA_78_192/Y0                    td                    0.164      14.175 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[1]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.511      14.686         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [1]
 CLMA_70_192/Y3                    td                    0.169      14.855 r       riscv_tcm_top/u_core/u_issue/N98[1]/gateop_perm/Z
                                   net (fanout=1)        1.093      15.948         riscv_tcm_top/u_core/u_issue/N98 [1]
 CLMA_70_248/Y0                    td                    0.164      16.112 r       riscv_tcm_top/u_core/u_issue/N110[1]/gateop_perm/Z
                                   net (fanout=15)       1.376      17.488         riscv_tcm_top/u_core/opcode_rb_operand_w [1]
                                                         0.382      17.870 r       riscv_tcm_top/u_core/u_exec/N306.fsub_1/gateop_A2/Cout
                                                         0.000      17.870         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [2]
 CLMA_70_217/COUT                  td                    0.097      17.967 r       riscv_tcm_top/u_core/u_exec/N306.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.967         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [4]
                                                         0.060      18.027 r       riscv_tcm_top/u_core/u_exec/N306.fsub_5/gateop_A2/Cout
                                                         0.000      18.027         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [6]
 CLMA_70_221/COUT                  td                    0.097      18.124 r       riscv_tcm_top/u_core/u_exec/N306.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.124         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [8]
                                                         0.060      18.184 r       riscv_tcm_top/u_core/u_exec/N306.fsub_9/gateop_A2/Cout
                                                         0.000      18.184         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [10]
 CLMA_70_225/COUT                  td                    0.097      18.281 r       riscv_tcm_top/u_core/u_exec/N306.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.281         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [12]
                                                         0.060      18.341 r       riscv_tcm_top/u_core/u_exec/N306.fsub_13/gateop_A2/Cout
                                                         0.000      18.341         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [14]
 CLMA_70_229/COUT                  td                    0.097      18.438 r       riscv_tcm_top/u_core/u_exec/N306.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.438         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [16]
                                                         0.060      18.498 r       riscv_tcm_top/u_core/u_exec/N306.fsub_17/gateop_A2/Cout
                                                         0.000      18.498         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [18]
 CLMA_70_233/COUT                  td                    0.097      18.595 r       riscv_tcm_top/u_core/u_exec/N306.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.595         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [20]
                                                         0.060      18.655 r       riscv_tcm_top/u_core/u_exec/N306.fsub_21/gateop_A2/Cout
                                                         0.000      18.655         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [22]
 CLMA_70_237/COUT                  td                    0.097      18.752 r       riscv_tcm_top/u_core/u_exec/N306.fsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.752         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [24]
                                                         0.060      18.812 r       riscv_tcm_top/u_core/u_exec/N306.fsub_25/gateop_A2/Cout
                                                         0.000      18.812         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [26]
 CLMA_70_241/COUT                  td                    0.097      18.909 r       riscv_tcm_top/u_core/u_exec/N306.fsub_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.909         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [28]
                                                         0.060      18.969 r       riscv_tcm_top/u_core/u_exec/N306.fsub_29/gateop_A2/Cout
                                                         0.000      18.969         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [30]
 CLMA_70_245/Y3                    td                    0.380      19.349 r       riscv_tcm_top/u_core/u_exec/N306.fsub_31/gateop_A2/Y1
                                   net (fanout=1)        0.620      19.969         riscv_tcm_top/u_core/u_exec/N310
 CLMA_78_252/Y0                    td                    0.164      20.133 r       riscv_tcm_top/u_core/u_exec/N312/gateop/Z
                                   net (fanout=1)        0.671      20.804         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_244/Y0                    td                    0.211      21.015 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.588      21.603         riscv_tcm_top/u_core/u_exec/_N6413
 CLMS_66_257/Y0                    td                    0.164      21.767 r       riscv_tcm_top/u_core/u_exec/N354_4/gateop_perm/Z
                                   net (fanout=1)        0.260      22.027         riscv_tcm_top/u_core/u_exec/_N6414
 CLMS_66_257/Y1                    td                    0.209      22.236 r       riscv_tcm_top/u_core/u_exec/N414_1/gateop/F
                                   net (fanout=2)        0.461      22.697         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_70_248/Y1                    td                    0.169      22.866 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q/Z
                                   net (fanout=101)      0.428      23.294         riscv_tcm_top/u_core/squash_decode_w
 CLMA_66_252/Y0                    td                    0.164      23.458 r       riscv_tcm_top/u_core/u_decode/N28_3/gateop_perm/Z
                                   net (fanout=52)       1.097      24.555         riscv_tcm_top/u_core/u_decode/N28
 CLMA_86_224/CE                                                            r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[32]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.555         Logic Levels: 21 
                                                                                   Logic: 6.590ns(32.695%), Route: 13.566ns(67.305%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                            50.000      50.000 r                        
 B5                                                      0.000      50.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      50.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935      51.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      51.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      52.192         _N8              
 USCM_74_104/CLK_USCM              td                    0.000      52.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.571      53.763         ntclkbufg_0      
 CLMA_86_224/CLK                                                           r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[32]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      54.135                          
 clock uncertainty                                      -0.050      54.085                          

 Setup time                                             -0.277      53.808                          

 Data required time                                                 53.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.808                          
 Data arrival time                                                 -24.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        29.253                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_response/ram_3/gateop/WADM1
Path Group  : osc_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.569       3.761         ntclkbufg_0      
 CLMA_102_108/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.223       3.984 f       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=33)       0.375       4.359         riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr [1]
 CLMS_102_129/M1                                                           f       riscv_tcm_top/u_tcm/u_conv/u_response/ram_3/gateop/WADM1

 Data arrival time                                                   4.359         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.291%), Route: 0.375ns(62.709%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.857       4.421         ntclkbufg_0      
 CLMS_102_129/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_response/ram_3/gateop/WCLK
 clock pessimism                                        -0.372       4.049                          
 clock uncertainty                                       0.000       4.049                          

 Hold time                                               0.402       4.451                          

 Data required time                                                  4.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.451                          
 Data arrival time                                                  -4.359                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.092                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_response/ram_21/gateop/WADM1
Path Group  : osc_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.569       3.761         ntclkbufg_0      
 CLMA_102_108/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.223       3.984 f       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=33)       0.375       4.359         riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr [1]
 CLMS_102_129/M1                                                           f       riscv_tcm_top/u_tcm/u_conv/u_response/ram_21/gateop/WADM1

 Data arrival time                                                   4.359         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.291%), Route: 0.375ns(62.709%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.857       4.421         ntclkbufg_0      
 CLMS_102_129/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_response/ram_21/gateop/WCLK
 clock pessimism                                        -0.372       4.049                          
 clock uncertainty                                       0.000       4.049                          

 Hold time                                               0.402       4.451                          

 Data required time                                                  4.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.451                          
 Data arrival time                                                  -4.359                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.092                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_response/ram_20/gateop/WADM1
Path Group  : osc_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.569       3.761         ntclkbufg_0      
 CLMA_102_108/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.223       3.984 f       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=33)       0.375       4.359         riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr [1]
 CLMS_102_129/M1                                                           f       riscv_tcm_top/u_tcm/u_conv/u_response/ram_20/gateop/WADM1

 Data arrival time                                                   4.359         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.291%), Route: 0.375ns(62.709%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.857       4.421         ntclkbufg_0      
 CLMS_102_129/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_response/ram_20/gateop/WCLK
 clock pessimism                                        -0.372       4.049                          
 clock uncertainty                                       0.000       4.049                          

 Hold time                                               0.402       4.451                          

 Data required time                                                  4.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.451                          
 Data arrival time                                                  -4.359                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.092                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.813       4.377         ntclkbufg_0      
 CLMA_114_32/CLK                                                           r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_114_32/Q1                    tco                   0.258       4.635 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        3.927       8.562         nt_led_3_o       
 IOL_151_361/DO                    td                    0.122       8.684 f       uart_tx_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.684         uart_tx_o_obuf/ntO
 IOBS_152_361/PAD                  td                    2.788      11.472 f       uart_tx_o_obuf/opit_0/O
                                   net (fanout=1)        0.084      11.556         uart_tx_o        
 C10                                                                       f       uart_tx_o (port) 

 Data arrival time                                                  11.556         Logic Levels: 2  
                                                                                   Logic: 3.168ns(44.129%), Route: 4.011ns(55.871%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.807       4.371         ntclkbufg_0      
 CLMA_58_76/CLK                                                            r       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_58_76/Q0                     tco                   0.258       4.629 f       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.630       6.259         nt_dbg_rxd_o     
 IOL_151_86/DO                     td                    0.122       6.381 f       dbg_rxd_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.381         dbg_rxd_o_obuf/ntO
 IOBD_152_86/PAD                   td                    2.788       9.169 f       dbg_rxd_o_obuf/opit_0/O
                                   net (fanout=1)        0.085       9.254         dbg_rxd_o        
 P11                                                                       f       dbg_rxd_o (port) 

 Data arrival time                                                   9.254         Logic Levels: 2  
                                                                                   Logic: 3.168ns(64.878%), Route: 1.715ns(35.122%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.813       4.377         ntclkbufg_0      
 CLMA_114_32/CLK                                                           r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_114_32/Q1                    tco                   0.258       4.635 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.400       6.035         nt_led_3_o       
 IOL_151_101/DO                    td                    0.122       6.157 f       led_3_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.157         led_3_o_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.788       8.945 f       led_3_o_obuf/opit_0/O
                                   net (fanout=1)        0.164       9.109         led_3_o          
 V11                                                                       f       led_3_o (port)   

 Data arrival time                                                   9.109         Logic Levels: 2  
                                                                                   Logic: 3.168ns(66.948%), Route: 1.564ns(33.052%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : u_soc/u_intc/rd_data_q[1]/opit_0_MUX4TO1Q/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 r       rst_i (port)     
                                   net (fanout=1)        0.061       0.061         rst_i            
 IOBD_152_46/DIN                   td                    0.935       0.996 r       rst_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.996         rst_i_ibuf/ntD   
 IOL_151_46/RX_DATA_DD             td                    0.094       1.090 r       rst_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.854       1.944         nt_rst_i         
 CLMA_130_77/Y0                    td                    0.137       2.081 r       N0/gateop_perm/Z 
                                   net (fanout=462)      0.166       2.247         rst_i_r          
 CLMA_130_76/RS                                                            r       u_soc/u_intc/rd_data_q[1]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   2.247         Logic Levels: 3  
                                                                                   Logic: 1.166ns(51.891%), Route: 1.081ns(48.109%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_lsu/pending_lsu_e2_q/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.689       1.773         nt_rst_cpu_i     
 CLMA_130_136/Y2                   td                    0.235       2.008 f       N1/gateop_perm/Z 
                                   net (fanout=495)      0.258       2.266         rst_cpu_w        
 CLMA_130_140/RS                                                           f       riscv_tcm_top/u_core/u_lsu/pending_lsu_e2_q/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.266         Logic Levels: 3  
                                                                                   Logic: 1.264ns(55.781%), Route: 1.002ns(44.219%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_mmu/genblk1.load_q/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.689       1.773         nt_rst_cpu_i     
 CLMA_130_136/Y2                   td                    0.235       2.008 f       N1/gateop_perm/Z 
                                   net (fanout=495)      0.277       2.285         rst_cpu_w        
 CLMA_126_132/RS                                                           f       riscv_tcm_top/u_core/u_mmu/genblk1.load_q/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.285         Logic Levels: 3  
                                                                                   Logic: 1.264ns(55.317%), Route: 1.021ns(44.683%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[50]/opit_0_L5Q_perm/CE
Path Group  : osc_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.123
  Launch Clock Delay      :  3.572
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.505       3.572         ntclkbufg_0      
 DRM_62_0/CLKA[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_62_0/QA0[16]                  tco                   1.897       5.469 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[16]
                                   net (fanout=1)        2.472       7.941         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [340]
 CLMA_98_180/Y6CD                  td                    0.177       8.118 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[15]_muxf7/L6OUTB
                                   net (fanout=1)        0.361       8.479         riscv_tcm_top/_N2081
 CLMA_102_176/Y0                   td                    0.131       8.610 r       riscv_tcm_top/u_dmux/N32[15]/gateop_perm/Z
                                   net (fanout=5)        0.369       8.979         riscv_tcm_top/dport_data_rd_w [15]
 CLMA_102_172/Y0                   td                    0.310       9.289 r       riscv_tcm_top/u_core/u_lsu/N404_3[7]/gateop/F
                                   net (fanout=18)       0.592       9.881         riscv_tcm_top/u_core/u_lsu/N408 [7]
 CLMA_106_172/Y0                   td                    0.171      10.052 r       riscv_tcm_top/u_core/u_lsu/N419[7]/gateop/F
                                   net (fanout=1)        0.355      10.407         riscv_tcm_top/u_core/u_lsu/N419 [7]
 CLMA_106_176/Y0                   td                    0.225      10.632 f       riscv_tcm_top/u_core/u_lsu/N421[7]/gateop/F
                                   net (fanout=1)        1.349      11.981         riscv_tcm_top/u_core/writeback_mem_value_w [7]
 CLMA_66_204/Y1                    td                    0.135      12.116 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[7]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.362      12.478         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [7]
 CLMA_66_200/Y0                    td                    0.131      12.609 r       riscv_tcm_top/u_core/u_issue/N96[7]/gateop_perm/Z
                                   net (fanout=1)        0.240      12.849         riscv_tcm_top/u_core/u_issue/N96 [7]
 CLMA_66_200/Y1                    td                    0.135      12.984 r       riscv_tcm_top/u_core/u_issue/N106[7]/gateop_perm/Z
                                   net (fanout=14)       1.949      14.933         riscv_tcm_top/u_core/opcode_ra_operand_w [7]
 CLMA_70_221/COUT                  td                    0.262      15.195 r       riscv_tcm_top/u_core/u_exec/N306.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.195         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [8]
                                                         0.055      15.250 f       riscv_tcm_top/u_core/u_exec/N306.fsub_9/gateop_A2/Cout
                                                         0.000      15.250         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [10]
 CLMA_70_225/COUT                  td                    0.083      15.333 r       riscv_tcm_top/u_core/u_exec/N306.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.333         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [12]
                                                         0.055      15.388 f       riscv_tcm_top/u_core/u_exec/N306.fsub_13/gateop_A2/Cout
                                                         0.000      15.388         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [14]
 CLMA_70_229/COUT                  td                    0.083      15.471 r       riscv_tcm_top/u_core/u_exec/N306.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.471         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [16]
                                                         0.055      15.526 f       riscv_tcm_top/u_core/u_exec/N306.fsub_17/gateop_A2/Cout
                                                         0.000      15.526         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [18]
 CLMA_70_233/COUT                  td                    0.083      15.609 r       riscv_tcm_top/u_core/u_exec/N306.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.609         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [20]
                                                         0.055      15.664 f       riscv_tcm_top/u_core/u_exec/N306.fsub_21/gateop_A2/Cout
                                                         0.000      15.664         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [22]
 CLMA_70_237/COUT                  td                    0.083      15.747 r       riscv_tcm_top/u_core/u_exec/N306.fsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.747         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [24]
                                                         0.055      15.802 f       riscv_tcm_top/u_core/u_exec/N306.fsub_25/gateop_A2/Cout
                                                         0.000      15.802         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [26]
 CLMA_70_241/COUT                  td                    0.083      15.885 r       riscv_tcm_top/u_core/u_exec/N306.fsub_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.885         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [28]
                                                         0.055      15.940 f       riscv_tcm_top/u_core/u_exec/N306.fsub_29/gateop_A2/Cout
                                                         0.000      15.940         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [30]
 CLMA_70_245/Y3                    td                    0.305      16.245 r       riscv_tcm_top/u_core/u_exec/N306.fsub_31/gateop_A2/Y1
                                   net (fanout=1)        0.507      16.752         riscv_tcm_top/u_core/u_exec/N310
 CLMA_78_252/Y0                    td                    0.131      16.883 r       riscv_tcm_top/u_core/u_exec/N312/gateop/Z
                                   net (fanout=1)        0.538      17.421         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_244/Y0                    td                    0.169      17.590 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.482      18.072         riscv_tcm_top/u_core/u_exec/_N6413
 CLMS_66_257/Y0                    td                    0.131      18.203 r       riscv_tcm_top/u_core/u_exec/N354_4/gateop_perm/Z
                                   net (fanout=1)        0.239      18.442         riscv_tcm_top/u_core/u_exec/_N6414
 CLMS_66_257/Y1                    td                    0.167      18.609 r       riscv_tcm_top/u_core/u_exec/N414_1/gateop/F
                                   net (fanout=2)        0.361      18.970         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_70_248/Y1                    td                    0.135      19.105 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q/Z
                                   net (fanout=101)      0.368      19.473         riscv_tcm_top/u_core/squash_decode_w
 CLMA_66_252/Y0                    td                    0.131      19.604 r       riscv_tcm_top/u_core/u_decode/N28_3/gateop_perm/Z
                                   net (fanout=52)       0.917      20.521         riscv_tcm_top/u_core/u_decode/N28
 CLMA_86_224/CECO                  td                    0.094      20.615 r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[54]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000      20.615         _N1588           
 CLMA_86_228/CECI                                                          r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[50]/opit_0_L5Q_perm/CE

 Data arrival time                                                  20.615         Logic Levels: 22 
                                                                                   Logic: 5.582ns(32.752%), Route: 11.461ns(67.248%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                            50.000      50.000 r                        
 B5                                                      0.000      50.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      50.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781      50.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      50.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      51.809         _N8              
 USCM_74_104/CLK_USCM              td                    0.000      51.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.314      53.123         ntclkbufg_0      
 CLMA_86_228/CLK                                                           r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[50]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      53.381                          
 clock uncertainty                                      -0.050      53.331                          

 Setup time                                             -0.233      53.098                          

 Data required time                                                 53.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.098                          
 Data arrival time                                                 -20.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.483                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[54]/opit_0_L5Q_perm/CE
Path Group  : osc_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.118
  Launch Clock Delay      :  3.572
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.505       3.572         ntclkbufg_0      
 DRM_62_0/CLKA[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_62_0/QA0[16]                  tco                   1.897       5.469 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[16]
                                   net (fanout=1)        2.472       7.941         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [340]
 CLMA_98_180/Y6CD                  td                    0.177       8.118 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[15]_muxf7/L6OUTB
                                   net (fanout=1)        0.361       8.479         riscv_tcm_top/_N2081
 CLMA_102_176/Y0                   td                    0.131       8.610 r       riscv_tcm_top/u_dmux/N32[15]/gateop_perm/Z
                                   net (fanout=5)        0.369       8.979         riscv_tcm_top/dport_data_rd_w [15]
 CLMA_102_172/Y0                   td                    0.310       9.289 r       riscv_tcm_top/u_core/u_lsu/N404_3[7]/gateop/F
                                   net (fanout=18)       0.592       9.881         riscv_tcm_top/u_core/u_lsu/N408 [7]
 CLMA_106_172/Y0                   td                    0.171      10.052 r       riscv_tcm_top/u_core/u_lsu/N419[7]/gateop/F
                                   net (fanout=1)        0.355      10.407         riscv_tcm_top/u_core/u_lsu/N419 [7]
 CLMA_106_176/Y0                   td                    0.225      10.632 f       riscv_tcm_top/u_core/u_lsu/N421[7]/gateop/F
                                   net (fanout=1)        1.349      11.981         riscv_tcm_top/u_core/writeback_mem_value_w [7]
 CLMA_66_204/Y1                    td                    0.135      12.116 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[7]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.362      12.478         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [7]
 CLMA_66_200/Y0                    td                    0.131      12.609 r       riscv_tcm_top/u_core/u_issue/N96[7]/gateop_perm/Z
                                   net (fanout=1)        0.240      12.849         riscv_tcm_top/u_core/u_issue/N96 [7]
 CLMA_66_200/Y1                    td                    0.135      12.984 r       riscv_tcm_top/u_core/u_issue/N106[7]/gateop_perm/Z
                                   net (fanout=14)       1.949      14.933         riscv_tcm_top/u_core/opcode_ra_operand_w [7]
 CLMA_70_221/COUT                  td                    0.262      15.195 r       riscv_tcm_top/u_core/u_exec/N306.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.195         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [8]
                                                         0.055      15.250 f       riscv_tcm_top/u_core/u_exec/N306.fsub_9/gateop_A2/Cout
                                                         0.000      15.250         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [10]
 CLMA_70_225/COUT                  td                    0.083      15.333 r       riscv_tcm_top/u_core/u_exec/N306.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.333         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [12]
                                                         0.055      15.388 f       riscv_tcm_top/u_core/u_exec/N306.fsub_13/gateop_A2/Cout
                                                         0.000      15.388         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [14]
 CLMA_70_229/COUT                  td                    0.083      15.471 r       riscv_tcm_top/u_core/u_exec/N306.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.471         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [16]
                                                         0.055      15.526 f       riscv_tcm_top/u_core/u_exec/N306.fsub_17/gateop_A2/Cout
                                                         0.000      15.526         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [18]
 CLMA_70_233/COUT                  td                    0.083      15.609 r       riscv_tcm_top/u_core/u_exec/N306.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.609         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [20]
                                                         0.055      15.664 f       riscv_tcm_top/u_core/u_exec/N306.fsub_21/gateop_A2/Cout
                                                         0.000      15.664         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [22]
 CLMA_70_237/COUT                  td                    0.083      15.747 r       riscv_tcm_top/u_core/u_exec/N306.fsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.747         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [24]
                                                         0.055      15.802 f       riscv_tcm_top/u_core/u_exec/N306.fsub_25/gateop_A2/Cout
                                                         0.000      15.802         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [26]
 CLMA_70_241/COUT                  td                    0.083      15.885 r       riscv_tcm_top/u_core/u_exec/N306.fsub_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.885         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [28]
                                                         0.055      15.940 f       riscv_tcm_top/u_core/u_exec/N306.fsub_29/gateop_A2/Cout
                                                         0.000      15.940         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [30]
 CLMA_70_245/Y3                    td                    0.305      16.245 r       riscv_tcm_top/u_core/u_exec/N306.fsub_31/gateop_A2/Y1
                                   net (fanout=1)        0.507      16.752         riscv_tcm_top/u_core/u_exec/N310
 CLMA_78_252/Y0                    td                    0.131      16.883 r       riscv_tcm_top/u_core/u_exec/N312/gateop/Z
                                   net (fanout=1)        0.538      17.421         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_244/Y0                    td                    0.169      17.590 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.482      18.072         riscv_tcm_top/u_core/u_exec/_N6413
 CLMS_66_257/Y0                    td                    0.131      18.203 r       riscv_tcm_top/u_core/u_exec/N354_4/gateop_perm/Z
                                   net (fanout=1)        0.239      18.442         riscv_tcm_top/u_core/u_exec/_N6414
 CLMS_66_257/Y1                    td                    0.167      18.609 r       riscv_tcm_top/u_core/u_exec/N414_1/gateop/F
                                   net (fanout=2)        0.361      18.970         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_70_248/Y1                    td                    0.135      19.105 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q/Z
                                   net (fanout=101)      0.368      19.473         riscv_tcm_top/u_core/squash_decode_w
 CLMA_66_252/Y0                    td                    0.131      19.604 r       riscv_tcm_top/u_core/u_decode/N28_3/gateop_perm/Z
                                   net (fanout=52)       0.917      20.521         riscv_tcm_top/u_core/u_decode/N28
 CLMA_86_224/CE                                                            r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[54]/opit_0_L5Q_perm/CE

 Data arrival time                                                  20.521         Logic Levels: 21 
                                                                                   Logic: 5.488ns(32.379%), Route: 11.461ns(67.621%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                            50.000      50.000 r                        
 B5                                                      0.000      50.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      50.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781      50.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      50.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      51.809         _N8              
 USCM_74_104/CLK_USCM              td                    0.000      51.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.309      53.118         ntclkbufg_0      
 CLMA_86_224/CLK                                                           r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[54]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      53.376                          
 clock uncertainty                                      -0.050      53.326                          

 Setup time                                             -0.223      53.103                          

 Data required time                                                 53.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.103                          
 Data arrival time                                                 -20.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.582                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[32]/opit_0_L5Q_perm/CE
Path Group  : osc_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.118
  Launch Clock Delay      :  3.572
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.505       3.572         ntclkbufg_0      
 DRM_62_0/CLKA[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_62_0/QA0[16]                  tco                   1.897       5.469 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[9].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[16]
                                   net (fanout=1)        2.472       7.941         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [340]
 CLMA_98_180/Y6CD                  td                    0.177       8.118 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[15]_muxf7/L6OUTB
                                   net (fanout=1)        0.361       8.479         riscv_tcm_top/_N2081
 CLMA_102_176/Y0                   td                    0.131       8.610 r       riscv_tcm_top/u_dmux/N32[15]/gateop_perm/Z
                                   net (fanout=5)        0.369       8.979         riscv_tcm_top/dport_data_rd_w [15]
 CLMA_102_172/Y0                   td                    0.310       9.289 r       riscv_tcm_top/u_core/u_lsu/N404_3[7]/gateop/F
                                   net (fanout=18)       0.592       9.881         riscv_tcm_top/u_core/u_lsu/N408 [7]
 CLMA_106_172/Y0                   td                    0.171      10.052 r       riscv_tcm_top/u_core/u_lsu/N419[7]/gateop/F
                                   net (fanout=1)        0.355      10.407         riscv_tcm_top/u_core/u_lsu/N419 [7]
 CLMA_106_176/Y0                   td                    0.225      10.632 f       riscv_tcm_top/u_core/u_lsu/N421[7]/gateop/F
                                   net (fanout=1)        1.349      11.981         riscv_tcm_top/u_core/writeback_mem_value_w [7]
 CLMA_66_204/Y1                    td                    0.135      12.116 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[7]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.362      12.478         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [7]
 CLMA_66_200/Y0                    td                    0.131      12.609 r       riscv_tcm_top/u_core/u_issue/N96[7]/gateop_perm/Z
                                   net (fanout=1)        0.240      12.849         riscv_tcm_top/u_core/u_issue/N96 [7]
 CLMA_66_200/Y1                    td                    0.135      12.984 r       riscv_tcm_top/u_core/u_issue/N106[7]/gateop_perm/Z
                                   net (fanout=14)       1.949      14.933         riscv_tcm_top/u_core/opcode_ra_operand_w [7]
 CLMA_70_221/COUT                  td                    0.262      15.195 r       riscv_tcm_top/u_core/u_exec/N306.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.195         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [8]
                                                         0.055      15.250 f       riscv_tcm_top/u_core/u_exec/N306.fsub_9/gateop_A2/Cout
                                                         0.000      15.250         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [10]
 CLMA_70_225/COUT                  td                    0.083      15.333 r       riscv_tcm_top/u_core/u_exec/N306.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.333         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [12]
                                                         0.055      15.388 f       riscv_tcm_top/u_core/u_exec/N306.fsub_13/gateop_A2/Cout
                                                         0.000      15.388         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [14]
 CLMA_70_229/COUT                  td                    0.083      15.471 r       riscv_tcm_top/u_core/u_exec/N306.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.471         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [16]
                                                         0.055      15.526 f       riscv_tcm_top/u_core/u_exec/N306.fsub_17/gateop_A2/Cout
                                                         0.000      15.526         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [18]
 CLMA_70_233/COUT                  td                    0.083      15.609 r       riscv_tcm_top/u_core/u_exec/N306.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.609         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [20]
                                                         0.055      15.664 f       riscv_tcm_top/u_core/u_exec/N306.fsub_21/gateop_A2/Cout
                                                         0.000      15.664         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [22]
 CLMA_70_237/COUT                  td                    0.083      15.747 r       riscv_tcm_top/u_core/u_exec/N306.fsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.747         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [24]
                                                         0.055      15.802 f       riscv_tcm_top/u_core/u_exec/N306.fsub_25/gateop_A2/Cout
                                                         0.000      15.802         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [26]
 CLMA_70_241/COUT                  td                    0.083      15.885 r       riscv_tcm_top/u_core/u_exec/N306.fsub_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.885         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [28]
                                                         0.055      15.940 f       riscv_tcm_top/u_core/u_exec/N306.fsub_29/gateop_A2/Cout
                                                         0.000      15.940         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [30]
 CLMA_70_245/Y3                    td                    0.305      16.245 r       riscv_tcm_top/u_core/u_exec/N306.fsub_31/gateop_A2/Y1
                                   net (fanout=1)        0.507      16.752         riscv_tcm_top/u_core/u_exec/N310
 CLMA_78_252/Y0                    td                    0.131      16.883 r       riscv_tcm_top/u_core/u_exec/N312/gateop/Z
                                   net (fanout=1)        0.538      17.421         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_244/Y0                    td                    0.169      17.590 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.482      18.072         riscv_tcm_top/u_core/u_exec/_N6413
 CLMS_66_257/Y0                    td                    0.131      18.203 r       riscv_tcm_top/u_core/u_exec/N354_4/gateop_perm/Z
                                   net (fanout=1)        0.239      18.442         riscv_tcm_top/u_core/u_exec/_N6414
 CLMS_66_257/Y1                    td                    0.167      18.609 r       riscv_tcm_top/u_core/u_exec/N414_1/gateop/F
                                   net (fanout=2)        0.361      18.970         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_70_248/Y1                    td                    0.135      19.105 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q/Z
                                   net (fanout=101)      0.368      19.473         riscv_tcm_top/u_core/squash_decode_w
 CLMA_66_252/Y0                    td                    0.131      19.604 r       riscv_tcm_top/u_core/u_decode/N28_3/gateop_perm/Z
                                   net (fanout=52)       0.917      20.521         riscv_tcm_top/u_core/u_decode/N28
 CLMA_86_224/CE                                                            r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[32]/opit_0_L5Q_perm/CE

 Data arrival time                                                  20.521         Logic Levels: 21 
                                                                                   Logic: 5.488ns(32.379%), Route: 11.461ns(67.621%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                            50.000      50.000 r                        
 B5                                                      0.000      50.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      50.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781      50.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      50.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      51.809         _N8              
 USCM_74_104/CLK_USCM              td                    0.000      51.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.309      53.118         ntclkbufg_0      
 CLMA_86_224/CLK                                                           r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[32]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      53.376                          
 clock uncertainty                                      -0.050      53.326                          

 Setup time                                             -0.223      53.103                          

 Data required time                                                 53.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.103                          
 Data arrival time                                                 -20.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        32.582                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_response/ram_20/gateop/WADM1
Path Group  : osc_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  3.114
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.305       3.114         ntclkbufg_0      
 CLMA_102_108/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.197       3.311 f       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=33)       0.368       3.679         riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr [1]
 CLMS_102_129/M1                                                           f       riscv_tcm_top/u_tcm/u_conv/u_response/ram_20/gateop/WADM1

 Data arrival time                                                   3.679         Logic Levels: 0  
                                                                                   Logic: 0.197ns(34.867%), Route: 0.368ns(65.133%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.511       3.578         ntclkbufg_0      
 CLMS_102_129/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_response/ram_20/gateop/WCLK
 clock pessimism                                        -0.258       3.320                          
 clock uncertainty                                       0.000       3.320                          

 Hold time                                               0.313       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                  -3.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.046                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_response/ram_21/gateop/WADM1
Path Group  : osc_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  3.114
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.305       3.114         ntclkbufg_0      
 CLMA_102_108/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.197       3.311 f       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=33)       0.368       3.679         riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr [1]
 CLMS_102_129/M1                                                           f       riscv_tcm_top/u_tcm/u_conv/u_response/ram_21/gateop/WADM1

 Data arrival time                                                   3.679         Logic Levels: 0  
                                                                                   Logic: 0.197ns(34.867%), Route: 0.368ns(65.133%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.511       3.578         ntclkbufg_0      
 CLMS_102_129/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_response/ram_21/gateop/WCLK
 clock pessimism                                        -0.258       3.320                          
 clock uncertainty                                       0.000       3.320                          

 Hold time                                               0.313       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                  -3.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.046                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_response/ram_3/gateop/WADM1
Path Group  : osc_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  3.114
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.305       3.114         ntclkbufg_0      
 CLMA_102_108/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMA_102_108/Q0                   tco                   0.197       3.311 f       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=33)       0.368       3.679         riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr [1]
 CLMS_102_129/M1                                                           f       riscv_tcm_top/u_tcm/u_conv/u_response/ram_3/gateop/WADM1

 Data arrival time                                                   3.679         Logic Levels: 0  
                                                                                   Logic: 0.197ns(34.867%), Route: 0.368ns(65.133%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.511       3.578         ntclkbufg_0      
 CLMS_102_129/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_response/ram_3/gateop/WCLK
 clock pessimism                                        -0.258       3.320                          
 clock uncertainty                                       0.000       3.320                          

 Hold time                                               0.313       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                  -3.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.046                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.468       3.535         ntclkbufg_0      
 CLMA_114_32/CLK                                                           r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_114_32/Q1                    tco                   0.206       3.741 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        3.606       7.347         nt_led_3_o       
 IOL_151_361/DO                    td                    0.081       7.428 f       uart_tx_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.428         uart_tx_o_obuf/ntO
 IOBS_152_361/PAD                  td                    2.049       9.477 f       uart_tx_o_obuf/opit_0/O
                                   net (fanout=1)        0.084       9.561         uart_tx_o        
 C10                                                                       f       uart_tx_o (port) 

 Data arrival time                                                   9.561         Logic Levels: 2  
                                                                                   Logic: 2.336ns(38.765%), Route: 3.690ns(61.235%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.465       3.532         ntclkbufg_0      
 CLMA_58_76/CLK                                                            r       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_58_76/Q0                     tco                   0.206       3.738 f       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.577       5.315         nt_dbg_rxd_o     
 IOL_151_86/DO                     td                    0.081       5.396 f       dbg_rxd_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.396         dbg_rxd_o_obuf/ntO
 IOBD_152_86/PAD                   td                    2.049       7.445 f       dbg_rxd_o_obuf/opit_0/O
                                   net (fanout=1)        0.085       7.530         dbg_rxd_o        
 P11                                                                       f       dbg_rxd_o (port) 

 Data arrival time                                                   7.530         Logic Levels: 2  
                                                                                   Logic: 2.336ns(58.429%), Route: 1.662ns(41.571%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N8              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.468       3.535         ntclkbufg_0      
 CLMA_114_32/CLK                                                           r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_114_32/Q1                    tco                   0.206       3.741 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.287       5.028         nt_led_3_o       
 IOL_151_101/DO                    td                    0.081       5.109 f       led_3_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.109         led_3_o_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.049       7.158 f       led_3_o_obuf/opit_0/O
                                   net (fanout=1)        0.164       7.322         led_3_o          
 V11                                                                       f       led_3_o (port)   

 Data arrival time                                                   7.322         Logic Levels: 2  
                                                                                   Logic: 2.336ns(61.685%), Route: 1.451ns(38.315%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : u_soc/u_intc/rd_data_q[1]/opit_0_MUX4TO1Q/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 r       rst_i (port)     
                                   net (fanout=1)        0.061       0.061         rst_i            
 IOBD_152_46/DIN                   td                    0.781       0.842 r       rst_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.842         rst_i_ibuf/ntD   
 IOL_151_46/RX_DATA_DD             td                    0.071       0.913 r       rst_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.719       1.632         nt_rst_i         
 CLMA_130_77/Y0                    td                    0.121       1.753 r       N0/gateop_perm/Z 
                                   net (fanout=462)      0.162       1.915         rst_i_r          
 CLMA_130_76/RS                                                            r       u_soc/u_intc/rd_data_q[1]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   1.915         Logic Levels: 3  
                                                                                   Logic: 0.973ns(50.809%), Route: 0.942ns(49.191%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_lsu/pending_lsu_e2_q/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.609       1.516         nt_rst_cpu_i     
 CLMA_130_136/Y2                   td                    0.208       1.724 f       N1/gateop_perm/Z 
                                   net (fanout=495)      0.248       1.972         rst_cpu_w        
 CLMA_130_140/RS                                                           f       riscv_tcm_top/u_core/u_lsu/pending_lsu_e2_q/opit_0_L5Q_perm/RS

 Data arrival time                                                   1.972         Logic Levels: 3  
                                                                                   Logic: 1.060ns(53.753%), Route: 0.912ns(46.247%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_mmu/genblk1.load_q/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.609       1.516         nt_rst_cpu_i     
 CLMA_130_136/Y2                   td                    0.201       1.717 r       N1/gateop_perm/Z 
                                   net (fanout=495)      0.262       1.979         rst_cpu_w        
 CLMA_126_132/RS                                                           r       riscv_tcm_top/u_core/u_mmu/genblk1.load_q/opit_0_L5Q_perm/RS

 Data arrival time                                                   1.979         Logic Levels: 3  
                                                                                   Logic: 1.053ns(53.209%), Route: 0.926ns(46.791%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 20.000 sec
Action report_timing: CPU time elapsed is 18.875 sec
Current time: Thu Nov 10 10:36:00 2022
Action report_timing: Peak memory pool usage is 511,578,112 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Nov 10 10:36:02 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 2.984375 sec.
Generating architecture configuration.
The bitstream file is "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/generate_bitstream/soc_tcm.sbit"
Generate programming file takes 33.203125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 40.000 sec
Action gen_bit_stream: CPU time elapsed is 37.063 sec
Current time: Thu Nov 10 10:36:41 2022
Action gen_bit_stream: Peak memory pool usage is 386,936,832 bytes
Process "Generate Bitstream" done.
Customize IP 'pll_v1' ...
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Process exit normally.
I: Flow-6004: Design file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
I: Flow-6004: Design file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
I: Flow-6004: Design file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
I: Flow-6004: Design file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
I: Flow-6004: Design file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
I: Flow-6004: Design file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
I: Flow-6004: Design file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
I: Flow-6004: Design file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
I: Flow-6004: Design file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration


Process "Compile" started.
Current time: Thu Nov 10 10:55:43 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Analyzing module core_soc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Analyzing module riscv_exec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Analyzing module dport_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Analyzing module riscv_csr (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Analyzing module axi4lite_dist (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Analyzing module dbg_bridge_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Analyzing module riscv_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Analyzing module tcm_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Analyzing module riscv_mmu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Analyzing module riscv_lsu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Analyzing module riscv_lsu_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Analyzing module dbg_bridge_uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Analyzing module dport_axi (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Analyzing module dport_axi_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Analyzing module irq_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Analyzing module riscv_pipe_ctrl (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Analyzing module riscv_alu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Analyzing module uart_lite (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Analyzing module spi_lite (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Analyzing module spi_lite_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Analyzing module riscv_csr_regfile (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Analyzing module dbg_bridge (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Analyzing module riscv_issue (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Analyzing module riscv_multiplier (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Analyzing module tcm_mem_pmem (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Analyzing module tcm_mem_pmem_fifo2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Analyzing module riscv_regfile (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Analyzing module riscv_decode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Analyzing module riscv_divider (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Analyzing module riscv_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Analyzing module soc_tcm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Analyzing module riscv_fetch (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Analyzing module riscv_tcm_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Analyzing module BRAM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Analyzing module pll_v1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Analyzing module ipml_dpram_v1_5_BRAM (library work)
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 245)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 246)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 249)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 253)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 257)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 261)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 265)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 266)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 269)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 270)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 273)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 274)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 277)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 278)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 281)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 282)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 285)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 286)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 289)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 290)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 293)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 294)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 297)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 298)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 301)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 302)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 305)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 306)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 314)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 315)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 318)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 319)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 323)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 324)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 327)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 328)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 331)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 335)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 336)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 339)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 340)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 343)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 344)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 347)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 348)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 351)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 352)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 367)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 368)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 242)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v successfully.
 0.055978s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (111.7%)
Start rtl-elaborate.
I: Module "soc_tcm" is set as top module.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Elaborating module soc_tcm
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 116)] Net clkfb in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 119)] Net pfden in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 120)] Net clkout0_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 121)] Net clkout0_2pad_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 122)] Net clkout1_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 123)] Net clkout2_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 124)] Net clkout3_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 125)] Net clkout4_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 126)] Net clkout5_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 127)] Net dyn_idiv in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 128)] Net dyn_odiv0 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 129)] Net dyn_odiv1 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 130)] Net dyn_odiv2 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 131)] Net dyn_odiv3 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 132)] Net dyn_odiv4 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 133)] Net dyn_fdiv in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 134)] Net dyn_duty0 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 135)] Net dyn_duty1 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 136)] Net dyn_duty2 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 137)] Net dyn_duty3 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 138)] Net dyn_duty4 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 147)] Net icp_base in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 148)] Net icp_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 149)] Net lpfres_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 150)] Net cripple_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 151)] Net phase_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 152)] Net phase_dir in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 153)] Net phase_step_n in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 154)] Net load_phase in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 155)] Net dyn_mdiv in module pll_v1 does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Elaborating module core_soc
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Elaborating module irq_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Elaborating module axi4lite_dist
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Elaborating module uart_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Elaborating module timer
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Elaborating module spi_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_clk_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_mosi_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_cs_o is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Elaborating module gpio
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 309)] Net gpio_output_data_in_w in module gpio does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 484)] Net interrupt_level_r in module gpio does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Elaborating module dbg_bridge
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Elaborating module dbg_bridge_uart
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Elaborating module riscv_tcm_top
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Elaborating module riscv_core
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Elaborating module riscv_exec
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Elaborating module riscv_alu
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 277)] Net less_than_signed.v in module riscv_exec does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 295)] Net greater_than_signed.v in module riscv_exec does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Elaborating module riscv_decode
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Elaborating module riscv_decoder
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 134)] Net genblk1.fetch_in_instr_w_1 in module riscv_decode does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Elaborating module riscv_mmu
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Elaborating module riscv_lsu
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Elaborating module riscv_lsu_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Elaborating module riscv_csr
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Elaborating module riscv_csr_regfile
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Elaborating module riscv_multiplier
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Elaborating module riscv_divider
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Elaborating module riscv_issue
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Elaborating module riscv_pipe_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Elaborating module riscv_regfile
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 427)] Net issue_b_ra_value_w in module riscv_issue does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 428)] Net issue_b_rb_value_w in module riscv_issue does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Elaborating module riscv_fetch
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Elaborating module dport_mux
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Elaborating module tcm_mem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Elaborating module tcm_mem_pmem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_1 in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_2 in module tcm_mem_pmem does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Elaborating module BRAM
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Elaborating module ipml_dpram_v1_5_BRAM
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 421)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 423)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 425)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 427)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 430)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 431)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 451)] Net gen_j_ad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 500)] Net gen_j_bd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_i_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_j_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_i_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_j_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 131)] Net a_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 134)] Net a_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 135)] Net a_addr_strobe in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 142)] Net b_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 145)] Net b_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 146)] Net b_addr_strobe in module BRAM does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Elaborating module dport_axi
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
Executing : rtl-elaborate successfully.
 0.378055s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (99.2%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.127538s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.0%)
Start rtl-infer.
I: Sdm-0001: Found Ram ram_q, depth=8, width=8.
I: Sdm-0001: Found Ram ram_q, depth=4, width=8.
I: Sdm-0001: Found Ram ram, depth=4, width=6.
I: Sdm-0001: Found Ram ram, depth=4, width=32.
Executing : rtl-infer successfully.
 2.067297s wall, 1.562500s user + 0.500000s system = 2.062500s CPU (99.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.118779s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.2%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.527503s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (100.7%)
Start FSM inference.
I: FSM state_q[3:0]_fsm[3:0] inferred.
FSM state_q[3:0]_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N41 N50 N55 N499 N507 N1927 rx_valid_w tx_accept_w 
S0(0000)-->S1(0010): xxxxx11x
S1(0010)-->S2(0011): xxxxxx1x
S2(0011)-->S3(0100): xxxxxx1x
S3(0100)-->S4(0101): xxxxxx1x
S4(0101)-->S5(0110): xxxxxx1x
S5(0110)-->S6(0111): 1xxxxxxx
S5(0110)-->S7(1000): 0xxxxx1x
S6(0111)-->S0(0000): x1xxxxxx
S6(0111)-->S6(0111): x0xxxxxx
S5(0110)-->S6(0111): 10xxxxxx
S6(0111)-->S6(0111): 10xxxxxx
S7(1000)-->S8(1001): xx1xxxxx
S8(1001)-->S9(1010): xxxx0xxx
S8(1001)-->S9(1010): xxx0xxx1
S9(1010)-->S10(1011): xxxx0xxx
S9(1010)-->S10(1011): xxx0xxx1
S10(1011)-->S11(1100): xxxx0xxx
S10(1011)-->S11(1100): xxx0xxx1
S9(1010)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S8(1001)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S11(1100)-->S0(0000): xxx1xxx1
S11(1100)-->S7(1000): xxx0xxx1

I: FSM genblk1.state_q[1:0]_fsm[1:0] inferred.
FSM genblk1.state_q[1:0]_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N61 N74 N79 genblk1.resp_valid_w 
S0(00)-->S0(00): 0xxx
S0(00)-->S1(01): 1xxx
S1(01)-->S2(10): x011
S1(01)-->S3(11): x1x1
S1(01)-->S3(11): xx01
S2(10)-->S3(11): xxx1
S3(11)-->S0(00): xxxx
S2(10)-->S0(00): xxx0
S3(11)-->S0(00): xxx0
S1(01)-->S0(00): xxx0
S3(11)-->S0(00): xxx0
S0(00)-->S0(00): 0xx0
S1(01)-->S0(00): 0xx0
S2(10)-->S0(00): 0xx0
S3(11)-->S0(00): 0xx0

Executing : FSM inference successfully.
 0.103620s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (90.5%)
Start sdm2adm.
I: Constant propagation done on N156 (bmsWIDEMUX).
I: Constant propagation done on N158 (bmsWIDEMUX).
I: Constant propagation done on N157 (bmsWIDEMUX).
I: Constant propagation done on N380_1 (bmsREDAND).
I: Constant propagation done on N380_2 (bmsREDAND).
I: Constant propagation done on N380_3 (bmsREDAND).
I: Constant propagation done on N383_2 (bmsREDAND).
I: Constant propagation done on N383_3 (bmsREDAND).
I: Constant propagation done on N386_3 (bmsREDAND).
I: Constant propagation done on N380_0 (bmsREDAND).
Executing : sdm2adm successfully.
 0.699136s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (100.6%)
Saving design to DB.
Action compile: Real time elapsed is 7.000 sec
Action compile: CPU time elapsed is 4.703 sec
Current time: Thu Nov 10 10:55:49 2022
Action compile: Peak memory pool usage is 120,557,568 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Nov 10 10:55:49 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add successfully.
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/ubriscvOnPango.fdc(line number: 18)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Constraint check end.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_3/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_3/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_3/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -12.500000 -25.000000} -add
Executing : create_generated_clock -name osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_3/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -12.500000 -25.000000} -add successfully.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_2/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_2/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_2/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -12.500000 -25.000000} -add
Executing : create_generated_clock -name osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_2/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -12.500000 -25.000000} -add successfully.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_1/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_1/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_1/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -12.500000 -25.000000} -add
Executing : create_generated_clock -name osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_1/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -12.500000 -25.000000} -add successfully.
Start pre-mapping.
I: Removed pll_v1 hier-inst u_clk_2 that is redundant to u_clk_1
I: Removed pll_v1 hier-inst u_clk_3 that is redundant to u_clk_1
I: Encoding type of FSM 'state_q[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_q[3:0]_fsm[3:0]':
I: from  u_dbg/state_q[3] u_dbg/state_q[2] u_dbg/state_q[1] u_dbg/state_q[0]
I: to  u_dbg/state_q_11 u_dbg/state_q_10 u_dbg/state_q_9 u_dbg/state_q_8 u_dbg/state_q_7 u_dbg/state_q_6 u_dbg/state_q_5 u_dbg/state_q_4 u_dbg/state_q_3 u_dbg/state_q_2 u_dbg/state_q_1 u_dbg/state_q_0
I: 0000 => 000000000001
I: 0010 => 000000000010
I: 0011 => 000000000100
I: 0100 => 000000001000
I: 0101 => 000000010000
I: 0110 => 000000100000
I: 0111 => 000001000000
I: 1000 => 000010000000
I: 1001 => 000100000000
I: 1010 => 001000000000
I: 1011 => 010000000000
I: 1100 => 100000000000
I: Removed bmsPMUX inst N283_1 that is redundant to N253_1
I: Encoding type of FSM 'genblk1.state_q[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'genblk1.state_q[1:0]_fsm[1:0]':
I: from  riscv_tcm_top/u_core/u_mmu/genblk1.state_q[1] riscv_tcm_top/u_core/u_mmu/genblk1.state_q[0]
I: to  riscv_tcm_top/u_core/u_mmu/genblk1.state_q_3 riscv_tcm_top/u_core/u_mmu/genblk1.state_q_2 riscv_tcm_top/u_core/u_mmu/genblk1.state_q_1 riscv_tcm_top/u_core/u_mmu/genblk1.state_q_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Constant propagation done on riscv_tcm_top/u_core/u_fetch/N55 (bmsREDOR).
I: Constant propagation done on u_dbg/u_uart/rx_err_q_d[0] (bmsREDOR).
I: Constant propagation done on u_soc/u_uart/intr_q_e (bmsREDOR).
Executing : pre-mapping successfully.
 1.177330s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (99.5%)
Start mod-gen.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Public-4008: Instance 'u_uart/rx_err_q' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3005 (bmsREDAND).
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3120 (bmsREDAND).
I: Constant propagation done on u_dbg/u_uart/N21 (bmsWIDEMUX).
I: Constant propagation done on u_dbg/u_uart/N205 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N204 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N201 (bmsWIDEINV).
I: Constant propagation done on riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N264 (bmsREDAND).
I: Removed bmsREDOR inst riscv_tcm_top/u_core/u_csr/u_csrfile/N27 that is redundant to riscv_tcm_top/u_core/u_csr/N174
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_wr_en_ff is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_ms_q is reduced to constant 1.
W: Register u_soc/u_spi/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[8] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[9] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[31] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/irq_priv_q[0] is reduced to constant 1.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[16] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[17] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[18] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[19] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[20] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[21] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[22] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[23] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[24] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[25] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[26] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[27] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[28] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[29] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[30] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_medeleg_q[31] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[16] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[17] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[18] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[19] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[20] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[21] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[22] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[23] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[24] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[25] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[26] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[27] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[28] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[29] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[30] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mideleg_q[31] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[4] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[5] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[6] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[7] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[8] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[9] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[10] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[11] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[12] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[13] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[14] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[15] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[16] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[17] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[18] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[19] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[20] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[21] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[22] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[23] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[24] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[25] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[26] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[27] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[28] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[29] is reduced to constant 0.
W: Register riscv_tcm_top/u_core/u_csr/u_csrfile/csr_scause_q[30] is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_q is reduced to constant 1.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_addr_bus_rd_ce_ff[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_busy_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_bits_q[3:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_shift_reg_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_ready_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_data_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_fifo_rx/wr_ptr_q[2:0] that is stuck at constant 0.
W: Public-4008: Instance 'u_dbg/u_uart/rx_count_q[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : mod-gen successfully.
 1.831627s wall, 1.750000s user + 0.078125s system = 1.828125s CPU (99.8%)
Start logic-optimization.
I: Removed bmsREDAND inst riscv_tcm_top/u_core/u_exec/N655_1 that is redundant to riscv_tcm_top/u_core/u_exec/N511_0
I: Removed bmsWIDEDFFCPE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/valid_e1_q that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[9]
Executing : logic-optimization successfully.
 14.083956s wall, 13.484375s user + 0.593750s system = 14.078125s CPU (100.0%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.virt_addr_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.dtlb_entry_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.pte_entry_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[3] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[2]
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[5] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1]
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_mmu/genblk1.pte_addr_q[1] that is redundant to riscv_tcm_top/u_core/u_mmu/genblk1.pte_addr_q[0]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[8] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[9] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[10] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[11] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[12] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[13] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[14] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[15] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[16] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[17] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[18] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[19] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[20] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[21] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[22] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[23] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[24] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[25] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[26] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[27] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[28] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[29] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[30] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[31] that is redundant to u_soc/u_intc/rd_data_q[7]
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[32] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[33] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_mmu/genblk1.pte_addr_q[0] that is stuck at constant 0.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 0.804752s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (97.1%)
Start tech-mapping phase 2.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : tech-mapping phase 2 successfully.
 26.550381s wall, 25.703125s user + 0.656250s system = 26.359375s CPU (99.3%)
Start tech-optimization.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : tech-optimization successfully.
 1.482165s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (100.1%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000500s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 1.901164s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (100.3%)

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      38 uses
GTP_DFF_C                   293 uses
GTP_DFF_CE                 1677 uses
GTP_DFF_E                   156 uses
GTP_DFF_P                     3 uses
GTP_DFF_PE                    9 uses
GTP_DFF_R                   420 uses
GTP_DFF_RE                 1642 uses
GTP_DFF_S                     4 uses
GTP_DFF_SE                    2 uses
GTP_DRM18K                   32 uses
GTP_GRS                       1 use
GTP_INV                       5 uses
GTP_LUT1                    426 uses
GTP_LUT2                    470 uses
GTP_LUT3                    797 uses
GTP_LUT4                    897 uses
GTP_LUT5                   1328 uses
GTP_LUT5CARRY               964 uses
GTP_LUT5M                  1827 uses
GTP_MUX2LUT6                674 uses
GTP_MUX2LUT7                249 uses
GTP_MUX2LUT8                 70 uses
GTP_PLL_E1                    1 use
GTP_RAM16X1DP                70 uses

I/O ports: 10
GTP_INBUF                   4 uses
GTP_OUTBUF                  6 uses

Mapping Summary:
Total LUTs: 6779 of 17536 (38.66%)
	LUTs as dram: 70 of 4440 (1.58%)
	LUTs as logic: 6709
Total Registers: 4244 of 26304 (16.13%)
Total Latches: 0

DRM18K:
Total DRM18K = 32.0 of 48 (66.67%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 10 of 240 (4.17%)


Number of unique control sets : 151
  CLK(clk_i_1)                                     : 38
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_resp.N62)       : 11
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_resp.N65)       : 11
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_req.N62)  : 67
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_req.N65)  : 67
  CLK(clk_i_1), CP(rst_i_r)                        : 23
      CLK(clk_i_1), C(rst_i_r)                     : 22
      CLK(clk_i_1), P(rst_i_r)                     : 1
  CLK(clk_i_1), CP(rst_cpu_w)                      : 273
      CLK(clk_i_1), C(rst_cpu_w)                   : 271
      CLK(clk_i_1), P(rst_cpu_w)                   : 2
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.branch_csr_request_w)      : 2
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.squash_decode_w)     : 2
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N829)      : 2
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N186[31])      : 2
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N1)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N58)  : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_resp.N58)       : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N3)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N3)   : 2
  CLK(clk_i_1), CP(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)        : 3
      CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)     : 1
      CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)     : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N56)  : 3
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N56)  : 3
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N12)     : 4
  CLK(clk_i_1), CP(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N370)         : 4
      CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N370)      : 3
      CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N370)      : 1
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N10)  : 4
  CLK(clk_i_1), C(rst_i_r), CE(~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff)      : 4
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N797)      : 5
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top._N17124)    : 5
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_dmux.N72)       : 5
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N822)      : 6
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.N34)  : 11
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N62)     : 21
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.N232)      : 22
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N363)    : 24
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N6)    : 30
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N413)    : 30
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N78)   : 31
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N85)   : 31
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.N341)    : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N622)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N757)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N763)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N768)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N779)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N809)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N815)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N835)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N840)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N861)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N867)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.div_complete_w)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N21)     : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)   : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66)   : 36
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68)   : 36
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N163)    : 42
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_mmu.N197)    : 44
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N182)    : 64
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_decode.N28)  : 67
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.mul_opcode_valid_w)  : 69
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.N521)    : 78
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N185)    : 95
  CLK(clk_i_1), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)   : 99
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369)  : 310
  CLK(clk_i_1), R(u_soc.u_intc._N26)               : 7
  CLK(clk_i_1), R(u_soc.u_spi._N8)                 : 32
  CLK(clk_i_1), RS(rst_i_r)                        : 385
      CLK(clk_i_1), R(rst_i_r)                     : 381
      CLK(clk_i_1), S(rst_i_r)                     : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N686)         : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N15)  : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N46)  : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N13)      : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N6)       : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N13)      : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N6)       : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_tx.N3)       : 3
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N374)  : 3
  CLK(clk_i_1), R(rst_i_r), CE(~u_soc.u_dist.read_pending_q)   : 3
  CLK(clk_i_1), R(rst_i_r), CE(~u_soc.u_dist.write_pending_q)  : 3
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N69)      : 3
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N69)      : 3
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg._N59)         : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_tx.N57)      : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N137)  : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N199)  : 4
  CLK(clk_i_1), R(u_dbg.N1762), CE(u_dbg.N713)     : 4
  CLK(clk_i_1), R(u_dbg.N709), CE(u_dbg._N51)      : 4
  CLK(clk_i_1), R(u_soc.u_uart.N502), CE(u_soc.u_uart.N493)    : 4
  CLK(clk_i_1), R(_N17182), CE(u_soc.u_spi.N703)   : 6
  CLK(clk_i_1), R(_N17214), CE(u_soc.u_spi.N744)   : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_rx.N57)      : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_intc.N308)  : 7
  CLK(clk_i_1), R(u_dbg.N1567), CE(u_dbg.N1208)    : 7
  CLK(clk_i_1), R(u_dbg.N681), CE(u_dbg._N37)      : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N1100)        : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N657)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N743)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N871)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N997)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N375)  : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_intc.N84)   : 8
  CLK(clk_i_1), RS(rst_i_r), CE(u_soc.u_spi.N123)        : 8
      CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N123)     : 7
      CLK(clk_i_1), S(rst_i_r), CE(u_soc.u_spi.N123)     : 1
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N47)    : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N530)  : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N66)   : 8
  CLK(clk_i_1), R(u_dbg.N1567), CE(u_dbg.N1376)    : 8
  CLK(clk_i_1), R(u_soc.u_uart.N486), CE(u_soc.u_uart.N477)    : 8
  CLK(clk_i_1), R(u_soc.u_uart.N522), CE(u_soc.u_uart.N517)    : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N168)   : 11
  CLK(clk_i_1), RS(rst_i_r), CE(u_dbg.N1951)       : 12
      CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N1951)    : 11
      CLK(clk_i_1), S(rst_i_r), CE(u_dbg.N1951)    : 1
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N292)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N304)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N309)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N312)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N315)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N318)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N321)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N324)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N327)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N330)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N333)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N336)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N339)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N342)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N345)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N348)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N351)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N354)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N357)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N360)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N363)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N366)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N369)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N372)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N375)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N378)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N381)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N384)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N387)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N390)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N393)    : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.gpio_wr_q)    : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_dist.N104)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N117)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N16)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N211)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N47)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N73)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N84)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N259)       : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N264)       : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N31)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N62)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N99)  : 32


Number of DFF:CE Signals : 145
  riscv_tcm_top.u_axi.u_req.N1(from GTP_LUT5:Z)    : 2
  riscv_tcm_top.u_axi.u_req.N58(from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_axi.u_resp.N58(from GTP_LUT5:Z)  : 2
  riscv_tcm_top.u_core.branch_csr_request_w(from GTP_DFF_C:Q)  : 2
  riscv_tcm_top.u_core.squash_decode_w(from GTP_LUT2:Z)  : 2
  riscv_tcm_top.u_core.u_csr.u_csrfile.N829(from GTP_LUT4:Z)   : 2
  riscv_tcm_top.u_core.u_div.N186[31](from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64(from GTP_LUT5:Z)      : 2
  riscv_tcm_top.u_tcm.u_conv.u_requests.N3(from GTP_LUT3:Z)    : 2
  riscv_tcm_top.u_tcm.u_conv.u_response.N3(from GTP_LUT4:Z)    : 2
  u_dbg.N686(from GTP_LUT5:Z)                      : 2
  u_soc.u_spi.u_rx_fifo.N13(from GTP_LUT3:Z)       : 2
  u_soc.u_spi.u_rx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_spi.u_tx_fifo.N13(from GTP_LUT4:Z)       : 2
  u_soc.u_spi.u_tx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_timer.N15(from GTP_LUT3:Z)               : 2
  u_soc.u_timer.N46(from GTP_LUT5:Z)               : 2
  riscv_tcm_top.u_core.u_fetch.N17(from GTP_LUT5:Z)      : 3
  riscv_tcm_top.u_tcm.u_conv.u_requests.N56(from GTP_LUT2:Z)   : 3
  riscv_tcm_top.u_tcm.u_conv.u_response.N56(from GTP_LUT5:Z)   : 3
  u_dbg.u_fifo_tx.N3(from GTP_LUT5:Z)              : 3
  u_dbg.u_uart.N374(from GTP_LUT5:Z)               : 3
  u_soc.u_spi.u_rx_fifo.N69(from GTP_LUT5:Z)       : 3
  u_soc.u_spi.u_tx_fifo.N69(from GTP_LUT5:Z)       : 3
  ~u_soc.u_dist.read_pending_q(from GTP_INV:Z)     : 3
  ~u_soc.u_dist.write_pending_q(from GTP_INV:Z)    : 3
  riscv_tcm_top.u_core.u_mmu.N12(from GTP_LUT4:Z)  : 4
  riscv_tcm_top.u_core.u_mmu.N370(from GTP_LUT4:Z)       : 4
  riscv_tcm_top.u_tcm.u_conv.u_requests.N10(from GTP_LUT5M:Z)  : 4
  u_dbg.N713(from GTP_LUT3:Z)                      : 4
  u_dbg._N51(from GTP_LUT4:Z)                      : 4
  u_dbg._N59(from GTP_LUT2:Z)                      : 4
  u_dbg.u_fifo_tx.N57(from GTP_LUT5:Z)             : 4
  u_dbg.u_uart.N137(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N199(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N493(from GTP_LUT3:Z)               : 4
  ~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff(from GTP_INV:Z)  : 4
  riscv_tcm_top._N17124(from GTP_LUT2:Z)           : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N797(from GTP_LUT5:Z)   : 5
  riscv_tcm_top.u_dmux.N72(from GTP_LUT5M:Z)       : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N822(from GTP_LUT5:Z)   : 6
  u_soc.u_spi.N703(from GTP_LUT2:Z)                : 6
  u_dbg.N1208(from GTP_LUT4:Z)                     : 7
  u_dbg._N37(from GTP_LUT5:Z)                      : 7
  u_dbg.u_fifo_rx.N57(from GTP_LUT5:Z)             : 7
  u_soc.u_intc.N308(from GTP_LUT3:Z)               : 7
  u_soc.u_spi.N744(from GTP_LUT2:Z)                : 7
  u_dbg.N1100(from GTP_LUT5:Z)                     : 8
  u_dbg.N1376(from GTP_LUT4:Z)                     : 8
  u_dbg.N657(from GTP_LUT5:Z)                      : 8
  u_dbg.N743(from GTP_LUT5:Z)                      : 8
  u_dbg.N871(from GTP_LUT5:Z)                      : 8
  u_dbg.N997(from GTP_LUT5:Z)                      : 8
  u_dbg.u_uart.N375(from GTP_LUT2:Z)               : 8
  u_soc.u_intc.N84(from GTP_LUT2:Z)                : 8
  u_soc.u_spi.N123(from GTP_LUT5:Z)                : 8
  u_soc.u_spi.N47(from GTP_LUT5:Z)                 : 8
  u_soc.u_uart.N477(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N517(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N530(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N66(from GTP_LUT2:Z)                : 8
  riscv_tcm_top.u_axi.u_resp.N62(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_axi.u_resp.N65(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_tcm.N34(from GTP_LUT4:Z)         : 11
  u_soc.u_spi.N168(from GTP_LUT2:Z)                : 11
  u_dbg.N1951(from GTP_LUT5:Z)                     : 12
  riscv_tcm_top.u_core.u_mmu.N62(from GTP_LUT3:Z)  : 21
  riscv_tcm_top.u_tcm.u_conv.N232(from GTP_LUT4:Z)       : 22
  riscv_tcm_top.u_core.u_mmu.N363(from GTP_LUT5:Z)       : 24
  riscv_tcm_top.u_core.u_fetch.N6(from GTP_LUT5:Z)       : 30
  riscv_tcm_top.u_core.u_mmu.N413(from GTP_LUT4:Z)       : 30
  riscv_tcm_top.u_core.u_fetch.N78(from GTP_LUT5:Z)      : 31
  riscv_tcm_top.u_core.u_fetch.N85(from GTP_LUT4:Z)      : 31
  riscv_tcm_top.u_core.u_csr.N341(from GTP_LUT2:Z)       : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N622(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N757(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N763(from GTP_LUT3:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N768(from GTP_LUT3:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N779(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N809(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N815(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N835(from GTP_LUT3:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N840(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N861(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N867(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_div.div_complete_w(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N292(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N304(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N309(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N312(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N315(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N318(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N321(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N324(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N327(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N330(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N333(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N336(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N339(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N342(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N345(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N348(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N351(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N354(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N357(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N360(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N363(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N366(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N369(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N372(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N375(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N378(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N381(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N384(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N387(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N390(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N393(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_mmu.N21(from GTP_LUT3:Z)  : 32
  u_dbg.gpio_wr_q(from GTP_DFF_R:Q)                : 32
  u_soc.u_dist.N104(from GTP_LUT4:Z)               : 32
  u_soc.u_gpio.N117(from GTP_LUT2:Z)               : 32
  u_soc.u_gpio.N16(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N211(from GTP_LUT3:Z)               : 32
  u_soc.u_gpio.N47(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N73(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N84(from GTP_LUT4:Z)                : 32
  u_soc.u_timer.N259(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N264(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N31(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N62(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N99(from GTP_LUT2:Z)               : 32
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 32
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_mmu.N163(from GTP_LUT2:Z)       : 42
  riscv_tcm_top.u_core.u_mmu.N197(from GTP_LUT2:Z)       : 44
  riscv_tcm_top.u_core.u_div.N182(from GTP_LUT4:Z)       : 64
  riscv_tcm_top.u_axi.u_req.N62(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_axi.u_req.N65(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_core.u_decode.N28(from GTP_LUT3:Z)     : 67
  riscv_tcm_top.u_core.mul_opcode_valid_w(from GTP_LUT5:Z)     : 69
  riscv_tcm_top.u_core.u_lsu.N521(from GTP_LUT4:Z)       : 78
  riscv_tcm_top.u_core.u_div.N185(from GTP_LUT3:Z)       : 95
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 99
  riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369(from GTP_LUT5:Z)     : 310

Number of DFF:CLK Signals : 1
  clk_i_1(from GTP_PLL_E1:CLKOUT0)                 : 4244

Number of DFF:CP Signals : 2
  rst_i_r(from GTP_LUT1:Z)                         : 90
  rst_cpu_w(from GTP_LUT1:Z)                       : 1892

Number of DFF:RS Signals : 15
  u_dbg.N1762(from GTP_LUT5:Z)                     : 4
  u_dbg.N709(from GTP_LUT5:Z)                      : 4
  u_soc.u_uart.N502(from GTP_LUT5:Z)               : 4
  _N17182(from GTP_LUT2:Z)                         : 6
  _N17214(from GTP_LUT5:Z)                         : 7
  u_dbg.N681(from GTP_LUT4:Z)                      : 7
  u_soc.u_intc._N26(from GTP_LUT4:Z)               : 7
  u_soc.u_spi.u_rx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_spi.u_tx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_uart.N486(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N522(from GTP_LUT5:Z)               : 8
  u_dbg.N1567(from GTP_LUT2:Z)                     : 15
  u_soc.u_spi._N8(from GTP_LUT5:Z)                 : 32
  rst_i_r(from GTP_LUT1:Z)                         : 960
  rst_cpu_w(from GTP_LUT1:Z)                       : 992

Design 'soc_tcm' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to soc_tcm_syn.vm
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.lsu_in_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.lsu_in_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared                 0           1  {osc_in}
 osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred
                          25.000       {0 12.5}       Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred
                          25.000       {0 12.5}       Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                          25.000       {0 12.5}       Generated (osc_clk)   4115           0  {u_clk_1/u_pll_e1/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                             40.000 MHz      54.532 MHz         25.000         18.338          6.662
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     6.662       0.000              0           8979
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     0.285       0.000              0           8979
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          10.600       0.000              0           4115
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_soc/u_dist/read_sel_q[1]/CLK (GTP_DFF_RE)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[25]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_dist/read_sel_q[1]/CLK (GTP_DFF_RE)

                                   tco                   0.325       5.179 r       u_soc/u_dist/read_sel_q[1]/Q (GTP_DFF_RE)
                                   net (fanout=79)       0.936       6.115         u_soc/u_dist/read_sel_q [1]
                                                                                   u_soc/u_dist/N77_6/I1 (GTP_LUT5M)
                                   td                    0.282       6.397 r       u_soc/u_dist/N77_6/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.397         u_soc/u_dist/_N2462
                                                                                   u_soc/u_dist/N77_7/I0 (GTP_MUX2LUT6)
                                   td                    0.002       6.399 r       u_soc/u_dist/N77_7/Z (GTP_MUX2LUT6)
                                   net (fanout=9)        0.594       6.993         axi_cfg_rvalid_w 
                                                                                   riscv_tcm_top/u_dmux/N33/I3 (GTP_LUT4)
                                   td                    0.174       7.167 f       riscv_tcm_top/u_dmux/N33/Z (GTP_LUT4)
                                   net (fanout=8)        0.582       7.749         riscv_tcm_top/dport_ack_w
                                                                                   riscv_tcm_top/u_core/u_mmu/N264_2/I3 (GTP_LUT4)
                                   td                    0.174       7.923 f       riscv_tcm_top/u_core/u_mmu/N264_2/Z (GTP_LUT4)
                                   net (fanout=85)       0.960       8.883         riscv_tcm_top/u_core/mmu_lsu_ack_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N356_0/I3 (GTP_LUT4)
                                   td                    0.174       9.057 f       riscv_tcm_top/u_core/u_lsu/N356_0/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       9.591         riscv_tcm_top/u_core/mmu_lsu_wr_w [0]
                                                                                   riscv_tcm_top/u_core/u_mmu/N20_2/I0 (GTP_LUT4)
                                   td                    0.206       9.797 f       riscv_tcm_top/u_core/u_mmu/N20_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.167         riscv_tcm_top/u_core/u_mmu/_N20346
                                                                                   riscv_tcm_top/u_core/u_mmu/N20_4/I4 (GTP_LUT5)
                                   td                    0.174      10.341 f       riscv_tcm_top/u_core/u_mmu/N20_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      10.782         riscv_tcm_top/u_core/u_mmu/N20
                                                                                   riscv_tcm_top/u_core/u_mmu/N21/I2 (GTP_LUT3)
                                   td                    0.174      10.956 f       riscv_tcm_top/u_core/u_mmu/N21/Z (GTP_LUT3)
                                   net (fanout=81)       0.944      11.900         riscv_tcm_top/u_core/u_mmu/N21
                                                                                   riscv_tcm_top/u_core/u_mmu/N22[26]/I2 (GTP_LUT3)
                                   td                    0.174      12.074 f       riscv_tcm_top/u_core/u_mmu/N22[26]/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      12.556         riscv_tcm_top/u_core/u_mmu/genblk1.lsu_addr_w [26]
                                                                                   riscv_tcm_top/u_core/u_mmu/N313[26]/I4 (GTP_LUT5)
                                   td                    0.174      12.730 f       riscv_tcm_top/u_core/u_mmu/N313[26]/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      13.212         riscv_tcm_top/dport_addr_w [26]
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_11/I2 (GTP_LUT4)
                                   td                    0.240      13.452 f       riscv_tcm_top/u_dmux/N4_mux15_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      13.822         riscv_tcm_top/u_dmux/_N19515
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_14/I4 (GTP_LUT5)
                                   td                    0.174      13.996 f       riscv_tcm_top/u_dmux/N4_mux15_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.366         riscv_tcm_top/u_dmux/_N19518
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_16/I0 (GTP_LUT2)
                                   td                    0.195      14.561 f       riscv_tcm_top/u_dmux/N4_mux15_16/Z (GTP_LUT2)
                                   net (fanout=7)        0.568      15.129         riscv_tcm_top/_N1027
                                                                                   riscv_tcm_top/u_dmux/N31/I4 (GTP_LUT5)
                                   td                    0.174      15.303 f       riscv_tcm_top/u_dmux/N31/Z (GTP_LUT5)
                                   net (fanout=6)        0.553      15.856         riscv_tcm_top/dport_accept_w
                                                                                   riscv_tcm_top/u_core/u_mmu/N274_1_3/I4 (GTP_LUT5)
                                   td                    0.174      16.030 f       riscv_tcm_top/u_core/u_mmu/N274_1_3/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      16.541         riscv_tcm_top/u_core/mmu_lsu_accept_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N367_4/I3 (GTP_LUT4)
                                   td                    0.174      16.715 f       riscv_tcm_top/u_core/u_lsu/N367_4/Z (GTP_LUT4)
                                   net (fanout=10)       0.605      17.320         riscv_tcm_top/u_core/lsu_stall_w
                                                                                   riscv_tcm_top/u_core/u_issue/N6_4/I4 (GTP_LUT5)
                                   td                    0.174      17.494 f       riscv_tcm_top/u_core/u_issue/N6_4/Z (GTP_LUT5)
                                   net (fanout=72)       0.908      18.402         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.576 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.324         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.552 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.552         riscv_tcm_top/u_core/u_lsu/_N915
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.768 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.548         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.722 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      21.204         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.378 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      22.138         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[25]/I1 (GTP_LUT5M)
                                   td                    0.282      22.420 r       riscv_tcm_top/u_core/u_lsu/N235[25]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.790         riscv_tcm_top/u_core/u_lsu/N235 [25]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[25]/ID (GTP_LUT5M)
                                   td                    0.235      23.025 f       riscv_tcm_top/u_core/u_lsu/N527[25]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      23.025         riscv_tcm_top/u_core/u_lsu/N527 [25]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[25]/D (GTP_DFF_CE)

 Data arrival time                                                  23.025         Logic Levels: 24 
                                                                                   Logic: 4.821ns(26.531%), Route: 13.350ns(73.469%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 osc_in                                                  0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.000      25.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      26.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      27.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      27.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252      29.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[25]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      29.854                          
 clock uncertainty                                      -0.150      29.704                          

 Setup time                                             -0.017      29.687                          

 Data required time                                                 29.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.687                          
 Data arrival time                                                 -23.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_dist/read_sel_q[1]/CLK (GTP_DFF_RE)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[24]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_dist/read_sel_q[1]/CLK (GTP_DFF_RE)

                                   tco                   0.325       5.179 r       u_soc/u_dist/read_sel_q[1]/Q (GTP_DFF_RE)
                                   net (fanout=79)       0.936       6.115         u_soc/u_dist/read_sel_q [1]
                                                                                   u_soc/u_dist/N77_6/I1 (GTP_LUT5M)
                                   td                    0.282       6.397 r       u_soc/u_dist/N77_6/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.397         u_soc/u_dist/_N2462
                                                                                   u_soc/u_dist/N77_7/I0 (GTP_MUX2LUT6)
                                   td                    0.002       6.399 r       u_soc/u_dist/N77_7/Z (GTP_MUX2LUT6)
                                   net (fanout=9)        0.594       6.993         axi_cfg_rvalid_w 
                                                                                   riscv_tcm_top/u_dmux/N33/I3 (GTP_LUT4)
                                   td                    0.174       7.167 f       riscv_tcm_top/u_dmux/N33/Z (GTP_LUT4)
                                   net (fanout=8)        0.582       7.749         riscv_tcm_top/dport_ack_w
                                                                                   riscv_tcm_top/u_core/u_mmu/N264_2/I3 (GTP_LUT4)
                                   td                    0.174       7.923 f       riscv_tcm_top/u_core/u_mmu/N264_2/Z (GTP_LUT4)
                                   net (fanout=85)       0.960       8.883         riscv_tcm_top/u_core/mmu_lsu_ack_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N356_0/I3 (GTP_LUT4)
                                   td                    0.174       9.057 f       riscv_tcm_top/u_core/u_lsu/N356_0/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       9.591         riscv_tcm_top/u_core/mmu_lsu_wr_w [0]
                                                                                   riscv_tcm_top/u_core/u_mmu/N20_2/I0 (GTP_LUT4)
                                   td                    0.206       9.797 f       riscv_tcm_top/u_core/u_mmu/N20_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.167         riscv_tcm_top/u_core/u_mmu/_N20346
                                                                                   riscv_tcm_top/u_core/u_mmu/N20_4/I4 (GTP_LUT5)
                                   td                    0.174      10.341 f       riscv_tcm_top/u_core/u_mmu/N20_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      10.782         riscv_tcm_top/u_core/u_mmu/N20
                                                                                   riscv_tcm_top/u_core/u_mmu/N21/I2 (GTP_LUT3)
                                   td                    0.174      10.956 f       riscv_tcm_top/u_core/u_mmu/N21/Z (GTP_LUT3)
                                   net (fanout=81)       0.944      11.900         riscv_tcm_top/u_core/u_mmu/N21
                                                                                   riscv_tcm_top/u_core/u_mmu/N22[26]/I2 (GTP_LUT3)
                                   td                    0.174      12.074 f       riscv_tcm_top/u_core/u_mmu/N22[26]/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      12.556         riscv_tcm_top/u_core/u_mmu/genblk1.lsu_addr_w [26]
                                                                                   riscv_tcm_top/u_core/u_mmu/N313[26]/I4 (GTP_LUT5)
                                   td                    0.174      12.730 f       riscv_tcm_top/u_core/u_mmu/N313[26]/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      13.212         riscv_tcm_top/dport_addr_w [26]
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_11/I2 (GTP_LUT4)
                                   td                    0.240      13.452 f       riscv_tcm_top/u_dmux/N4_mux15_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      13.822         riscv_tcm_top/u_dmux/_N19515
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_14/I4 (GTP_LUT5)
                                   td                    0.174      13.996 f       riscv_tcm_top/u_dmux/N4_mux15_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.366         riscv_tcm_top/u_dmux/_N19518
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_16/I0 (GTP_LUT2)
                                   td                    0.195      14.561 f       riscv_tcm_top/u_dmux/N4_mux15_16/Z (GTP_LUT2)
                                   net (fanout=7)        0.568      15.129         riscv_tcm_top/_N1027
                                                                                   riscv_tcm_top/u_dmux/N31/I4 (GTP_LUT5)
                                   td                    0.174      15.303 f       riscv_tcm_top/u_dmux/N31/Z (GTP_LUT5)
                                   net (fanout=6)        0.553      15.856         riscv_tcm_top/dport_accept_w
                                                                                   riscv_tcm_top/u_core/u_mmu/N274_1_3/I4 (GTP_LUT5)
                                   td                    0.174      16.030 f       riscv_tcm_top/u_core/u_mmu/N274_1_3/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      16.541         riscv_tcm_top/u_core/mmu_lsu_accept_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N367_4/I3 (GTP_LUT4)
                                   td                    0.174      16.715 f       riscv_tcm_top/u_core/u_lsu/N367_4/Z (GTP_LUT4)
                                   net (fanout=10)       0.605      17.320         riscv_tcm_top/u_core/lsu_stall_w
                                                                                   riscv_tcm_top/u_core/u_issue/N6_4/I4 (GTP_LUT5)
                                   td                    0.174      17.494 f       riscv_tcm_top/u_core/u_issue/N6_4/Z (GTP_LUT5)
                                   net (fanout=72)       0.908      18.402         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.576 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.324         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.552 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.552         riscv_tcm_top/u_core/u_lsu/_N915
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.768 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.548         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.722 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      21.204         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.378 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      22.138         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[24]/I1 (GTP_LUT5M)
                                   td                    0.282      22.420 r       riscv_tcm_top/u_core/u_lsu/N235[24]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.790         riscv_tcm_top/u_core/u_lsu/N235 [24]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[24]/ID (GTP_LUT5M)
                                   td                    0.235      23.025 f       riscv_tcm_top/u_core/u_lsu/N527[24]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      23.025         riscv_tcm_top/u_core/u_lsu/N527 [24]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[24]/D (GTP_DFF_CE)

 Data arrival time                                                  23.025         Logic Levels: 24 
                                                                                   Logic: 4.821ns(26.531%), Route: 13.350ns(73.469%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 osc_in                                                  0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.000      25.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      26.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      27.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      27.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252      29.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[24]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      29.854                          
 clock uncertainty                                      -0.150      29.704                          

 Setup time                                             -0.017      29.687                          

 Data required time                                                 29.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.687                          
 Data arrival time                                                 -23.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_dist/read_sel_q[1]/CLK (GTP_DFF_RE)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_dist/read_sel_q[1]/CLK (GTP_DFF_RE)

                                   tco                   0.325       5.179 r       u_soc/u_dist/read_sel_q[1]/Q (GTP_DFF_RE)
                                   net (fanout=79)       0.936       6.115         u_soc/u_dist/read_sel_q [1]
                                                                                   u_soc/u_dist/N77_6/I1 (GTP_LUT5M)
                                   td                    0.282       6.397 r       u_soc/u_dist/N77_6/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       6.397         u_soc/u_dist/_N2462
                                                                                   u_soc/u_dist/N77_7/I0 (GTP_MUX2LUT6)
                                   td                    0.002       6.399 r       u_soc/u_dist/N77_7/Z (GTP_MUX2LUT6)
                                   net (fanout=9)        0.594       6.993         axi_cfg_rvalid_w 
                                                                                   riscv_tcm_top/u_dmux/N33/I3 (GTP_LUT4)
                                   td                    0.174       7.167 f       riscv_tcm_top/u_dmux/N33/Z (GTP_LUT4)
                                   net (fanout=8)        0.582       7.749         riscv_tcm_top/dport_ack_w
                                                                                   riscv_tcm_top/u_core/u_mmu/N264_2/I3 (GTP_LUT4)
                                   td                    0.174       7.923 f       riscv_tcm_top/u_core/u_mmu/N264_2/Z (GTP_LUT4)
                                   net (fanout=85)       0.960       8.883         riscv_tcm_top/u_core/mmu_lsu_ack_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N356_0/I3 (GTP_LUT4)
                                   td                    0.174       9.057 f       riscv_tcm_top/u_core/u_lsu/N356_0/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       9.591         riscv_tcm_top/u_core/mmu_lsu_wr_w [0]
                                                                                   riscv_tcm_top/u_core/u_mmu/N20_2/I0 (GTP_LUT4)
                                   td                    0.206       9.797 f       riscv_tcm_top/u_core/u_mmu/N20_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      10.167         riscv_tcm_top/u_core/u_mmu/_N20346
                                                                                   riscv_tcm_top/u_core/u_mmu/N20_4/I4 (GTP_LUT5)
                                   td                    0.174      10.341 f       riscv_tcm_top/u_core/u_mmu/N20_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      10.782         riscv_tcm_top/u_core/u_mmu/N20
                                                                                   riscv_tcm_top/u_core/u_mmu/N21/I2 (GTP_LUT3)
                                   td                    0.174      10.956 f       riscv_tcm_top/u_core/u_mmu/N21/Z (GTP_LUT3)
                                   net (fanout=81)       0.944      11.900         riscv_tcm_top/u_core/u_mmu/N21
                                                                                   riscv_tcm_top/u_core/u_mmu/N22[26]/I2 (GTP_LUT3)
                                   td                    0.174      12.074 f       riscv_tcm_top/u_core/u_mmu/N22[26]/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      12.556         riscv_tcm_top/u_core/u_mmu/genblk1.lsu_addr_w [26]
                                                                                   riscv_tcm_top/u_core/u_mmu/N313[26]/I4 (GTP_LUT5)
                                   td                    0.174      12.730 f       riscv_tcm_top/u_core/u_mmu/N313[26]/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      13.212         riscv_tcm_top/dport_addr_w [26]
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_11/I2 (GTP_LUT4)
                                   td                    0.240      13.452 f       riscv_tcm_top/u_dmux/N4_mux15_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      13.822         riscv_tcm_top/u_dmux/_N19515
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_14/I4 (GTP_LUT5)
                                   td                    0.174      13.996 f       riscv_tcm_top/u_dmux/N4_mux15_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.366         riscv_tcm_top/u_dmux/_N19518
                                                                                   riscv_tcm_top/u_dmux/N4_mux15_16/I0 (GTP_LUT2)
                                   td                    0.195      14.561 f       riscv_tcm_top/u_dmux/N4_mux15_16/Z (GTP_LUT2)
                                   net (fanout=7)        0.568      15.129         riscv_tcm_top/_N1027
                                                                                   riscv_tcm_top/u_dmux/N31/I4 (GTP_LUT5)
                                   td                    0.174      15.303 f       riscv_tcm_top/u_dmux/N31/Z (GTP_LUT5)
                                   net (fanout=6)        0.553      15.856         riscv_tcm_top/dport_accept_w
                                                                                   riscv_tcm_top/u_core/u_mmu/N274_1_3/I4 (GTP_LUT5)
                                   td                    0.174      16.030 f       riscv_tcm_top/u_core/u_mmu/N274_1_3/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      16.541         riscv_tcm_top/u_core/mmu_lsu_accept_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N367_4/I3 (GTP_LUT4)
                                   td                    0.174      16.715 f       riscv_tcm_top/u_core/u_lsu/N367_4/Z (GTP_LUT4)
                                   net (fanout=10)       0.605      17.320         riscv_tcm_top/u_core/lsu_stall_w
                                                                                   riscv_tcm_top/u_core/u_issue/N6_4/I4 (GTP_LUT5)
                                   td                    0.174      17.494 f       riscv_tcm_top/u_core/u_issue/N6_4/Z (GTP_LUT5)
                                   net (fanout=72)       0.908      18.402         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.576 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.324         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.552 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.552         riscv_tcm_top/u_core/u_lsu/_N915
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.768 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.548         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.722 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      21.204         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.378 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      22.138         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[28]/I1 (GTP_LUT5M)
                                   td                    0.282      22.420 r       riscv_tcm_top/u_core/u_lsu/N235[28]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.790         riscv_tcm_top/u_core/u_lsu/N235 [28]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[28]/ID (GTP_LUT5M)
                                   td                    0.235      23.025 f       riscv_tcm_top/u_core/u_lsu/N527[28]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      23.025         riscv_tcm_top/u_core/u_lsu/N527 [28]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/D (GTP_DFF_CE)

 Data arrival time                                                  23.025         Logic Levels: 24 
                                                                                   Logic: 4.821ns(26.531%), Route: 13.350ns(73.469%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 osc_in                                                  0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.000      25.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      26.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      27.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      27.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252      29.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      29.854                          
 clock uncertainty                                      -0.150      29.704                          

 Setup time                                             -0.017      29.687                          

 Data required time                                                 29.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.687                          
 Data arrival time                                                 -23.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[0]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_0/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[0]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[0]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [0]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[3]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_3/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[3]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[3]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [3]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_3/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_3/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[5]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_5/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[5]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[5]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [5]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_5/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_5/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_soc/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=2)        0.941       6.112         nt_led_3_o       
                                                                                   led_3_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.521 f       led_3_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.521         led_3_o          
 led_3_o                                                                   f       led_3_o (port)   

 Data arrival time                                                   8.521         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_soc/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=2)        0.941       6.112         nt_led_3_o       
                                                                                   uart_tx_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.521 f       uart_tx_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.521         uart_tx_o        
 uart_tx_o                                                                 f       uart_tx_o (port) 

 Data arrival time                                                   8.521         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=4115)     2.252       4.854         clk_i_1          
                                                                           r       u_dbg/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_dbg/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=1)        0.870       6.041         nt_dbg_rxd_o     
                                                                                   dbg_rxd_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.450 f       dbg_rxd_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.450         dbg_rxd_o        
 dbg_rxd_o                                                                 f       dbg_rxd_o (port) 

 Data arrival time                                                   8.450         Logic Levels: 1  
                                                                                   Logic: 2.726ns(75.806%), Route: 0.870ns(24.194%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_i                                               0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.000       0.000         uart_rx_i        
                                                                                   uart_rx_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_i     
                                                                           r       u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : led_0_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_i                                                   0.000       0.000 r       rst_i (port)     
                                   net (fanout=1)        0.000       0.000         rst_i            
                                                                                   rst_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_i         
                                                                                   led_0_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_0_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_0_o          
 led_0_o                                                                   r       led_0_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : led_1_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_cpu_i                                               0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_cpu_i        
                                                                                   rst_cpu_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_cpu_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_cpu_i     
                                                                                   led_1_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_1_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_1_o          
 led_1_o                                                                   r       led_1_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 57.000 sec
Action synthesize: CPU time elapsed is 51.609 sec
Current time: Thu Nov 10 10:56:45 2022
Action synthesize: Peak memory pool usage is 405,057,536 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Nov 10 10:56:46 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'soc_tcm'
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.itlb_entry_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.lsu_in_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_mmu/genblk1.lsu_in_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Timing-4003: Pin 'u_clk_3/u_pll_e1:CLKOUT0' is not found.
W: Timing-4003: Pin 'u_clk_2/u_pll_e1:CLKOUT0' is not found.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_i_1 in design, driver pin CLKOUT0(instance u_clk_1/u_pll_e1) -> load pin CLK(instance riscv_tcm_top/u_axi/awvalid_inhibit_q).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.437500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 3985     | 26304         | 16                  
| LUT                   | 6501     | 17536         | 38                  
| Distributed RAM       | 66       | 4440          | 2                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 32       | 48            | 67                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 10       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'soc_tcm' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf has been covered.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 6.734 sec
Current time: Thu Nov 10 10:56:54 2022
Action dev_map: Peak memory pool usage is 246,693,888 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Nov 10 10:56:54 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 9)] Object 'dbg_txd_i' is dangling, which has no connection. it will be ignored.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 13)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance u_clk_1/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 16.80 sec.
Run super clustering :
	Initial slack -8550.
	12 iterations finished.
	Final slack 5252.
Super clustering done.
Design Utilization : 38%.
Global placement takes 16.80 sec.
Wirelength after global placement is 84592.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dbg_rxd_o_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst led_0_o_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst led_1_o_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst led_2_o_obuf/opit_1 on IOL_151_102.
Placed fixed group with base inst led_3_o_obuf/opit_1 on IOL_151_101.
Placed fixed group with base inst osc_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst rst_cpu_i_ibuf/opit_1 on IOL_151_161.
Placed fixed group with base inst rst_i_ibuf/opit_1 on IOL_151_46.
Placed fixed instance u_clk_1/u_pll_e1/goppll on PLL_82_319.
Placed fixed group with base inst uart_rx_i_ibuf/opit_1 on IOL_151_333.
Placed fixed group with base inst uart_tx_o_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 100297.
Macro cell placement takes 0.14 sec.
Run super clustering :
	Initial slack -8550.
	19 iterations finished.
	Final slack 7509.
Super clustering done.
Design Utilization : 38%.
Wirelength after post global placement is 94321.
Post global placement takes 19.80 sec.
Wirelength after legalization is 99989.
Legalization takes 2.11 sec.
Worst slack before Replication Place is 4662.
Wirelength after replication placement is 99989.
Legalized cost 4662.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 100001.
Timing-driven detailed placement takes 12.28 sec.
Placement done.
Total placement takes 69.50 sec.
Finished placement. (CPU time elapsed 0h:01m:11s)

Routing started.
Building routing graph takes 1.63 sec.
Worst slack is 6392.
Processing design graph takes 1.00 sec.
Total memory for routing:
	52.425816 M.
Total nets for routing : 10662.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 74 nets, it takes 0.03 sec.
Unrouted nets 169 at the end of iteration 0.
Unrouted nets 116 at the end of iteration 1.
Unrouted nets 92 at the end of iteration 2.
Unrouted nets 81 at the end of iteration 3.
Unrouted nets 61 at the end of iteration 4.
Unrouted nets 44 at the end of iteration 5.
Unrouted nets 37 at the end of iteration 6.
Unrouted nets 33 at the end of iteration 7.
Unrouted nets 29 at the end of iteration 8.
Unrouted nets 22 at the end of iteration 9.
Unrouted nets 16 at the end of iteration 10.
Unrouted nets 9 at the end of iteration 11.
Unrouted nets 10 at the end of iteration 12.
Unrouted nets 15 at the end of iteration 13.
Unrouted nets 13 at the end of iteration 14.
Unrouted nets 7 at the end of iteration 15.
Unrouted nets 6 at the end of iteration 16.
Unrouted nets 5 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 3 at the end of iteration 21.
Unrouted nets 4 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 3 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 0 at the end of iteration 31.
Global Routing step 2 processed 336 nets, it takes 1.42 sec.
Unrouted nets 242 at the end of iteration 0.
Unrouted nets 139 at the end of iteration 1.
Unrouted nets 104 at the end of iteration 2.
Unrouted nets 75 at the end of iteration 3.
Unrouted nets 61 at the end of iteration 4.
Unrouted nets 57 at the end of iteration 5.
Unrouted nets 46 at the end of iteration 6.
Unrouted nets 25 at the end of iteration 7.
Unrouted nets 21 at the end of iteration 8.
Unrouted nets 26 at the end of iteration 9.
Unrouted nets 17 at the end of iteration 10.
Unrouted nets 6 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 0 at the end of iteration 14.
Global Routing step 3 processed 400 nets, it takes 6.45 sec.
Global routing takes 7.91 sec.
Total 13494 subnets.
    forward max bucket size 866 , backward 376.
        Unrouted nets 9756 at the end of iteration 0.
    route iteration 0, CPU time elapsed 4.218750 sec.
    forward max bucket size 860 , backward 478.
        Unrouted nets 8436 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.765625 sec.
    forward max bucket size 1013 , backward 597.
        Unrouted nets 7232 at the end of iteration 2.
    route iteration 2, CPU time elapsed 3.093750 sec.
    forward max bucket size 1632 , backward 687.
        Unrouted nets 6270 at the end of iteration 3.
    route iteration 3, CPU time elapsed 3.125000 sec.
    forward max bucket size 1623 , backward 1260.
        Unrouted nets 5656 at the end of iteration 4.
    route iteration 4, CPU time elapsed 3.562500 sec.
    forward max bucket size 1343 , backward 1435.
        Unrouted nets 5010 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.687500 sec.
    forward max bucket size 908 , backward 1157.
        Unrouted nets 4942 at the end of iteration 6.
    route iteration 6, CPU time elapsed 3.515625 sec.
    forward max bucket size 1640 , backward 711.
        Unrouted nets 4550 at the end of iteration 7.
    route iteration 7, CPU time elapsed 3.015625 sec.
    forward max bucket size 775 , backward 892.
        Unrouted nets 4031 at the end of iteration 8.
    route iteration 8, CPU time elapsed 2.625000 sec.
    forward max bucket size 1094 , backward 875.
        Unrouted nets 3448 at the end of iteration 9.
    route iteration 9, CPU time elapsed 2.375000 sec.
    forward max bucket size 1023 , backward 770.
        Unrouted nets 2983 at the end of iteration 10.
    route iteration 10, CPU time elapsed 2.109375 sec.
    forward max bucket size 814 , backward 806.
        Unrouted nets 2532 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.843750 sec.
    forward max bucket size 1028 , backward 794.
        Unrouted nets 2197 at the end of iteration 12.
    route iteration 12, CPU time elapsed 1.625000 sec.
    forward max bucket size 968 , backward 514.
        Unrouted nets 1910 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.546875 sec.
    forward max bucket size 743 , backward 713.
        Unrouted nets 1690 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.906250 sec.
    forward max bucket size 1860 , backward 1302.
        Unrouted nets 1469 at the end of iteration 15.
    route iteration 15, CPU time elapsed 1.203125 sec.
    forward max bucket size 1628 , backward 1026.
        Unrouted nets 1346 at the end of iteration 16.
    route iteration 16, CPU time elapsed 1.031250 sec.
    forward max bucket size 545 , backward 1107.
        Unrouted nets 1194 at the end of iteration 17.
    route iteration 17, CPU time elapsed 1.015625 sec.
    forward max bucket size 933 , backward 886.
        Unrouted nets 1027 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.937500 sec.
    forward max bucket size 769 , backward 954.
        Unrouted nets 897 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.843750 sec.
    forward max bucket size 886 , backward 1096.
        Unrouted nets 812 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.703125 sec.
    forward max bucket size 1021 , backward 1364.
        Unrouted nets 711 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.671875 sec.
    forward max bucket size 1085 , backward 594.
        Unrouted nets 628 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.562500 sec.
    forward max bucket size 856 , backward 392.
        Unrouted nets 600 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.515625 sec.
    forward max bucket size 861 , backward 496.
        Unrouted nets 493 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.468750 sec.
    forward max bucket size 771 , backward 501.
        Unrouted nets 461 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.437500 sec.
    forward max bucket size 991 , backward 466.
        Unrouted nets 382 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.453125 sec.
    forward max bucket size 993 , backward 1190.
        Unrouted nets 344 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.390625 sec.
    forward max bucket size 1138 , backward 1320.
        Unrouted nets 331 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.421875 sec.
    forward max bucket size 629 , backward 470.
        Unrouted nets 270 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.328125 sec.
    forward max bucket size 346 , backward 1031.
        Unrouted nets 258 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.281250 sec.
    forward max bucket size 461 , backward 639.
        Unrouted nets 262 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.265625 sec.
    forward max bucket size 584 , backward 453.
        Unrouted nets 249 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.265625 sec.
    forward max bucket size 401 , backward 372.
        Unrouted nets 239 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.265625 sec.
    forward max bucket size 590 , backward 459.
        Unrouted nets 195 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.250000 sec.
    forward max bucket size 1050 , backward 611.
        Unrouted nets 162 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.187500 sec.
    forward max bucket size 198 , backward 168.
        Unrouted nets 142 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.125000 sec.
    forward max bucket size 1333 , backward 712.
        Unrouted nets 121 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.125000 sec.
    forward max bucket size 201 , backward 264.
        Unrouted nets 122 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.140625 sec.
    forward max bucket size 284 , backward 210.
        Unrouted nets 94 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.109375 sec.
    forward max bucket size 362 , backward 354.
        Unrouted nets 92 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.640625 sec.
    forward max bucket size 621 , backward 411.
        Unrouted nets 71 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.109375 sec.
    forward max bucket size 477 , backward 139.
        Unrouted nets 73 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.093750 sec.
    forward max bucket size 281 , backward 174.
        Unrouted nets 72 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.093750 sec.
    forward max bucket size 157 , backward 188.
        Unrouted nets 68 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.109375 sec.
    forward max bucket size 296 , backward 285.
        Unrouted nets 58 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.093750 sec.
    forward max bucket size 181 , backward 268.
        Unrouted nets 55 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.078125 sec.
    forward max bucket size 387 , backward 516.
        Unrouted nets 46 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.093750 sec.
    forward max bucket size 1277 , backward 279.
        Unrouted nets 38 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.109375 sec.
    forward max bucket size 1392 , backward 425.
        Unrouted nets 46 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.140625 sec.
    forward max bucket size 1275 , backward 540.
        Unrouted nets 67 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.140625 sec.
    forward max bucket size 366 , backward 610.
        Unrouted nets 67 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.125000 sec.
    forward max bucket size 189 , backward 341.
        Unrouted nets 61 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.109375 sec.
    forward max bucket size 614 , backward 285.
        Unrouted nets 51 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.125000 sec.
    forward max bucket size 823 , backward 557.
        Unrouted nets 53 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.109375 sec.
    forward max bucket size 288 , backward 255.
        Unrouted nets 36 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.078125 sec.
    forward max bucket size 81 , backward 152.
        Unrouted nets 24 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.078125 sec.
    forward max bucket size 51 , backward 71.
        Unrouted nets 18 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.046875 sec.
    forward max bucket size 68 , backward 153.
        Unrouted nets 14 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.062500 sec.
    forward max bucket size 40 , backward 259.
        Unrouted nets 14 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.062500 sec.
    forward max bucket size 156 , backward 736.
        Unrouted nets 16 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.062500 sec.
    forward max bucket size 113 , backward 45.
        Unrouted nets 9 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.046875 sec.
    forward max bucket size 70 , backward 45.
        Unrouted nets 8 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.046875 sec.
    forward max bucket size 92 , backward 150.
        Unrouted nets 7 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.062500 sec.
    forward max bucket size 32 , backward 30.
        Unrouted nets 4 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.046875 sec.
    forward max bucket size 31 , backward 19.
        Unrouted nets 2 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.062500 sec.
    forward max bucket size 255 , backward 1046.
        Unrouted nets 5 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.046875 sec.
    forward max bucket size 130 , backward 44.
        Unrouted nets 8 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.046875 sec.
    forward max bucket size 60 , backward 157.
        Unrouted nets 9 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.046875 sec.
    forward max bucket size 34 , backward 67.
        Unrouted nets 6 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.046875 sec.
    forward max bucket size 13 , backward 149.
        Unrouted nets 9 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.046875 sec.
    forward max bucket size 109 , backward 216.
        Unrouted nets 4 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.046875 sec.
    forward max bucket size 8 , backward 12.
        Unrouted nets 2 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.046875 sec.
    forward max bucket size 8 , backward 12.
        Unrouted nets 2 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.046875 sec.
    forward max bucket size 88 , backward 72.
        Unrouted nets 3 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.062500 sec.
    forward max bucket size 23 , backward 225.
        Unrouted nets 2 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.046875 sec.
    forward max bucket size 10 , backward 2.
        Unrouted nets 0 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.062500 sec.
Detailed routing takes 57.97 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_50_165.
I: Route-6001: Insert route through in CLMA_70_204.
I: Route-6001: Insert route through in CLMS_66_41.
I: Route-6001: Insert route through in CLMS_94_233.
I: Route-6001: Insert route through in CLMA_70_204.
I: Route-6001: Insert route through in CLMA_50_177.
I: Route-6001: Insert route through in CLMA_90_84.
I: Route-6001: Insert route through in CLMA_58_120.
I: Route-6001: Insert route through in CLMA_38_296.
I: Route-6001: Insert route through in CLMA_98_200.
I: Route-6001: Insert route through in CLMS_46_85.
I: Route-6001: Insert route through in CLMS_86_137.
I: Route-6001: Insert route through in CLMA_118_224.
I: Route-6001: Insert route through in USCM_74_131.
I: Route-6001: Insert route through in USCM_74_132.
I: Route-6001: Insert route through in USCM_74_128.
I: Route-6001: Insert route through in USCM_74_133.
I: Route-6001: Insert route through in RCKB_7_187.
I: Route-6001: Insert route through in RCKB_7_61.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_185.
    Annotate routing result again.
Finish routing takes 2.53 sec.
Used srb routing arc is 131251.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 72.94 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 2109     | 3274          | 64                  
|   FF                     | 2979     | 19644         | 15                  
|   LUT                    | 4952     | 13096         | 38                  
|   LUT-FF pairs           | 1488     | 13096         | 11                  
| Use of CLMS              | 713      | 1110          | 64                  
|   FF                     | 1006     | 6660          | 15                  
|   LUT                    | 1647     | 4440          | 37                  
|   LUT-FF pairs           | 498      | 4440          | 11                  
|   Distributed RAM        | 66       | 4440          | 1                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 32       | 48            | 67                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 10       | 240           | 4                   
|   IOBD                   | 5        | 120           | 4                   
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 4        | 114           | 4                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 10       | 240           | 4                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 5        | 24            | 21                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 5        | 20            | 25                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:02m:24s)
Design 'soc_tcm' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 152.000 sec
Action pnr: CPU time elapsed is 148.703 sec
Current time: Thu Nov 10 10:59:25 2022
Action pnr: Peak memory pool usage is 722,837,504 bytes
Finished placement and routing. (CPU time elapsed 0h:02m:25s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Nov 10 11:02:51 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Nov 10 11:03:12 2022
| Design       : soc_tcm
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared                 0           1  {osc_in}
 osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred
                          25.000       {0 12.5}       Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred
                          25.000       {0 12.5}       Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                          25.000       {0 12.5}       Generated (osc_clk)   4030           0  {u_clk_1/u_pll_e1/goppll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                             40.000 MHz      49.312 MHz         25.000         20.279          4.721
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     4.721       0.000              0          15400
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    -0.072      -0.288              4          15400
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          10.581       0.000              0           4030
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     7.598       0.000              0          15400
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     0.000       0.000              0          15400
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          11.563       0.000              0           4030
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[60]/opit_0_L5Q_perm/L4
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.082
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N8              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.867       4.889         ntclkbufg_0      
 DRM_122_352/CLKA[0]                                                       r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_122_352/QA0[16]               tco                   2.045       6.934 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[16]
                                   net (fanout=1)        3.637      10.571         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [196]
 CLMA_58_165/Y6CD                  td                    0.393      10.964 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[15]_muxf7/L6OUTB
                                   net (fanout=1)        0.633      11.597         riscv_tcm_top/_N2081
 CLMA_70_160/Y0                    td                    0.164      11.761 r       riscv_tcm_top/u_dmux/N32[15]/gateop_perm/Z
                                   net (fanout=5)        0.310      12.071         riscv_tcm_top/dport_data_rd_w [15]
 CLMS_66_161/Y0                    td                    0.387      12.458 r       riscv_tcm_top/u_core/u_lsu/N404_3[7]/gateop/F
                                   net (fanout=18)       0.270      12.728         riscv_tcm_top/u_core/u_lsu/N408 [7]
 CLMS_66_161/Y1                    td                    0.169      12.897 r       riscv_tcm_top/u_core/u_lsu/N405/gateop_perm/Z
                                   net (fanout=8)        0.426      13.323         riscv_tcm_top/u_core/u_lsu/N408 [19]
 CLMS_66_157/Y0                    td                    0.214      13.537 r       riscv_tcm_top/u_core/u_lsu/N419[9]/gateop/F
                                   net (fanout=1)        0.426      13.963         riscv_tcm_top/u_core/u_lsu/N419 [9]
 CLMA_70_160/Y1                    td                    0.276      14.239 r       riscv_tcm_top/u_core/u_lsu/N421[9]/gateop/F
                                   net (fanout=1)        1.854      16.093         riscv_tcm_top/u_core/writeback_mem_value_w [9]
 CLMA_102_252/Y0                   td                    0.164      16.257 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[9]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.595      16.852         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [9]
 CLMA_102_248/Y0                   td                    0.164      17.016 r       riscv_tcm_top/u_core/u_issue/N98[9]/gateop_perm/Z
                                   net (fanout=1)        0.261      17.277         riscv_tcm_top/u_core/u_issue/N98 [9]
 CLMA_102_248/Y1                   td                    0.209      17.486 r       riscv_tcm_top/u_core/u_issue/N110[9]/gateop_perm/Z
                                   net (fanout=13)       1.090      18.576         riscv_tcm_top/u_core/opcode_rb_operand_w [9]
                                                         0.382      18.958 r       riscv_tcm_top/u_core/u_exec/N306.fsub_9/gateop_A2/Cout
                                                         0.000      18.958         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [10]
 CLMA_70_224/COUT                  td                    0.097      19.055 r       riscv_tcm_top/u_core/u_exec/N306.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.055         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [12]
                                                         0.060      19.115 r       riscv_tcm_top/u_core/u_exec/N306.fsub_13/gateop_A2/Cout
                                                         0.000      19.115         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [14]
 CLMA_70_228/COUT                  td                    0.097      19.212 r       riscv_tcm_top/u_core/u_exec/N306.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.212         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [16]
                                                         0.060      19.272 r       riscv_tcm_top/u_core/u_exec/N306.fsub_17/gateop_A2/Cout
                                                         0.000      19.272         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [18]
 CLMA_70_232/COUT                  td                    0.097      19.369 r       riscv_tcm_top/u_core/u_exec/N306.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.369         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [20]
                                                         0.060      19.429 r       riscv_tcm_top/u_core/u_exec/N306.fsub_21/gateop_A2/Cout
                                                         0.000      19.429         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [22]
 CLMA_70_236/COUT                  td                    0.097      19.526 r       riscv_tcm_top/u_core/u_exec/N306.fsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.526         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [24]
                                                         0.060      19.586 r       riscv_tcm_top/u_core/u_exec/N306.fsub_25/gateop_A2/Cout
                                                         0.000      19.586         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [26]
 CLMA_70_240/COUT                  td                    0.097      19.683 r       riscv_tcm_top/u_core/u_exec/N306.fsub_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.683         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [28]
                                                         0.060      19.743 r       riscv_tcm_top/u_core/u_exec/N306.fsub_29/gateop_A2/Cout
                                                         0.000      19.743         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [30]
 CLMA_70_244/Y3                    td                    0.380      20.123 r       riscv_tcm_top/u_core/u_exec/N306.fsub_31/gateop_A2/Y1
                                   net (fanout=1)        0.262      20.385         riscv_tcm_top/u_core/u_exec/N310
 CLMA_70_245/Y0                    td                    0.164      20.549 r       riscv_tcm_top/u_core/u_exec/N312/gateop_perm/Z
                                   net (fanout=1)        0.300      20.849         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_253/Y0                    td                    0.211      21.060 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.263      21.323         riscv_tcm_top/u_core/u_exec/_N6413
 CLMA_70_253/Y1                    td                    0.169      21.492 r       riscv_tcm_top/u_core/u_exec/N354_4/gateop_perm/Z
                                   net (fanout=1)        0.261      21.753         riscv_tcm_top/u_core/u_exec/_N6414
 CLMA_70_253/Y2                    td                    0.216      21.969 r       riscv_tcm_top/u_core/u_exec/N414_1/gateop/F
                                   net (fanout=2)        0.433      22.402         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_70_249/Y0                    td                    0.164      22.566 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q/Z
                                   net (fanout=101)      1.966      24.532         riscv_tcm_top/u_core/squash_decode_w
 CLMS_54_181/A4                                                            r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[60]/opit_0_L5Q_perm/L4

 Data arrival time                                                  24.532         Logic Levels: 20 
                                                                                   Logic: 6.656ns(33.885%), Route: 12.987ns(66.115%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 B5                                                      0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      25.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935      26.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      26.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      26.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      26.386         _N8              
 PLL_82_319/CLK_OUT0               td                    0.442      26.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      27.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      27.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.511      29.082         ntclkbufg_0      
 CLMS_54_181/CLK                                                           r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[60]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.451      29.533                          
 clock uncertainty                                      -0.150      29.383                          

 Setup time                                             -0.130      29.253                          

 Data required time                                                 29.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.253                          
 Data arrival time                                                 -24.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.721                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[61]/opit_0_L5Q_perm/L4
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.082
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N8              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.867       4.889         ntclkbufg_0      
 DRM_122_352/CLKA[0]                                                       r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_122_352/QA0[16]               tco                   2.045       6.934 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[16]
                                   net (fanout=1)        3.637      10.571         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [196]
 CLMA_58_165/Y6CD                  td                    0.393      10.964 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[15]_muxf7/L6OUTB
                                   net (fanout=1)        0.633      11.597         riscv_tcm_top/_N2081
 CLMA_70_160/Y0                    td                    0.164      11.761 r       riscv_tcm_top/u_dmux/N32[15]/gateop_perm/Z
                                   net (fanout=5)        0.310      12.071         riscv_tcm_top/dport_data_rd_w [15]
 CLMS_66_161/Y0                    td                    0.387      12.458 r       riscv_tcm_top/u_core/u_lsu/N404_3[7]/gateop/F
                                   net (fanout=18)       0.270      12.728         riscv_tcm_top/u_core/u_lsu/N408 [7]
 CLMS_66_161/Y1                    td                    0.169      12.897 r       riscv_tcm_top/u_core/u_lsu/N405/gateop_perm/Z
                                   net (fanout=8)        0.426      13.323         riscv_tcm_top/u_core/u_lsu/N408 [19]
 CLMS_66_157/Y0                    td                    0.214      13.537 r       riscv_tcm_top/u_core/u_lsu/N419[9]/gateop/F
                                   net (fanout=1)        0.426      13.963         riscv_tcm_top/u_core/u_lsu/N419 [9]
 CLMA_70_160/Y1                    td                    0.276      14.239 r       riscv_tcm_top/u_core/u_lsu/N421[9]/gateop/F
                                   net (fanout=1)        1.854      16.093         riscv_tcm_top/u_core/writeback_mem_value_w [9]
 CLMA_102_252/Y0                   td                    0.164      16.257 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[9]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.595      16.852         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [9]
 CLMA_102_248/Y0                   td                    0.164      17.016 r       riscv_tcm_top/u_core/u_issue/N98[9]/gateop_perm/Z
                                   net (fanout=1)        0.261      17.277         riscv_tcm_top/u_core/u_issue/N98 [9]
 CLMA_102_248/Y1                   td                    0.209      17.486 r       riscv_tcm_top/u_core/u_issue/N110[9]/gateop_perm/Z
                                   net (fanout=13)       1.090      18.576         riscv_tcm_top/u_core/opcode_rb_operand_w [9]
                                                         0.382      18.958 r       riscv_tcm_top/u_core/u_exec/N306.fsub_9/gateop_A2/Cout
                                                         0.000      18.958         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [10]
 CLMA_70_224/COUT                  td                    0.097      19.055 r       riscv_tcm_top/u_core/u_exec/N306.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.055         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [12]
                                                         0.060      19.115 r       riscv_tcm_top/u_core/u_exec/N306.fsub_13/gateop_A2/Cout
                                                         0.000      19.115         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [14]
 CLMA_70_228/COUT                  td                    0.097      19.212 r       riscv_tcm_top/u_core/u_exec/N306.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.212         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [16]
                                                         0.060      19.272 r       riscv_tcm_top/u_core/u_exec/N306.fsub_17/gateop_A2/Cout
                                                         0.000      19.272         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [18]
 CLMA_70_232/COUT                  td                    0.097      19.369 r       riscv_tcm_top/u_core/u_exec/N306.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.369         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [20]
                                                         0.060      19.429 r       riscv_tcm_top/u_core/u_exec/N306.fsub_21/gateop_A2/Cout
                                                         0.000      19.429         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [22]
 CLMA_70_236/COUT                  td                    0.097      19.526 r       riscv_tcm_top/u_core/u_exec/N306.fsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.526         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [24]
                                                         0.060      19.586 r       riscv_tcm_top/u_core/u_exec/N306.fsub_25/gateop_A2/Cout
                                                         0.000      19.586         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [26]
 CLMA_70_240/COUT                  td                    0.097      19.683 r       riscv_tcm_top/u_core/u_exec/N306.fsub_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.683         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [28]
                                                         0.060      19.743 r       riscv_tcm_top/u_core/u_exec/N306.fsub_29/gateop_A2/Cout
                                                         0.000      19.743         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [30]
 CLMA_70_244/Y3                    td                    0.380      20.123 r       riscv_tcm_top/u_core/u_exec/N306.fsub_31/gateop_A2/Y1
                                   net (fanout=1)        0.262      20.385         riscv_tcm_top/u_core/u_exec/N310
 CLMA_70_245/Y0                    td                    0.164      20.549 r       riscv_tcm_top/u_core/u_exec/N312/gateop_perm/Z
                                   net (fanout=1)        0.300      20.849         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_253/Y0                    td                    0.211      21.060 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.263      21.323         riscv_tcm_top/u_core/u_exec/_N6413
 CLMA_70_253/Y1                    td                    0.169      21.492 r       riscv_tcm_top/u_core/u_exec/N354_4/gateop_perm/Z
                                   net (fanout=1)        0.261      21.753         riscv_tcm_top/u_core/u_exec/_N6414
 CLMA_70_253/Y2                    td                    0.216      21.969 r       riscv_tcm_top/u_core/u_exec/N414_1/gateop/F
                                   net (fanout=2)        0.433      22.402         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_70_249/Y0                    td                    0.164      22.566 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q/Z
                                   net (fanout=101)      1.948      24.514         riscv_tcm_top/u_core/squash_decode_w
 CLMS_54_181/B4                                                            r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[61]/opit_0_L5Q_perm/L4

 Data arrival time                                                  24.514         Logic Levels: 20 
                                                                                   Logic: 6.656ns(33.916%), Route: 12.969ns(66.084%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 B5                                                      0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      25.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935      26.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      26.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      26.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      26.386         _N8              
 PLL_82_319/CLK_OUT0               td                    0.442      26.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      27.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      27.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.511      29.082         ntclkbufg_0      
 CLMS_54_181/CLK                                                           r       riscv_tcm_top/u_core/u_decode/genblk1.buffer_q[61]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.451      29.533                          
 clock uncertainty                                      -0.150      29.383                          

 Setup time                                             -0.133      29.250                          

 Data required time                                                 29.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.250                          
 Data arrival time                                                 -24.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.736                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_fetch/branch_pc_q[9]/opit_0_L5Q_perm/CE
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.092
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N8              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.867       4.889         ntclkbufg_0      
 DRM_122_352/CLKA[0]                                                       r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_122_352/QA0[16]               tco                   2.045       6.934 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[16]
                                   net (fanout=1)        3.637      10.571         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [196]
 CLMA_58_165/Y6CD                  td                    0.393      10.964 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[15]_muxf7/L6OUTB
                                   net (fanout=1)        0.633      11.597         riscv_tcm_top/_N2081
 CLMA_70_160/Y0                    td                    0.164      11.761 r       riscv_tcm_top/u_dmux/N32[15]/gateop_perm/Z
                                   net (fanout=5)        0.310      12.071         riscv_tcm_top/dport_data_rd_w [15]
 CLMS_66_161/Y0                    td                    0.387      12.458 r       riscv_tcm_top/u_core/u_lsu/N404_3[7]/gateop/F
                                   net (fanout=18)       0.270      12.728         riscv_tcm_top/u_core/u_lsu/N408 [7]
 CLMS_66_161/Y1                    td                    0.169      12.897 r       riscv_tcm_top/u_core/u_lsu/N405/gateop_perm/Z
                                   net (fanout=8)        0.426      13.323         riscv_tcm_top/u_core/u_lsu/N408 [19]
 CLMS_66_157/Y0                    td                    0.214      13.537 r       riscv_tcm_top/u_core/u_lsu/N419[9]/gateop/F
                                   net (fanout=1)        0.426      13.963         riscv_tcm_top/u_core/u_lsu/N419 [9]
 CLMA_70_160/Y1                    td                    0.276      14.239 r       riscv_tcm_top/u_core/u_lsu/N421[9]/gateop/F
                                   net (fanout=1)        1.854      16.093         riscv_tcm_top/u_core/writeback_mem_value_w [9]
 CLMA_102_252/Y0                   td                    0.164      16.257 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[9]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.595      16.852         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [9]
 CLMA_102_248/Y0                   td                    0.164      17.016 r       riscv_tcm_top/u_core/u_issue/N98[9]/gateop_perm/Z
                                   net (fanout=1)        0.261      17.277         riscv_tcm_top/u_core/u_issue/N98 [9]
 CLMA_102_248/Y1                   td                    0.209      17.486 r       riscv_tcm_top/u_core/u_issue/N110[9]/gateop_perm/Z
                                   net (fanout=13)       1.090      18.576         riscv_tcm_top/u_core/opcode_rb_operand_w [9]
                                                         0.382      18.958 r       riscv_tcm_top/u_core/u_exec/N306.fsub_9/gateop_A2/Cout
                                                         0.000      18.958         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [10]
 CLMA_70_224/COUT                  td                    0.097      19.055 r       riscv_tcm_top/u_core/u_exec/N306.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.055         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [12]
                                                         0.060      19.115 r       riscv_tcm_top/u_core/u_exec/N306.fsub_13/gateop_A2/Cout
                                                         0.000      19.115         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [14]
 CLMA_70_228/COUT                  td                    0.097      19.212 r       riscv_tcm_top/u_core/u_exec/N306.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.212         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [16]
                                                         0.060      19.272 r       riscv_tcm_top/u_core/u_exec/N306.fsub_17/gateop_A2/Cout
                                                         0.000      19.272         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [18]
 CLMA_70_232/COUT                  td                    0.097      19.369 r       riscv_tcm_top/u_core/u_exec/N306.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.369         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [20]
                                                         0.060      19.429 r       riscv_tcm_top/u_core/u_exec/N306.fsub_21/gateop_A2/Cout
                                                         0.000      19.429         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [22]
 CLMA_70_236/COUT                  td                    0.097      19.526 r       riscv_tcm_top/u_core/u_exec/N306.fsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.526         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [24]
                                                         0.060      19.586 r       riscv_tcm_top/u_core/u_exec/N306.fsub_25/gateop_A2/Cout
                                                         0.000      19.586         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [26]
 CLMA_70_240/COUT                  td                    0.097      19.683 r       riscv_tcm_top/u_core/u_exec/N306.fsub_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.683         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [28]
                                                         0.060      19.743 r       riscv_tcm_top/u_core/u_exec/N306.fsub_29/gateop_A2/Cout
                                                         0.000      19.743         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [30]
 CLMA_70_244/Y3                    td                    0.380      20.123 r       riscv_tcm_top/u_core/u_exec/N306.fsub_31/gateop_A2/Y1
                                   net (fanout=1)        0.262      20.385         riscv_tcm_top/u_core/u_exec/N310
 CLMA_70_245/Y0                    td                    0.164      20.549 r       riscv_tcm_top/u_core/u_exec/N312/gateop_perm/Z
                                   net (fanout=1)        0.300      20.849         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_253/Y0                    td                    0.211      21.060 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.263      21.323         riscv_tcm_top/u_core/u_exec/_N6413
 CLMA_70_253/Y1                    td                    0.169      21.492 r       riscv_tcm_top/u_core/u_exec/N354_4/gateop_perm/Z
                                   net (fanout=1)        0.261      21.753         riscv_tcm_top/u_core/u_exec/_N6414
 CLMA_70_253/Y2                    td                    0.216      21.969 r       riscv_tcm_top/u_core/u_exec/N414_1/gateop/F
                                   net (fanout=2)        0.433      22.402         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_70_249/Y0                    td                    0.164      22.566 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q/Z
                                   net (fanout=101)      0.355      22.921         riscv_tcm_top/u_core/squash_decode_w
 CLMA_78_248/Y0                    td                    0.164      23.085 r       riscv_tcm_top/u_core/u_fetch/N78/gateop_perm/Z
                                   net (fanout=24)       1.291      24.376         riscv_tcm_top/u_core/u_fetch/N78
 CLMS_54_197/CE                                                            r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[9]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.376         Logic Levels: 21 
                                                                                   Logic: 6.820ns(34.998%), Route: 12.667ns(65.002%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 B5                                                      0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      25.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935      26.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      26.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      26.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      26.386         _N8              
 PLL_82_319/CLK_OUT0               td                    0.442      26.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      27.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      27.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.521      29.092         ntclkbufg_0      
 CLMS_54_197/CLK                                                           r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.451      29.543                          
 clock uncertainty                                      -0.150      29.393                          

 Setup time                                             -0.277      29.116                          

 Data required time                                                 29.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.116                          
 Data arrival time                                                 -24.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.740                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_requests/ram_5/gateop/WADM1
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.879
  Launch Clock Delay      :  4.150
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N8              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.579       4.150         ntclkbufg_0      
 CLMA_102_116/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMA_102_116/Q1                   tco                   0.223       4.373 f       riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.140       4.513         riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr [1]
 CLMS_102_117/M1                                                           f       riscv_tcm_top/u_tcm/u_conv/u_requests/ram_5/gateop/WADM1

 Data arrival time                                                   4.513         Logic Levels: 0  
                                                                                   Logic: 0.223ns(61.433%), Route: 0.140ns(38.567%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N8              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.857       4.879         ntclkbufg_0      
 CLMS_102_117/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_requests/ram_5/gateop/WCLK
 clock pessimism                                        -0.696       4.183                          
 clock uncertainty                                       0.000       4.183                          

 Hold time                                               0.402       4.585                          

 Data required time                                                  4.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.585                          
 Data arrival time                                                  -4.513                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.072                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_requests/ram_5/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.879
  Launch Clock Delay      :  4.150
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N8              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.579       4.150         ntclkbufg_0      
 CLMA_102_116/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[0]/opit_0_L5Q_perm/CLK

 CLMA_102_116/Q0                   tco                   0.223       4.373 f       riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.140       4.513         riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr [0]
 CLMS_102_117/M0                                                           f       riscv_tcm_top/u_tcm/u_conv/u_requests/ram_5/gateop/WADM0

 Data arrival time                                                   4.513         Logic Levels: 0  
                                                                                   Logic: 0.223ns(61.433%), Route: 0.140ns(38.567%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N8              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.857       4.879         ntclkbufg_0      
 CLMS_102_117/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_requests/ram_5/gateop/WCLK
 clock pessimism                                        -0.696       4.183                          
 clock uncertainty                                       0.000       4.183                          

 Hold time                                               0.402       4.585                          

 Data required time                                                  4.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.585                          
 Data arrival time                                                  -4.513                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.072                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_requests/ram_4/gateop/WADM1
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.879
  Launch Clock Delay      :  4.150
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N8              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.579       4.150         ntclkbufg_0      
 CLMA_102_116/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMA_102_116/Q1                   tco                   0.223       4.373 f       riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.140       4.513         riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr [1]
 CLMS_102_117/M1                                                           f       riscv_tcm_top/u_tcm/u_conv/u_requests/ram_4/gateop/WADM1

 Data arrival time                                                   4.513         Logic Levels: 0  
                                                                                   Logic: 0.223ns(61.433%), Route: 0.140ns(38.567%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N8              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.857       4.879         ntclkbufg_0      
 CLMS_102_117/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_requests/ram_4/gateop/WCLK
 clock pessimism                                        -0.696       4.183                          
 clock uncertainty                                       0.000       4.183                          

 Hold time                                               0.402       4.585                          

 Data required time                                                  4.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.585                          
 Data arrival time                                                  -4.513                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N8              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.799       4.821         ntclkbufg_0      
 CLMA_130_72/CLK                                                           r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_130_72/Q0                    tco                   0.258       5.079 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        3.274       8.353         nt_led_3_o       
 IOL_151_361/DO                    td                    0.122       8.475 f       uart_tx_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.475         uart_tx_o_obuf/ntO
 IOBS_152_361/PAD                  td                    2.788      11.263 f       uart_tx_o_obuf/opit_0/O
                                   net (fanout=1)        0.084      11.347         uart_tx_o        
 C10                                                                       f       uart_tx_o (port) 

 Data arrival time                                                  11.347         Logic Levels: 2  
                                                                                   Logic: 3.168ns(48.544%), Route: 3.358ns(51.456%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N8              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.801       4.823         ntclkbufg_0      
 CLMA_50_76/CLK                                                            r       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.258       5.081 f       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.724       6.805         nt_dbg_rxd_o     
 IOL_151_86/DO                     td                    0.122       6.927 f       dbg_rxd_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.927         dbg_rxd_o_obuf/ntO
 IOBD_152_86/PAD                   td                    2.788       9.715 f       dbg_rxd_o_obuf/opit_0/O
                                   net (fanout=1)        0.085       9.800         dbg_rxd_o        
 P11                                                                       f       dbg_rxd_o (port) 

 Data arrival time                                                   9.800         Logic Levels: 2  
                                                                                   Logic: 3.168ns(63.653%), Route: 1.809ns(36.347%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N8              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.799       4.821         ntclkbufg_0      
 CLMA_130_72/CLK                                                           r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_130_72/Q0                    tco                   0.258       5.079 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.734       5.813         nt_led_3_o       
 IOL_151_101/DO                    td                    0.122       5.935 f       led_3_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.935         led_3_o_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.788       8.723 f       led_3_o_obuf/opit_0/O
                                   net (fanout=1)        0.164       8.887         led_3_o          
 V11                                                                       f       led_3_o (port)   

 Data arrival time                                                   8.887         Logic Levels: 2  
                                                                                   Logic: 3.168ns(77.914%), Route: 0.898ns(22.086%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A12                                                     0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.087       0.087         uart_rx_i        
 IOBR_152_333/DIN                  td                    0.935       1.022 r       uart_rx_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.022         uart_rx_i_ibuf/ntD
 IOL_151_333/RX_DATA_DD            td                    0.094       1.116 r       uart_rx_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.813       1.929         nt_uart_rx_i     
 CLMA_138_277/M0                                                           r       u_soc/u_uart/rxd_ms_q/opit_0/D

 Data arrival time                                                   1.929         Logic Levels: 2  
                                                                                   Logic: 1.029ns(53.344%), Route: 0.900ns(46.656%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_div/q_mask_q[22]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.680       1.764         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.152       1.916 f       N1/gateop_perm/Z 
                                   net (fanout=543)      0.279       2.195         rst_cpu_w        
 CLMS_126_141/RS                                                           f       riscv_tcm_top/u_core/u_div/q_mask_q[22]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.195         Logic Levels: 3  
                                                                                   Logic: 1.181ns(53.804%), Route: 1.014ns(46.196%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_div/divisor_q[6]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.680       1.764         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.152       1.916 f       N1/gateop_perm/Z 
                                   net (fanout=543)      0.279       2.195         rst_cpu_w        
 CLMS_126_141/RS                                                           f       riscv_tcm_top/u_core/u_div/divisor_q[6]/opit_0_L5Q_perm/RS

 Data arrival time                                                   2.195         Logic Levels: 3  
                                                                                   Logic: 1.181ns(53.804%), Route: 1.014ns(46.196%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_fetch/branch_pc_q[13]/opit_0_L5Q_perm/CE
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  3.940
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N8              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.526       3.940         ntclkbufg_0      
 DRM_122_352/CLKA[0]                                                       r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_122_352/QA0[16]               tco                   1.897       5.837 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[16]
                                   net (fanout=1)        3.463       9.300         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [196]
 CLMA_58_165/Y6CD                  td                    0.316       9.616 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[15]_muxf7/L6OUTB
                                   net (fanout=1)        0.516      10.132         riscv_tcm_top/_N2081
 CLMA_70_160/Y0                    td                    0.131      10.263 r       riscv_tcm_top/u_dmux/N32[15]/gateop_perm/Z
                                   net (fanout=5)        0.250      10.513         riscv_tcm_top/dport_data_rd_w [15]
 CLMS_66_161/Y0                    td                    0.310      10.823 r       riscv_tcm_top/u_core/u_lsu/N404_3[7]/gateop/F
                                   net (fanout=18)       0.252      11.075         riscv_tcm_top/u_core/u_lsu/N408 [7]
 CLMS_66_161/Y1                    td                    0.135      11.210 r       riscv_tcm_top/u_core/u_lsu/N405/gateop_perm/Z
                                   net (fanout=8)        0.361      11.571         riscv_tcm_top/u_core/u_lsu/N408 [19]
 CLMS_66_157/Y0                    td                    0.171      11.742 r       riscv_tcm_top/u_core/u_lsu/N419[9]/gateop/F
                                   net (fanout=1)        0.362      12.104         riscv_tcm_top/u_core/u_lsu/N419 [9]
 CLMA_70_160/Y1                    td                    0.217      12.321 f       riscv_tcm_top/u_core/u_lsu/N421[9]/gateop/F
                                   net (fanout=1)        1.524      13.845         riscv_tcm_top/u_core/writeback_mem_value_w [9]
 CLMA_102_252/Y0                   td                    0.131      13.976 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[9]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.461      14.437         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [9]
 CLMA_102_248/Y0                   td                    0.131      14.568 r       riscv_tcm_top/u_core/u_issue/N98[9]/gateop_perm/Z
                                   net (fanout=1)        0.240      14.808         riscv_tcm_top/u_core/u_issue/N98 [9]
 CLMA_102_248/Y1                   td                    0.185      14.993 f       riscv_tcm_top/u_core/u_issue/N110[9]/gateop_perm/Z
                                   net (fanout=13)       0.829      15.822         riscv_tcm_top/u_core/opcode_rb_operand_w [9]
                                                         0.307      16.129 r       riscv_tcm_top/u_core/u_exec/N306.fsub_9/gateop_A2/Cout
                                                         0.000      16.129         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [10]
 CLMA_70_224/COUT                  td                    0.083      16.212 r       riscv_tcm_top/u_core/u_exec/N306.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.212         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [12]
                                                         0.055      16.267 f       riscv_tcm_top/u_core/u_exec/N306.fsub_13/gateop_A2/Cout
                                                         0.000      16.267         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [14]
 CLMA_70_228/COUT                  td                    0.083      16.350 r       riscv_tcm_top/u_core/u_exec/N306.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.350         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [16]
                                                         0.055      16.405 f       riscv_tcm_top/u_core/u_exec/N306.fsub_17/gateop_A2/Cout
                                                         0.000      16.405         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [18]
 CLMA_70_232/COUT                  td                    0.083      16.488 r       riscv_tcm_top/u_core/u_exec/N306.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.488         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [20]
                                                         0.055      16.543 f       riscv_tcm_top/u_core/u_exec/N306.fsub_21/gateop_A2/Cout
                                                         0.000      16.543         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [22]
 CLMA_70_236/COUT                  td                    0.083      16.626 r       riscv_tcm_top/u_core/u_exec/N306.fsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.626         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [24]
                                                         0.055      16.681 f       riscv_tcm_top/u_core/u_exec/N306.fsub_25/gateop_A2/Cout
                                                         0.000      16.681         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [26]
 CLMA_70_240/COUT                  td                    0.083      16.764 r       riscv_tcm_top/u_core/u_exec/N306.fsub_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.764         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [28]
                                                         0.055      16.819 f       riscv_tcm_top/u_core/u_exec/N306.fsub_29/gateop_A2/Cout
                                                         0.000      16.819         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [30]
 CLMA_70_244/Y3                    td                    0.305      17.124 r       riscv_tcm_top/u_core/u_exec/N306.fsub_31/gateop_A2/Y1
                                   net (fanout=1)        0.241      17.365         riscv_tcm_top/u_core/u_exec/N310
 CLMA_70_245/Y0                    td                    0.131      17.496 r       riscv_tcm_top/u_core/u_exec/N312/gateop_perm/Z
                                   net (fanout=1)        0.246      17.742         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_253/Y0                    td                    0.169      17.911 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.244      18.155         riscv_tcm_top/u_core/u_exec/_N6413
 CLMA_70_253/Y1                    td                    0.135      18.290 r       riscv_tcm_top/u_core/u_exec/N354_4/gateop_perm/Z
                                   net (fanout=1)        0.240      18.530         riscv_tcm_top/u_core/u_exec/_N6414
 CLMA_70_253/Y2                    td                    0.173      18.703 r       riscv_tcm_top/u_core/u_exec/N414_1/gateop/F
                                   net (fanout=2)        0.364      19.067         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_70_249/Y0                    td                    0.131      19.198 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q/Z
                                   net (fanout=101)      0.295      19.493         riscv_tcm_top/u_core/squash_decode_w
 CLMA_78_248/Y0                    td                    0.139      19.632 f       riscv_tcm_top/u_core/u_fetch/N78/gateop_perm/Z
                                   net (fanout=24)       1.082      20.714         riscv_tcm_top/u_core/u_fetch/N78
 CLMS_54_197/CE                                                            f       riscv_tcm_top/u_core/u_fetch/branch_pc_q[13]/opit_0_L5Q_perm/CE

 Data arrival time                                                  20.714         Logic Levels: 21 
                                                                                   Logic: 5.804ns(34.601%), Route: 10.970ns(65.399%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 B5                                                      0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      25.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781      25.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      25.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      26.180         _N8              
 PLL_82_319/CLK_OUT0               td                    0.339      26.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      27.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      27.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.260      28.366         ntclkbufg_0      
 CLMS_54_197/CLK                                                           r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308      28.674                          
 clock uncertainty                                      -0.150      28.524                          

 Setup time                                             -0.212      28.312                          

 Data required time                                                 28.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.312                          
 Data arrival time                                                 -20.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.598                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_fetch/branch_pc_q[11]/opit_0_L5Q_perm/CE
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  3.940
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N8              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.526       3.940         ntclkbufg_0      
 DRM_122_352/CLKA[0]                                                       r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_122_352/QA0[16]               tco                   1.897       5.837 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[16]
                                   net (fanout=1)        3.463       9.300         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [196]
 CLMA_58_165/Y6CD                  td                    0.316       9.616 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[15]_muxf7/L6OUTB
                                   net (fanout=1)        0.516      10.132         riscv_tcm_top/_N2081
 CLMA_70_160/Y0                    td                    0.131      10.263 r       riscv_tcm_top/u_dmux/N32[15]/gateop_perm/Z
                                   net (fanout=5)        0.250      10.513         riscv_tcm_top/dport_data_rd_w [15]
 CLMS_66_161/Y0                    td                    0.310      10.823 r       riscv_tcm_top/u_core/u_lsu/N404_3[7]/gateop/F
                                   net (fanout=18)       0.252      11.075         riscv_tcm_top/u_core/u_lsu/N408 [7]
 CLMS_66_161/Y1                    td                    0.135      11.210 r       riscv_tcm_top/u_core/u_lsu/N405/gateop_perm/Z
                                   net (fanout=8)        0.361      11.571         riscv_tcm_top/u_core/u_lsu/N408 [19]
 CLMS_66_157/Y0                    td                    0.171      11.742 r       riscv_tcm_top/u_core/u_lsu/N419[9]/gateop/F
                                   net (fanout=1)        0.362      12.104         riscv_tcm_top/u_core/u_lsu/N419 [9]
 CLMA_70_160/Y1                    td                    0.217      12.321 f       riscv_tcm_top/u_core/u_lsu/N421[9]/gateop/F
                                   net (fanout=1)        1.524      13.845         riscv_tcm_top/u_core/writeback_mem_value_w [9]
 CLMA_102_252/Y0                   td                    0.131      13.976 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[9]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.461      14.437         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [9]
 CLMA_102_248/Y0                   td                    0.131      14.568 r       riscv_tcm_top/u_core/u_issue/N98[9]/gateop_perm/Z
                                   net (fanout=1)        0.240      14.808         riscv_tcm_top/u_core/u_issue/N98 [9]
 CLMA_102_248/Y1                   td                    0.185      14.993 f       riscv_tcm_top/u_core/u_issue/N110[9]/gateop_perm/Z
                                   net (fanout=13)       0.829      15.822         riscv_tcm_top/u_core/opcode_rb_operand_w [9]
                                                         0.307      16.129 r       riscv_tcm_top/u_core/u_exec/N306.fsub_9/gateop_A2/Cout
                                                         0.000      16.129         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [10]
 CLMA_70_224/COUT                  td                    0.083      16.212 r       riscv_tcm_top/u_core/u_exec/N306.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.212         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [12]
                                                         0.055      16.267 f       riscv_tcm_top/u_core/u_exec/N306.fsub_13/gateop_A2/Cout
                                                         0.000      16.267         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [14]
 CLMA_70_228/COUT                  td                    0.083      16.350 r       riscv_tcm_top/u_core/u_exec/N306.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.350         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [16]
                                                         0.055      16.405 f       riscv_tcm_top/u_core/u_exec/N306.fsub_17/gateop_A2/Cout
                                                         0.000      16.405         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [18]
 CLMA_70_232/COUT                  td                    0.083      16.488 r       riscv_tcm_top/u_core/u_exec/N306.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.488         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [20]
                                                         0.055      16.543 f       riscv_tcm_top/u_core/u_exec/N306.fsub_21/gateop_A2/Cout
                                                         0.000      16.543         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [22]
 CLMA_70_236/COUT                  td                    0.083      16.626 r       riscv_tcm_top/u_core/u_exec/N306.fsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.626         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [24]
                                                         0.055      16.681 f       riscv_tcm_top/u_core/u_exec/N306.fsub_25/gateop_A2/Cout
                                                         0.000      16.681         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [26]
 CLMA_70_240/COUT                  td                    0.083      16.764 r       riscv_tcm_top/u_core/u_exec/N306.fsub_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.764         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [28]
                                                         0.055      16.819 f       riscv_tcm_top/u_core/u_exec/N306.fsub_29/gateop_A2/Cout
                                                         0.000      16.819         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [30]
 CLMA_70_244/Y3                    td                    0.305      17.124 r       riscv_tcm_top/u_core/u_exec/N306.fsub_31/gateop_A2/Y1
                                   net (fanout=1)        0.241      17.365         riscv_tcm_top/u_core/u_exec/N310
 CLMA_70_245/Y0                    td                    0.131      17.496 r       riscv_tcm_top/u_core/u_exec/N312/gateop_perm/Z
                                   net (fanout=1)        0.246      17.742         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_253/Y0                    td                    0.169      17.911 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.244      18.155         riscv_tcm_top/u_core/u_exec/_N6413
 CLMA_70_253/Y1                    td                    0.135      18.290 r       riscv_tcm_top/u_core/u_exec/N354_4/gateop_perm/Z
                                   net (fanout=1)        0.240      18.530         riscv_tcm_top/u_core/u_exec/_N6414
 CLMA_70_253/Y2                    td                    0.173      18.703 r       riscv_tcm_top/u_core/u_exec/N414_1/gateop/F
                                   net (fanout=2)        0.364      19.067         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_70_249/Y0                    td                    0.131      19.198 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q/Z
                                   net (fanout=101)      0.295      19.493         riscv_tcm_top/u_core/squash_decode_w
 CLMA_78_248/Y0                    td                    0.139      19.632 f       riscv_tcm_top/u_core/u_fetch/N78/gateop_perm/Z
                                   net (fanout=24)       1.082      20.714         riscv_tcm_top/u_core/u_fetch/N78
 CLMS_54_197/CE                                                            f       riscv_tcm_top/u_core/u_fetch/branch_pc_q[11]/opit_0_L5Q_perm/CE

 Data arrival time                                                  20.714         Logic Levels: 21 
                                                                                   Logic: 5.804ns(34.601%), Route: 10.970ns(65.399%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 B5                                                      0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      25.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781      25.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      25.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      26.180         _N8              
 PLL_82_319/CLK_OUT0               td                    0.339      26.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      27.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      27.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.260      28.366         ntclkbufg_0      
 CLMS_54_197/CLK                                                           r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308      28.674                          
 clock uncertainty                                      -0.150      28.524                          

 Setup time                                             -0.212      28.312                          

 Data required time                                                 28.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.312                          
 Data arrival time                                                 -20.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.598                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_fetch/branch_pc_q[9]/opit_0_L5Q_perm/CE
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  3.940
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N8              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.526       3.940         ntclkbufg_0      
 DRM_122_352/CLKA[0]                                                       r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_122_352/QA0[16]               tco                   1.897       5.837 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QA0[16]
                                   net (fanout=1)        3.463       9.300         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [196]
 CLMA_58_165/Y6CD                  td                    0.316       9.616 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[15]_muxf7/L6OUTB
                                   net (fanout=1)        0.516      10.132         riscv_tcm_top/_N2081
 CLMA_70_160/Y0                    td                    0.131      10.263 r       riscv_tcm_top/u_dmux/N32[15]/gateop_perm/Z
                                   net (fanout=5)        0.250      10.513         riscv_tcm_top/dport_data_rd_w [15]
 CLMS_66_161/Y0                    td                    0.310      10.823 r       riscv_tcm_top/u_core/u_lsu/N404_3[7]/gateop/F
                                   net (fanout=18)       0.252      11.075         riscv_tcm_top/u_core/u_lsu/N408 [7]
 CLMS_66_161/Y1                    td                    0.135      11.210 r       riscv_tcm_top/u_core/u_lsu/N405/gateop_perm/Z
                                   net (fanout=8)        0.361      11.571         riscv_tcm_top/u_core/u_lsu/N408 [19]
 CLMS_66_157/Y0                    td                    0.171      11.742 r       riscv_tcm_top/u_core/u_lsu/N419[9]/gateop/F
                                   net (fanout=1)        0.362      12.104         riscv_tcm_top/u_core/u_lsu/N419 [9]
 CLMA_70_160/Y1                    td                    0.217      12.321 f       riscv_tcm_top/u_core/u_lsu/N421[9]/gateop/F
                                   net (fanout=1)        1.524      13.845         riscv_tcm_top/u_core/writeback_mem_value_w [9]
 CLMA_102_252/Y0                   td                    0.131      13.976 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[9]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.461      14.437         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [9]
 CLMA_102_248/Y0                   td                    0.131      14.568 r       riscv_tcm_top/u_core/u_issue/N98[9]/gateop_perm/Z
                                   net (fanout=1)        0.240      14.808         riscv_tcm_top/u_core/u_issue/N98 [9]
 CLMA_102_248/Y1                   td                    0.185      14.993 f       riscv_tcm_top/u_core/u_issue/N110[9]/gateop_perm/Z
                                   net (fanout=13)       0.829      15.822         riscv_tcm_top/u_core/opcode_rb_operand_w [9]
                                                         0.307      16.129 r       riscv_tcm_top/u_core/u_exec/N306.fsub_9/gateop_A2/Cout
                                                         0.000      16.129         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [10]
 CLMA_70_224/COUT                  td                    0.083      16.212 r       riscv_tcm_top/u_core/u_exec/N306.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.212         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [12]
                                                         0.055      16.267 f       riscv_tcm_top/u_core/u_exec/N306.fsub_13/gateop_A2/Cout
                                                         0.000      16.267         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [14]
 CLMA_70_228/COUT                  td                    0.083      16.350 r       riscv_tcm_top/u_core/u_exec/N306.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.350         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [16]
                                                         0.055      16.405 f       riscv_tcm_top/u_core/u_exec/N306.fsub_17/gateop_A2/Cout
                                                         0.000      16.405         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [18]
 CLMA_70_232/COUT                  td                    0.083      16.488 r       riscv_tcm_top/u_core/u_exec/N306.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.488         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [20]
                                                         0.055      16.543 f       riscv_tcm_top/u_core/u_exec/N306.fsub_21/gateop_A2/Cout
                                                         0.000      16.543         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [22]
 CLMA_70_236/COUT                  td                    0.083      16.626 r       riscv_tcm_top/u_core/u_exec/N306.fsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.626         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [24]
                                                         0.055      16.681 f       riscv_tcm_top/u_core/u_exec/N306.fsub_25/gateop_A2/Cout
                                                         0.000      16.681         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [26]
 CLMA_70_240/COUT                  td                    0.083      16.764 r       riscv_tcm_top/u_core/u_exec/N306.fsub_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.764         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [28]
                                                         0.055      16.819 f       riscv_tcm_top/u_core/u_exec/N306.fsub_29/gateop_A2/Cout
                                                         0.000      16.819         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N306.co [30]
 CLMA_70_244/Y3                    td                    0.305      17.124 r       riscv_tcm_top/u_core/u_exec/N306.fsub_31/gateop_A2/Y1
                                   net (fanout=1)        0.241      17.365         riscv_tcm_top/u_core/u_exec/N310
 CLMA_70_245/Y0                    td                    0.131      17.496 r       riscv_tcm_top/u_core/u_exec/N312/gateop_perm/Z
                                   net (fanout=1)        0.246      17.742         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_253/Y0                    td                    0.169      17.911 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.244      18.155         riscv_tcm_top/u_core/u_exec/_N6413
 CLMA_70_253/Y1                    td                    0.135      18.290 r       riscv_tcm_top/u_core/u_exec/N354_4/gateop_perm/Z
                                   net (fanout=1)        0.240      18.530         riscv_tcm_top/u_core/u_exec/_N6414
 CLMA_70_253/Y2                    td                    0.173      18.703 r       riscv_tcm_top/u_core/u_exec/N414_1/gateop/F
                                   net (fanout=2)        0.364      19.067         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_70_249/Y0                    td                    0.131      19.198 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q/Z
                                   net (fanout=101)      0.295      19.493         riscv_tcm_top/u_core/squash_decode_w
 CLMA_78_248/Y0                    td                    0.139      19.632 f       riscv_tcm_top/u_core/u_fetch/N78/gateop_perm/Z
                                   net (fanout=24)       1.082      20.714         riscv_tcm_top/u_core/u_fetch/N78
 CLMS_54_197/CE                                                            f       riscv_tcm_top/u_core/u_fetch/branch_pc_q[9]/opit_0_L5Q_perm/CE

 Data arrival time                                                  20.714         Logic Levels: 21 
                                                                                   Logic: 5.804ns(34.601%), Route: 10.970ns(65.399%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 B5                                                      0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      25.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781      25.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      25.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      26.180         _N8              
 PLL_82_319/CLK_OUT0               td                    0.339      26.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      27.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      27.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.260      28.366         ntclkbufg_0      
 CLMS_54_197/CLK                                                           r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308      28.674                          
 clock uncertainty                                      -0.150      28.524                          

 Setup time                                             -0.212      28.312                          

 Data required time                                                 28.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.312                          
 Data arrival time                                                 -20.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.598                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_requests/ram_4/gateop/WADM1
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.925
  Launch Clock Delay      :  3.420
  Clock Pessimism Removal :  -0.478

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N8              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.314       3.420         ntclkbufg_0      
 CLMA_102_116/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMA_102_116/Q1                   tco                   0.197       3.617 f       riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.143       3.760         riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr [1]
 CLMS_102_117/M1                                                           f       riscv_tcm_top/u_tcm/u_conv/u_requests/ram_4/gateop/WADM1

 Data arrival time                                                   3.760         Logic Levels: 0  
                                                                                   Logic: 0.197ns(57.941%), Route: 0.143ns(42.059%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N8              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.511       3.925         ntclkbufg_0      
 CLMS_102_117/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_requests/ram_4/gateop/WCLK
 clock pessimism                                        -0.478       3.447                          
 clock uncertainty                                       0.000       3.447                          

 Hold time                                               0.313       3.760                          

 Data required time                                                  3.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.760                          
 Data arrival time                                                  -3.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.000                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_requests/ram_5/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.925
  Launch Clock Delay      :  3.420
  Clock Pessimism Removal :  -0.478

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N8              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.314       3.420         ntclkbufg_0      
 CLMA_102_116/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[0]/opit_0_L5Q_perm/CLK

 CLMA_102_116/Q0                   tco                   0.197       3.617 f       riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.143       3.760         riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr [0]
 CLMS_102_117/M0                                                           f       riscv_tcm_top/u_tcm/u_conv/u_requests/ram_5/gateop/WADM0

 Data arrival time                                                   3.760         Logic Levels: 0  
                                                                                   Logic: 0.197ns(57.941%), Route: 0.143ns(42.059%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N8              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.511       3.925         ntclkbufg_0      
 CLMS_102_117/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_requests/ram_5/gateop/WCLK
 clock pessimism                                        -0.478       3.447                          
 clock uncertainty                                       0.000       3.447                          

 Hold time                                               0.313       3.760                          

 Data required time                                                  3.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.760                          
 Data arrival time                                                  -3.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.000                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_requests/ram_5/gateop/WADM1
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.925
  Launch Clock Delay      :  3.420
  Clock Pessimism Removal :  -0.478

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N8              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.314       3.420         ntclkbufg_0      
 CLMA_102_116/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMA_102_116/Q1                   tco                   0.197       3.617 f       riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.143       3.760         riscv_tcm_top/u_tcm/u_conv/u_requests/wr_ptr [1]
 CLMS_102_117/M1                                                           f       riscv_tcm_top/u_tcm/u_conv/u_requests/ram_5/gateop/WADM1

 Data arrival time                                                   3.760         Logic Levels: 0  
                                                                                   Logic: 0.197ns(57.941%), Route: 0.143ns(42.059%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N8              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.511       3.925         ntclkbufg_0      
 CLMS_102_117/CLK                                                          r       riscv_tcm_top/u_tcm/u_conv/u_requests/ram_5/gateop/WCLK
 clock pessimism                                        -0.478       3.447                          
 clock uncertainty                                       0.000       3.447                          

 Hold time                                               0.313       3.760                          

 Data required time                                                  3.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.760                          
 Data arrival time                                                  -3.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N8              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.457       3.871         ntclkbufg_0      
 CLMA_130_72/CLK                                                           r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_130_72/Q0                    tco                   0.206       4.077 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        3.008       7.085         nt_led_3_o       
 IOL_151_361/DO                    td                    0.081       7.166 f       uart_tx_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.166         uart_tx_o_obuf/ntO
 IOBS_152_361/PAD                  td                    2.049       9.215 f       uart_tx_o_obuf/opit_0/O
                                   net (fanout=1)        0.084       9.299         uart_tx_o        
 C10                                                                       f       uart_tx_o (port) 

 Data arrival time                                                   9.299         Logic Levels: 2  
                                                                                   Logic: 2.336ns(43.036%), Route: 3.092ns(56.964%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N8              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4030)     1.458       3.872         ntclkbufg_0      
 CLMA_50_76/CLK                                                            r       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_50_76/Q0                     tco                   0.206       4.078 f       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.623       5.701         nt_dbg_rxd_o     
 IOL_151_86/DO                     td                    0.081       5.782 f       dbg_rxd_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.782         dbg_rxd_o_obuf/ntO
 IOBD_152_86/PAD                   td                    2.049       7.831 f       dbg_rxd_o_obuf/opit_0/O
                                   net (fanout=1)        0.085       7.916         dbg_rxd_o        
 P11                                                                       f       dbg_rxd_o (port) 

 Data arrival time                                                   7.916         Logic Levels: 2  
                                                                                   Logic: 2.336ns(57.765%), Route: 1.708ns(42.235%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : u_soc/u_uart/rx_shift_reg_q[0]/opit_0/RS
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 f       rst_i (port)     
                                   net (fanout=1)        0.061       0.061         rst_i            
 IOBD_152_46/DIN                   td                    0.959       1.020 f       rst_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.020         rst_i_ibuf/ntD   
 IOL_151_46/RX_DATA_DD             td                    0.081       1.101 f       rst_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.848       1.949         nt_rst_i         
 CLMA_130_76/Y0                    td                    0.139       2.088 f       N0/gateop_perm/Z 
                                   net (fanout=464)      2.094       4.182         rst_i_r          
 CLMA_118_257/Y0                   td                    0.139       4.321 f       u_soc/u_uart/N486/gateop_perm/Z
                                   net (fanout=8)        2.779       7.100         u_soc/u_uart/N486
 CLMA_118_112/RS                                                           f       u_soc/u_uart/rx_shift_reg_q[0]/opit_0/RS

 Data arrival time                                                   7.100         Logic Levels: 4  
                                                                                   Logic: 1.318ns(18.563%), Route: 5.782ns(81.437%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A12                                                     0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.087       0.087         uart_rx_i        
 IOBR_152_333/DIN                  td                    0.781       0.868 r       uart_rx_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.868         uart_rx_i_ibuf/ntD
 IOL_151_333/RX_DATA_DD            td                    0.071       0.939 r       uart_rx_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.676       1.615         nt_uart_rx_i     
 CLMA_138_277/M0                                                           r       u_soc/u_uart/rxd_ms_q/opit_0/D

 Data arrival time                                                   1.615         Logic Levels: 2  
                                                                                   Logic: 0.852ns(52.755%), Route: 0.763ns(47.245%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_div/q_mask_q[15]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.602       1.509         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.121       1.630 r       N1/gateop_perm/Z 
                                   net (fanout=543)      0.267       1.897         rst_cpu_w        
 CLMA_130_140/RS                                                           r       riscv_tcm_top/u_core/u_div/q_mask_q[15]/opit_0_L5Q_perm/RS

 Data arrival time                                                   1.897         Logic Levels: 3  
                                                                                   Logic: 0.973ns(51.292%), Route: 0.924ns(48.708%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_div/q_mask_q[22]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.602       1.509         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.121       1.630 r       N1/gateop_perm/Z 
                                   net (fanout=543)      0.267       1.897         rst_cpu_w        
 CLMS_126_141/RS                                                           r       riscv_tcm_top/u_core/u_div/q_mask_q[22]/opit_0_L5Q_perm/RS

 Data arrival time                                                   1.897         Logic Levels: 3  
                                                                                   Logic: 0.973ns(51.292%), Route: 0.924ns(48.708%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 22.000 sec
Action report_timing: CPU time elapsed is 20.297 sec
Current time: Thu Nov 10 11:03:12 2022
Action report_timing: Peak memory pool usage is 511,827,968 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Nov 10 11:03:14 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 2.906250 sec.
Generating architecture configuration.
The bitstream file is "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/generate_bitstream/soc_tcm.sbit"
Generate programming file takes 31.656250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 36.000 sec
Action gen_bit_stream: CPU time elapsed is 35.219 sec
Current time: Thu Nov 10 11:03:49 2022
Action gen_bit_stream: Peak memory pool usage is 386,256,896 bytes
Process "Generate Bitstream" done.
I: Flow-6004: Design file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf' ...
Process exit normally.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf' ...
C: Flow-2008: IP file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf". 
Compiling architecture definition.
E: Verilog-4005: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 86)] Syntax error near localparam
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/BRAM_init_param.v(line number: 2058)] Identifier l is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 138)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 140)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 142)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 144)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 227)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 229)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 313)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 313)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 675)] Identifier INIT_00 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 676)] Identifier INIT_01 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 677)] Identifier INIT_02 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 678)] Identifier INIT_03 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 679)] Identifier INIT_04 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 680)] Identifier INIT_05 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 681)] Identifier INIT_06 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 682)] Identifier INIT_07 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 683)] Identifier INIT_08 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 684)] Identifier INIT_09 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 685)] Identifier INIT_0A is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 686)] Identifier INIT_0B is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 687)] Identifier INIT_0C is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 688)] Identifier INIT_0D is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 689)] Identifier INIT_0E is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 690)] Identifier INIT_0F is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 691)] Identifier INIT_10 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 692)] Identifier INIT_11 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 693)] Identifier INIT_12 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 694)] Identifier INIT_13 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 695)] Identifier INIT_14 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 696)] Identifier INIT_15 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 697)] Identifier INIT_16 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 698)] Identifier INIT_17 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 699)] Identifier INIT_18 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 700)] Identifier INIT_19 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 701)] Identifier INIT_1A is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 702)] Identifier INIT_1B is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 703)] Identifier INIT_1C is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 704)] Identifier INIT_1D is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 705)] Identifier INIT_1E is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 706)] Identifier INIT_1F is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 707)] Identifier INIT_20 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 708)] Identifier INIT_21 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 709)] Identifier INIT_22 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 710)] Identifier INIT_23 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 711)] Identifier INIT_24 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 712)] Identifier INIT_25 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 713)] Identifier INIT_26 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 714)] Identifier INIT_27 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 715)] Identifier INIT_28 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 716)] Identifier INIT_29 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 717)] Identifier INIT_2A is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 718)] Identifier INIT_2B is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 719)] Identifier INIT_2C is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 720)] Identifier INIT_2D is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 721)] Identifier INIT_2E is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 722)] Identifier INIT_2F is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 723)] Identifier INIT_30 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 724)] Identifier INIT_31 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 725)] Identifier INIT_32 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 726)] Identifier INIT_33 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 727)] Identifier INIT_34 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 728)] Identifier INIT_35 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 729)] Identifier INIT_36 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 730)] Identifier INIT_37 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 731)] Identifier INIT_38 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 732)] Identifier INIT_39 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 733)] Identifier INIT_3A is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 734)] Identifier INIT_3B is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 735)] Identifier INIT_3C is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 736)] Identifier INIT_3D is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 737)] Identifier INIT_3E is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 738)] Identifier INIT_3F is not declared
E: Parsing ERROR.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Process exit normally.


Process "Compile" started.
Current time: Thu Nov 10 11:25:03 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Analyzing module core_soc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Analyzing module riscv_exec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Analyzing module dport_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Analyzing module riscv_csr (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Analyzing module axi4lite_dist (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Analyzing module dbg_bridge_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Analyzing module riscv_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Analyzing module tcm_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Analyzing module riscv_mmu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Analyzing module riscv_lsu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Analyzing module riscv_lsu_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Analyzing module dbg_bridge_uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Analyzing module dport_axi (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Analyzing module dport_axi_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Analyzing module irq_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Analyzing module riscv_pipe_ctrl (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Analyzing module riscv_alu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Analyzing module uart_lite (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Analyzing module spi_lite (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Analyzing module spi_lite_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Analyzing module riscv_csr_regfile (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Analyzing module dbg_bridge (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Analyzing module riscv_issue (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Analyzing module riscv_multiplier (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Analyzing module tcm_mem_pmem (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Analyzing module tcm_mem_pmem_fifo2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Analyzing module riscv_regfile (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Analyzing module riscv_decode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Analyzing module riscv_divider (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Analyzing module riscv_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Analyzing module soc_tcm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Analyzing module riscv_fetch (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Analyzing module riscv_tcm_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Analyzing module BRAM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Analyzing module pll_v1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Analyzing module ipml_dpram_v1_5_BRAM (library work)
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 245)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 246)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 249)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 253)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 257)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 261)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 265)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 266)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 269)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 270)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 273)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 274)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 277)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 278)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 281)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 282)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 285)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 286)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 289)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 290)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 293)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 294)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 297)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 298)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 301)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 302)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 305)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 306)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 314)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 315)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 318)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 319)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 323)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 324)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 327)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 328)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 331)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 335)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 336)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 339)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 340)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 343)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 344)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 347)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 348)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 351)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 352)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 367)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 368)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 242)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v successfully.
 0.167486s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (37.3%)
Start rtl-elaborate.
I: Module "soc_tcm" is set as top module.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Elaborating module soc_tcm
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 116)] Net clkfb in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 119)] Net pfden in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 120)] Net clkout0_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 121)] Net clkout0_2pad_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 122)] Net clkout1_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 123)] Net clkout2_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 124)] Net clkout3_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 125)] Net clkout4_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 126)] Net clkout5_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 127)] Net dyn_idiv in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 128)] Net dyn_odiv0 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 129)] Net dyn_odiv1 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 130)] Net dyn_odiv2 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 131)] Net dyn_odiv3 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 132)] Net dyn_odiv4 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 133)] Net dyn_fdiv in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 134)] Net dyn_duty0 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 135)] Net dyn_duty1 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 136)] Net dyn_duty2 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 137)] Net dyn_duty3 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 138)] Net dyn_duty4 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 147)] Net icp_base in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 148)] Net icp_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 149)] Net lpfres_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 150)] Net cripple_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 151)] Net phase_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 152)] Net phase_dir in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 153)] Net phase_step_n in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 154)] Net load_phase in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 155)] Net dyn_mdiv in module pll_v1 does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Elaborating module core_soc
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Elaborating module irq_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Elaborating module axi4lite_dist
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Elaborating module uart_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Elaborating module timer
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Elaborating module spi_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_clk_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_mosi_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_cs_o is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Elaborating module gpio
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 309)] Net gpio_output_data_in_w in module gpio does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 484)] Net interrupt_level_r in module gpio does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Elaborating module dbg_bridge
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Elaborating module dbg_bridge_uart
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Elaborating module riscv_tcm_top
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Elaborating module riscv_core
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Elaborating module riscv_exec
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Elaborating module riscv_alu
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 277)] Net less_than_signed.v in module riscv_exec does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 295)] Net greater_than_signed.v in module riscv_exec does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Elaborating module riscv_decode
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Elaborating module riscv_decoder
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 92)] Net genblk1.fetch_in_instr_w in module riscv_decode does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 93)] Net genblk1.buffer_q in module riscv_decode does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Elaborating module riscv_mmu
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 141)] Net genblk1.state_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 142)] Net genblk1.idle_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 145)] Net genblk1.resp_mmu_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 146)] Net genblk1.resp_valid_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 147)] Net genblk1.resp_error_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 148)] Net genblk1.resp_data_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 150)] Net genblk1.cpu_accept_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 155)] Net genblk1.load_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 156)] Net genblk1.store_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 170)] Net genblk1.load_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 171)] Net genblk1.store_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 173)] Net genblk1.lsu_in_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 181)] Net genblk1.lsu_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 186)] Net genblk1.itlb_hit_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 187)] Net genblk1.dtlb_hit_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 189)] Net genblk1.dtlb_req_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 192)] Net genblk1.vm_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 193)] Net genblk1.ptbr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 195)] Net genblk1.ifetch_vm_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 196)] Net genblk1.dfetch_vm_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 198)] Net genblk1.supervisor_i_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 199)] Net genblk1.supervisor_d_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 201)] Net genblk1.vm_i_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 202)] Net genblk1.vm_d_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 205)] Net genblk1.itlb_miss_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 206)] Net genblk1.dtlb_miss_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 209)] Net genblk1.request_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 213)] Net genblk1.pte_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 214)] Net genblk1.pte_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 215)] Net genblk1.virt_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 217)] Net genblk1.pte_ppn_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 218)] Net genblk1.pte_flags_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 287)] Net genblk1.itlb_valid_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 288)] Net genblk1.itlb_va_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 289)] Net genblk1.itlb_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 316)] Net genblk1.pc_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 339)] Net genblk1.pc_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 361)] Net genblk1.dtlb_valid_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 362)] Net genblk1.dtlb_va_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 363)] Net genblk1.dtlb_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 388)] Net genblk1.load_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 411)] Net genblk1.store_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 434)] Net genblk1.store_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 435)] Net genblk1.load_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 449)] Net genblk1.lsu_out_rd_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 450)] Net genblk1.lsu_out_wr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 451)] Net genblk1.lsu_out_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 452)] Net genblk1.lsu_out_data_wr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 454)] Net genblk1.lsu_out_invalidate_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 455)] Net genblk1.lsu_out_writeback_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 457)] Net genblk1.lsu_out_cacheable_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 470)] Net genblk1.lsu_out_req_tag_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 471)] Net genblk1.lsu_out_flush_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 485)] Net genblk1.mem_req_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 486)] Net genblk1.mmu_accept_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 501)] Net genblk1.read_hold_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 502)] Net genblk1.src_mmu_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 503)] Net genblk1.src_mmu_w in module riscv_mmu does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Elaborating module riscv_lsu
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Elaborating module riscv_lsu_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Elaborating module riscv_csr
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Elaborating module riscv_csr_regfile
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 127)] Net m_enabled_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 128)] Net m_interrupts_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 129)] Net s_enabled_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 130)] Net s_interrupts_r in module riscv_csr_regfile does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Elaborating module riscv_multiplier
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Elaborating module riscv_divider
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Elaborating module riscv_issue
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Elaborating module riscv_pipe_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Elaborating module riscv_regfile
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 427)] Net issue_b_ra_value_w in module riscv_issue does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 428)] Net issue_b_rb_value_w in module riscv_issue does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Elaborating module riscv_fetch
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Elaborating module dport_mux
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Elaborating module tcm_mem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Elaborating module tcm_mem_pmem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_1 in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_2 in module tcm_mem_pmem does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Elaborating module BRAM
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Elaborating module ipml_dpram_v1_5_BRAM
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 421)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 423)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 425)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 427)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 430)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 431)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 451)] Net gen_j_ad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 500)] Net gen_j_bd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_i_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_j_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_i_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_j_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 131)] Net a_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 134)] Net a_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 135)] Net a_addr_strobe in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 142)] Net b_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 145)] Net b_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 146)] Net b_addr_strobe in module BRAM does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Elaborating module dport_axi
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
Executing : rtl-elaborate successfully.
 0.386040s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (101.2%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.118070s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.6%)
Start rtl-infer.
I: Sdm-0001: Found Ram ram_q, depth=8, width=8.
I: Sdm-0001: Found Ram ram_q, depth=4, width=8.
I: Sdm-0001: Found Ram ram, depth=4, width=6.
I: Sdm-0001: Found Ram ram, depth=4, width=32.
Executing : rtl-infer successfully.
 1.929525s wall, 1.359375s user + 0.562500s system = 1.921875s CPU (99.6%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.090700s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.4%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.478791s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.2%)
Start FSM inference.
I: FSM state_q[3:0]_fsm[3:0] inferred.
FSM state_q[3:0]_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N41 N50 N55 N499 N507 N1927 rx_valid_w tx_accept_w 
S0(0000)-->S1(0010): xxxxx11x
S1(0010)-->S2(0011): xxxxxx1x
S2(0011)-->S3(0100): xxxxxx1x
S3(0100)-->S4(0101): xxxxxx1x
S4(0101)-->S5(0110): xxxxxx1x
S5(0110)-->S6(0111): 1xxxxxxx
S5(0110)-->S7(1000): 0xxxxx1x
S6(0111)-->S0(0000): x1xxxxxx
S6(0111)-->S6(0111): x0xxxxxx
S5(0110)-->S6(0111): 10xxxxxx
S6(0111)-->S6(0111): 10xxxxxx
S7(1000)-->S8(1001): xx1xxxxx
S8(1001)-->S9(1010): xxxx0xxx
S8(1001)-->S9(1010): xxx0xxx1
S9(1010)-->S10(1011): xxxx0xxx
S9(1010)-->S10(1011): xxx0xxx1
S10(1011)-->S11(1100): xxxx0xxx
S10(1011)-->S11(1100): xxx0xxx1
S9(1010)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S8(1001)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S11(1100)-->S0(0000): xxx1xxx1
S11(1100)-->S7(1000): xxx0xxx1

Executing : FSM inference successfully.
 0.070232s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (89.0%)
Start sdm2adm.
I: Constant propagation done on N156 (bmsWIDEMUX).
I: Constant propagation done on N158 (bmsWIDEMUX).
I: Constant propagation done on N157 (bmsWIDEMUX).
I: Constant propagation done on N380_1 (bmsREDAND).
I: Constant propagation done on N380_2 (bmsREDAND).
I: Constant propagation done on N380_3 (bmsREDAND).
I: Constant propagation done on N383_2 (bmsREDAND).
I: Constant propagation done on N383_3 (bmsREDAND).
I: Constant propagation done on N386_3 (bmsREDAND).
I: Constant propagation done on N380_0 (bmsREDAND).
Executing : sdm2adm successfully.
 0.632840s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (101.2%)
Saving design to DB.
Action compile: Real time elapsed is 6.000 sec
Action compile: CPU time elapsed is 4.328 sec
Current time: Thu Nov 10 11:25:08 2022
Action compile: Peak memory pool usage is 118,755,328 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Nov 10 11:25:09 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add successfully.
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/ubriscvOnPango.fdc(line number: 18)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Constraint check end.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_3/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_3/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_3/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -12.500000 -25.000000} -add
Executing : create_generated_clock -name osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_3/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -12.500000 -25.000000} -add successfully.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_2/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_2/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_2/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -12.500000 -25.000000} -add
Executing : create_generated_clock -name osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_2/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -12.500000 -25.000000} -add successfully.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_1/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_1/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_1/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -12.500000 -25.000000} -add
Executing : create_generated_clock -name osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_1/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -12.500000 -25.000000} -add successfully.
Start pre-mapping.
I: Removed pll_v1 hier-inst u_clk_2 that is redundant to u_clk_1
I: Removed pll_v1 hier-inst u_clk_3 that is redundant to u_clk_1
W: Adm-4019: Unable to further flatten instance 'u_mmu'. The design is empty.
I: Encoding type of FSM 'state_q[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_q[3:0]_fsm[3:0]':
I: from  u_dbg/state_q[3] u_dbg/state_q[2] u_dbg/state_q[1] u_dbg/state_q[0]
I: to  u_dbg/state_q_11 u_dbg/state_q_10 u_dbg/state_q_9 u_dbg/state_q_8 u_dbg/state_q_7 u_dbg/state_q_6 u_dbg/state_q_5 u_dbg/state_q_4 u_dbg/state_q_3 u_dbg/state_q_2 u_dbg/state_q_1 u_dbg/state_q_0
I: 0000 => 000000000001
I: 0010 => 000000000010
I: 0011 => 000000000100
I: 0100 => 000000001000
I: 0101 => 000000010000
I: 0110 => 000000100000
I: 0111 => 000001000000
I: 1000 => 000010000000
I: 1001 => 000100000000
I: 1010 => 001000000000
I: 1011 => 010000000000
I: 1100 => 100000000000
I: Constant propagation done on riscv_tcm_top/u_core/u_fetch/N55 (bmsREDOR).
I: Constant propagation done on u_dbg/u_uart/rx_err_q_d[0] (bmsREDOR).
I: Constant propagation done on u_soc/u_uart/intr_q_e (bmsREDOR).
Executing : pre-mapping successfully.
 0.936194s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (100.1%)
Start mod-gen.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Public-4008: Instance 'u_uart/rx_err_q' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3005 (bmsREDAND).
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3120 (bmsREDAND).
I: Constant propagation done on u_dbg/u_uart/N21 (bmsWIDEMUX).
I: Constant propagation done on u_dbg/u_uart/N205 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N204 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N201 (bmsWIDEINV).
I: Constant propagation done on riscv_tcm_top/u_core/u_csr/N179 (bmsWIDEMUX).
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_wr_en_ff is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_ms_q is reduced to constant 1.
W: Register u_soc/u_spi/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[8] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[9] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[31] is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_q is reduced to constant 1.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_addr_bus_rd_ce_ff[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_busy_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_bits_q[3:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_shift_reg_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_ready_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_data_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_fifo_rx/wr_ptr_q[2:0] that is stuck at constant 0.
W: Public-4008: Instance 'u_dbg/u_uart/rx_count_q[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : mod-gen successfully.
 1.663197s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (98.6%)
Start logic-optimization.
I: Removed bmsREDAND inst riscv_tcm_top/u_core/u_exec/N655_1 that is redundant to riscv_tcm_top/u_core/u_exec/N511_0
Executing : logic-optimization successfully.
 10.047785s wall, 9.484375s user + 0.578125s system = 10.062500s CPU (100.1%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[3] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[2]
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[5] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[8] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[9] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[10] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[11] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[12] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[13] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[14] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[15] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[16] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[17] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[18] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[19] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[20] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[21] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[22] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[23] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[24] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[25] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[26] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[27] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[28] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[29] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[30] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[31] that is redundant to u_soc/u_intc/rd_data_q[7]
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[9] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[32] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[33] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1] that is stuck at constant 0.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 0.762182s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (98.4%)
Start tech-mapping phase 2.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : tech-mapping phase 2 successfully.
 22.322625s wall, 21.656250s user + 0.656250s system = 22.312500s CPU (100.0%)
Start tech-optimization.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : tech-optimization successfully.
 1.376245s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (99.9%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000334s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 1.603267s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (99.4%)

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      38 uses
GTP_DFF_C                   245 uses
GTP_DFF_CE                 1250 uses
GTP_DFF_E                   156 uses
GTP_DFF_P                     2 uses
GTP_DFF_PE                    6 uses
GTP_DFF_R                   420 uses
GTP_DFF_RE                 1642 uses
GTP_DFF_S                     4 uses
GTP_DFF_SE                    2 uses
GTP_DRM18K                   32 uses
GTP_GRS                       1 use
GTP_INV                       5 uses
GTP_LUT1                    431 uses
GTP_LUT2                    401 uses
GTP_LUT3                    773 uses
GTP_LUT4                    788 uses
GTP_LUT5                   1229 uses
GTP_LUT5CARRY               944 uses
GTP_LUT5M                  1598 uses
GTP_MUX2LUT6                604 uses
GTP_MUX2LUT7                230 uses
GTP_MUX2LUT8                 67 uses
GTP_PLL_E1                    1 use
GTP_RAM16X1DP                70 uses

I/O ports: 10
GTP_INBUF                   4 uses
GTP_OUTBUF                  6 uses

Mapping Summary:
Total LUTs: 6234 of 17536 (35.55%)
	LUTs as dram: 70 of 4440 (1.58%)
	LUTs as logic: 6164
Total Registers: 3765 of 26304 (14.31%)
Total Latches: 0

DRM18K:
Total DRM18K = 32.0 of 48 (66.67%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 10 of 240 (4.17%)


Number of unique control sets : 136
  CLK(clk_i_1)                                     : 38
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_resp.N62)       : 11
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_resp.N65)       : 11
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_req.N62)  : 67
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_req.N65)  : 67
  CLK(clk_i_1), CP(rst_i_r)                        : 23
      CLK(clk_i_1), C(rst_i_r)                     : 22
      CLK(clk_i_1), P(rst_i_r)                     : 1
  CLK(clk_i_1), CP(rst_cpu_w)                      : 224
      CLK(clk_i_1), C(rst_cpu_w)                   : 223
      CLK(clk_i_1), P(rst_cpu_w)                   : 1
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.branch_csr_request_w)      : 2
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.squash_decode_w)     : 2
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N186[31])      : 2
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N1)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N58)  : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_resp.N58)       : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N3)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N3)   : 2
  CLK(clk_i_1), CP(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)        : 3
      CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)     : 1
      CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)     : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N56)  : 3
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N56)  : 3
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N10)  : 4
  CLK(clk_i_1), C(rst_i_r), CE(~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff)      : 4
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N746)      : 5
  CLK(clk_i_1), C(rst_i_r), CE(_N15326)            : 5
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_dmux.N72)       : 5
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N771)      : 6
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.N34)  : 11
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.N232)      : 22
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N6)    : 30
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N78)   : 31
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N85)   : 31
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.N331)    : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N517)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N705)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N710)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N728)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N758)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N764)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.div_complete_w)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)   : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66)   : 36
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68)   : 36
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N182)    : 64
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.mul_opcode_valid_w)  : 69
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.N521)    : 78
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N185)    : 95
  CLK(clk_i_1), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)   : 99
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369)  : 310
  CLK(clk_i_1), R(u_soc.u_intc._N26)               : 7
  CLK(clk_i_1), R(u_soc.u_spi._N8)                 : 32
  CLK(clk_i_1), RS(rst_i_r)                        : 385
      CLK(clk_i_1), R(rst_i_r)                     : 381
      CLK(clk_i_1), S(rst_i_r)                     : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N686)         : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N15)  : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N46)  : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N13)      : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N6)       : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N13)      : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N6)       : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_tx.N3)       : 3
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N374)  : 3
  CLK(clk_i_1), R(rst_i_r), CE(~u_soc.u_dist.read_pending_q)   : 3
  CLK(clk_i_1), R(rst_i_r), CE(~u_soc.u_dist.write_pending_q)  : 3
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N69)      : 3
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N69)      : 3
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg._N59)         : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_tx.N57)      : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N137)  : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N199)  : 4
  CLK(clk_i_1), R(u_dbg.N1762), CE(u_dbg.N713)     : 4
  CLK(clk_i_1), R(u_dbg.N709), CE(u_dbg._N51)      : 4
  CLK(clk_i_1), R(u_soc.u_uart.N502), CE(u_soc.u_uart.N493)    : 4
  CLK(clk_i_1), R(_N15329), CE(u_soc.u_spi.N703)   : 6
  CLK(clk_i_1), R(_N15332), CE(u_soc.u_spi.N744)   : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_rx.N57)      : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_intc.N308)  : 7
  CLK(clk_i_1), R(u_dbg.N1567), CE(u_dbg.N1208)    : 7
  CLK(clk_i_1), R(u_dbg.N681), CE(u_dbg._N37)      : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N1100)        : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N657)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N743)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N871)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N997)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N375)  : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_intc.N84)   : 8
  CLK(clk_i_1), RS(rst_i_r), CE(u_soc.u_spi.N123)        : 8
      CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N123)     : 7
      CLK(clk_i_1), S(rst_i_r), CE(u_soc.u_spi.N123)     : 1
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N47)    : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N530)  : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N66)   : 8
  CLK(clk_i_1), R(u_dbg.N1567), CE(u_dbg.N1376)    : 8
  CLK(clk_i_1), R(u_soc.u_uart.N486), CE(u_soc.u_uart.N477)    : 8
  CLK(clk_i_1), R(u_soc.u_uart.N522), CE(u_soc.u_uart.N517)    : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N168)   : 11
  CLK(clk_i_1), RS(rst_i_r), CE(u_dbg.N1951)       : 12
      CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N1951)    : 11
      CLK(clk_i_1), S(rst_i_r), CE(u_dbg.N1951)    : 1
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N292)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N304)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N309)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N312)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N315)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N318)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N321)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N324)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N327)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N330)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N333)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N336)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N339)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N342)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N345)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N348)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N351)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N354)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N357)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N360)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N363)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N366)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N369)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N372)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N375)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N378)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N381)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N384)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N387)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N390)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N393)    : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.gpio_wr_q)    : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_dist.N104)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N117)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N16)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N211)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N47)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N73)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N84)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N259)       : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N264)       : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N31)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N62)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N99)  : 32


Number of DFF:CE Signals : 130
  riscv_tcm_top.u_axi.u_req.N1(from GTP_LUT4:Z)    : 2
  riscv_tcm_top.u_axi.u_req.N58(from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_axi.u_resp.N58(from GTP_LUT5:Z)  : 2
  riscv_tcm_top.u_core.branch_csr_request_w(from GTP_DFF_C:Q)  : 2
  riscv_tcm_top.u_core.squash_decode_w(from GTP_LUT2:Z)  : 2
  riscv_tcm_top.u_core.u_div.N186[31](from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64(from GTP_LUT5:Z)      : 2
  riscv_tcm_top.u_tcm.u_conv.u_requests.N3(from GTP_LUT3:Z)    : 2
  riscv_tcm_top.u_tcm.u_conv.u_response.N3(from GTP_LUT4:Z)    : 2
  u_dbg.N686(from GTP_LUT5:Z)                      : 2
  u_soc.u_spi.u_rx_fifo.N13(from GTP_LUT4:Z)       : 2
  u_soc.u_spi.u_rx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_spi.u_tx_fifo.N13(from GTP_LUT4:Z)       : 2
  u_soc.u_spi.u_tx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_timer.N15(from GTP_LUT3:Z)               : 2
  u_soc.u_timer.N46(from GTP_LUT5:Z)               : 2
  riscv_tcm_top.u_core.u_fetch.N17(from GTP_LUT5:Z)      : 3
  riscv_tcm_top.u_tcm.u_conv.u_requests.N56(from GTP_LUT2:Z)   : 3
  riscv_tcm_top.u_tcm.u_conv.u_response.N56(from GTP_LUT5:Z)   : 3
  u_dbg.u_fifo_tx.N3(from GTP_LUT5:Z)              : 3
  u_dbg.u_uart.N374(from GTP_LUT5:Z)               : 3
  u_soc.u_spi.u_rx_fifo.N69(from GTP_LUT5:Z)       : 3
  u_soc.u_spi.u_tx_fifo.N69(from GTP_LUT5:Z)       : 3
  ~u_soc.u_dist.read_pending_q(from GTP_INV:Z)     : 3
  ~u_soc.u_dist.write_pending_q(from GTP_INV:Z)    : 3
  riscv_tcm_top.u_tcm.u_conv.u_requests.N10(from GTP_LUT5M:Z)  : 4
  u_dbg.N713(from GTP_LUT5:Z)                      : 4
  u_dbg._N51(from GTP_LUT5M:Z)                     : 4
  u_dbg._N59(from GTP_LUT2:Z)                      : 4
  u_dbg.u_fifo_tx.N57(from GTP_LUT5:Z)             : 4
  u_dbg.u_uart.N137(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N199(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N493(from GTP_LUT3:Z)               : 4
  ~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff(from GTP_INV:Z)  : 4
  _N15326(from GTP_LUT2:Z)                         : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N746(from GTP_LUT5:Z)   : 5
  riscv_tcm_top.u_dmux.N72(from GTP_LUT5M:Z)       : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N771(from GTP_LUT5:Z)   : 6
  u_soc.u_spi.N703(from GTP_LUT2:Z)                : 6
  u_dbg.N1208(from GTP_LUT5M:Z)                    : 7
  u_dbg._N37(from GTP_LUT5:Z)                      : 7
  u_dbg.u_fifo_rx.N57(from GTP_LUT5:Z)             : 7
  u_soc.u_intc.N308(from GTP_LUT3:Z)               : 7
  u_soc.u_spi.N744(from GTP_LUT2:Z)                : 7
  u_dbg.N1100(from GTP_LUT5:Z)                     : 8
  u_dbg.N1376(from GTP_LUT5M:Z)                    : 8
  u_dbg.N657(from GTP_LUT5:Z)                      : 8
  u_dbg.N743(from GTP_LUT5:Z)                      : 8
  u_dbg.N871(from GTP_LUT5:Z)                      : 8
  u_dbg.N997(from GTP_LUT5:Z)                      : 8
  u_dbg.u_uart.N375(from GTP_LUT2:Z)               : 8
  u_soc.u_intc.N84(from GTP_LUT2:Z)                : 8
  u_soc.u_spi.N123(from GTP_LUT5:Z)                : 8
  u_soc.u_spi.N47(from GTP_LUT5:Z)                 : 8
  u_soc.u_uart.N477(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N517(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N530(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N66(from GTP_LUT2:Z)                : 8
  riscv_tcm_top.u_axi.u_resp.N62(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_axi.u_resp.N65(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_tcm.N34(from GTP_LUT4:Z)         : 11
  u_soc.u_spi.N168(from GTP_LUT2:Z)                : 11
  u_dbg.N1951(from GTP_LUT5:Z)                     : 12
  riscv_tcm_top.u_tcm.u_conv.N232(from GTP_LUT4:Z)       : 22
  riscv_tcm_top.u_core.u_fetch.N6(from GTP_LUT5:Z)       : 30
  riscv_tcm_top.u_core.u_fetch.N78(from GTP_LUT2:Z)      : 31
  riscv_tcm_top.u_core.u_fetch.N85(from GTP_LUT4:Z)      : 31
  riscv_tcm_top.u_core.u_csr.N331(from GTP_LUT4:Z)       : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N517(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N705(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N710(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N728(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N758(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N764(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_div.div_complete_w(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N292(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N304(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N309(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N312(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N315(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N318(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N321(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N324(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N327(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N330(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N333(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N336(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N339(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N342(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N345(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N348(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N351(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N354(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N357(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N360(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N363(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N366(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N369(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N372(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N375(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N378(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N381(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N384(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N387(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N390(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N393(from GTP_LUT5:Z)       : 32
  u_dbg.gpio_wr_q(from GTP_DFF_R:Q)                : 32
  u_soc.u_dist.N104(from GTP_LUT4:Z)               : 32
  u_soc.u_gpio.N117(from GTP_LUT2:Z)               : 32
  u_soc.u_gpio.N16(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N211(from GTP_LUT3:Z)               : 32
  u_soc.u_gpio.N47(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N73(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N84(from GTP_LUT4:Z)                : 32
  u_soc.u_timer.N259(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N264(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N31(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N62(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N99(from GTP_LUT2:Z)               : 32
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 32
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_div.N182(from GTP_LUT4:Z)       : 64
  riscv_tcm_top.u_axi.u_req.N62(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_axi.u_req.N65(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_core.mul_opcode_valid_w(from GTP_LUT2:Z)     : 69
  riscv_tcm_top.u_core.u_lsu.N521(from GTP_LUT5M:Z)      : 78
  riscv_tcm_top.u_core.u_div.N185(from GTP_LUT3:Z)       : 95
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 99
  riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369(from GTP_LUT5:Z)     : 310

Number of DFF:CLK Signals : 1
  clk_i_1(from GTP_PLL_E1:CLKOUT0)                 : 3765

Number of DFF:CP Signals : 2
  rst_i_r(from GTP_LUT1:Z)                         : 90
  rst_cpu_w(from GTP_LUT1:Z)                       : 1413

Number of DFF:RS Signals : 15
  u_dbg.N1762(from GTP_LUT5:Z)                     : 4
  u_dbg.N709(from GTP_LUT5:Z)                      : 4
  u_soc.u_uart.N502(from GTP_LUT5:Z)               : 4
  _N15329(from GTP_LUT2:Z)                         : 6
  _N15332(from GTP_LUT5:Z)                         : 7
  u_dbg.N681(from GTP_LUT4:Z)                      : 7
  u_soc.u_intc._N26(from GTP_LUT4:Z)               : 7
  u_soc.u_spi.u_rx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_spi.u_tx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_uart.N486(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N522(from GTP_LUT5:Z)               : 8
  u_dbg.N1567(from GTP_LUT2:Z)                     : 15
  u_soc.u_spi._N8(from GTP_LUT5:Z)                 : 32
  rst_i_r(from GTP_LUT1:Z)                         : 960
  rst_cpu_w(from GTP_LUT1:Z)                       : 992

Design 'soc_tcm' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to soc_tcm_syn.vm
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/rd_ptr_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/wr_ptr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/tlb_flush_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared                 0           1  {osc_in}
 osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred
                          25.000       {0 12.5}       Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred
                          25.000       {0 12.5}       Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                          25.000       {0 12.5}       Generated (osc_clk)   3636           0  {u_clk_1/u_pll_e1/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                             40.000 MHz      55.209 MHz         25.000         18.113          6.887
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     6.887       0.000              0           8072
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     0.285       0.000              0           8072
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          10.600       0.000              0           3636
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[31]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15618
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=13)       0.632      10.833         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15655
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/I4 (GTP_LUT5)
                                   td                    0.174      11.007 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.377         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/I4 (GTP_LUT5)
                                   td                    0.174      11.551 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.921         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18279
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/I4 (GTP_LUT5)
                                   td                    0.174      12.095 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18281
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/I4 (GTP_LUT5)
                                   td                    0.174      12.639 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.080         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15758
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/I0 (GTP_LUT4)
                                   td                    0.239      13.319 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      13.801         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/I4 (GTP_LUT5)
                                   td                    0.174      13.975 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.735         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.909 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      15.391         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.723 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.723         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.725 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.725         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.876 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.876         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.954 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      16.324         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.555 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      17.123         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      17.297 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      18.177         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.351 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.099         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.327 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.327         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.543 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.323         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.497 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.979         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.153 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.913         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[31]/I1 (GTP_LUT5M)
                                   td                    0.282      22.195 r       riscv_tcm_top/u_core/u_lsu/N235[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.565         riscv_tcm_top/u_core/u_lsu/N235 [31]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[31]/ID (GTP_LUT5M)
                                   td                    0.235      22.800 f       riscv_tcm_top/u_core/u_lsu/N527[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.800         riscv_tcm_top/u_core/u_lsu/N527 [31]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[31]/D (GTP_DFF_CE)

 Data arrival time                                                  22.800         Logic Levels: 26 
                                                                                   Logic: 6.852ns(38.181%), Route: 11.094ns(61.819%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 osc_in                                                  0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.000      25.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      26.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      27.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      27.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      29.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[31]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      29.854                          
 clock uncertainty                                      -0.150      29.704                          

 Setup time                                             -0.017      29.687                          

 Data required time                                                 29.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.687                          
 Data arrival time                                                 -22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.887                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[29]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15618
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=13)       0.632      10.833         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15655
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/I4 (GTP_LUT5)
                                   td                    0.174      11.007 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.377         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/I4 (GTP_LUT5)
                                   td                    0.174      11.551 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.921         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18279
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/I4 (GTP_LUT5)
                                   td                    0.174      12.095 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18281
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/I4 (GTP_LUT5)
                                   td                    0.174      12.639 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.080         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15758
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/I0 (GTP_LUT4)
                                   td                    0.239      13.319 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      13.801         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/I4 (GTP_LUT5)
                                   td                    0.174      13.975 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.735         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.909 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      15.391         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.723 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.723         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.725 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.725         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.876 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.876         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.954 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      16.324         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.555 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      17.123         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      17.297 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      18.177         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.351 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.099         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.327 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.327         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.543 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.323         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.497 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.979         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.153 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.913         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[29]/I1 (GTP_LUT5M)
                                   td                    0.282      22.195 r       riscv_tcm_top/u_core/u_lsu/N235[29]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.565         riscv_tcm_top/u_core/u_lsu/N235 [29]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[29]/ID (GTP_LUT5M)
                                   td                    0.235      22.800 f       riscv_tcm_top/u_core/u_lsu/N527[29]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.800         riscv_tcm_top/u_core/u_lsu/N527 [29]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[29]/D (GTP_DFF_CE)

 Data arrival time                                                  22.800         Logic Levels: 26 
                                                                                   Logic: 6.852ns(38.181%), Route: 11.094ns(61.819%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 osc_in                                                  0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.000      25.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      26.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      27.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      27.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      29.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[29]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      29.854                          
 clock uncertainty                                      -0.150      29.704                          

 Setup time                                             -0.017      29.687                          

 Data required time                                                 29.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.687                          
 Data arrival time                                                 -22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.887                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15618
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=13)       0.632      10.833         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15655
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/I4 (GTP_LUT5)
                                   td                    0.174      11.007 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.377         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/I4 (GTP_LUT5)
                                   td                    0.174      11.551 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.921         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18279
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/I4 (GTP_LUT5)
                                   td                    0.174      12.095 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18281
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/I4 (GTP_LUT5)
                                   td                    0.174      12.639 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.080         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15758
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/I0 (GTP_LUT4)
                                   td                    0.239      13.319 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      13.801         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/I4 (GTP_LUT5)
                                   td                    0.174      13.975 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.735         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.909 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      15.391         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.723 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.723         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.725 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.725         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.876 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.876         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.954 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      16.324         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.555 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      17.123         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      17.297 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      18.177         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.351 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.099         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.327 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.327         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.543 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.323         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.497 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.979         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.153 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.913         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[28]/I1 (GTP_LUT5M)
                                   td                    0.282      22.195 r       riscv_tcm_top/u_core/u_lsu/N235[28]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.565         riscv_tcm_top/u_core/u_lsu/N235 [28]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[28]/ID (GTP_LUT5M)
                                   td                    0.235      22.800 f       riscv_tcm_top/u_core/u_lsu/N527[28]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.800         riscv_tcm_top/u_core/u_lsu/N527 [28]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/D (GTP_DFF_CE)

 Data arrival time                                                  22.800         Logic Levels: 26 
                                                                                   Logic: 6.852ns(38.181%), Route: 11.094ns(61.819%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 osc_in                                                  0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.000      25.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      26.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      27.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      27.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      29.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      29.854                          
 clock uncertainty                                      -0.150      29.704                          

 Setup time                                             -0.017      29.687                          

 Data required time                                                 29.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.687                          
 Data arrival time                                                 -22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[6]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_6/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[6]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[6]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [6]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_6/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_6/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[4]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_4/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[4]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[4]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [4]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_4/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_4/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[7]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_7/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[7]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[7]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [7]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_7/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_7/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_soc/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=2)        0.941       6.112         nt_led_3_o       
                                                                                   led_3_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.521 f       led_3_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.521         led_3_o          
 led_3_o                                                                   f       led_3_o (port)   

 Data arrival time                                                   8.521         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_soc/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=2)        0.941       6.112         nt_led_3_o       
                                                                                   uart_tx_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.521 f       uart_tx_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.521         uart_tx_o        
 uart_tx_o                                                                 f       uart_tx_o (port) 

 Data arrival time                                                   8.521         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_dbg/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_dbg/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=1)        0.870       6.041         nt_dbg_rxd_o     
                                                                                   dbg_rxd_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.450 f       dbg_rxd_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.450         dbg_rxd_o        
 dbg_rxd_o                                                                 f       dbg_rxd_o (port) 

 Data arrival time                                                   8.450         Logic Levels: 1  
                                                                                   Logic: 2.726ns(75.806%), Route: 0.870ns(24.194%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_i                                               0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.000       0.000         uart_rx_i        
                                                                                   uart_rx_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_i     
                                                                           r       u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : led_0_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_i                                                   0.000       0.000 r       rst_i (port)     
                                   net (fanout=1)        0.000       0.000         rst_i            
                                                                                   rst_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_i         
                                                                                   led_0_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_0_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_0_o          
 led_0_o                                                                   r       led_0_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : led_1_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_cpu_i                                               0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_cpu_i        
                                                                                   rst_cpu_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_cpu_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_cpu_i     
                                                                                   led_1_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_1_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_1_o          
 led_1_o                                                                   r       led_1_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 47.000 sec
Action synthesize: CPU time elapsed is 42.063 sec
Current time: Thu Nov 10 11:25:55 2022
Action synthesize: Peak memory pool usage is 386,457,600 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Nov 10 11:25:56 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'soc_tcm'
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/rd_ptr_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/wr_ptr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/tlb_flush_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Timing-4003: Pin 'u_clk_3/u_pll_e1:CLKOUT0' is not found.
W: Timing-4003: Pin 'u_clk_2/u_pll_e1:CLKOUT0' is not found.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_i_1 in design, driver pin CLKOUT0(instance u_clk_1/u_pll_e1) -> load pin CLK(instance riscv_tcm_top/u_axi/awvalid_inhibit_q).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.125000 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 3506     | 26304         | 14                  
| LUT                   | 5937     | 17536         | 34                  
| Distributed RAM       | 66       | 4440          | 2                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 32       | 48            | 67                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 10       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'soc_tcm' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf has been covered.
Action dev_map: Real time elapsed is 7.000 sec
Action dev_map: CPU time elapsed is 6.078 sec
Current time: Thu Nov 10 11:26:02 2022
Action dev_map: Peak memory pool usage is 238,931,968 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Nov 10 11:26:03 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 9)] Object 'dbg_txd_i' is dangling, which has no connection. it will be ignored.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 13)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance u_clk_1/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 15.48 sec.
Run super clustering :
	Initial slack -8984.
	9 iterations finished.
	Final slack 1565.
Super clustering done.
Design Utilization : 34%.
Global placement takes 13.81 sec.
Wirelength after global placement is 86599.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dbg_rxd_o_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst led_0_o_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst led_1_o_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst led_2_o_obuf/opit_1 on IOL_151_102.
Placed fixed group with base inst led_3_o_obuf/opit_1 on IOL_151_101.
Placed fixed group with base inst osc_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst rst_cpu_i_ibuf/opit_1 on IOL_151_161.
Placed fixed group with base inst rst_i_ibuf/opit_1 on IOL_151_46.
Placed fixed instance u_clk_1/u_pll_e1/goppll on PLL_82_319.
Placed fixed group with base inst uart_rx_i_ibuf/opit_1 on IOL_151_333.
Placed fixed group with base inst uart_tx_o_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 99074.
Macro cell placement takes 0.16 sec.
Run super clustering :
	Initial slack -8984.
	9 iterations finished.
	Final slack 1565.
Super clustering done.
Design Utilization : 34%.
Wirelength after post global placement is 88275.
Post global placement takes 12.92 sec.
Wirelength after legalization is 93902.
Legalization takes 1.75 sec.
Worst slack before Replication Place is 4906.
Wirelength after replication placement is 93902.
Legalized cost 4906.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 93951.
Timing-driven detailed placement takes 9.86 sec.
Placement done.
Total placement takes 55.28 sec.
Finished placement. (CPU time elapsed 0h:00m:56s)

Routing started.
Building routing graph takes 1.52 sec.
Worst slack is 6419.
Processing design graph takes 0.86 sec.
Total memory for routing:
	51.925335 M.
Total nets for routing : 9700.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 92 nets, it takes 0.03 sec.
Unrouted nets 91 at the end of iteration 0.
Unrouted nets 68 at the end of iteration 1.
Unrouted nets 46 at the end of iteration 2.
Unrouted nets 40 at the end of iteration 3.
Unrouted nets 29 at the end of iteration 4.
Unrouted nets 24 at the end of iteration 5.
Unrouted nets 20 at the end of iteration 6.
Unrouted nets 15 at the end of iteration 7.
Unrouted nets 10 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 8 at the end of iteration 10.
Unrouted nets 8 at the end of iteration 11.
Unrouted nets 8 at the end of iteration 12.
Unrouted nets 8 at the end of iteration 13.
Unrouted nets 8 at the end of iteration 14.
Unrouted nets 6 at the end of iteration 15.
Unrouted nets 5 at the end of iteration 16.
Unrouted nets 5 at the end of iteration 17.
Unrouted nets 5 at the end of iteration 18.
Unrouted nets 3 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 3 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 3 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 1 at the end of iteration 46.
Unrouted nets 1 at the end of iteration 47.
Unrouted nets 1 at the end of iteration 48.
Unrouted nets 1 at the end of iteration 49.
Unrouted nets 1 at the end of iteration 50.
Unrouted nets 1 at the end of iteration 51.
Unrouted nets 1 at the end of iteration 52.
Unrouted nets 1 at the end of iteration 53.
Unrouted nets 1 at the end of iteration 54.
Unrouted nets 1 at the end of iteration 55.
Unrouted nets 1 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 1 at the end of iteration 61.
Unrouted nets 1 at the end of iteration 62.
Unrouted nets 1 at the end of iteration 63.
Unrouted nets 0 at the end of iteration 64.
Global Routing step 2 processed 237 nets, it takes 1.84 sec.
Unrouted nets 222 at the end of iteration 0.
Unrouted nets 150 at the end of iteration 1.
Unrouted nets 114 at the end of iteration 2.
Unrouted nets 102 at the end of iteration 3.
Unrouted nets 88 at the end of iteration 4.
Unrouted nets 60 at the end of iteration 5.
Unrouted nets 45 at the end of iteration 6.
Unrouted nets 37 at the end of iteration 7.
Unrouted nets 33 at the end of iteration 8.
Unrouted nets 21 at the end of iteration 9.
Unrouted nets 24 at the end of iteration 10.
Unrouted nets 21 at the end of iteration 11.
Unrouted nets 18 at the end of iteration 12.
Unrouted nets 10 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 0 at the end of iteration 18.
Global Routing step 3 processed 336 nets, it takes 8.58 sec.
Global routing takes 10.47 sec.
Total 12225 subnets.
    forward max bucket size 266 , backward 286.
        Unrouted nets 8879 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.406250 sec.
    forward max bucket size 605 , backward 430.
        Unrouted nets 7777 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.281250 sec.
    forward max bucket size 664 , backward 492.
        Unrouted nets 6701 at the end of iteration 2.
    route iteration 2, CPU time elapsed 2.562500 sec.
    forward max bucket size 1061 , backward 675.
        Unrouted nets 5804 at the end of iteration 3.
    route iteration 3, CPU time elapsed 2.640625 sec.
    forward max bucket size 1304 , backward 802.
        Unrouted nets 5167 at the end of iteration 4.
    route iteration 4, CPU time elapsed 2.843750 sec.
    forward max bucket size 1497 , backward 863.
        Unrouted nets 4623 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.093750 sec.
    forward max bucket size 1384 , backward 1470.
        Unrouted nets 4467 at the end of iteration 6.
    route iteration 6, CPU time elapsed 2.687500 sec.
    forward max bucket size 1551 , backward 2008.
        Unrouted nets 4052 at the end of iteration 7.
    route iteration 7, CPU time elapsed 2.515625 sec.
    forward max bucket size 1652 , backward 1182.
        Unrouted nets 3573 at the end of iteration 8.
    route iteration 8, CPU time elapsed 2.312500 sec.
    forward max bucket size 1656 , backward 1280.
        Unrouted nets 3183 at the end of iteration 9.
    route iteration 9, CPU time elapsed 2.109375 sec.
    forward max bucket size 1822 , backward 1442.
        Unrouted nets 2843 at the end of iteration 10.
    route iteration 10, CPU time elapsed 1.906250 sec.
    forward max bucket size 1351 , backward 1018.
        Unrouted nets 2497 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.796875 sec.
    forward max bucket size 1206 , backward 861.
        Unrouted nets 2163 at the end of iteration 12.
    route iteration 12, CPU time elapsed 1.625000 sec.
    forward max bucket size 1107 , backward 763.
        Unrouted nets 1846 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.359375 sec.
    forward max bucket size 1490 , backward 1254.
        Unrouted nets 1623 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.250000 sec.
    forward max bucket size 1290 , backward 1510.
        Unrouted nets 1413 at the end of iteration 15.
    route iteration 15, CPU time elapsed 1.062500 sec.
    forward max bucket size 692 , backward 587.
        Unrouted nets 1331 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.953125 sec.
    forward max bucket size 1121 , backward 595.
        Unrouted nets 1155 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.937500 sec.
    forward max bucket size 898 , backward 835.
        Unrouted nets 1043 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.859375 sec.
    forward max bucket size 1137 , backward 617.
        Unrouted nets 945 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.796875 sec.
    forward max bucket size 1124 , backward 648.
        Unrouted nets 821 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.703125 sec.
    forward max bucket size 645 , backward 645.
        Unrouted nets 741 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.609375 sec.
    forward max bucket size 773 , backward 790.
        Unrouted nets 720 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.562500 sec.
    forward max bucket size 897 , backward 750.
        Unrouted nets 632 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.531250 sec.
    forward max bucket size 847 , backward 678.
        Unrouted nets 629 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.515625 sec.
    forward max bucket size 1026 , backward 673.
        Unrouted nets 559 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.515625 sec.
    forward max bucket size 1194 , backward 751.
        Unrouted nets 528 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.437500 sec.
    forward max bucket size 746 , backward 1098.
        Unrouted nets 488 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.453125 sec.
    forward max bucket size 866 , backward 828.
        Unrouted nets 444 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.421875 sec.
    forward max bucket size 645 , backward 1157.
        Unrouted nets 389 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.312500 sec.
    forward max bucket size 642 , backward 392.
        Unrouted nets 355 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.296875 sec.
    forward max bucket size 811 , backward 2055.
        Unrouted nets 324 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.281250 sec.
    forward max bucket size 803 , backward 555.
        Unrouted nets 286 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.250000 sec.
    forward max bucket size 333 , backward 568.
        Unrouted nets 265 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.218750 sec.
    forward max bucket size 479 , backward 510.
        Unrouted nets 237 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.250000 sec.
    forward max bucket size 556 , backward 835.
        Unrouted nets 236 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.250000 sec.
    forward max bucket size 759 , backward 838.
        Unrouted nets 220 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.203125 sec.
    forward max bucket size 838 , backward 928.
        Unrouted nets 204 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.187500 sec.
    forward max bucket size 468 , backward 439.
        Unrouted nets 177 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.171875 sec.
    forward max bucket size 611 , backward 557.
        Unrouted nets 171 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.171875 sec.
    forward max bucket size 615 , backward 367.
        Unrouted nets 151 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.140625 sec.
    forward max bucket size 570 , backward 390.
        Unrouted nets 102 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.140625 sec.
    forward max bucket size 554 , backward 611.
        Unrouted nets 82 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.125000 sec.
    forward max bucket size 460 , backward 381.
        Unrouted nets 90 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.125000 sec.
    forward max bucket size 271 , backward 355.
        Unrouted nets 73 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.109375 sec.
    forward max bucket size 692 , backward 355.
        Unrouted nets 91 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.125000 sec.
    forward max bucket size 623 , backward 414.
        Unrouted nets 84 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.125000 sec.
    forward max bucket size 444 , backward 433.
        Unrouted nets 71 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.125000 sec.
    forward max bucket size 223 , backward 361.
        Unrouted nets 69 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.125000 sec.
    forward max bucket size 236 , backward 317.
        Unrouted nets 81 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.109375 sec.
    forward max bucket size 224 , backward 116.
        Unrouted nets 75 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.109375 sec.
    forward max bucket size 350 , backward 363.
        Unrouted nets 72 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.093750 sec.
    forward max bucket size 344 , backward 325.
        Unrouted nets 68 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.109375 sec.
    forward max bucket size 194 , backward 117.
        Unrouted nets 66 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.093750 sec.
    forward max bucket size 224 , backward 329.
        Unrouted nets 79 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.093750 sec.
    forward max bucket size 943 , backward 248.
        Unrouted nets 79 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.093750 sec.
    forward max bucket size 314 , backward 291.
        Unrouted nets 79 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.109375 sec.
    forward max bucket size 296 , backward 294.
        Unrouted nets 50 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.093750 sec.
    forward max bucket size 594 , backward 321.
        Unrouted nets 43 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.078125 sec.
    forward max bucket size 461 , backward 475.
        Unrouted nets 42 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.093750 sec.
    forward max bucket size 545 , backward 376.
        Unrouted nets 63 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.109375 sec.
    forward max bucket size 276 , backward 479.
        Unrouted nets 64 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.093750 sec.
    forward max bucket size 444 , backward 881.
        Unrouted nets 45 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.109375 sec.
    forward max bucket size 297 , backward 324.
        Unrouted nets 42 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.078125 sec.
    forward max bucket size 122 , backward 321.
        Unrouted nets 44 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.062500 sec.
    forward max bucket size 103 , backward 314.
        Unrouted nets 37 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.078125 sec.
    forward max bucket size 182 , backward 310.
        Unrouted nets 35 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.078125 sec.
    forward max bucket size 286 , backward 306.
        Unrouted nets 37 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.078125 sec.
    forward max bucket size 139 , backward 301.
        Unrouted nets 26 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.062500 sec.
    forward max bucket size 320 , backward 298.
        Unrouted nets 24 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.078125 sec.
    forward max bucket size 126 , backward 459.
        Unrouted nets 30 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.062500 sec.
    forward max bucket size 58 , backward 295.
        Unrouted nets 28 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.078125 sec.
    forward max bucket size 195 , backward 249.
        Unrouted nets 20 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.046875 sec.
    forward max bucket size 423 , backward 386.
        Unrouted nets 26 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.062500 sec.
    forward max bucket size 59 , backward 266.
        Unrouted nets 16 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.062500 sec.
    forward max bucket size 51 , backward 82.
        Unrouted nets 12 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.062500 sec.
    forward max bucket size 34 , backward 24.
        Unrouted nets 8 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.062500 sec.
    forward max bucket size 46 , backward 34.
        Unrouted nets 7 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.046875 sec.
    forward max bucket size 47 , backward 194.
        Unrouted nets 5 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.046875 sec.
    forward max bucket size 47 , backward 158.
        Unrouted nets 4 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.046875 sec.
    forward max bucket size 113 , backward 39.
        Unrouted nets 14 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.062500 sec.
    forward max bucket size 339 , backward 244.
        Unrouted nets 20 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.062500 sec.
    forward max bucket size 86 , backward 301.
        Unrouted nets 20 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.046875 sec.
    forward max bucket size 299 , backward 258.
        Unrouted nets 34 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.062500 sec.
    forward max bucket size 203 , backward 176.
        Unrouted nets 39 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.078125 sec.
    forward max bucket size 180 , backward 615.
        Unrouted nets 40 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.078125 sec.
    forward max bucket size 136 , backward 109.
        Unrouted nets 32 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.078125 sec.
    forward max bucket size 41 , backward 42.
        Unrouted nets 26 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.062500 sec.
    forward max bucket size 25 , backward 68.
        Unrouted nets 24 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.062500 sec.
    forward max bucket size 1582 , backward 42.
        Unrouted nets 18 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.062500 sec.
    forward max bucket size 49 , backward 57.
        Unrouted nets 17 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.046875 sec.
    forward max bucket size 77 , backward 47.
        Unrouted nets 15 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.062500 sec.
    forward max bucket size 70 , backward 60.
        Unrouted nets 16 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.062500 sec.
    forward max bucket size 273 , backward 92.
        Unrouted nets 12 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.062500 sec.
    forward max bucket size 33 , backward 34.
        Unrouted nets 7 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.046875 sec.
    forward max bucket size 180 , backward 114.
        Unrouted nets 12 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.078125 sec.
    forward max bucket size 1375 , backward 167.
        Unrouted nets 22 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.062500 sec.
    forward max bucket size 30 , backward 41.
        Unrouted nets 20 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.046875 sec.
    forward max bucket size 23 , backward 35.
        Unrouted nets 16 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.046875 sec.
    forward max bucket size 33 , backward 27.
        Unrouted nets 14 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.062500 sec.
    forward max bucket size 46 , backward 48.
        Unrouted nets 9 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.062500 sec.
    forward max bucket size 37 , backward 25.
        Unrouted nets 10 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.062500 sec.
    forward max bucket size 183 , backward 497.
        Unrouted nets 13 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.062500 sec.
    forward max bucket size 48 , backward 43.
        Unrouted nets 15 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.046875 sec.
    forward max bucket size 170 , backward 613.
        Unrouted nets 21 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.062500 sec.
    forward max bucket size 199 , backward 215.
        Unrouted nets 25 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.062500 sec.
    forward max bucket size 200 , backward 613.
        Unrouted nets 16 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.062500 sec.
    forward max bucket size 40 , backward 43.
        Unrouted nets 14 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.062500 sec.
    forward max bucket size 150 , backward 368.
        Unrouted nets 12 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.062500 sec.
    forward max bucket size 38 , backward 19.
        Unrouted nets 10 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.046875 sec.
    forward max bucket size 55 , backward 153.
        Unrouted nets 8 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.062500 sec.
    forward max bucket size 219 , backward 209.
        Unrouted nets 11 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.062500 sec.
    forward max bucket size 121 , backward 141.
        Unrouted nets 13 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.046875 sec.
    forward max bucket size 69 , backward 102.
        Unrouted nets 10 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.062500 sec.
    forward max bucket size 46 , backward 67.
        Unrouted nets 15 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.046875 sec.
    forward max bucket size 41 , backward 62.
        Unrouted nets 9 at the end of iteration 115.
    route iteration 115, CPU time elapsed 0.046875 sec.
    forward max bucket size 41 , backward 87.
        Unrouted nets 9 at the end of iteration 116.
    route iteration 116, CPU time elapsed 0.046875 sec.
    forward max bucket size 40 , backward 94.
        Unrouted nets 7 at the end of iteration 117.
    route iteration 117, CPU time elapsed 0.046875 sec.
    forward max bucket size 103 , backward 142.
        Unrouted nets 8 at the end of iteration 118.
    route iteration 118, CPU time elapsed 0.046875 sec.
    forward max bucket size 43 , backward 116.
        Unrouted nets 7 at the end of iteration 119.
    route iteration 119, CPU time elapsed 0.046875 sec.
    forward max bucket size 114 , backward 193.
        Unrouted nets 5 at the end of iteration 120.
    route iteration 120, CPU time elapsed 0.046875 sec.
    forward max bucket size 96 , backward 76.
        Unrouted nets 4 at the end of iteration 121.
    route iteration 121, CPU time elapsed 0.046875 sec.
    forward max bucket size 537 , backward 57.
        Unrouted nets 8 at the end of iteration 122.
    route iteration 122, CPU time elapsed 0.062500 sec.
    forward max bucket size 453 , backward 69.
        Unrouted nets 8 at the end of iteration 123.
    route iteration 123, CPU time elapsed 0.062500 sec.
    forward max bucket size 59 , backward 64.
        Unrouted nets 4 at the end of iteration 124.
    route iteration 124, CPU time elapsed 0.046875 sec.
    forward max bucket size 59 , backward 37.
        Unrouted nets 2 at the end of iteration 125.
    route iteration 125, CPU time elapsed 0.046875 sec.
    forward max bucket size 59 , backward 32.
        Unrouted nets 2 at the end of iteration 126.
    route iteration 126, CPU time elapsed 0.046875 sec.
    forward max bucket size 59 , backward 20.
        Unrouted nets 2 at the end of iteration 127.
    route iteration 127, CPU time elapsed 0.062500 sec.
    forward max bucket size 59 , backward 85.
        Unrouted nets 2 at the end of iteration 128.
    route iteration 128, CPU time elapsed 0.046875 sec.
    forward max bucket size 59 , backward 138.
        Unrouted nets 3 at the end of iteration 129.
    route iteration 129, CPU time elapsed 0.046875 sec.
    forward max bucket size 53 , backward 141.
        Unrouted nets 4 at the end of iteration 130.
    route iteration 130, CPU time elapsed 0.046875 sec.
    forward max bucket size 34 , backward 190.
        Unrouted nets 2 at the end of iteration 131.
    route iteration 131, CPU time elapsed 0.046875 sec.
    forward max bucket size 6 , backward 10.
        Unrouted nets 2 at the end of iteration 132.
    route iteration 132, CPU time elapsed 0.046875 sec.
    forward max bucket size 52 , backward 36.
        Unrouted nets 0 at the end of iteration 133.
    route iteration 133, CPU time elapsed 0.046875 sec.
Detailed routing takes 55.58 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_78_124.
I: Route-6001: Insert route through in CLMA_70_141.
I: Route-6001: Insert route through in CLMS_78_157.
I: Route-6001: Insert route through in CLMA_106_176.
I: Route-6001: Insert route through in CLMA_98_141.
I: Route-6001: Insert route through in CLMA_94_156.
I: Route-6001: Insert route through in CLMA_90_156.
I: Route-6001: Insert route through in CLMA_78_212.
I: Route-6001: Insert route through in CLMS_78_97.
I: Route-6001: Insert route through in CLMA_70_164.
I: Route-6001: Insert route through in CLMA_130_192.
I: Route-6001: Insert route through in CLMA_90_292.
I: Route-6001: Insert route through in CLMA_82_157.
I: Route-6001: Insert route through in CLMA_70_196.
I: Route-6001: Insert route through in CLMA_58_208.
I: Route-6001: Insert route through in USCM_74_131.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_7_63.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_185.
    Annotate routing result again.
Finish routing takes 2.20 sec.
Used srb routing arc is 119224.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 72.20 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 1894     | 3274          | 58                  
|   FF                     | 2571     | 19644         | 13                  
|   LUT                    | 4457     | 13096         | 34                  
|   LUT-FF pairs           | 1259     | 13096         | 10                  
| Use of CLMS              | 659      | 1110          | 59                  
|   FF                     | 935      | 6660          | 14                  
|   LUT                    | 1581     | 4440          | 36                  
|   LUT-FF pairs           | 411      | 4440          | 9                   
|   Distributed RAM        | 66       | 4440          | 1                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 32       | 48            | 67                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 10       | 240           | 4                   
|   IOBD                   | 5        | 120           | 4                   
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 4        | 114           | 4                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 10       | 240           | 4                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 4        | 24            | 17                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:02m:09s)
Design 'soc_tcm' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 135.000 sec
Action pnr: CPU time elapsed is 133.063 sec
Current time: Thu Nov 10 11:28:17 2022
Action pnr: Peak memory pool usage is 688,795,648 bytes
Finished placement and routing. (CPU time elapsed 0h:02m:09s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Nov 10 11:28:22 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Nov 10 11:28:39 2022
| Design       : soc_tcm
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared                 0           1  {osc_in}
 osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred
                          25.000       {0 12.5}       Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred
                          25.000       {0 12.5}       Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                          25.000       {0 12.5}       Generated (osc_clk)   3551           0  {u_clk_1/u_pll_e1/goppll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                             40.000 MHz      46.935 MHz         25.000         21.306          3.694
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     3.694       0.000              0          13299
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    -0.132      -0.477             10          13299
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          10.572       0.000              0           3551
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     7.238       0.000              0          13299
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    -0.008      -0.008              1          13299
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          11.554       0.000              0           3551
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[16]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.855       4.877         ntclkbufg_0      
 DRM_62_104/CLKB[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_104/QB0[16]                tco                   2.006       6.883 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[16]
                                   net (fanout=1)        2.918       9.801         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [376]
 CLMA_114_264/Y1                   td                    0.362      10.163 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[15]_muxf7/F
                                   net (fanout=2)        0.422      10.585         riscv_tcm_top/ifetch_inst_w [15]
 CLMA_114_260/Y0                   td                    0.164      10.749 r       riscv_tcm_top/u_core/u_fetch/N72[15]/gateop_perm/Z
                                   net (fanout=2)        1.863      12.612         riscv_tcm_top/u_core/fetch_dec_instr_w [15]
 CLMA_102_136/Y0                   td                    0.164      12.776 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_6/gateop_perm/Z
                                   net (fanout=1)        0.261      13.037         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18213
 CLMA_102_136/Y1                   td                    0.169      13.206 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_8/gateop_perm/Z
                                   net (fanout=1)        1.652      14.858         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18215
 CLMA_70_205/Y0                    td                    0.164      15.022 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_10/gateop_perm/Z
                                   net (fanout=2)        0.263      15.285         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15841
 CLMA_70_205/Y1                    td                    0.276      15.561 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_14/gateop_perm/Z
                                   net (fanout=1)        0.427      15.988         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18051
 CLMS_66_205/Y0                    td                    0.164      16.152 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/gateop_perm/Z
                                   net (fanout=2)        0.292      16.444         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
 CLMA_70_204/Y0                    td                    0.164      16.608 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.877      17.485         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_70_204/Y1                    td                    0.169      17.654 r       riscv_tcm_top/u_core/u_issue/N405_1/gateop_perm/Z
                                   net (fanout=3)        0.831      18.485         riscv_tcm_top/u_core/u_issue/N405
 CLMS_86_201/L7OUT                 td                    0.443      18.928 r       riscv_tcm_top/u_core/u_issue/N66_15_muxf7/Fother
                                   net (fanout=1)        0.000      18.928         L7OUT1           
 CLMA_86_200/Y3                    td                    0.160      19.088 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.664      19.752         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.164      19.916 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.264      20.180         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.214      20.394 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.271      20.665         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.165      20.830 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.974      21.804         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.382      22.186 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      22.186         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.198      22.384 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.434      22.818         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.164      22.982 r       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.425      23.407         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.164      23.571 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.234      24.805         riscv_tcm_top/u_core/u_lsu/N185
 CLMA_90_213/Y0                    td                    0.164      24.969 r       riscv_tcm_top/u_core/u_lsu/N235[16]/gateop_perm/Z
                                   net (fanout=1)        0.591      25.560         riscv_tcm_top/u_core/u_lsu/N235 [16]
 CLMA_90_213/BD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[16]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  25.560         Logic Levels: 18 
                                                                                   Logic: 6.020ns(29.106%), Route: 14.663ns(70.894%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 B5                                                      0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      25.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935      26.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      26.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      26.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      26.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442      26.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      27.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      27.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.553      29.124         ntclkbufg_0      
 CLMA_90_213/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[16]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451      29.575                          
 clock uncertainty                                      -0.150      29.425                          

 Setup time                                             -0.171      29.254                          

 Data required time                                                 29.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.254                          
 Data arrival time                                                 -25.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.694                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.119
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.855       4.877         ntclkbufg_0      
 DRM_62_104/CLKB[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_104/QB0[16]                tco                   2.006       6.883 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[16]
                                   net (fanout=1)        2.918       9.801         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [376]
 CLMA_114_264/Y1                   td                    0.362      10.163 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[15]_muxf7/F
                                   net (fanout=2)        0.422      10.585         riscv_tcm_top/ifetch_inst_w [15]
 CLMA_114_260/Y0                   td                    0.164      10.749 r       riscv_tcm_top/u_core/u_fetch/N72[15]/gateop_perm/Z
                                   net (fanout=2)        1.863      12.612         riscv_tcm_top/u_core/fetch_dec_instr_w [15]
 CLMA_102_136/Y0                   td                    0.164      12.776 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_6/gateop_perm/Z
                                   net (fanout=1)        0.261      13.037         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18213
 CLMA_102_136/Y1                   td                    0.169      13.206 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_8/gateop_perm/Z
                                   net (fanout=1)        1.652      14.858         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18215
 CLMA_70_205/Y0                    td                    0.164      15.022 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_10/gateop_perm/Z
                                   net (fanout=2)        0.263      15.285         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15841
 CLMA_70_205/Y1                    td                    0.276      15.561 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_14/gateop_perm/Z
                                   net (fanout=1)        0.427      15.988         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18051
 CLMS_66_205/Y0                    td                    0.164      16.152 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/gateop_perm/Z
                                   net (fanout=2)        0.292      16.444         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
 CLMA_70_204/Y0                    td                    0.164      16.608 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.877      17.485         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_70_204/Y1                    td                    0.169      17.654 r       riscv_tcm_top/u_core/u_issue/N405_1/gateop_perm/Z
                                   net (fanout=3)        0.831      18.485         riscv_tcm_top/u_core/u_issue/N405
 CLMS_86_201/L7OUT                 td                    0.443      18.928 r       riscv_tcm_top/u_core/u_issue/N66_15_muxf7/Fother
                                   net (fanout=1)        0.000      18.928         L7OUT1           
 CLMA_86_200/Y3                    td                    0.160      19.088 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.664      19.752         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.164      19.916 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.264      20.180         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.214      20.394 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.271      20.665         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.165      20.830 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.974      21.804         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.382      22.186 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      22.186         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.198      22.384 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.434      22.818         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.164      22.982 r       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.425      23.407         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.164      23.571 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.244      24.815         riscv_tcm_top/u_core/u_lsu/N185
 CLMS_86_213/Y0                    td                    0.282      25.097 r       riscv_tcm_top/u_core/u_lsu/N235[27]/gateop/F
                                   net (fanout=1)        0.439      25.536         riscv_tcm_top/u_core/u_lsu/N235 [27]
 CLMA_90_208/AD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  25.536         Logic Levels: 18 
                                                                                   Logic: 6.138ns(29.711%), Route: 14.521ns(70.289%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 B5                                                      0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      25.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935      26.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      26.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      26.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      26.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442      26.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      27.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      27.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.548      29.119         ntclkbufg_0      
 CLMA_90_208/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451      29.570                          
 clock uncertainty                                      -0.150      29.420                          

 Setup time                                             -0.177      29.243                          

 Data required time                                                 29.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.243                          
 Data arrival time                                                 -25.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.707                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.134
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.855       4.877         ntclkbufg_0      
 DRM_62_104/CLKB[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_104/QB0[16]                tco                   2.006       6.883 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[16]
                                   net (fanout=1)        2.918       9.801         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [376]
 CLMA_114_264/Y1                   td                    0.362      10.163 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[15]_muxf7/F
                                   net (fanout=2)        0.422      10.585         riscv_tcm_top/ifetch_inst_w [15]
 CLMA_114_260/Y0                   td                    0.164      10.749 r       riscv_tcm_top/u_core/u_fetch/N72[15]/gateop_perm/Z
                                   net (fanout=2)        1.863      12.612         riscv_tcm_top/u_core/fetch_dec_instr_w [15]
 CLMA_102_136/Y0                   td                    0.164      12.776 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_6/gateop_perm/Z
                                   net (fanout=1)        0.261      13.037         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18213
 CLMA_102_136/Y1                   td                    0.169      13.206 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_8/gateop_perm/Z
                                   net (fanout=1)        1.652      14.858         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18215
 CLMA_70_205/Y0                    td                    0.164      15.022 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_10/gateop_perm/Z
                                   net (fanout=2)        0.263      15.285         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15841
 CLMA_70_205/Y1                    td                    0.276      15.561 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_14/gateop_perm/Z
                                   net (fanout=1)        0.427      15.988         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18051
 CLMS_66_205/Y0                    td                    0.164      16.152 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/gateop_perm/Z
                                   net (fanout=2)        0.292      16.444         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
 CLMA_70_204/Y0                    td                    0.164      16.608 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.877      17.485         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_70_204/Y1                    td                    0.169      17.654 r       riscv_tcm_top/u_core/u_issue/N405_1/gateop_perm/Z
                                   net (fanout=3)        0.831      18.485         riscv_tcm_top/u_core/u_issue/N405
 CLMS_86_201/L7OUT                 td                    0.443      18.928 r       riscv_tcm_top/u_core/u_issue/N66_15_muxf7/Fother
                                   net (fanout=1)        0.000      18.928         L7OUT1           
 CLMA_86_200/Y3                    td                    0.160      19.088 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.664      19.752         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.164      19.916 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.264      20.180         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.214      20.394 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.271      20.665         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.165      20.830 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.974      21.804         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.382      22.186 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      22.186         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.198      22.384 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.434      22.818         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.164      22.982 r       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.425      23.407         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.164      23.571 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.263      24.834         riscv_tcm_top/u_core/u_lsu/N185
 CLMA_90_217/Y0                    td                    0.164      24.998 r       riscv_tcm_top/u_core/u_lsu/N235[21]/gateop_perm/Z
                                   net (fanout=1)        0.443      25.441         riscv_tcm_top/u_core/u_lsu/N235 [21]
 CLMA_90_221/AD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  25.441         Logic Levels: 18 
                                                                                   Logic: 6.020ns(29.274%), Route: 14.544ns(70.726%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 B5                                                      0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      25.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935      26.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      26.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      26.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      26.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442      26.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      27.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      27.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.563      29.134         ntclkbufg_0      
 CLMA_90_221/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451      29.585                          
 clock uncertainty                                      -0.150      29.435                          

 Setup time                                             -0.177      29.258                          

 Data required time                                                 29.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.258                          
 Data arrival time                                                 -25.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.817                          
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/data_q[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_dbg/u_fifo_tx/ram_q_0/gateop/WD
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.874
  Launch Clock Delay      :  4.143
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.572       4.143         ntclkbufg_0      
 CLMA_42_244/CLK                                                           r       u_dbg/data_q[0]/opit_0_MUX4TO1Q/CLK

 CLMA_42_244/Q0                    tco                   0.223       4.366 f       u_dbg/data_q[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.327       4.693         axi_t_wdata_w[0] 
 CLMS_46_265/AD                                                            f       u_dbg/u_fifo_tx/ram_q_0/gateop/WD

 Data arrival time                                                   4.693         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.545%), Route: 0.327ns(59.455%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.852       4.874         ntclkbufg_0      
 CLMS_46_265/CLK                                                           r       u_dbg/u_fifo_tx/ram_q_0/gateop/WCLK
 clock pessimism                                        -0.451       4.423                          
 clock uncertainty                                       0.000       4.423                          

 Hold time                                               0.402       4.825                          

 Data required time                                                  4.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.825                          
 Data arrival time                                                  -4.693                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  4.104
  Clock Pessimism Removal :  -0.680

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.533       4.104         ntclkbufg_0      
 CLMA_98_305/CLK                                                           r       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK

 CLMA_98_305/Q0                    tco                   0.223       4.327 f       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.160       4.487         u_soc/u_spi/u_rx_fifo/wr_ptr_q [0]
 CLMS_102_305/M0                                                           f       u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WADM0

 Data arrival time                                                   4.487         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.811       4.833         ntclkbufg_0      
 CLMS_102_305/CLK                                                          r       u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WCLK
 clock pessimism                                        -0.680       4.153                          
 clock uncertainty                                       0.000       4.153                          

 Hold time                                               0.402       4.555                          

 Data required time                                                  4.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.555                          
 Data arrival time                                                  -4.487                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_soc/u_spi/u_rx_fifo/ram_q_3/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  4.104
  Clock Pessimism Removal :  -0.680

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.533       4.104         ntclkbufg_0      
 CLMA_98_305/CLK                                                           r       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK

 CLMA_98_305/Q0                    tco                   0.223       4.327 f       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.160       4.487         u_soc/u_spi/u_rx_fifo/wr_ptr_q [0]
 CLMS_102_305/M0                                                           f       u_soc/u_spi/u_rx_fifo/ram_q_3/gateop/WADM0

 Data arrival time                                                   4.487         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.811       4.833         ntclkbufg_0      
 CLMS_102_305/CLK                                                          r       u_soc/u_spi/u_rx_fifo/ram_q_3/gateop/WCLK
 clock pessimism                                        -0.680       4.153                          
 clock uncertainty                                       0.000       4.153                          

 Hold time                                               0.402       4.555                          

 Data required time                                                  4.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.555                          
 Data arrival time                                                  -4.487                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.822       4.844         ntclkbufg_0      
 CLMA_142_300/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.258       5.102 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        2.385       7.487         nt_led_3_o       
 IOL_151_101/DO                    td                    0.122       7.609 f       led_3_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.609         led_3_o_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.788      10.397 f       led_3_o_obuf/opit_0/O
                                   net (fanout=1)        0.164      10.561         led_3_o          
 V11                                                                       f       led_3_o (port)   

 Data arrival time                                                  10.561         Logic Levels: 2  
                                                                                   Logic: 3.168ns(55.414%), Route: 2.549ns(44.586%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.861       4.883         ntclkbufg_0      
 CLMA_134_264/CLK                                                          r       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_134_264/Q0                   tco                   0.258       5.141 f       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.175       7.316         nt_dbg_rxd_o     
 IOL_151_86/DO                     td                    0.122       7.438 f       dbg_rxd_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.438         dbg_rxd_o_obuf/ntO
 IOBD_152_86/PAD                   td                    2.788      10.226 f       dbg_rxd_o_obuf/opit_0/O
                                   net (fanout=1)        0.085      10.311         dbg_rxd_o        
 P11                                                                       f       dbg_rxd_o (port) 

 Data arrival time                                                  10.311         Logic Levels: 2  
                                                                                   Logic: 3.168ns(58.364%), Route: 2.260ns(41.636%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.822       4.844         ntclkbufg_0      
 CLMA_142_300/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.258       5.102 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.947       6.049         nt_led_3_o       
 IOL_151_361/DO                    td                    0.122       6.171 f       uart_tx_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.171         uart_tx_o_obuf/ntO
 IOBS_152_361/PAD                  td                    2.788       8.959 f       uart_tx_o_obuf/opit_0/O
                                   net (fanout=1)        0.084       9.043         uart_tx_o        
 C10                                                                       f       uart_tx_o (port) 

 Data arrival time                                                   9.043         Logic Levels: 2  
                                                                                   Logic: 3.168ns(75.447%), Route: 1.031ns(24.553%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A12                                                     0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.087       0.087         uart_rx_i        
 IOBR_152_333/DIN                  td                    0.935       1.022 r       uart_rx_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.022         uart_rx_i_ibuf/ntD
 IOL_151_333/RX_DATA_DD            td                    0.094       1.116 r       uart_rx_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.689       1.805         nt_uart_rx_i     
 CLMA_138_293/M0                                                           r       u_soc/u_uart/rxd_ms_q/opit_0/D

 Data arrival time                                                   1.805         Logic Levels: 2  
                                                                                   Logic: 1.029ns(57.008%), Route: 0.776ns(42.992%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[6]/opit_0/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.598       1.682         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.226       1.908 r       N1/gateop_perm/Z 
                                   net (fanout=523)      0.164       2.072         rst_cpu_w        
 CLMA_130_136/RS                                                           r       riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[6]/opit_0/RS

 Data arrival time                                                   2.072         Logic Levels: 3  
                                                                                   Logic: 1.255ns(60.569%), Route: 0.817ns(39.431%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[7]/opit_0/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.598       1.682         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.226       1.908 r       N1/gateop_perm/Z 
                                   net (fanout=523)      0.164       2.072         rst_cpu_w        
 CLMA_130_136/RS                                                           r       riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[7]/opit_0/RS

 Data arrival time                                                   2.072         Logic Levels: 3  
                                                                                   Logic: 1.255ns(60.569%), Route: 0.817ns(39.431%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[16]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.398
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.509       3.923         ntclkbufg_0      
 DRM_62_104/CLKB[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_104/QB0[16]                tco                   1.861       5.784 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[16]
                                   net (fanout=1)        2.418       8.202         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [376]
 CLMA_114_264/Y1                   td                    0.290       8.492 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[15]_muxf7/F
                                   net (fanout=2)        0.357       8.849         riscv_tcm_top/ifetch_inst_w [15]
 CLMA_114_260/Y0                   td                    0.139       8.988 f       riscv_tcm_top/u_core/u_fetch/N72[15]/gateop_perm/Z
                                   net (fanout=2)        1.526      10.514         riscv_tcm_top/u_core/fetch_dec_instr_w [15]
 CLMA_102_136/Y0                   td                    0.131      10.645 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_6/gateop_perm/Z
                                   net (fanout=1)        0.240      10.885         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18213
 CLMA_102_136/Y1                   td                    0.143      11.028 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_8/gateop_perm/Z
                                   net (fanout=1)        1.324      12.352         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18215
 CLMA_70_205/Y0                    td                    0.131      12.483 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_10/gateop_perm/Z
                                   net (fanout=2)        0.242      12.725         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15841
 CLMA_70_205/Y1                    td                    0.221      12.946 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_14/gateop_perm/Z
                                   net (fanout=1)        0.357      13.303         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18051
 CLMS_66_205/Y0                    td                    0.131      13.434 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/gateop_perm/Z
                                   net (fanout=2)        0.240      13.674         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
 CLMA_70_204/Y0                    td                    0.131      13.805 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.701      14.506         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_70_204/Y1                    td                    0.135      14.641 r       riscv_tcm_top/u_core/u_issue/N405_1/gateop_perm/Z
                                   net (fanout=3)        0.703      15.344         riscv_tcm_top/u_core/u_issue/N405
 CLMS_86_201/L7OUT                 td                    0.356      15.700 r       riscv_tcm_top/u_core/u_issue/N66_15_muxf7/Fother
                                   net (fanout=1)        0.000      15.700         L7OUT1           
 CLMA_86_200/Y3                    td                    0.128      15.828 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.538      16.366         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.131      16.497 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.243      16.740         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.171      16.911 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.253      17.164         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.132      17.296 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.836      18.132         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.307      18.439 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      18.439         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.158      18.597 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.376      18.973         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.131      19.104 r       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.359      19.463         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.131      19.594 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.031      20.625         riscv_tcm_top/u_core/u_lsu/N185
 CLMA_90_213/Y0                    td                    0.139      20.764 f       riscv_tcm_top/u_core/u_lsu/N235[16]/gateop_perm/Z
                                   net (fanout=1)        0.440      21.204         riscv_tcm_top/u_core/u_lsu/N235 [16]
 CLMA_90_213/BD                                                            f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[16]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  21.204         Logic Levels: 18 
                                                                                   Logic: 5.097ns(29.495%), Route: 12.184ns(70.505%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 B5                                                      0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      25.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781      25.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      25.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      26.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339      26.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      27.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      27.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.292      28.398         ntclkbufg_0      
 CLMA_90_213/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[16]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.308      28.706                          
 clock uncertainty                                      -0.150      28.556                          

 Setup time                                             -0.114      28.442                          

 Data required time                                                 28.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.442                          
 Data arrival time                                                 -21.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.238                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.393
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.509       3.923         ntclkbufg_0      
 DRM_62_104/CLKB[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_104/QB0[16]                tco                   1.861       5.784 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[16]
                                   net (fanout=1)        2.418       8.202         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [376]
 CLMA_114_264/Y1                   td                    0.290       8.492 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[15]_muxf7/F
                                   net (fanout=2)        0.357       8.849         riscv_tcm_top/ifetch_inst_w [15]
 CLMA_114_260/Y0                   td                    0.139       8.988 f       riscv_tcm_top/u_core/u_fetch/N72[15]/gateop_perm/Z
                                   net (fanout=2)        1.526      10.514         riscv_tcm_top/u_core/fetch_dec_instr_w [15]
 CLMA_102_136/Y0                   td                    0.131      10.645 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_6/gateop_perm/Z
                                   net (fanout=1)        0.240      10.885         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18213
 CLMA_102_136/Y1                   td                    0.143      11.028 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_8/gateop_perm/Z
                                   net (fanout=1)        1.324      12.352         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18215
 CLMA_70_205/Y0                    td                    0.131      12.483 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_10/gateop_perm/Z
                                   net (fanout=2)        0.242      12.725         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15841
 CLMA_70_205/Y1                    td                    0.221      12.946 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_14/gateop_perm/Z
                                   net (fanout=1)        0.357      13.303         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18051
 CLMS_66_205/Y0                    td                    0.131      13.434 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/gateop_perm/Z
                                   net (fanout=2)        0.240      13.674         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
 CLMA_70_204/Y0                    td                    0.131      13.805 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.701      14.506         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_70_204/Y1                    td                    0.135      14.641 r       riscv_tcm_top/u_core/u_issue/N405_1/gateop_perm/Z
                                   net (fanout=3)        0.703      15.344         riscv_tcm_top/u_core/u_issue/N405
 CLMS_86_201/L7OUT                 td                    0.356      15.700 r       riscv_tcm_top/u_core/u_issue/N66_15_muxf7/Fother
                                   net (fanout=1)        0.000      15.700         L7OUT1           
 CLMA_86_200/Y3                    td                    0.128      15.828 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.538      16.366         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.131      16.497 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.243      16.740         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.171      16.911 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.253      17.164         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.132      17.296 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.836      18.132         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.307      18.439 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      18.439         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.158      18.597 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.376      18.973         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.131      19.104 r       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.359      19.463         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.131      19.594 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.039      20.633         riscv_tcm_top/u_core/u_lsu/N185
 CLMS_86_213/Y0                    td                    0.226      20.859 r       riscv_tcm_top/u_core/u_lsu/N235[27]/gateop/F
                                   net (fanout=1)        0.343      21.202         riscv_tcm_top/u_core/u_lsu/N235 [27]
 CLMA_90_208/AD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  21.202         Logic Levels: 18 
                                                                                   Logic: 5.184ns(30.002%), Route: 12.095ns(69.998%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 B5                                                      0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      25.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781      25.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      25.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      26.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339      26.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      27.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      27.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.287      28.393         ntclkbufg_0      
 CLMA_90_208/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.308      28.701                          
 clock uncertainty                                      -0.150      28.551                          

 Setup time                                             -0.111      28.440                          

 Data required time                                                 28.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.440                          
 Data arrival time                                                 -21.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.238                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.509       3.923         ntclkbufg_0      
 DRM_62_104/CLKB[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_104/QB0[16]                tco                   1.861       5.784 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/QB0[16]
                                   net (fanout=1)        2.418       8.202         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [376]
 CLMA_114_264/Y1                   td                    0.290       8.492 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[15]_muxf7/F
                                   net (fanout=2)        0.357       8.849         riscv_tcm_top/ifetch_inst_w [15]
 CLMA_114_260/Y0                   td                    0.139       8.988 f       riscv_tcm_top/u_core/u_fetch/N72[15]/gateop_perm/Z
                                   net (fanout=2)        1.526      10.514         riscv_tcm_top/u_core/fetch_dec_instr_w [15]
 CLMA_102_136/Y0                   td                    0.131      10.645 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_6/gateop_perm/Z
                                   net (fanout=1)        0.240      10.885         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18213
 CLMA_102_136/Y1                   td                    0.143      11.028 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_8/gateop_perm/Z
                                   net (fanout=1)        1.324      12.352         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18215
 CLMA_70_205/Y0                    td                    0.131      12.483 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N906_10/gateop_perm/Z
                                   net (fanout=2)        0.242      12.725         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15841
 CLMA_70_205/Y1                    td                    0.221      12.946 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_14/gateop_perm/Z
                                   net (fanout=1)        0.357      13.303         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18051
 CLMS_66_205/Y0                    td                    0.131      13.434 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/gateop_perm/Z
                                   net (fanout=2)        0.240      13.674         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
 CLMA_70_204/Y0                    td                    0.131      13.805 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.701      14.506         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_70_204/Y1                    td                    0.135      14.641 r       riscv_tcm_top/u_core/u_issue/N405_1/gateop_perm/Z
                                   net (fanout=3)        0.703      15.344         riscv_tcm_top/u_core/u_issue/N405
 CLMS_86_201/L7OUT                 td                    0.356      15.700 r       riscv_tcm_top/u_core/u_issue/N66_15_muxf7/Fother
                                   net (fanout=1)        0.000      15.700         L7OUT1           
 CLMA_86_200/Y3                    td                    0.128      15.828 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.538      16.366         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.131      16.497 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.243      16.740         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.171      16.911 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.253      17.164         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.132      17.296 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.836      18.132         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.307      18.439 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      18.439         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.158      18.597 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.376      18.973         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.131      19.104 r       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.359      19.463         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.131      19.594 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.051      20.645         riscv_tcm_top/u_core/u_lsu/N185
 CLMA_90_217/Y0                    td                    0.131      20.776 r       riscv_tcm_top/u_core/u_lsu/N235[21]/gateop_perm/Z
                                   net (fanout=1)        0.350      21.126         riscv_tcm_top/u_core/u_lsu/N235 [21]
 CLMA_90_221/AD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  21.126         Logic Levels: 18 
                                                                                   Logic: 5.089ns(29.582%), Route: 12.114ns(70.418%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        25.000      25.000 r                        
 B5                                                      0.000      25.000 r       osc_in (port)    
                                   net (fanout=1)        0.093      25.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781      25.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      25.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      26.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339      26.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      27.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      27.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.301      28.407         ntclkbufg_0      
 CLMA_90_221/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.308      28.715                          
 clock uncertainty                                      -0.150      28.565                          

 Setup time                                             -0.111      28.454                          

 Data required time                                                 28.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.454                          
 Data arrival time                                                 -21.126                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/data_q[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_dbg/u_fifo_tx/ram_q_0/gateop/WD
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.926
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.305       3.411         ntclkbufg_0      
 CLMA_42_244/CLK                                                           r       u_dbg/data_q[0]/opit_0_MUX4TO1Q/CLK

 CLMA_42_244/Q0                    tco                   0.197       3.608 f       u_dbg/data_q[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.315       3.923         axi_t_wdata_w[0] 
 CLMS_46_265/AD                                                            f       u_dbg/u_fifo_tx/ram_q_0/gateop/WD

 Data arrival time                                                   3.923         Logic Levels: 0  
                                                                                   Logic: 0.197ns(38.477%), Route: 0.315ns(61.523%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.512       3.926         ntclkbufg_0      
 CLMS_46_265/CLK                                                           r       u_dbg/u_fifo_tx/ram_q_0/gateop/WCLK
 clock pessimism                                        -0.308       3.618                          
 clock uncertainty                                       0.000       3.618                          

 Hold time                                               0.313       3.931                          

 Data required time                                                  3.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.931                          
 Data arrival time                                                  -3.923                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.008                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_soc/u_spi/u_rx_fifo/ram_q_3/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.890
  Launch Clock Delay      :  3.385
  Clock Pessimism Removal :  -0.470

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.279       3.385         ntclkbufg_0      
 CLMA_98_305/CLK                                                           r       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK

 CLMA_98_305/Q0                    tco                   0.197       3.582 f       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.163       3.745         u_soc/u_spi/u_rx_fifo/wr_ptr_q [0]
 CLMS_102_305/M0                                                           f       u_soc/u_spi/u_rx_fifo/ram_q_3/gateop/WADM0

 Data arrival time                                                   3.745         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.722%), Route: 0.163ns(45.278%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.476       3.890         ntclkbufg_0      
 CLMS_102_305/CLK                                                          r       u_soc/u_spi/u_rx_fifo/ram_q_3/gateop/WCLK
 clock pessimism                                        -0.470       3.420                          
 clock uncertainty                                       0.000       3.420                          

 Hold time                                               0.313       3.733                          

 Data required time                                                  3.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.733                          
 Data arrival time                                                  -3.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.890
  Launch Clock Delay      :  3.385
  Clock Pessimism Removal :  -0.470

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.279       3.385         ntclkbufg_0      
 CLMA_98_305/CLK                                                           r       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK

 CLMA_98_305/Q0                    tco                   0.197       3.582 f       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.163       3.745         u_soc/u_spi/u_rx_fifo/wr_ptr_q [0]
 CLMS_102_305/M0                                                           f       u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WADM0

 Data arrival time                                                   3.745         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.722%), Route: 0.163ns(45.278%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.476       3.890         ntclkbufg_0      
 CLMS_102_305/CLK                                                          r       u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WCLK
 clock pessimism                                        -0.470       3.420                          
 clock uncertainty                                       0.000       3.420                          

 Hold time                                               0.313       3.733                          

 Data required time                                                  3.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.733                          
 Data arrival time                                                  -3.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.488       3.902         ntclkbufg_0      
 CLMA_142_300/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.206       4.108 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        2.190       6.298         nt_led_3_o       
 IOL_151_101/DO                    td                    0.081       6.379 f       led_3_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.379         led_3_o_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.049       8.428 f       led_3_o_obuf/opit_0/O
                                   net (fanout=1)        0.164       8.592         led_3_o          
 V11                                                                       f       led_3_o (port)   

 Data arrival time                                                   8.592         Logic Levels: 2  
                                                                                   Logic: 2.336ns(49.808%), Route: 2.354ns(50.192%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.522       3.936         ntclkbufg_0      
 CLMA_134_264/CLK                                                          r       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_134_264/Q0                   tco                   0.206       4.142 f       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.003       6.145         nt_dbg_rxd_o     
 IOL_151_86/DO                     td                    0.081       6.226 f       dbg_rxd_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.226         dbg_rxd_o_obuf/ntO
 IOBD_152_86/PAD                   td                    2.049       8.275 f       dbg_rxd_o_obuf/opit_0/O
                                   net (fanout=1)        0.085       8.360         dbg_rxd_o        
 P11                                                                       f       dbg_rxd_o (port) 

 Data arrival time                                                   8.360         Logic Levels: 2  
                                                                                   Logic: 2.336ns(52.803%), Route: 2.088ns(47.197%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.488       3.902         ntclkbufg_0      
 CLMA_142_300/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.206       4.108 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.870       4.978         nt_led_3_o       
 IOL_151_361/DO                    td                    0.081       5.059 f       uart_tx_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.059         uart_tx_o_obuf/ntO
 IOBS_152_361/PAD                  td                    2.049       7.108 f       uart_tx_o_obuf/opit_0/O
                                   net (fanout=1)        0.084       7.192         uart_tx_o        
 C10                                                                       f       uart_tx_o (port) 

 Data arrival time                                                   7.192         Logic Levels: 2  
                                                                                   Logic: 2.336ns(71.003%), Route: 0.954ns(28.997%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A12                                                     0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.087       0.087         uart_rx_i        
 IOBR_152_333/DIN                  td                    0.781       0.868 r       uart_rx_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.868         uart_rx_i_ibuf/ntD
 IOL_151_333/RX_DATA_DD            td                    0.071       0.939 r       uart_rx_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.579       1.518         nt_uart_rx_i     
 CLMA_138_293/M0                                                           r       u_soc/u_uart/rxd_ms_q/opit_0/D

 Data arrival time                                                   1.518         Logic Levels: 2  
                                                                                   Logic: 0.852ns(56.126%), Route: 0.666ns(43.874%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[6]/opit_0/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.523       1.430         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.200       1.630 r       N1/gateop_perm/Z 
                                   net (fanout=523)      0.160       1.790         rst_cpu_w        
 CLMA_130_136/RS                                                           r       riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[6]/opit_0/RS

 Data arrival time                                                   1.790         Logic Levels: 3  
                                                                                   Logic: 1.052ns(58.771%), Route: 0.738ns(41.229%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[7]/opit_0/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.523       1.430         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.200       1.630 r       N1/gateop_perm/Z 
                                   net (fanout=523)      0.160       1.790         rst_cpu_w        
 CLMA_130_136/RS                                                           r       riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[7]/opit_0/RS

 Data arrival time                                                   1.790         Logic Levels: 3  
                                                                                   Logic: 1.052ns(58.771%), Route: 0.738ns(41.229%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 18.000 sec
Action report_timing: CPU time elapsed is 16.906 sec
Current time: Thu Nov 10 11:28:39 2022
Action report_timing: Peak memory pool usage is 490,815,488 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Nov 10 11:28:41 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 2.609375 sec.
Generating architecture configuration.
The bitstream file is "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/generate_bitstream/soc_tcm.sbit"
Generate programming file takes 32.687500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 40.000 sec
Action gen_bit_stream: CPU time elapsed is 36.063 sec
Current time: Thu Nov 10 11:29:20 2022
Action gen_bit_stream: Peak memory pool usage is 379,506,688 bytes
Process "Generate Bitstream" done.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf' ...
Process exit normally.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.idf' ...
Process exit normally.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf' ...
Process exit normally.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf' ...
Process exit normally.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf' ...
Process exit normally.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.idf' ...
C: Flow-2008: IP file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.idf". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Process exit normally.


Process "Place & Route" started.
Current time: Thu Nov 10 11:39:00 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
E: Flow-0127: Process exits abnormally.


Process "Compile" started.
Current time: Thu Nov 10 11:39:04 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Analyzing module core_soc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Analyzing module riscv_exec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Analyzing module dport_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Analyzing module riscv_csr (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Analyzing module axi4lite_dist (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Analyzing module dbg_bridge_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Analyzing module riscv_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Analyzing module tcm_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Analyzing module riscv_mmu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Analyzing module riscv_lsu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Analyzing module riscv_lsu_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Analyzing module dbg_bridge_uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Analyzing module dport_axi (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Analyzing module dport_axi_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Analyzing module irq_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Analyzing module riscv_pipe_ctrl (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Analyzing module riscv_alu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Analyzing module uart_lite (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Analyzing module spi_lite (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Analyzing module spi_lite_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Analyzing module riscv_csr_regfile (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Analyzing module dbg_bridge (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Analyzing module riscv_issue (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Analyzing module riscv_multiplier (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Analyzing module tcm_mem_pmem (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Analyzing module tcm_mem_pmem_fifo2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Analyzing module riscv_regfile (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Analyzing module riscv_decode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Analyzing module riscv_divider (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Analyzing module riscv_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Analyzing module soc_tcm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Analyzing module riscv_fetch (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Analyzing module riscv_tcm_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Analyzing module BRAM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Analyzing module pll_v1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Analyzing module ipml_dpram_v1_5_BRAM (library work)
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 245)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 246)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 249)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 253)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 257)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 261)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 265)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 266)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 269)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 270)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 273)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 274)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 277)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 278)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 281)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 282)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 285)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 286)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 289)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 290)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 293)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 294)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 297)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 298)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 301)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 302)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 305)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 306)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 314)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 315)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 318)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 319)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 323)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 324)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 327)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 328)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 331)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 335)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 336)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 339)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 340)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 343)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 344)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 347)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 348)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 351)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 352)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 367)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 368)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 242)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v successfully.
 0.160860s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (48.6%)
Start rtl-elaborate.
I: Module "soc_tcm" is set as top module.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Elaborating module soc_tcm
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 116)] Net clkfb in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 119)] Net pfden in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 120)] Net clkout0_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 121)] Net clkout0_2pad_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 122)] Net clkout1_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 123)] Net clkout2_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 124)] Net clkout3_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 125)] Net clkout4_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 126)] Net clkout5_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 127)] Net dyn_idiv in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 128)] Net dyn_odiv0 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 129)] Net dyn_odiv1 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 130)] Net dyn_odiv2 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 131)] Net dyn_odiv3 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 132)] Net dyn_odiv4 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 133)] Net dyn_fdiv in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 134)] Net dyn_duty0 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 135)] Net dyn_duty1 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 136)] Net dyn_duty2 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 137)] Net dyn_duty3 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 138)] Net dyn_duty4 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 147)] Net icp_base in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 148)] Net icp_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 149)] Net lpfres_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 150)] Net cripple_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 151)] Net phase_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 152)] Net phase_dir in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 153)] Net phase_step_n in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 154)] Net load_phase in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 155)] Net dyn_mdiv in module pll_v1 does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Elaborating module core_soc
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Elaborating module irq_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Elaborating module axi4lite_dist
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Elaborating module uart_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Elaborating module timer
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Elaborating module spi_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_clk_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_mosi_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_cs_o is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Elaborating module gpio
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 309)] Net gpio_output_data_in_w in module gpio does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 484)] Net interrupt_level_r in module gpio does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Elaborating module dbg_bridge
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Elaborating module dbg_bridge_uart
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Elaborating module riscv_tcm_top
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Elaborating module riscv_core
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Elaborating module riscv_exec
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Elaborating module riscv_alu
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 277)] Net less_than_signed.v in module riscv_exec does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 295)] Net greater_than_signed.v in module riscv_exec does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Elaborating module riscv_decode
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Elaborating module riscv_decoder
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 92)] Net genblk1.fetch_in_instr_w in module riscv_decode does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 93)] Net genblk1.buffer_q in module riscv_decode does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Elaborating module riscv_mmu
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 141)] Net genblk1.state_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 142)] Net genblk1.idle_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 145)] Net genblk1.resp_mmu_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 146)] Net genblk1.resp_valid_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 147)] Net genblk1.resp_error_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 148)] Net genblk1.resp_data_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 150)] Net genblk1.cpu_accept_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 155)] Net genblk1.load_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 156)] Net genblk1.store_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 170)] Net genblk1.load_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 171)] Net genblk1.store_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 173)] Net genblk1.lsu_in_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 181)] Net genblk1.lsu_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 186)] Net genblk1.itlb_hit_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 187)] Net genblk1.dtlb_hit_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 189)] Net genblk1.dtlb_req_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 192)] Net genblk1.vm_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 193)] Net genblk1.ptbr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 195)] Net genblk1.ifetch_vm_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 196)] Net genblk1.dfetch_vm_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 198)] Net genblk1.supervisor_i_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 199)] Net genblk1.supervisor_d_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 201)] Net genblk1.vm_i_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 202)] Net genblk1.vm_d_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 205)] Net genblk1.itlb_miss_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 206)] Net genblk1.dtlb_miss_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 209)] Net genblk1.request_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 213)] Net genblk1.pte_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 214)] Net genblk1.pte_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 215)] Net genblk1.virt_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 217)] Net genblk1.pte_ppn_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 218)] Net genblk1.pte_flags_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 287)] Net genblk1.itlb_valid_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 288)] Net genblk1.itlb_va_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 289)] Net genblk1.itlb_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 316)] Net genblk1.pc_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 339)] Net genblk1.pc_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 361)] Net genblk1.dtlb_valid_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 362)] Net genblk1.dtlb_va_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 363)] Net genblk1.dtlb_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 388)] Net genblk1.load_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 411)] Net genblk1.store_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 434)] Net genblk1.store_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 435)] Net genblk1.load_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 449)] Net genblk1.lsu_out_rd_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 450)] Net genblk1.lsu_out_wr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 451)] Net genblk1.lsu_out_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 452)] Net genblk1.lsu_out_data_wr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 454)] Net genblk1.lsu_out_invalidate_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 455)] Net genblk1.lsu_out_writeback_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 457)] Net genblk1.lsu_out_cacheable_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 470)] Net genblk1.lsu_out_req_tag_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 471)] Net genblk1.lsu_out_flush_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 485)] Net genblk1.mem_req_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 486)] Net genblk1.mmu_accept_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 501)] Net genblk1.read_hold_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 502)] Net genblk1.src_mmu_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 503)] Net genblk1.src_mmu_w in module riscv_mmu does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Elaborating module riscv_lsu
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Elaborating module riscv_lsu_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Elaborating module riscv_csr
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Elaborating module riscv_csr_regfile
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 127)] Net m_enabled_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 128)] Net m_interrupts_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 129)] Net s_enabled_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 130)] Net s_interrupts_r in module riscv_csr_regfile does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Elaborating module riscv_multiplier
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Elaborating module riscv_divider
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Elaborating module riscv_issue
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Elaborating module riscv_pipe_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Elaborating module riscv_regfile
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 427)] Net issue_b_ra_value_w in module riscv_issue does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 428)] Net issue_b_rb_value_w in module riscv_issue does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Elaborating module riscv_fetch
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Elaborating module dport_mux
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Elaborating module tcm_mem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Elaborating module tcm_mem_pmem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_1 in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_2 in module tcm_mem_pmem does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Elaborating module BRAM
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Elaborating module ipml_dpram_v1_5_BRAM
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 421)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 423)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 425)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 427)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 430)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 431)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 451)] Net gen_j_ad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 500)] Net gen_j_bd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_i_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_j_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_i_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_j_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 131)] Net a_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 134)] Net a_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 135)] Net a_addr_strobe in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 142)] Net b_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 145)] Net b_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 146)] Net b_addr_strobe in module BRAM does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Elaborating module dport_axi
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
Executing : rtl-elaborate successfully.
 0.380619s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.115337s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.8%)
Start rtl-infer.
I: Sdm-0001: Found Ram ram_q, depth=8, width=8.
I: Sdm-0001: Found Ram ram_q, depth=4, width=8.
I: Sdm-0001: Found Ram ram, depth=4, width=6.
I: Sdm-0001: Found Ram ram, depth=4, width=32.
Executing : rtl-infer successfully.
 1.988884s wall, 1.234375s user + 0.734375s system = 1.968750s CPU (99.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.095335s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.3%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.495871s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.8%)
Start FSM inference.
I: FSM state_q[3:0]_fsm[3:0] inferred.
FSM state_q[3:0]_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N41 N50 N55 N499 N507 N1927 rx_valid_w tx_accept_w 
S0(0000)-->S1(0010): xxxxx11x
S1(0010)-->S2(0011): xxxxxx1x
S2(0011)-->S3(0100): xxxxxx1x
S3(0100)-->S4(0101): xxxxxx1x
S4(0101)-->S5(0110): xxxxxx1x
S5(0110)-->S6(0111): 1xxxxxxx
S5(0110)-->S7(1000): 0xxxxx1x
S6(0111)-->S0(0000): x1xxxxxx
S6(0111)-->S6(0111): x0xxxxxx
S5(0110)-->S6(0111): 10xxxxxx
S6(0111)-->S6(0111): 10xxxxxx
S7(1000)-->S8(1001): xx1xxxxx
S8(1001)-->S9(1010): xxxx0xxx
S8(1001)-->S9(1010): xxx0xxx1
S9(1010)-->S10(1011): xxxx0xxx
S9(1010)-->S10(1011): xxx0xxx1
S10(1011)-->S11(1100): xxxx0xxx
S10(1011)-->S11(1100): xxx0xxx1
S9(1010)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S8(1001)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S11(1100)-->S0(0000): xxx1xxx1
S11(1100)-->S7(1000): xxx0xxx1

Executing : FSM inference successfully.
 0.081042s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.4%)
Start sdm2adm.
I: Constant propagation done on N156 (bmsWIDEMUX).
I: Constant propagation done on N158 (bmsWIDEMUX).
I: Constant propagation done on N157 (bmsWIDEMUX).
I: Constant propagation done on N380_1 (bmsREDAND).
I: Constant propagation done on N380_2 (bmsREDAND).
I: Constant propagation done on N380_3 (bmsREDAND).
I: Constant propagation done on N383_2 (bmsREDAND).
I: Constant propagation done on N383_3 (bmsREDAND).
I: Constant propagation done on N386_3 (bmsREDAND).
I: Constant propagation done on N380_0 (bmsREDAND).
Executing : sdm2adm successfully.
 0.682342s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (100.8%)
Saving design to DB.
Action compile: Real time elapsed is 6.000 sec
Action compile: CPU time elapsed is 4.453 sec
Current time: Thu Nov 10 11:39:09 2022
Action compile: Peak memory pool usage is 118,616,064 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Nov 10 11:39:09 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add successfully.
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/ubriscvOnPango.fdc(line number: 18)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Constraint check end.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_3/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_3/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_3/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add
Executing : create_generated_clock -name osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_3/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add successfully.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_2/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_2/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_2/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add
Executing : create_generated_clock -name osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_2/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add successfully.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_1/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_1/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_1/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add
Executing : create_generated_clock -name osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_1/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add successfully.
Start pre-mapping.
I: Removed pll_v1 hier-inst u_clk_2 that is redundant to u_clk_1
I: Removed pll_v1 hier-inst u_clk_3 that is redundant to u_clk_1
W: Adm-4019: Unable to further flatten instance 'u_mmu'. The design is empty.
I: Encoding type of FSM 'state_q[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_q[3:0]_fsm[3:0]':
I: from  u_dbg/state_q[3] u_dbg/state_q[2] u_dbg/state_q[1] u_dbg/state_q[0]
I: to  u_dbg/state_q_11 u_dbg/state_q_10 u_dbg/state_q_9 u_dbg/state_q_8 u_dbg/state_q_7 u_dbg/state_q_6 u_dbg/state_q_5 u_dbg/state_q_4 u_dbg/state_q_3 u_dbg/state_q_2 u_dbg/state_q_1 u_dbg/state_q_0
I: 0000 => 000000000001
I: 0010 => 000000000010
I: 0011 => 000000000100
I: 0100 => 000000001000
I: 0101 => 000000010000
I: 0110 => 000000100000
I: 0111 => 000001000000
I: 1000 => 000010000000
I: 1001 => 000100000000
I: 1010 => 001000000000
I: 1011 => 010000000000
I: 1100 => 100000000000
I: Constant propagation done on riscv_tcm_top/u_core/u_fetch/N55 (bmsREDOR).
I: Constant propagation done on u_dbg/u_uart/rx_err_q_d[0] (bmsREDOR).
I: Constant propagation done on u_soc/u_uart/intr_q_e (bmsREDOR).
Executing : pre-mapping successfully.
 1.008863s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (99.1%)
Start mod-gen.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Public-4008: Instance 'u_uart/rx_err_q' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3005 (bmsREDAND).
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3120 (bmsREDAND).
I: Constant propagation done on u_dbg/u_uart/N21 (bmsWIDEMUX).
I: Constant propagation done on u_dbg/u_uart/N205 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N204 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N201 (bmsWIDEINV).
I: Constant propagation done on riscv_tcm_top/u_core/u_csr/N179 (bmsWIDEMUX).
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_wr_en_ff is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_ms_q is reduced to constant 1.
W: Register u_soc/u_spi/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[8] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[9] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[31] is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_q is reduced to constant 1.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_addr_bus_rd_ce_ff[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_busy_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_bits_q[3:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_shift_reg_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_ready_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_data_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_fifo_rx/wr_ptr_q[2:0] that is stuck at constant 0.
W: Public-4008: Instance 'u_dbg/u_uart/rx_count_q[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : mod-gen successfully.
 1.708608s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (99.7%)
Start logic-optimization.
I: Removed bmsREDAND inst riscv_tcm_top/u_core/u_exec/N655_1 that is redundant to riscv_tcm_top/u_core/u_exec/N511_0
Executing : logic-optimization successfully.
 10.360199s wall, 9.640625s user + 0.625000s system = 10.265625s CPU (99.1%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[3] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[2]
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[5] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[8] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[9] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[10] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[11] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[12] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[13] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[14] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[15] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[16] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[17] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[18] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[19] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[20] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[21] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[22] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[23] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[24] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[25] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[26] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[27] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[28] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[29] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[30] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[31] that is redundant to u_soc/u_intc/rd_data_q[7]
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[9] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[32] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[33] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1] that is stuck at constant 0.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 0.812517s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (100.0%)
Start tech-mapping phase 2.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : tech-mapping phase 2 successfully.
 23.606333s wall, 22.828125s user + 0.640625s system = 23.468750s CPU (99.4%)
Start tech-optimization.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : tech-optimization successfully.
 1.499338s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (98.0%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000336s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 1.840762s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (96.8%)

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      38 uses
GTP_DFF_C                   245 uses
GTP_DFF_CE                 1250 uses
GTP_DFF_E                   156 uses
GTP_DFF_P                     2 uses
GTP_DFF_PE                    6 uses
GTP_DFF_R                   420 uses
GTP_DFF_RE                 1642 uses
GTP_DFF_S                     4 uses
GTP_DFF_SE                    2 uses
GTP_DRM18K                   32 uses
GTP_GRS                       1 use
GTP_INV                       5 uses
GTP_LUT1                    431 uses
GTP_LUT2                    401 uses
GTP_LUT3                    773 uses
GTP_LUT4                    788 uses
GTP_LUT5                   1229 uses
GTP_LUT5CARRY               944 uses
GTP_LUT5M                  1598 uses
GTP_MUX2LUT6                604 uses
GTP_MUX2LUT7                230 uses
GTP_MUX2LUT8                 67 uses
GTP_PLL_E1                    1 use
GTP_RAM16X1DP                70 uses

I/O ports: 10
GTP_INBUF                   4 uses
GTP_OUTBUF                  6 uses

Mapping Summary:
Total LUTs: 6234 of 17536 (35.55%)
	LUTs as dram: 70 of 4440 (1.58%)
	LUTs as logic: 6164
Total Registers: 3765 of 26304 (14.31%)
Total Latches: 0

DRM18K:
Total DRM18K = 32.0 of 48 (66.67%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 10 of 240 (4.17%)


Number of unique control sets : 136
  CLK(clk_i_1)                                     : 38
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_resp.N62)       : 11
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_resp.N65)       : 11
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_req.N62)  : 67
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_req.N65)  : 67
  CLK(clk_i_1), CP(rst_i_r)                        : 23
      CLK(clk_i_1), C(rst_i_r)                     : 22
      CLK(clk_i_1), P(rst_i_r)                     : 1
  CLK(clk_i_1), CP(rst_cpu_w)                      : 224
      CLK(clk_i_1), C(rst_cpu_w)                   : 223
      CLK(clk_i_1), P(rst_cpu_w)                   : 1
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.branch_csr_request_w)      : 2
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.squash_decode_w)     : 2
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N186[31])      : 2
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N1)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N58)  : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_resp.N58)       : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N3)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N3)   : 2
  CLK(clk_i_1), CP(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)        : 3
      CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)     : 1
      CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)     : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N56)  : 3
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N56)  : 3
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N10)  : 4
  CLK(clk_i_1), C(rst_i_r), CE(~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff)      : 4
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N746)      : 5
  CLK(clk_i_1), C(rst_i_r), CE(_N15326)            : 5
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_dmux.N72)       : 5
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N771)      : 6
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.N34)  : 11
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.N232)      : 22
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N6)    : 30
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N78)   : 31
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N85)   : 31
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.N331)    : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N517)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N705)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N710)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N728)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N758)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N764)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.div_complete_w)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)   : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66)   : 36
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68)   : 36
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N182)    : 64
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.mul_opcode_valid_w)  : 69
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.N521)    : 78
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N185)    : 95
  CLK(clk_i_1), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)   : 99
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369)  : 310
  CLK(clk_i_1), R(u_soc.u_intc._N26)               : 7
  CLK(clk_i_1), R(u_soc.u_spi._N8)                 : 32
  CLK(clk_i_1), RS(rst_i_r)                        : 385
      CLK(clk_i_1), R(rst_i_r)                     : 381
      CLK(clk_i_1), S(rst_i_r)                     : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N686)         : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N15)  : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N46)  : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N13)      : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N6)       : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N13)      : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N6)       : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_tx.N3)       : 3
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N374)  : 3
  CLK(clk_i_1), R(rst_i_r), CE(~u_soc.u_dist.read_pending_q)   : 3
  CLK(clk_i_1), R(rst_i_r), CE(~u_soc.u_dist.write_pending_q)  : 3
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N69)      : 3
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N69)      : 3
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg._N59)         : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_tx.N57)      : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N137)  : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N199)  : 4
  CLK(clk_i_1), R(u_dbg.N1762), CE(u_dbg.N713)     : 4
  CLK(clk_i_1), R(u_dbg.N709), CE(u_dbg._N51)      : 4
  CLK(clk_i_1), R(u_soc.u_uart.N502), CE(u_soc.u_uart.N493)    : 4
  CLK(clk_i_1), R(_N15329), CE(u_soc.u_spi.N703)   : 6
  CLK(clk_i_1), R(_N15332), CE(u_soc.u_spi.N744)   : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_rx.N57)      : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_intc.N308)  : 7
  CLK(clk_i_1), R(u_dbg.N1567), CE(u_dbg.N1208)    : 7
  CLK(clk_i_1), R(u_dbg.N681), CE(u_dbg._N37)      : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N1100)        : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N657)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N743)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N871)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N997)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N375)  : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_intc.N84)   : 8
  CLK(clk_i_1), RS(rst_i_r), CE(u_soc.u_spi.N123)        : 8
      CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N123)     : 7
      CLK(clk_i_1), S(rst_i_r), CE(u_soc.u_spi.N123)     : 1
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N47)    : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N530)  : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N66)   : 8
  CLK(clk_i_1), R(u_dbg.N1567), CE(u_dbg.N1376)    : 8
  CLK(clk_i_1), R(u_soc.u_uart.N486), CE(u_soc.u_uart.N477)    : 8
  CLK(clk_i_1), R(u_soc.u_uart.N522), CE(u_soc.u_uart.N517)    : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N168)   : 11
  CLK(clk_i_1), RS(rst_i_r), CE(u_dbg.N1951)       : 12
      CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N1951)    : 11
      CLK(clk_i_1), S(rst_i_r), CE(u_dbg.N1951)    : 1
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N292)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N304)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N309)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N312)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N315)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N318)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N321)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N324)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N327)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N330)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N333)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N336)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N339)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N342)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N345)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N348)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N351)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N354)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N357)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N360)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N363)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N366)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N369)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N372)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N375)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N378)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N381)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N384)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N387)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N390)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N393)    : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.gpio_wr_q)    : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_dist.N104)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N117)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N16)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N211)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N47)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N73)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N84)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N259)       : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N264)       : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N31)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N62)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N99)  : 32


Number of DFF:CE Signals : 130
  riscv_tcm_top.u_axi.u_req.N1(from GTP_LUT4:Z)    : 2
  riscv_tcm_top.u_axi.u_req.N58(from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_axi.u_resp.N58(from GTP_LUT5:Z)  : 2
  riscv_tcm_top.u_core.branch_csr_request_w(from GTP_DFF_C:Q)  : 2
  riscv_tcm_top.u_core.squash_decode_w(from GTP_LUT2:Z)  : 2
  riscv_tcm_top.u_core.u_div.N186[31](from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64(from GTP_LUT5:Z)      : 2
  riscv_tcm_top.u_tcm.u_conv.u_requests.N3(from GTP_LUT3:Z)    : 2
  riscv_tcm_top.u_tcm.u_conv.u_response.N3(from GTP_LUT4:Z)    : 2
  u_dbg.N686(from GTP_LUT5:Z)                      : 2
  u_soc.u_spi.u_rx_fifo.N13(from GTP_LUT4:Z)       : 2
  u_soc.u_spi.u_rx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_spi.u_tx_fifo.N13(from GTP_LUT4:Z)       : 2
  u_soc.u_spi.u_tx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_timer.N15(from GTP_LUT3:Z)               : 2
  u_soc.u_timer.N46(from GTP_LUT5:Z)               : 2
  riscv_tcm_top.u_core.u_fetch.N17(from GTP_LUT5:Z)      : 3
  riscv_tcm_top.u_tcm.u_conv.u_requests.N56(from GTP_LUT2:Z)   : 3
  riscv_tcm_top.u_tcm.u_conv.u_response.N56(from GTP_LUT5:Z)   : 3
  u_dbg.u_fifo_tx.N3(from GTP_LUT5:Z)              : 3
  u_dbg.u_uart.N374(from GTP_LUT5:Z)               : 3
  u_soc.u_spi.u_rx_fifo.N69(from GTP_LUT5:Z)       : 3
  u_soc.u_spi.u_tx_fifo.N69(from GTP_LUT5:Z)       : 3
  ~u_soc.u_dist.read_pending_q(from GTP_INV:Z)     : 3
  ~u_soc.u_dist.write_pending_q(from GTP_INV:Z)    : 3
  riscv_tcm_top.u_tcm.u_conv.u_requests.N10(from GTP_LUT5M:Z)  : 4
  u_dbg.N713(from GTP_LUT5:Z)                      : 4
  u_dbg._N51(from GTP_LUT5M:Z)                     : 4
  u_dbg._N59(from GTP_LUT2:Z)                      : 4
  u_dbg.u_fifo_tx.N57(from GTP_LUT5:Z)             : 4
  u_dbg.u_uart.N137(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N199(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N493(from GTP_LUT3:Z)               : 4
  ~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff(from GTP_INV:Z)  : 4
  _N15326(from GTP_LUT2:Z)                         : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N746(from GTP_LUT5:Z)   : 5
  riscv_tcm_top.u_dmux.N72(from GTP_LUT5M:Z)       : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N771(from GTP_LUT5:Z)   : 6
  u_soc.u_spi.N703(from GTP_LUT2:Z)                : 6
  u_dbg.N1208(from GTP_LUT5M:Z)                    : 7
  u_dbg._N37(from GTP_LUT5:Z)                      : 7
  u_dbg.u_fifo_rx.N57(from GTP_LUT5:Z)             : 7
  u_soc.u_intc.N308(from GTP_LUT3:Z)               : 7
  u_soc.u_spi.N744(from GTP_LUT2:Z)                : 7
  u_dbg.N1100(from GTP_LUT5:Z)                     : 8
  u_dbg.N1376(from GTP_LUT5M:Z)                    : 8
  u_dbg.N657(from GTP_LUT5:Z)                      : 8
  u_dbg.N743(from GTP_LUT5:Z)                      : 8
  u_dbg.N871(from GTP_LUT5:Z)                      : 8
  u_dbg.N997(from GTP_LUT5:Z)                      : 8
  u_dbg.u_uart.N375(from GTP_LUT2:Z)               : 8
  u_soc.u_intc.N84(from GTP_LUT2:Z)                : 8
  u_soc.u_spi.N123(from GTP_LUT5:Z)                : 8
  u_soc.u_spi.N47(from GTP_LUT5:Z)                 : 8
  u_soc.u_uart.N477(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N517(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N530(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N66(from GTP_LUT2:Z)                : 8
  riscv_tcm_top.u_axi.u_resp.N62(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_axi.u_resp.N65(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_tcm.N34(from GTP_LUT4:Z)         : 11
  u_soc.u_spi.N168(from GTP_LUT2:Z)                : 11
  u_dbg.N1951(from GTP_LUT5:Z)                     : 12
  riscv_tcm_top.u_tcm.u_conv.N232(from GTP_LUT4:Z)       : 22
  riscv_tcm_top.u_core.u_fetch.N6(from GTP_LUT5:Z)       : 30
  riscv_tcm_top.u_core.u_fetch.N78(from GTP_LUT2:Z)      : 31
  riscv_tcm_top.u_core.u_fetch.N85(from GTP_LUT4:Z)      : 31
  riscv_tcm_top.u_core.u_csr.N331(from GTP_LUT4:Z)       : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N517(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N705(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N710(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N728(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N758(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N764(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_div.div_complete_w(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N292(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N304(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N309(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N312(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N315(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N318(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N321(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N324(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N327(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N330(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N333(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N336(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N339(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N342(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N345(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N348(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N351(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N354(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N357(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N360(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N363(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N366(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N369(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N372(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N375(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N378(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N381(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N384(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N387(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N390(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N393(from GTP_LUT5:Z)       : 32
  u_dbg.gpio_wr_q(from GTP_DFF_R:Q)                : 32
  u_soc.u_dist.N104(from GTP_LUT4:Z)               : 32
  u_soc.u_gpio.N117(from GTP_LUT2:Z)               : 32
  u_soc.u_gpio.N16(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N211(from GTP_LUT3:Z)               : 32
  u_soc.u_gpio.N47(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N73(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N84(from GTP_LUT4:Z)                : 32
  u_soc.u_timer.N259(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N264(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N31(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N62(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N99(from GTP_LUT2:Z)               : 32
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 32
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_div.N182(from GTP_LUT4:Z)       : 64
  riscv_tcm_top.u_axi.u_req.N62(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_axi.u_req.N65(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_core.mul_opcode_valid_w(from GTP_LUT2:Z)     : 69
  riscv_tcm_top.u_core.u_lsu.N521(from GTP_LUT5M:Z)      : 78
  riscv_tcm_top.u_core.u_div.N185(from GTP_LUT3:Z)       : 95
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 99
  riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369(from GTP_LUT5:Z)     : 310

Number of DFF:CLK Signals : 1
  clk_i_1(from GTP_PLL_E1:CLKOUT0)                 : 3765

Number of DFF:CP Signals : 2
  rst_i_r(from GTP_LUT1:Z)                         : 90
  rst_cpu_w(from GTP_LUT1:Z)                       : 1413

Number of DFF:RS Signals : 15
  u_dbg.N1762(from GTP_LUT5:Z)                     : 4
  u_dbg.N709(from GTP_LUT5:Z)                      : 4
  u_soc.u_uart.N502(from GTP_LUT5:Z)               : 4
  _N15329(from GTP_LUT2:Z)                         : 6
  _N15332(from GTP_LUT5:Z)                         : 7
  u_dbg.N681(from GTP_LUT4:Z)                      : 7
  u_soc.u_intc._N26(from GTP_LUT4:Z)               : 7
  u_soc.u_spi.u_rx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_spi.u_tx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_uart.N486(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N522(from GTP_LUT5:Z)               : 8
  u_dbg.N1567(from GTP_LUT2:Z)                     : 15
  u_soc.u_spi._N8(from GTP_LUT5:Z)                 : 32
  rst_i_r(from GTP_LUT1:Z)                         : 960
  rst_cpu_w(from GTP_LUT1:Z)                       : 992

Design 'soc_tcm' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to soc_tcm_syn.vm
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/rd_ptr_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/wr_ptr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/tlb_flush_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared                 0           1  {osc_in}
 osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)   3636           0  {u_clk_1/u_pll_e1/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                             30.000 MHz      55.209 MHz         33.333         18.113         15.220
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    15.220       0.000              0           8072
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     0.285       0.000              0           8072
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          14.766       0.000              0           3636
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[31]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15618
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=13)       0.632      10.833         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15655
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/I4 (GTP_LUT5)
                                   td                    0.174      11.007 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.377         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/I4 (GTP_LUT5)
                                   td                    0.174      11.551 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.921         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18279
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/I4 (GTP_LUT5)
                                   td                    0.174      12.095 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18281
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/I4 (GTP_LUT5)
                                   td                    0.174      12.639 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.080         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15758
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/I0 (GTP_LUT4)
                                   td                    0.239      13.319 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      13.801         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/I4 (GTP_LUT5)
                                   td                    0.174      13.975 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.735         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.909 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      15.391         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.723 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.723         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.725 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.725         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.876 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.876         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.954 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      16.324         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.555 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      17.123         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      17.297 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      18.177         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.351 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.099         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.327 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.327         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.543 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.323         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.497 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.979         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.153 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.913         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[31]/I1 (GTP_LUT5M)
                                   td                    0.282      22.195 r       riscv_tcm_top/u_core/u_lsu/N235[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.565         riscv_tcm_top/u_core/u_lsu/N235 [31]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[31]/ID (GTP_LUT5M)
                                   td                    0.235      22.800 f       riscv_tcm_top/u_core/u_lsu/N527[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.800         riscv_tcm_top/u_core/u_lsu/N527 [31]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[31]/D (GTP_DFF_CE)

 Data arrival time                                                  22.800         Logic Levels: 26 
                                                                                   Logic: 6.852ns(38.181%), Route: 11.094ns(61.819%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 osc_in                                                  0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.000      33.333         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      34.544 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      35.414         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.935 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      38.187         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[31]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      38.187                          
 clock uncertainty                                      -0.150      38.037                          

 Setup time                                             -0.017      38.020                          

 Data required time                                                 38.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.020                          
 Data arrival time                                                 -22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.220                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[29]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15618
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=13)       0.632      10.833         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15655
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/I4 (GTP_LUT5)
                                   td                    0.174      11.007 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.377         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/I4 (GTP_LUT5)
                                   td                    0.174      11.551 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.921         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18279
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/I4 (GTP_LUT5)
                                   td                    0.174      12.095 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18281
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/I4 (GTP_LUT5)
                                   td                    0.174      12.639 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.080         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15758
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/I0 (GTP_LUT4)
                                   td                    0.239      13.319 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      13.801         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/I4 (GTP_LUT5)
                                   td                    0.174      13.975 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.735         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.909 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      15.391         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.723 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.723         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.725 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.725         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.876 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.876         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.954 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      16.324         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.555 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      17.123         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      17.297 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      18.177         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.351 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.099         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.327 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.327         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.543 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.323         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.497 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.979         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.153 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.913         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[29]/I1 (GTP_LUT5M)
                                   td                    0.282      22.195 r       riscv_tcm_top/u_core/u_lsu/N235[29]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.565         riscv_tcm_top/u_core/u_lsu/N235 [29]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[29]/ID (GTP_LUT5M)
                                   td                    0.235      22.800 f       riscv_tcm_top/u_core/u_lsu/N527[29]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.800         riscv_tcm_top/u_core/u_lsu/N527 [29]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[29]/D (GTP_DFF_CE)

 Data arrival time                                                  22.800         Logic Levels: 26 
                                                                                   Logic: 6.852ns(38.181%), Route: 11.094ns(61.819%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 osc_in                                                  0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.000      33.333         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      34.544 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      35.414         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.935 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      38.187         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[29]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      38.187                          
 clock uncertainty                                      -0.150      38.037                          

 Setup time                                             -0.017      38.020                          

 Data required time                                                 38.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.020                          
 Data arrival time                                                 -22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.220                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15618
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=13)       0.632      10.833         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15655
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/I4 (GTP_LUT5)
                                   td                    0.174      11.007 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.377         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/I4 (GTP_LUT5)
                                   td                    0.174      11.551 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.921         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18279
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/I4 (GTP_LUT5)
                                   td                    0.174      12.095 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18281
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/I4 (GTP_LUT5)
                                   td                    0.174      12.639 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.080         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15758
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/I0 (GTP_LUT4)
                                   td                    0.239      13.319 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      13.801         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/I4 (GTP_LUT5)
                                   td                    0.174      13.975 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.735         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.909 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      15.391         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.723 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.723         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.725 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.725         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.876 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.876         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.954 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      16.324         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.555 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      17.123         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      17.297 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      18.177         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.351 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.099         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.327 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.327         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.543 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.323         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.497 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.979         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.153 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.913         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[28]/I1 (GTP_LUT5M)
                                   td                    0.282      22.195 r       riscv_tcm_top/u_core/u_lsu/N235[28]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.565         riscv_tcm_top/u_core/u_lsu/N235 [28]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[28]/ID (GTP_LUT5M)
                                   td                    0.235      22.800 f       riscv_tcm_top/u_core/u_lsu/N527[28]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.800         riscv_tcm_top/u_core/u_lsu/N527 [28]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/D (GTP_DFF_CE)

 Data arrival time                                                  22.800         Logic Levels: 26 
                                                                                   Logic: 6.852ns(38.181%), Route: 11.094ns(61.819%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 osc_in                                                  0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.000      33.333         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      34.544 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      35.414         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.935 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      38.187         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      38.187                          
 clock uncertainty                                      -0.150      38.037                          

 Setup time                                             -0.017      38.020                          

 Data required time                                                 38.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.020                          
 Data arrival time                                                 -22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[6]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_6/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[6]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[6]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [6]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_6/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_6/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[4]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_4/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[4]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[4]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [4]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_4/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_4/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[7]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_7/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[7]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[7]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [7]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_7/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_7/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_soc/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=2)        0.941       6.112         nt_led_3_o       
                                                                                   led_3_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.521 f       led_3_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.521         led_3_o          
 led_3_o                                                                   f       led_3_o (port)   

 Data arrival time                                                   8.521         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_soc/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=2)        0.941       6.112         nt_led_3_o       
                                                                                   uart_tx_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.521 f       uart_tx_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.521         uart_tx_o        
 uart_tx_o                                                                 f       uart_tx_o (port) 

 Data arrival time                                                   8.521         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_dbg/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_dbg/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=1)        0.870       6.041         nt_dbg_rxd_o     
                                                                                   dbg_rxd_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.450 f       dbg_rxd_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.450         dbg_rxd_o        
 dbg_rxd_o                                                                 f       dbg_rxd_o (port) 

 Data arrival time                                                   8.450         Logic Levels: 1  
                                                                                   Logic: 2.726ns(75.806%), Route: 0.870ns(24.194%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_i                                               0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.000       0.000         uart_rx_i        
                                                                                   uart_rx_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_i     
                                                                           r       u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : led_0_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_i                                                   0.000       0.000 r       rst_i (port)     
                                   net (fanout=1)        0.000       0.000         rst_i            
                                                                                   rst_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_i         
                                                                                   led_0_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_0_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_0_o          
 led_0_o                                                                   r       led_0_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : led_1_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_cpu_i                                               0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_cpu_i        
                                                                                   rst_cpu_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_cpu_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_cpu_i     
                                                                                   led_1_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_1_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_1_o          
 led_1_o                                                                   r       led_1_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 50.000 sec
Action synthesize: CPU time elapsed is 44.359 sec
Current time: Thu Nov 10 11:39:59 2022
Action synthesize: Peak memory pool usage is 386,981,888 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Nov 10 11:40:00 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'soc_tcm'
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/rd_ptr_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/wr_ptr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/tlb_flush_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Timing-4003: Pin 'u_clk_3/u_pll_e1:CLKOUT0' is not found.
W: Timing-4003: Pin 'u_clk_2/u_pll_e1:CLKOUT0' is not found.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_i_1 in design, driver pin CLKOUT0(instance u_clk_1/u_pll_e1) -> load pin CLK(instance riscv_tcm_top/u_axi/awvalid_inhibit_q).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.640625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 3506     | 26304         | 14                  
| LUT                   | 5937     | 17536         | 34                  
| Distributed RAM       | 66       | 4440          | 2                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 32       | 48            | 67                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 10       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'soc_tcm' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf has been covered.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 6.906 sec
Current time: Thu Nov 10 11:40:08 2022
Action dev_map: Peak memory pool usage is 238,899,200 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Nov 10 11:40:09 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 9)] Object 'dbg_txd_i' is dangling, which has no connection. it will be ignored.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 13)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance u_clk_1/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 17.19 sec.
Run super clustering :
	Initial slack -651.
	9 iterations finished.
	Final slack 9898.
Super clustering done.
Design Utilization : 34%.
Global placement takes 16.08 sec.
Wirelength after global placement is 86599.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dbg_rxd_o_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst led_0_o_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst led_1_o_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst led_2_o_obuf/opit_1 on IOL_151_102.
Placed fixed group with base inst led_3_o_obuf/opit_1 on IOL_151_101.
Placed fixed group with base inst osc_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst rst_cpu_i_ibuf/opit_1 on IOL_151_161.
Placed fixed group with base inst rst_i_ibuf/opit_1 on IOL_151_46.
Placed fixed instance u_clk_1/u_pll_e1/goppll on PLL_82_319.
Placed fixed group with base inst uart_rx_i_ibuf/opit_1 on IOL_151_333.
Placed fixed group with base inst uart_tx_o_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 99074.
Macro cell placement takes 0.19 sec.
Run super clustering :
	Initial slack -651.
	9 iterations finished.
	Final slack 9898.
Super clustering done.
Design Utilization : 34%.
Wirelength after post global placement is 88275.
Post global placement takes 14.23 sec.
Wirelength after legalization is 93902.
Legalization takes 1.78 sec.
Worst slack before Replication Place is 13239.
Wirelength after replication placement is 93902.
Legalized cost 13239.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 93920.
Timing-driven detailed placement takes 10.03 sec.
Placement done.
Total placement takes 60.77 sec.
Finished placement. (CPU time elapsed 0h:01m:02s)

Routing started.
Building routing graph takes 1.63 sec.
Worst slack is 14389.
Processing design graph takes 0.88 sec.
Total memory for routing:
	51.925335 M.
Total nets for routing : 9700.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 107 nets, it takes 0.03 sec.
Unrouted nets 109 at the end of iteration 0.
Unrouted nets 40 at the end of iteration 1.
Unrouted nets 17 at the end of iteration 2.
Unrouted nets 8 at the end of iteration 3.
Unrouted nets 6 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 4 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 0 at the end of iteration 8.
Global Routing step 2 processed 275 nets, it takes 0.56 sec.
Unrouted nets 219 at the end of iteration 0.
Unrouted nets 148 at the end of iteration 1.
Unrouted nets 116 at the end of iteration 2.
Unrouted nets 81 at the end of iteration 3.
Unrouted nets 50 at the end of iteration 4.
Unrouted nets 36 at the end of iteration 5.
Unrouted nets 25 at the end of iteration 6.
Unrouted nets 33 at the end of iteration 7.
Unrouted nets 37 at the end of iteration 8.
Unrouted nets 24 at the end of iteration 9.
Unrouted nets 23 at the end of iteration 10.
Unrouted nets 22 at the end of iteration 11.
Unrouted nets 9 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 0 at the end of iteration 14.
Global Routing step 3 processed 332 nets, it takes 8.06 sec.
Global routing takes 8.67 sec.
Total 12177 subnets.
    forward max bucket size 274 , backward 302.
        Unrouted nets 8812 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.765625 sec.
    forward max bucket size 643 , backward 555.
        Unrouted nets 7062 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.593750 sec.
    forward max bucket size 825 , backward 619.
        Unrouted nets 5785 at the end of iteration 2.
    route iteration 2, CPU time elapsed 2.859375 sec.
    forward max bucket size 668 , backward 677.
        Unrouted nets 4832 at the end of iteration 3.
    route iteration 3, CPU time elapsed 3.125000 sec.
    forward max bucket size 946 , backward 747.
        Unrouted nets 4145 at the end of iteration 4.
    route iteration 4, CPU time elapsed 3.468750 sec.
    forward max bucket size 1695 , backward 946.
        Unrouted nets 3471 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.468750 sec.
    forward max bucket size 838 , backward 1019.
        Unrouted nets 3853 at the end of iteration 6.
    route iteration 6, CPU time elapsed 3.125000 sec.
    forward max bucket size 898 , backward 661.
        Unrouted nets 3701 at the end of iteration 7.
    route iteration 7, CPU time elapsed 2.640625 sec.
    forward max bucket size 1279 , backward 964.
        Unrouted nets 3338 at the end of iteration 8.
    route iteration 8, CPU time elapsed 2.281250 sec.
    forward max bucket size 843 , backward 906.
        Unrouted nets 2910 at the end of iteration 9.
    route iteration 9, CPU time elapsed 1.984375 sec.
    forward max bucket size 1032 , backward 551.
        Unrouted nets 2445 at the end of iteration 10.
    route iteration 10, CPU time elapsed 1.859375 sec.
    forward max bucket size 942 , backward 601.
        Unrouted nets 2118 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.546875 sec.
    forward max bucket size 827 , backward 739.
        Unrouted nets 1800 at the end of iteration 12.
    route iteration 12, CPU time elapsed 1.359375 sec.
    forward max bucket size 560 , backward 539.
        Unrouted nets 1598 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.109375 sec.
    forward max bucket size 1266 , backward 878.
        Unrouted nets 1411 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.046875 sec.
    forward max bucket size 754 , backward 471.
        Unrouted nets 1203 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.921875 sec.
    forward max bucket size 1490 , backward 1196.
        Unrouted nets 1030 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.781250 sec.
    forward max bucket size 761 , backward 623.
        Unrouted nets 821 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.765625 sec.
    forward max bucket size 727 , backward 446.
        Unrouted nets 700 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.562500 sec.
    forward max bucket size 788 , backward 489.
        Unrouted nets 633 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.484375 sec.
    forward max bucket size 705 , backward 489.
        Unrouted nets 542 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.500000 sec.
    forward max bucket size 406 , backward 435.
        Unrouted nets 413 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.406250 sec.
    forward max bucket size 678 , backward 312.
        Unrouted nets 400 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.343750 sec.
    forward max bucket size 786 , backward 801.
        Unrouted nets 367 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.343750 sec.
    forward max bucket size 978 , backward 364.
        Unrouted nets 339 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.265625 sec.
    forward max bucket size 861 , backward 332.
        Unrouted nets 297 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.250000 sec.
    forward max bucket size 815 , backward 507.
        Unrouted nets 260 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.250000 sec.
    forward max bucket size 662 , backward 282.
        Unrouted nets 184 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.203125 sec.
    forward max bucket size 570 , backward 253.
        Unrouted nets 167 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.156250 sec.
    forward max bucket size 409 , backward 615.
        Unrouted nets 122 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.187500 sec.
    forward max bucket size 801 , backward 417.
        Unrouted nets 91 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.156250 sec.
    forward max bucket size 314 , backward 219.
        Unrouted nets 58 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.125000 sec.
    forward max bucket size 57 , backward 87.
        Unrouted nets 66 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.109375 sec.
    forward max bucket size 245 , backward 161.
        Unrouted nets 63 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.156250 sec.
    forward max bucket size 552 , backward 158.
        Unrouted nets 65 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.125000 sec.
    forward max bucket size 452 , backward 255.
        Unrouted nets 68 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.156250 sec.
    forward max bucket size 575 , backward 85.
        Unrouted nets 57 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.125000 sec.
    forward max bucket size 819 , backward 248.
        Unrouted nets 47 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.125000 sec.
    forward max bucket size 576 , backward 407.
        Unrouted nets 43 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.125000 sec.
    forward max bucket size 439 , backward 522.
        Unrouted nets 54 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.109375 sec.
    forward max bucket size 526 , backward 622.
        Unrouted nets 60 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.109375 sec.
    forward max bucket size 529 , backward 622.
        Unrouted nets 57 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.125000 sec.
    forward max bucket size 524 , backward 498.
        Unrouted nets 47 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.125000 sec.
    forward max bucket size 686 , backward 458.
        Unrouted nets 49 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.093750 sec.
    forward max bucket size 442 , backward 489.
        Unrouted nets 34 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.078125 sec.
    forward max bucket size 800 , backward 763.
        Unrouted nets 24 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.078125 sec.
    forward max bucket size 564 , backward 826.
        Unrouted nets 22 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.078125 sec.
    forward max bucket size 137 , backward 90.
        Unrouted nets 19 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.062500 sec.
    forward max bucket size 159 , backward 304.
        Unrouted nets 17 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.078125 sec.
    forward max bucket size 79 , backward 71.
        Unrouted nets 17 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.046875 sec.
    forward max bucket size 123 , backward 551.
        Unrouted nets 8 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.062500 sec.
    forward max bucket size 148 , backward 474.
        Unrouted nets 4 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.046875 sec.
    forward max bucket size 112 , backward 534.
        Unrouted nets 0 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.062500 sec.
Detailed routing takes 46.30 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_90_145.
I: Route-6001: Insert route through in CLMA_98_157.
I: Route-6001: Insert route through in CLMA_78_124.
I: Route-6001: Insert route through in CLMA_90_156.
I: Route-6001: Insert route through in CLMA_90_197.
I: Route-6001: Insert route through in CLMA_102_144.
I: Route-6001: Insert route through in CLMA_98_144.
I: Route-6001: Insert route through in CLMA_70_168.
I: Route-6001: Insert route through in CLMA_70_164.
I: Route-6001: Insert route through in CLMA_70_268.
I: Route-6001: Insert route through in CLMA_78_204.
I: Route-6001: Insert route through in CLMA_78_272.
I: Route-6001: Insert route through in CLMA_106_176.
I: Route-6001: Insert route through in CLMA_86_120.
I: Route-6001: Insert route through in CLMS_78_157.
I: Route-6001: Insert route through in CLMA_98_165.
I: Route-6001: Insert route through in CLMA_90_161.
I: Route-6001: Insert route through in CLMA_98_141.
I: Route-6001: Insert route through in CLMA_90_188.
I: Route-6001: Insert route through in CLMA_90_237.
I: Route-6001: Insert route through in CLMS_66_225.
I: Route-6001: Insert route through in CLMA_90_149.
I: Route-6001: Insert route through in CLMS_86_209.
I: Route-6001: Insert route through in CLMA_98_124.
I: Route-6001: Insert route through in CLMA_130_192.
I: Route-6001: Insert route through in CLMS_94_289.
I: Route-6001: Insert route through in CLMA_106_257.
I: Route-6001: Insert route through in CLMA_82_228.
I: Route-6001: Insert route through in CLMA_90_149.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_7_187.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_61.
    Annotate routing result again.
Finish routing takes 2.95 sec.
Used srb routing arc is 120035.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 62.17 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 1906     | 3274          | 58                  
|   FF                     | 2571     | 19644         | 13                  
|   LUT                    | 4481     | 13096         | 34                  
|   LUT-FF pairs           | 1259     | 13096         | 10                  
| Use of CLMS              | 661      | 1110          | 60                  
|   FF                     | 935      | 6660          | 14                  
|   LUT                    | 1585     | 4440          | 36                  
|   LUT-FF pairs           | 411      | 4440          | 9                   
|   Distributed RAM        | 66       | 4440          | 1                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 32       | 48            | 67                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 10       | 240           | 4                   
|   IOBD                   | 5        | 120           | 4                   
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 4        | 114           | 4                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 10       | 240           | 4                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 4        | 24            | 17                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:02m:05s)
Design 'soc_tcm' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 136.000 sec
Action pnr: CPU time elapsed is 129.813 sec
Current time: Thu Nov 10 11:42:24 2022
Action pnr: Peak memory pool usage is 692,305,920 bytes
Finished placement and routing. (CPU time elapsed 0h:02m:05s)
Process "Place & Route" done.


Process "Compile" started.
Current time: Thu Nov 10 12:00:35 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Analyzing module core_soc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Analyzing module riscv_exec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Analyzing module dport_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Analyzing module riscv_csr (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Analyzing module axi4lite_dist (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Analyzing module dbg_bridge_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Analyzing module riscv_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Analyzing module tcm_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Analyzing module riscv_mmu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Analyzing module riscv_lsu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Analyzing module riscv_lsu_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Analyzing module dbg_bridge_uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Analyzing module dport_axi (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Analyzing module dport_axi_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Analyzing module irq_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Analyzing module riscv_pipe_ctrl (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Analyzing module riscv_alu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Analyzing module uart_lite (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Analyzing module spi_lite (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Analyzing module spi_lite_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Analyzing module riscv_csr_regfile (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Analyzing module dbg_bridge (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Analyzing module riscv_issue (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Analyzing module riscv_multiplier (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Analyzing module tcm_mem_pmem (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Analyzing module tcm_mem_pmem_fifo2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Analyzing module riscv_regfile (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Analyzing module riscv_decode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Analyzing module riscv_divider (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Analyzing module riscv_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Analyzing module soc_tcm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Analyzing module riscv_fetch (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Analyzing module riscv_tcm_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Analyzing module BRAM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Analyzing module pll_v1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Analyzing module ipml_dpram_v1_5_BRAM (library work)
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 245)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 246)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 249)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 253)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 257)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 261)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 265)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 266)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 269)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 270)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 273)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 274)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 277)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 278)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 281)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 282)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 285)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 286)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 289)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 290)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 293)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 294)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 297)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 298)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 301)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 302)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 305)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 306)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 314)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 315)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 318)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 319)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 323)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 324)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 327)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 328)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 331)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 335)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 336)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 339)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 340)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 343)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 344)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 347)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 348)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 351)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 352)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 367)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 368)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 242)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v successfully.
 0.061060s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (102.4%)
Start rtl-elaborate.
I: Module "soc_tcm" is set as top module.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Elaborating module soc_tcm
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 116)] Net clkfb in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 119)] Net pfden in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 120)] Net clkout0_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 121)] Net clkout0_2pad_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 122)] Net clkout1_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 123)] Net clkout2_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 124)] Net clkout3_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 125)] Net clkout4_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 126)] Net clkout5_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 127)] Net dyn_idiv in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 128)] Net dyn_odiv0 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 129)] Net dyn_odiv1 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 130)] Net dyn_odiv2 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 131)] Net dyn_odiv3 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 132)] Net dyn_odiv4 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 133)] Net dyn_fdiv in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 134)] Net dyn_duty0 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 135)] Net dyn_duty1 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 136)] Net dyn_duty2 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 137)] Net dyn_duty3 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 138)] Net dyn_duty4 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 147)] Net icp_base in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 148)] Net icp_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 149)] Net lpfres_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 150)] Net cripple_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 151)] Net phase_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 152)] Net phase_dir in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 153)] Net phase_step_n in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 154)] Net load_phase in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 155)] Net dyn_mdiv in module pll_v1 does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Elaborating module core_soc
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Elaborating module irq_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Elaborating module axi4lite_dist
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Elaborating module uart_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Elaborating module timer
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Elaborating module spi_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_clk_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_mosi_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_cs_o is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Elaborating module gpio
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 309)] Net gpio_output_data_in_w in module gpio does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 484)] Net interrupt_level_r in module gpio does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Elaborating module dbg_bridge
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Elaborating module dbg_bridge_uart
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Elaborating module riscv_tcm_top
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Elaborating module riscv_core
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Elaborating module riscv_exec
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Elaborating module riscv_alu
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 277)] Net less_than_signed.v in module riscv_exec does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 295)] Net greater_than_signed.v in module riscv_exec does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Elaborating module riscv_decode
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Elaborating module riscv_decoder
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 92)] Net genblk1.fetch_in_instr_w in module riscv_decode does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 93)] Net genblk1.buffer_q in module riscv_decode does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Elaborating module riscv_mmu
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 141)] Net genblk1.state_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 142)] Net genblk1.idle_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 145)] Net genblk1.resp_mmu_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 146)] Net genblk1.resp_valid_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 147)] Net genblk1.resp_error_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 148)] Net genblk1.resp_data_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 150)] Net genblk1.cpu_accept_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 155)] Net genblk1.load_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 156)] Net genblk1.store_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 170)] Net genblk1.load_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 171)] Net genblk1.store_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 173)] Net genblk1.lsu_in_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 181)] Net genblk1.lsu_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 186)] Net genblk1.itlb_hit_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 187)] Net genblk1.dtlb_hit_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 189)] Net genblk1.dtlb_req_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 192)] Net genblk1.vm_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 193)] Net genblk1.ptbr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 195)] Net genblk1.ifetch_vm_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 196)] Net genblk1.dfetch_vm_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 198)] Net genblk1.supervisor_i_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 199)] Net genblk1.supervisor_d_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 201)] Net genblk1.vm_i_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 202)] Net genblk1.vm_d_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 205)] Net genblk1.itlb_miss_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 206)] Net genblk1.dtlb_miss_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 209)] Net genblk1.request_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 213)] Net genblk1.pte_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 214)] Net genblk1.pte_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 215)] Net genblk1.virt_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 217)] Net genblk1.pte_ppn_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 218)] Net genblk1.pte_flags_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 287)] Net genblk1.itlb_valid_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 288)] Net genblk1.itlb_va_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 289)] Net genblk1.itlb_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 316)] Net genblk1.pc_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 339)] Net genblk1.pc_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 361)] Net genblk1.dtlb_valid_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 362)] Net genblk1.dtlb_va_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 363)] Net genblk1.dtlb_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 388)] Net genblk1.load_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 411)] Net genblk1.store_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 434)] Net genblk1.store_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 435)] Net genblk1.load_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 449)] Net genblk1.lsu_out_rd_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 450)] Net genblk1.lsu_out_wr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 451)] Net genblk1.lsu_out_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 452)] Net genblk1.lsu_out_data_wr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 454)] Net genblk1.lsu_out_invalidate_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 455)] Net genblk1.lsu_out_writeback_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 457)] Net genblk1.lsu_out_cacheable_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 470)] Net genblk1.lsu_out_req_tag_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 471)] Net genblk1.lsu_out_flush_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 485)] Net genblk1.mem_req_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 486)] Net genblk1.mmu_accept_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 501)] Net genblk1.read_hold_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 502)] Net genblk1.src_mmu_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 503)] Net genblk1.src_mmu_w in module riscv_mmu does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Elaborating module riscv_lsu
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Elaborating module riscv_lsu_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Elaborating module riscv_csr
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Elaborating module riscv_csr_regfile
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 127)] Net m_enabled_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 128)] Net m_interrupts_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 129)] Net s_enabled_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 130)] Net s_interrupts_r in module riscv_csr_regfile does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Elaborating module riscv_multiplier
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Elaborating module riscv_divider
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Elaborating module riscv_issue
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Elaborating module riscv_pipe_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Elaborating module riscv_regfile
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 427)] Net issue_b_ra_value_w in module riscv_issue does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 428)] Net issue_b_rb_value_w in module riscv_issue does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Elaborating module riscv_fetch
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Elaborating module dport_mux
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Elaborating module tcm_mem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Elaborating module tcm_mem_pmem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_1 in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_2 in module tcm_mem_pmem does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Elaborating module BRAM
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Elaborating module ipml_dpram_v1_5_BRAM
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 421)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 423)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 425)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 427)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 430)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 431)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 451)] Net gen_j_ad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 500)] Net gen_j_bd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_i_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_j_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_i_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_j_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 131)] Net a_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 134)] Net a_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 135)] Net a_addr_strobe in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 142)] Net b_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 145)] Net b_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 146)] Net b_addr_strobe in module BRAM does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Elaborating module dport_axi
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
Executing : rtl-elaborate successfully.
 0.394340s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (99.1%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.121262s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.1%)
Start rtl-infer.
I: Sdm-0001: Found Ram ram_q, depth=8, width=8.
I: Sdm-0001: Found Ram ram_q, depth=4, width=8.
I: Sdm-0001: Found Ram ram, depth=4, width=6.
I: Sdm-0001: Found Ram ram, depth=4, width=32.
Executing : rtl-infer successfully.
 1.988774s wall, 1.421875s user + 0.562500s system = 1.984375s CPU (99.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.094091s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.6%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.497966s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (97.3%)
Start FSM inference.
I: FSM state_q[3:0]_fsm[3:0] inferred.
FSM state_q[3:0]_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N41 N50 N55 N499 N507 N1927 rx_valid_w tx_accept_w 
S0(0000)-->S1(0010): xxxxx11x
S1(0010)-->S2(0011): xxxxxx1x
S2(0011)-->S3(0100): xxxxxx1x
S3(0100)-->S4(0101): xxxxxx1x
S4(0101)-->S5(0110): xxxxxx1x
S5(0110)-->S6(0111): 1xxxxxxx
S5(0110)-->S7(1000): 0xxxxx1x
S6(0111)-->S0(0000): x1xxxxxx
S6(0111)-->S6(0111): x0xxxxxx
S5(0110)-->S6(0111): 10xxxxxx
S6(0111)-->S6(0111): 10xxxxxx
S7(1000)-->S8(1001): xx1xxxxx
S8(1001)-->S9(1010): xxxx0xxx
S8(1001)-->S9(1010): xxx0xxx1
S9(1010)-->S10(1011): xxxx0xxx
S9(1010)-->S10(1011): xxx0xxx1
S10(1011)-->S11(1100): xxxx0xxx
S10(1011)-->S11(1100): xxx0xxx1
S9(1010)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S8(1001)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S11(1100)-->S0(0000): xxx1xxx1
S11(1100)-->S7(1000): xxx0xxx1

Executing : FSM inference successfully.
 0.072822s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.3%)
Start sdm2adm.
I: Constant propagation done on N156 (bmsWIDEMUX).
I: Constant propagation done on N158 (bmsWIDEMUX).
I: Constant propagation done on N157 (bmsWIDEMUX).
I: Constant propagation done on N380_1 (bmsREDAND).
I: Constant propagation done on N380_2 (bmsREDAND).
I: Constant propagation done on N380_3 (bmsREDAND).
I: Constant propagation done on N383_2 (bmsREDAND).
I: Constant propagation done on N383_3 (bmsREDAND).
I: Constant propagation done on N386_3 (bmsREDAND).
I: Constant propagation done on N380_0 (bmsREDAND).
Executing : sdm2adm successfully.
 0.659360s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.5%)
Saving design to DB.
Action compile: Real time elapsed is 6.000 sec
Action compile: CPU time elapsed is 4.500 sec
Current time: Thu Nov 10 12:00:41 2022
Action compile: Peak memory pool usage is 118,173,696 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Nov 10 12:00:41 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add successfully.
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/ubriscvOnPango.fdc(line number: 18)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Constraint check end.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_3/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_3/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_3/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add
Executing : create_generated_clock -name osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_3/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add successfully.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_2/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_2/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_2/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add
Executing : create_generated_clock -name osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_2/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add successfully.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_1/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_1/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_1/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add
Executing : create_generated_clock -name osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_1/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add successfully.
Start pre-mapping.
I: Removed pll_v1 hier-inst u_clk_2 that is redundant to u_clk_1
I: Removed pll_v1 hier-inst u_clk_3 that is redundant to u_clk_1
W: Adm-4019: Unable to further flatten instance 'u_mmu'. The design is empty.
I: Encoding type of FSM 'state_q[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_q[3:0]_fsm[3:0]':
I: from  u_dbg/state_q[3] u_dbg/state_q[2] u_dbg/state_q[1] u_dbg/state_q[0]
I: to  u_dbg/state_q_11 u_dbg/state_q_10 u_dbg/state_q_9 u_dbg/state_q_8 u_dbg/state_q_7 u_dbg/state_q_6 u_dbg/state_q_5 u_dbg/state_q_4 u_dbg/state_q_3 u_dbg/state_q_2 u_dbg/state_q_1 u_dbg/state_q_0
I: 0000 => 000000000001
I: 0010 => 000000000010
I: 0011 => 000000000100
I: 0100 => 000000001000
I: 0101 => 000000010000
I: 0110 => 000000100000
I: 0111 => 000001000000
I: 1000 => 000010000000
I: 1001 => 000100000000
I: 1010 => 001000000000
I: 1011 => 010000000000
I: 1100 => 100000000000
I: Constant propagation done on riscv_tcm_top/u_core/u_fetch/N55 (bmsREDOR).
I: Constant propagation done on u_dbg/u_uart/rx_err_q_d[0] (bmsREDOR).
I: Constant propagation done on u_soc/u_uart/intr_q_e (bmsREDOR).
Executing : pre-mapping successfully.
 1.052862s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (96.5%)
Start mod-gen.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Public-4008: Instance 'u_uart/rx_err_q' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3005 (bmsREDAND).
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3120 (bmsREDAND).
I: Constant propagation done on u_dbg/u_uart/N21 (bmsWIDEMUX).
I: Constant propagation done on u_dbg/u_uart/N205 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N204 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N201 (bmsWIDEINV).
I: Constant propagation done on riscv_tcm_top/u_core/u_csr/N179 (bmsWIDEMUX).
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_wr_en_ff is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_ms_q is reduced to constant 1.
W: Register u_soc/u_spi/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[8] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[9] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[31] is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_q is reduced to constant 1.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_addr_bus_rd_ce_ff[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_busy_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_bits_q[3:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_shift_reg_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_ready_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_data_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_fifo_rx/wr_ptr_q[2:0] that is stuck at constant 0.
W: Public-4008: Instance 'u_dbg/u_uart/rx_count_q[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : mod-gen successfully.
 1.925081s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (98.2%)
Start logic-optimization.
I: Removed bmsREDAND inst riscv_tcm_top/u_core/u_exec/N655_1 that is redundant to riscv_tcm_top/u_core/u_exec/N511_0
Executing : logic-optimization successfully.
 11.656645s wall, 10.921875s user + 0.640625s system = 11.562500s CPU (99.2%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[3] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[2]
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[5] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[8] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[9] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[10] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[11] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[12] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[13] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[14] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[15] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[16] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[17] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[18] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[19] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[20] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[21] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[22] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[23] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[24] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[25] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[26] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[27] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[28] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[29] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[30] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[31] that is redundant to u_soc/u_intc/rd_data_q[7]
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[9] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[32] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[33] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1] that is stuck at constant 0.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 0.859245s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (100.0%)
Start tech-mapping phase 2.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : tech-mapping phase 2 successfully.
 25.034447s wall, 24.031250s user + 0.625000s system = 24.656250s CPU (98.5%)
Start tech-optimization.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : tech-optimization successfully.
 1.465428s wall, 1.375000s user + 0.062500s system = 1.437500s CPU (98.1%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000361s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 1.685310s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (100.1%)

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      38 uses
GTP_DFF_C                   245 uses
GTP_DFF_CE                 1250 uses
GTP_DFF_E                   156 uses
GTP_DFF_P                     2 uses
GTP_DFF_PE                    6 uses
GTP_DFF_R                   420 uses
GTP_DFF_RE                 1642 uses
GTP_DFF_S                     4 uses
GTP_DFF_SE                    2 uses
GTP_DRM18K                   32 uses
GTP_GRS                       1 use
GTP_INV                       5 uses
GTP_LUT1                    431 uses
GTP_LUT2                    401 uses
GTP_LUT3                    773 uses
GTP_LUT4                    788 uses
GTP_LUT5                   1229 uses
GTP_LUT5CARRY               944 uses
GTP_LUT5M                  1598 uses
GTP_MUX2LUT6                604 uses
GTP_MUX2LUT7                230 uses
GTP_MUX2LUT8                 67 uses
GTP_PLL_E1                    1 use
GTP_RAM16X1DP                70 uses

I/O ports: 10
GTP_INBUF                   4 uses
GTP_OUTBUF                  6 uses

Mapping Summary:
Total LUTs: 6234 of 17536 (35.55%)
	LUTs as dram: 70 of 4440 (1.58%)
	LUTs as logic: 6164
Total Registers: 3765 of 26304 (14.31%)
Total Latches: 0

DRM18K:
Total DRM18K = 32.0 of 48 (66.67%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 10 of 240 (4.17%)


Number of unique control sets : 136
  CLK(clk_i_1)                                     : 38
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_resp.N62)       : 11
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_resp.N65)       : 11
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_req.N62)  : 67
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_req.N65)  : 67
  CLK(clk_i_1), CP(rst_i_r)                        : 23
      CLK(clk_i_1), C(rst_i_r)                     : 22
      CLK(clk_i_1), P(rst_i_r)                     : 1
  CLK(clk_i_1), CP(rst_cpu_w)                      : 224
      CLK(clk_i_1), C(rst_cpu_w)                   : 223
      CLK(clk_i_1), P(rst_cpu_w)                   : 1
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.branch_csr_request_w)      : 2
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.squash_decode_w)     : 2
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N186[31])      : 2
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N1)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N58)  : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_resp.N58)       : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N3)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N3)   : 2
  CLK(clk_i_1), CP(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)        : 3
      CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)     : 1
      CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)     : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N56)  : 3
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N56)  : 3
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N10)  : 4
  CLK(clk_i_1), C(rst_i_r), CE(~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff)      : 4
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N746)      : 5
  CLK(clk_i_1), C(rst_i_r), CE(_N15326)            : 5
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_dmux.N72)       : 5
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N771)      : 6
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.N34)  : 11
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.N232)      : 22
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N6)    : 30
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N78)   : 31
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N85)   : 31
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.N331)    : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N517)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N705)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N710)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N728)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N758)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N764)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.div_complete_w)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)   : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66)   : 36
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68)   : 36
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N182)    : 64
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.mul_opcode_valid_w)  : 69
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.N521)    : 78
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N185)    : 95
  CLK(clk_i_1), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)   : 99
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369)  : 310
  CLK(clk_i_1), R(u_soc.u_intc._N26)               : 7
  CLK(clk_i_1), R(u_soc.u_spi._N8)                 : 32
  CLK(clk_i_1), RS(rst_i_r)                        : 385
      CLK(clk_i_1), R(rst_i_r)                     : 381
      CLK(clk_i_1), S(rst_i_r)                     : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N686)         : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N15)  : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N46)  : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N13)      : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N6)       : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N13)      : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N6)       : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_tx.N3)       : 3
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N374)  : 3
  CLK(clk_i_1), R(rst_i_r), CE(~u_soc.u_dist.read_pending_q)   : 3
  CLK(clk_i_1), R(rst_i_r), CE(~u_soc.u_dist.write_pending_q)  : 3
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N69)      : 3
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N69)      : 3
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg._N59)         : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_tx.N57)      : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N137)  : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N199)  : 4
  CLK(clk_i_1), R(u_dbg.N1762), CE(u_dbg.N713)     : 4
  CLK(clk_i_1), R(u_dbg.N709), CE(u_dbg._N51)      : 4
  CLK(clk_i_1), R(u_soc.u_uart.N502), CE(u_soc.u_uart.N493)    : 4
  CLK(clk_i_1), R(_N15329), CE(u_soc.u_spi.N703)   : 6
  CLK(clk_i_1), R(_N15332), CE(u_soc.u_spi.N744)   : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_rx.N57)      : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_intc.N308)  : 7
  CLK(clk_i_1), R(u_dbg.N1567), CE(u_dbg.N1208)    : 7
  CLK(clk_i_1), R(u_dbg.N681), CE(u_dbg._N37)      : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N1100)        : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N657)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N743)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N871)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N997)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N375)  : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_intc.N84)   : 8
  CLK(clk_i_1), RS(rst_i_r), CE(u_soc.u_spi.N123)        : 8
      CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N123)     : 7
      CLK(clk_i_1), S(rst_i_r), CE(u_soc.u_spi.N123)     : 1
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N47)    : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N530)  : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N66)   : 8
  CLK(clk_i_1), R(u_dbg.N1567), CE(u_dbg.N1376)    : 8
  CLK(clk_i_1), R(u_soc.u_uart.N486), CE(u_soc.u_uart.N477)    : 8
  CLK(clk_i_1), R(u_soc.u_uart.N522), CE(u_soc.u_uart.N517)    : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N168)   : 11
  CLK(clk_i_1), RS(rst_i_r), CE(u_dbg.N1951)       : 12
      CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N1951)    : 11
      CLK(clk_i_1), S(rst_i_r), CE(u_dbg.N1951)    : 1
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N292)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N304)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N309)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N312)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N315)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N318)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N321)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N324)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N327)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N330)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N333)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N336)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N339)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N342)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N345)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N348)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N351)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N354)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N357)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N360)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N363)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N366)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N369)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N372)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N375)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N378)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N381)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N384)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N387)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N390)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N393)    : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.gpio_wr_q)    : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_dist.N104)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N117)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N16)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N211)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N47)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N73)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N84)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N259)       : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N264)       : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N31)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N62)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N99)  : 32


Number of DFF:CE Signals : 130
  riscv_tcm_top.u_axi.u_req.N1(from GTP_LUT4:Z)    : 2
  riscv_tcm_top.u_axi.u_req.N58(from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_axi.u_resp.N58(from GTP_LUT5:Z)  : 2
  riscv_tcm_top.u_core.branch_csr_request_w(from GTP_DFF_C:Q)  : 2
  riscv_tcm_top.u_core.squash_decode_w(from GTP_LUT2:Z)  : 2
  riscv_tcm_top.u_core.u_div.N186[31](from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64(from GTP_LUT5:Z)      : 2
  riscv_tcm_top.u_tcm.u_conv.u_requests.N3(from GTP_LUT3:Z)    : 2
  riscv_tcm_top.u_tcm.u_conv.u_response.N3(from GTP_LUT4:Z)    : 2
  u_dbg.N686(from GTP_LUT5:Z)                      : 2
  u_soc.u_spi.u_rx_fifo.N13(from GTP_LUT4:Z)       : 2
  u_soc.u_spi.u_rx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_spi.u_tx_fifo.N13(from GTP_LUT4:Z)       : 2
  u_soc.u_spi.u_tx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_timer.N15(from GTP_LUT3:Z)               : 2
  u_soc.u_timer.N46(from GTP_LUT5:Z)               : 2
  riscv_tcm_top.u_core.u_fetch.N17(from GTP_LUT5:Z)      : 3
  riscv_tcm_top.u_tcm.u_conv.u_requests.N56(from GTP_LUT2:Z)   : 3
  riscv_tcm_top.u_tcm.u_conv.u_response.N56(from GTP_LUT5:Z)   : 3
  u_dbg.u_fifo_tx.N3(from GTP_LUT5:Z)              : 3
  u_dbg.u_uart.N374(from GTP_LUT5:Z)               : 3
  u_soc.u_spi.u_rx_fifo.N69(from GTP_LUT5:Z)       : 3
  u_soc.u_spi.u_tx_fifo.N69(from GTP_LUT5:Z)       : 3
  ~u_soc.u_dist.read_pending_q(from GTP_INV:Z)     : 3
  ~u_soc.u_dist.write_pending_q(from GTP_INV:Z)    : 3
  riscv_tcm_top.u_tcm.u_conv.u_requests.N10(from GTP_LUT5M:Z)  : 4
  u_dbg.N713(from GTP_LUT5:Z)                      : 4
  u_dbg._N51(from GTP_LUT5M:Z)                     : 4
  u_dbg._N59(from GTP_LUT2:Z)                      : 4
  u_dbg.u_fifo_tx.N57(from GTP_LUT5:Z)             : 4
  u_dbg.u_uart.N137(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N199(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N493(from GTP_LUT3:Z)               : 4
  ~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff(from GTP_INV:Z)  : 4
  _N15326(from GTP_LUT2:Z)                         : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N746(from GTP_LUT5:Z)   : 5
  riscv_tcm_top.u_dmux.N72(from GTP_LUT5M:Z)       : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N771(from GTP_LUT5:Z)   : 6
  u_soc.u_spi.N703(from GTP_LUT2:Z)                : 6
  u_dbg.N1208(from GTP_LUT5M:Z)                    : 7
  u_dbg._N37(from GTP_LUT5:Z)                      : 7
  u_dbg.u_fifo_rx.N57(from GTP_LUT5:Z)             : 7
  u_soc.u_intc.N308(from GTP_LUT3:Z)               : 7
  u_soc.u_spi.N744(from GTP_LUT2:Z)                : 7
  u_dbg.N1100(from GTP_LUT5:Z)                     : 8
  u_dbg.N1376(from GTP_LUT5M:Z)                    : 8
  u_dbg.N657(from GTP_LUT5:Z)                      : 8
  u_dbg.N743(from GTP_LUT5:Z)                      : 8
  u_dbg.N871(from GTP_LUT5:Z)                      : 8
  u_dbg.N997(from GTP_LUT5:Z)                      : 8
  u_dbg.u_uart.N375(from GTP_LUT2:Z)               : 8
  u_soc.u_intc.N84(from GTP_LUT2:Z)                : 8
  u_soc.u_spi.N123(from GTP_LUT5:Z)                : 8
  u_soc.u_spi.N47(from GTP_LUT5:Z)                 : 8
  u_soc.u_uart.N477(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N517(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N530(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N66(from GTP_LUT2:Z)                : 8
  riscv_tcm_top.u_axi.u_resp.N62(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_axi.u_resp.N65(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_tcm.N34(from GTP_LUT4:Z)         : 11
  u_soc.u_spi.N168(from GTP_LUT2:Z)                : 11
  u_dbg.N1951(from GTP_LUT5:Z)                     : 12
  riscv_tcm_top.u_tcm.u_conv.N232(from GTP_LUT4:Z)       : 22
  riscv_tcm_top.u_core.u_fetch.N6(from GTP_LUT5:Z)       : 30
  riscv_tcm_top.u_core.u_fetch.N78(from GTP_LUT2:Z)      : 31
  riscv_tcm_top.u_core.u_fetch.N85(from GTP_LUT4:Z)      : 31
  riscv_tcm_top.u_core.u_csr.N331(from GTP_LUT4:Z)       : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N517(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N705(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N710(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N728(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N758(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N764(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_div.div_complete_w(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N292(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N304(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N309(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N312(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N315(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N318(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N321(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N324(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N327(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N330(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N333(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N336(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N339(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N342(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N345(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N348(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N351(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N354(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N357(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N360(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N363(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N366(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N369(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N372(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N375(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N378(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N381(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N384(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N387(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N390(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N393(from GTP_LUT5:Z)       : 32
  u_dbg.gpio_wr_q(from GTP_DFF_R:Q)                : 32
  u_soc.u_dist.N104(from GTP_LUT4:Z)               : 32
  u_soc.u_gpio.N117(from GTP_LUT2:Z)               : 32
  u_soc.u_gpio.N16(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N211(from GTP_LUT3:Z)               : 32
  u_soc.u_gpio.N47(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N73(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N84(from GTP_LUT4:Z)                : 32
  u_soc.u_timer.N259(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N264(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N31(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N62(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N99(from GTP_LUT2:Z)               : 32
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 32
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_div.N182(from GTP_LUT4:Z)       : 64
  riscv_tcm_top.u_axi.u_req.N62(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_axi.u_req.N65(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_core.mul_opcode_valid_w(from GTP_LUT2:Z)     : 69
  riscv_tcm_top.u_core.u_lsu.N521(from GTP_LUT5M:Z)      : 78
  riscv_tcm_top.u_core.u_div.N185(from GTP_LUT3:Z)       : 95
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 99
  riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369(from GTP_LUT5:Z)     : 310

Number of DFF:CLK Signals : 1
  clk_i_1(from GTP_PLL_E1:CLKOUT0)                 : 3765

Number of DFF:CP Signals : 2
  rst_i_r(from GTP_LUT1:Z)                         : 90
  rst_cpu_w(from GTP_LUT1:Z)                       : 1413

Number of DFF:RS Signals : 15
  u_dbg.N1762(from GTP_LUT5:Z)                     : 4
  u_dbg.N709(from GTP_LUT5:Z)                      : 4
  u_soc.u_uart.N502(from GTP_LUT5:Z)               : 4
  _N15329(from GTP_LUT2:Z)                         : 6
  _N15332(from GTP_LUT5:Z)                         : 7
  u_dbg.N681(from GTP_LUT4:Z)                      : 7
  u_soc.u_intc._N26(from GTP_LUT4:Z)               : 7
  u_soc.u_spi.u_rx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_spi.u_tx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_uart.N486(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N522(from GTP_LUT5:Z)               : 8
  u_dbg.N1567(from GTP_LUT2:Z)                     : 15
  u_soc.u_spi._N8(from GTP_LUT5:Z)                 : 32
  rst_i_r(from GTP_LUT1:Z)                         : 960
  rst_cpu_w(from GTP_LUT1:Z)                       : 992

Design 'soc_tcm' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to soc_tcm_syn.vm
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/rd_ptr_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/wr_ptr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/tlb_flush_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared                 0           1  {osc_in}
 osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)   3636           0  {u_clk_1/u_pll_e1/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                             30.000 MHz      55.209 MHz         33.333         18.113         15.220
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    15.220       0.000              0           8072
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     0.285       0.000              0           8072
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          14.766       0.000              0           3636
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[31]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15618
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=13)       0.632      10.833         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15655
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/I4 (GTP_LUT5)
                                   td                    0.174      11.007 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.377         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/I4 (GTP_LUT5)
                                   td                    0.174      11.551 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.921         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18279
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/I4 (GTP_LUT5)
                                   td                    0.174      12.095 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18281
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/I4 (GTP_LUT5)
                                   td                    0.174      12.639 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.080         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15758
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/I0 (GTP_LUT4)
                                   td                    0.239      13.319 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      13.801         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/I4 (GTP_LUT5)
                                   td                    0.174      13.975 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.735         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.909 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      15.391         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.723 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.723         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.725 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.725         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.876 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.876         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.954 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      16.324         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.555 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      17.123         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      17.297 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      18.177         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.351 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.099         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.327 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.327         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.543 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.323         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.497 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.979         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.153 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.913         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[31]/I1 (GTP_LUT5M)
                                   td                    0.282      22.195 r       riscv_tcm_top/u_core/u_lsu/N235[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.565         riscv_tcm_top/u_core/u_lsu/N235 [31]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[31]/ID (GTP_LUT5M)
                                   td                    0.235      22.800 f       riscv_tcm_top/u_core/u_lsu/N527[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.800         riscv_tcm_top/u_core/u_lsu/N527 [31]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[31]/D (GTP_DFF_CE)

 Data arrival time                                                  22.800         Logic Levels: 26 
                                                                                   Logic: 6.852ns(38.181%), Route: 11.094ns(61.819%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 osc_in                                                  0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.000      33.333         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      34.544 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      35.414         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.935 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      38.187         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[31]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      38.187                          
 clock uncertainty                                      -0.150      38.037                          

 Setup time                                             -0.017      38.020                          

 Data required time                                                 38.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.020                          
 Data arrival time                                                 -22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.220                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[29]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15618
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=13)       0.632      10.833         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15655
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/I4 (GTP_LUT5)
                                   td                    0.174      11.007 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.377         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/I4 (GTP_LUT5)
                                   td                    0.174      11.551 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.921         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18279
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/I4 (GTP_LUT5)
                                   td                    0.174      12.095 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18281
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/I4 (GTP_LUT5)
                                   td                    0.174      12.639 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.080         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15758
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/I0 (GTP_LUT4)
                                   td                    0.239      13.319 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      13.801         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/I4 (GTP_LUT5)
                                   td                    0.174      13.975 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.735         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.909 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      15.391         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.723 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.723         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.725 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.725         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.876 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.876         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.954 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      16.324         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.555 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      17.123         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      17.297 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      18.177         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.351 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.099         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.327 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.327         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.543 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.323         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.497 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.979         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.153 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.913         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[29]/I1 (GTP_LUT5M)
                                   td                    0.282      22.195 r       riscv_tcm_top/u_core/u_lsu/N235[29]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.565         riscv_tcm_top/u_core/u_lsu/N235 [29]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[29]/ID (GTP_LUT5M)
                                   td                    0.235      22.800 f       riscv_tcm_top/u_core/u_lsu/N527[29]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.800         riscv_tcm_top/u_core/u_lsu/N527 [29]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[29]/D (GTP_DFF_CE)

 Data arrival time                                                  22.800         Logic Levels: 26 
                                                                                   Logic: 6.852ns(38.181%), Route: 11.094ns(61.819%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 osc_in                                                  0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.000      33.333         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      34.544 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      35.414         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.935 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      38.187         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[29]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      38.187                          
 clock uncertainty                                      -0.150      38.037                          

 Setup time                                             -0.017      38.020                          

 Data required time                                                 38.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.020                          
 Data arrival time                                                 -22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.220                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15618
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=13)       0.632      10.833         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15655
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/I4 (GTP_LUT5)
                                   td                    0.174      11.007 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.377         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/I4 (GTP_LUT5)
                                   td                    0.174      11.551 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.921         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18279
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/I4 (GTP_LUT5)
                                   td                    0.174      12.095 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18281
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/I4 (GTP_LUT5)
                                   td                    0.174      12.639 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.080         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15758
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/I0 (GTP_LUT4)
                                   td                    0.239      13.319 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      13.801         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/I4 (GTP_LUT5)
                                   td                    0.174      13.975 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.735         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.909 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      15.391         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.723 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.723         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.725 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.725         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.876 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.876         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.954 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      16.324         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.555 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      17.123         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      17.297 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      18.177         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.351 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.099         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.327 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.327         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.543 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.323         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.497 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.979         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.153 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.913         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[28]/I1 (GTP_LUT5M)
                                   td                    0.282      22.195 r       riscv_tcm_top/u_core/u_lsu/N235[28]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.565         riscv_tcm_top/u_core/u_lsu/N235 [28]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[28]/ID (GTP_LUT5M)
                                   td                    0.235      22.800 f       riscv_tcm_top/u_core/u_lsu/N527[28]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.800         riscv_tcm_top/u_core/u_lsu/N527 [28]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/D (GTP_DFF_CE)

 Data arrival time                                                  22.800         Logic Levels: 26 
                                                                                   Logic: 6.852ns(38.181%), Route: 11.094ns(61.819%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 osc_in                                                  0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.000      33.333         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      34.544 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      35.414         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.935 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      38.187         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      38.187                          
 clock uncertainty                                      -0.150      38.037                          

 Setup time                                             -0.017      38.020                          

 Data required time                                                 38.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.020                          
 Data arrival time                                                 -22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[6]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_6/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[6]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[6]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [6]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_6/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_6/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[4]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_4/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[4]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[4]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [4]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_4/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_4/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[7]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_7/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[7]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[7]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [7]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_7/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_7/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_soc/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=2)        0.941       6.112         nt_led_3_o       
                                                                                   led_3_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.521 f       led_3_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.521         led_3_o          
 led_3_o                                                                   f       led_3_o (port)   

 Data arrival time                                                   8.521         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_soc/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=2)        0.941       6.112         nt_led_3_o       
                                                                                   uart_tx_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.521 f       uart_tx_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.521         uart_tx_o        
 uart_tx_o                                                                 f       uart_tx_o (port) 

 Data arrival time                                                   8.521         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_dbg/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_dbg/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=1)        0.870       6.041         nt_dbg_rxd_o     
                                                                                   dbg_rxd_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.450 f       dbg_rxd_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.450         dbg_rxd_o        
 dbg_rxd_o                                                                 f       dbg_rxd_o (port) 

 Data arrival time                                                   8.450         Logic Levels: 1  
                                                                                   Logic: 2.726ns(75.806%), Route: 0.870ns(24.194%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_i                                               0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.000       0.000         uart_rx_i        
                                                                                   uart_rx_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_i     
                                                                           r       u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : led_0_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_i                                                   0.000       0.000 r       rst_i (port)     
                                   net (fanout=1)        0.000       0.000         rst_i            
                                                                                   rst_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_i         
                                                                                   led_0_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_0_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_0_o          
 led_0_o                                                                   r       led_0_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : led_1_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_cpu_i                                               0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_cpu_i        
                                                                                   rst_cpu_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_cpu_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_cpu_i     
                                                                                   led_1_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_1_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_1_o          
 led_1_o                                                                   r       led_1_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 53.000 sec
Action synthesize: CPU time elapsed is 47.094 sec
Current time: Thu Nov 10 12:01:33 2022
Action synthesize: Peak memory pool usage is 386,777,088 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Nov 10 12:01:34 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'soc_tcm'
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/rd_ptr_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/wr_ptr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/tlb_flush_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Timing-4003: Pin 'u_clk_3/u_pll_e1:CLKOUT0' is not found.
W: Timing-4003: Pin 'u_clk_2/u_pll_e1:CLKOUT0' is not found.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_i_1 in design, driver pin CLKOUT0(instance u_clk_1/u_pll_e1) -> load pin CLK(instance riscv_tcm_top/u_axi/awvalid_inhibit_q).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.234375 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 3506     | 26304         | 14                  
| LUT                   | 5937     | 17536         | 34                  
| Distributed RAM       | 66       | 4440          | 2                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 32       | 48            | 67                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 10       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'soc_tcm' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf has been covered.
Action dev_map: Real time elapsed is 8.000 sec
Action dev_map: CPU time elapsed is 6.375 sec
Current time: Thu Nov 10 12:01:41 2022
Action dev_map: Peak memory pool usage is 238,723,072 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Nov 10 12:01:42 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 9)] Object 'dbg_txd_i' is dangling, which has no connection. it will be ignored.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 13)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance u_clk_1/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 16.47 sec.
Run super clustering :
	Initial slack -651.
	9 iterations finished.
	Final slack 9898.
Super clustering done.
Design Utilization : 34%.
Global placement takes 14.72 sec.
Wirelength after global placement is 86599.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dbg_rxd_o_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst led_0_o_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst led_1_o_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst led_2_o_obuf/opit_1 on IOL_151_102.
Placed fixed group with base inst led_3_o_obuf/opit_1 on IOL_151_101.
Placed fixed group with base inst osc_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst rst_cpu_i_ibuf/opit_1 on IOL_151_161.
Placed fixed group with base inst rst_i_ibuf/opit_1 on IOL_151_46.
Placed fixed instance u_clk_1/u_pll_e1/goppll on PLL_82_319.
Placed fixed group with base inst uart_rx_i_ibuf/opit_1 on IOL_151_333.
Placed fixed group with base inst uart_tx_o_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 99074.
Macro cell placement takes 0.16 sec.
Run super clustering :
	Initial slack -651.
	9 iterations finished.
	Final slack 9898.
Super clustering done.
Design Utilization : 34%.
Wirelength after post global placement is 88275.
Post global placement takes 13.77 sec.
Wirelength after legalization is 93902.
Legalization takes 1.89 sec.
Worst slack before Replication Place is 13239.
Wirelength after replication placement is 93902.
Legalized cost 13239.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 93920.
Timing-driven detailed placement takes 10.70 sec.
Placement done.
Total placement takes 59.08 sec.
Finished placement. (CPU time elapsed 0h:01m:00s)

Routing started.
Building routing graph takes 1.59 sec.
Worst slack is 14389.
Processing design graph takes 0.86 sec.
Total memory for routing:
	51.925335 M.
Total nets for routing : 9700.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 107 nets, it takes 0.02 sec.
Unrouted nets 109 at the end of iteration 0.
Unrouted nets 40 at the end of iteration 1.
Unrouted nets 17 at the end of iteration 2.
Unrouted nets 8 at the end of iteration 3.
Unrouted nets 6 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 4 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 0 at the end of iteration 8.
Global Routing step 2 processed 275 nets, it takes 0.58 sec.
Unrouted nets 219 at the end of iteration 0.
Unrouted nets 148 at the end of iteration 1.
Unrouted nets 116 at the end of iteration 2.
Unrouted nets 81 at the end of iteration 3.
Unrouted nets 50 at the end of iteration 4.
Unrouted nets 36 at the end of iteration 5.
Unrouted nets 25 at the end of iteration 6.
Unrouted nets 33 at the end of iteration 7.
Unrouted nets 37 at the end of iteration 8.
Unrouted nets 24 at the end of iteration 9.
Unrouted nets 23 at the end of iteration 10.
Unrouted nets 22 at the end of iteration 11.
Unrouted nets 9 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 0 at the end of iteration 14.
Global Routing step 3 processed 332 nets, it takes 8.09 sec.
Global routing takes 8.70 sec.
Total 12177 subnets.
    forward max bucket size 274 , backward 302.
        Unrouted nets 8812 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.843750 sec.
    forward max bucket size 643 , backward 555.
        Unrouted nets 7062 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.640625 sec.
    forward max bucket size 825 , backward 619.
        Unrouted nets 5785 at the end of iteration 2.
    route iteration 2, CPU time elapsed 2.890625 sec.
    forward max bucket size 668 , backward 677.
        Unrouted nets 4832 at the end of iteration 3.
    route iteration 3, CPU time elapsed 3.093750 sec.
    forward max bucket size 946 , backward 747.
        Unrouted nets 4145 at the end of iteration 4.
    route iteration 4, CPU time elapsed 3.671875 sec.
    forward max bucket size 1695 , backward 946.
        Unrouted nets 3471 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.828125 sec.
    forward max bucket size 838 , backward 1019.
        Unrouted nets 3853 at the end of iteration 6.
    route iteration 6, CPU time elapsed 3.203125 sec.
    forward max bucket size 898 , backward 661.
        Unrouted nets 3701 at the end of iteration 7.
    route iteration 7, CPU time elapsed 3.046875 sec.
    forward max bucket size 1279 , backward 964.
        Unrouted nets 3338 at the end of iteration 8.
    route iteration 8, CPU time elapsed 2.812500 sec.
    forward max bucket size 843 , backward 906.
        Unrouted nets 2910 at the end of iteration 9.
    route iteration 9, CPU time elapsed 2.250000 sec.
    forward max bucket size 1032 , backward 551.
        Unrouted nets 2445 at the end of iteration 10.
    route iteration 10, CPU time elapsed 1.906250 sec.
    forward max bucket size 942 , backward 601.
        Unrouted nets 2118 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.562500 sec.
    forward max bucket size 827 , backward 739.
        Unrouted nets 1800 at the end of iteration 12.
    route iteration 12, CPU time elapsed 1.375000 sec.
    forward max bucket size 560 , backward 539.
        Unrouted nets 1598 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.187500 sec.
    forward max bucket size 1266 , backward 878.
        Unrouted nets 1411 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.078125 sec.
    forward max bucket size 754 , backward 471.
        Unrouted nets 1203 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.937500 sec.
    forward max bucket size 1490 , backward 1196.
        Unrouted nets 1030 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.750000 sec.
    forward max bucket size 761 , backward 623.
        Unrouted nets 821 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.671875 sec.
    forward max bucket size 727 , backward 446.
        Unrouted nets 700 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.531250 sec.
    forward max bucket size 788 , backward 489.
        Unrouted nets 633 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.453125 sec.
    forward max bucket size 705 , backward 489.
        Unrouted nets 542 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.375000 sec.
    forward max bucket size 406 , backward 435.
        Unrouted nets 413 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.359375 sec.
    forward max bucket size 678 , backward 312.
        Unrouted nets 400 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.312500 sec.
    forward max bucket size 786 , backward 801.
        Unrouted nets 367 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.312500 sec.
    forward max bucket size 978 , backward 364.
        Unrouted nets 339 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.265625 sec.
    forward max bucket size 861 , backward 332.
        Unrouted nets 297 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.265625 sec.
    forward max bucket size 815 , backward 507.
        Unrouted nets 260 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.250000 sec.
    forward max bucket size 662 , backward 282.
        Unrouted nets 184 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.203125 sec.
    forward max bucket size 570 , backward 253.
        Unrouted nets 167 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.171875 sec.
    forward max bucket size 409 , backward 615.
        Unrouted nets 122 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.171875 sec.
    forward max bucket size 801 , backward 417.
        Unrouted nets 91 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.140625 sec.
    forward max bucket size 314 , backward 219.
        Unrouted nets 58 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.093750 sec.
    forward max bucket size 57 , backward 87.
        Unrouted nets 66 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.078125 sec.
    forward max bucket size 245 , backward 161.
        Unrouted nets 63 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.125000 sec.
    forward max bucket size 552 , backward 158.
        Unrouted nets 65 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.109375 sec.
    forward max bucket size 452 , backward 255.
        Unrouted nets 68 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.109375 sec.
    forward max bucket size 575 , backward 85.
        Unrouted nets 57 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.093750 sec.
    forward max bucket size 819 , backward 248.
        Unrouted nets 47 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.093750 sec.
    forward max bucket size 576 , backward 407.
        Unrouted nets 43 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.093750 sec.
    forward max bucket size 439 , backward 522.
        Unrouted nets 54 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.093750 sec.
    forward max bucket size 526 , backward 622.
        Unrouted nets 60 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.078125 sec.
    forward max bucket size 529 , backward 622.
        Unrouted nets 57 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.093750 sec.
    forward max bucket size 524 , backward 498.
        Unrouted nets 47 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.093750 sec.
    forward max bucket size 686 , backward 458.
        Unrouted nets 49 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.078125 sec.
    forward max bucket size 442 , backward 489.
        Unrouted nets 34 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.062500 sec.
    forward max bucket size 800 , backward 763.
        Unrouted nets 24 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.062500 sec.
    forward max bucket size 564 , backward 826.
        Unrouted nets 22 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.062500 sec.
    forward max bucket size 137 , backward 90.
        Unrouted nets 19 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.046875 sec.
    forward max bucket size 159 , backward 304.
        Unrouted nets 17 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.062500 sec.
    forward max bucket size 79 , backward 71.
        Unrouted nets 17 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.062500 sec.
    forward max bucket size 123 , backward 551.
        Unrouted nets 8 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.062500 sec.
    forward max bucket size 148 , backward 474.
        Unrouted nets 4 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.046875 sec.
    forward max bucket size 112 , backward 534.
        Unrouted nets 0 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.062500 sec.
Detailed routing takes 47.47 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_90_145.
I: Route-6001: Insert route through in CLMA_98_157.
I: Route-6001: Insert route through in CLMA_78_124.
I: Route-6001: Insert route through in CLMA_90_156.
I: Route-6001: Insert route through in CLMA_90_197.
I: Route-6001: Insert route through in CLMA_102_144.
I: Route-6001: Insert route through in CLMA_98_144.
I: Route-6001: Insert route through in CLMA_70_168.
I: Route-6001: Insert route through in CLMA_70_164.
I: Route-6001: Insert route through in CLMA_70_268.
I: Route-6001: Insert route through in CLMA_78_204.
I: Route-6001: Insert route through in CLMA_78_272.
I: Route-6001: Insert route through in CLMA_106_176.
I: Route-6001: Insert route through in CLMA_86_120.
I: Route-6001: Insert route through in CLMS_78_157.
I: Route-6001: Insert route through in CLMA_98_165.
I: Route-6001: Insert route through in CLMA_90_161.
I: Route-6001: Insert route through in CLMA_98_141.
I: Route-6001: Insert route through in CLMA_90_188.
I: Route-6001: Insert route through in CLMA_90_237.
I: Route-6001: Insert route through in CLMS_66_225.
I: Route-6001: Insert route through in CLMA_90_149.
I: Route-6001: Insert route through in CLMS_86_209.
I: Route-6001: Insert route through in CLMA_98_124.
I: Route-6001: Insert route through in CLMA_130_192.
I: Route-6001: Insert route through in CLMS_94_289.
I: Route-6001: Insert route through in CLMA_106_257.
I: Route-6001: Insert route through in CLMA_82_228.
I: Route-6001: Insert route through in CLMA_90_149.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_7_187.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_61.
    Annotate routing result again.
Finish routing takes 2.38 sec.
Used srb routing arc is 120035.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 62.64 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 1906     | 3274          | 58                  
|   FF                     | 2571     | 19644         | 13                  
|   LUT                    | 4481     | 13096         | 34                  
|   LUT-FF pairs           | 1259     | 13096         | 10                  
| Use of CLMS              | 661      | 1110          | 60                  
|   FF                     | 935      | 6660          | 14                  
|   LUT                    | 1585     | 4440          | 36                  
|   LUT-FF pairs           | 411      | 4440          | 9                   
|   Distributed RAM        | 66       | 4440          | 1                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 32       | 48            | 67                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 10       | 240           | 4                   
|   IOBD                   | 5        | 120           | 4                   
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 4        | 114           | 4                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 10       | 240           | 4                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 4        | 24            | 17                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:02m:03s)
Design 'soc_tcm' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 132.000 sec
Action pnr: CPU time elapsed is 128.063 sec
Current time: Thu Nov 10 12:03:53 2022
Action pnr: Peak memory pool usage is 692,293,632 bytes
Finished placement and routing. (CPU time elapsed 0h:02m:04s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Nov 10 12:03:54 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Nov 10 12:04:12 2022
| Design       : soc_tcm
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared                 0           1  {osc_in}
 osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)   3551           0  {u_clk_1/u_pll_e1/goppll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                             30.000 MHz      44.193 MHz         33.333         22.628         10.705
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    10.705       0.000              0          13299
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    -0.132      -0.524             13          13299
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          14.738       0.000              0           3551
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    14.629       0.000              0          13299
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    -0.007      -0.007              1          13299
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          15.720       0.000              0           3551
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[17]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.855       4.877         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_0/QB0[14]                  tco                   2.006       6.883 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[14]
                                   net (fanout=1)        2.315       9.198         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [428]
 CLMA_106_124/Y1                   td                    0.358       9.556 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[29]_muxf7/F
                                   net (fanout=2)        0.264       9.820         riscv_tcm_top/ifetch_inst_w [29]
 CLMA_106_125/Y0                   td                    0.164       9.984 r       riscv_tcm_top/u_core/u_fetch/N72[29]/gateop_perm/Z
                                   net (fanout=2)        2.470      12.454         riscv_tcm_top/u_core/fetch_dec_instr_w [29]
 CLMA_66_180/Y0                    td                    0.387      12.841 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N845_1/gateop_perm/Z
                                   net (fanout=3)        0.264      13.105         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15694
 CLMA_66_180/Y1                    td                    0.169      13.274 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N904_1/gateop_perm/Z
                                   net (fanout=5)        1.500      14.774         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15716
 CLMS_66_229/Y0                    td                    0.383      15.157 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N875_0/gateop_perm/Z
                                   net (fanout=1)        1.083      16.240         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N875
 CLMA_70_200/Y2                    td                    0.216      16.456 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_35/gateop_perm/Z
                                   net (fanout=1)        0.262      16.718         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18176
 CLMA_70_200/Y0                    td                    0.383      17.101 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/gateop_perm/Z
                                   net (fanout=3)        0.298      17.399         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
 CLMA_70_204/Y0                    td                    0.164      17.563 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.738      18.301         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_86_204/Y2                    td                    0.165      18.466 r       riscv_tcm_top/u_core/u_issue/N437_1/gateop_perm/Z
                                   net (fanout=3)        1.311      19.777         riscv_tcm_top/u_core/u_issue/N437
 CLMS_86_201/L7OUT                 td                    0.336      20.113 r       riscv_tcm_top/u_core/u_issue/N66_15_muxf7/Fother
                                   net (fanout=1)        0.000      20.113         L7OUT1           
 CLMA_86_200/Y3                    td                    0.160      20.273 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.658      20.931         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.164      21.095 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.262      21.357         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.214      21.571 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.270      21.841         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.165      22.006 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.944      22.950         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.382      23.332 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      23.332         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.198      23.530 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.429      23.959         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.164      24.123 r       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.447      24.570         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.164      24.734 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.243      25.977         riscv_tcm_top/u_core/u_lsu/N185
 CLMA_90_212/Y0                    td                    0.164      26.141 r       riscv_tcm_top/u_core/u_lsu/N235[17]/gateop_perm/Z
                                   net (fanout=1)        0.732      26.873         riscv_tcm_top/u_core/u_lsu/N235 [17]
 CLMA_90_213/CD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[17]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  26.873         Logic Levels: 18 
                                                                                   Logic: 6.506ns(29.578%), Route: 15.490ns(70.422%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.935      34.361 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.361         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      34.417 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      34.719         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442      35.161 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      35.904         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.904 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.553      37.457         ntclkbufg_0      
 CLMA_90_213/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[17]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451      37.908                          
 clock uncertainty                                      -0.150      37.758                          

 Setup time                                             -0.180      37.578                          

 Data required time                                                 37.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.578                          
 Data arrival time                                                 -26.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.705                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.119
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.855       4.877         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_0/QB0[14]                  tco                   2.006       6.883 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[14]
                                   net (fanout=1)        2.315       9.198         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [428]
 CLMA_106_124/Y1                   td                    0.358       9.556 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[29]_muxf7/F
                                   net (fanout=2)        0.264       9.820         riscv_tcm_top/ifetch_inst_w [29]
 CLMA_106_125/Y0                   td                    0.164       9.984 r       riscv_tcm_top/u_core/u_fetch/N72[29]/gateop_perm/Z
                                   net (fanout=2)        2.470      12.454         riscv_tcm_top/u_core/fetch_dec_instr_w [29]
 CLMA_66_180/Y0                    td                    0.387      12.841 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N845_1/gateop_perm/Z
                                   net (fanout=3)        0.264      13.105         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15694
 CLMA_66_180/Y1                    td                    0.169      13.274 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N904_1/gateop_perm/Z
                                   net (fanout=5)        1.500      14.774         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15716
 CLMS_66_229/Y0                    td                    0.383      15.157 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N875_0/gateop_perm/Z
                                   net (fanout=1)        1.083      16.240         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N875
 CLMA_70_200/Y2                    td                    0.216      16.456 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_35/gateop_perm/Z
                                   net (fanout=1)        0.262      16.718         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18176
 CLMA_70_200/Y0                    td                    0.383      17.101 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/gateop_perm/Z
                                   net (fanout=3)        0.298      17.399         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
 CLMA_70_204/Y0                    td                    0.164      17.563 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.738      18.301         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_86_204/Y2                    td                    0.165      18.466 r       riscv_tcm_top/u_core/u_issue/N437_1/gateop_perm/Z
                                   net (fanout=3)        1.311      19.777         riscv_tcm_top/u_core/u_issue/N437
 CLMS_86_201/L7OUT                 td                    0.336      20.113 r       riscv_tcm_top/u_core/u_issue/N66_15_muxf7/Fother
                                   net (fanout=1)        0.000      20.113         L7OUT1           
 CLMA_86_200/Y3                    td                    0.160      20.273 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.658      20.931         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.164      21.095 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.262      21.357         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.214      21.571 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.270      21.841         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.165      22.006 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.944      22.950         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.382      23.332 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      23.332         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.198      23.530 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.429      23.959         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.164      24.123 r       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.447      24.570         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.164      24.734 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.246      25.980         riscv_tcm_top/u_core/u_lsu/N185
 CLMS_86_213/Y0                    td                    0.282      26.262 r       riscv_tcm_top/u_core/u_lsu/N235[27]/gateop/F
                                   net (fanout=1)        0.447      26.709         riscv_tcm_top/u_core/u_lsu/N235 [27]
 CLMA_90_208/AD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  26.709         Logic Levels: 18 
                                                                                   Logic: 6.624ns(30.341%), Route: 15.208ns(69.659%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.935      34.361 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.361         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      34.417 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      34.719         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442      35.161 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      35.904         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.904 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.548      37.452         ntclkbufg_0      
 CLMA_90_208/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451      37.903                          
 clock uncertainty                                      -0.150      37.753                          

 Setup time                                             -0.177      37.576                          

 Data required time                                                 37.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.576                          
 Data arrival time                                                 -26.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.867                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.134
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.855       4.877         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_0/QB0[14]                  tco                   2.006       6.883 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[14]
                                   net (fanout=1)        2.315       9.198         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [428]
 CLMA_106_124/Y1                   td                    0.358       9.556 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[29]_muxf7/F
                                   net (fanout=2)        0.264       9.820         riscv_tcm_top/ifetch_inst_w [29]
 CLMA_106_125/Y0                   td                    0.164       9.984 r       riscv_tcm_top/u_core/u_fetch/N72[29]/gateop_perm/Z
                                   net (fanout=2)        2.470      12.454         riscv_tcm_top/u_core/fetch_dec_instr_w [29]
 CLMA_66_180/Y0                    td                    0.387      12.841 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N845_1/gateop_perm/Z
                                   net (fanout=3)        0.264      13.105         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15694
 CLMA_66_180/Y1                    td                    0.169      13.274 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N904_1/gateop_perm/Z
                                   net (fanout=5)        1.500      14.774         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15716
 CLMS_66_229/Y0                    td                    0.383      15.157 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N875_0/gateop_perm/Z
                                   net (fanout=1)        1.083      16.240         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N875
 CLMA_70_200/Y2                    td                    0.216      16.456 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_35/gateop_perm/Z
                                   net (fanout=1)        0.262      16.718         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18176
 CLMA_70_200/Y0                    td                    0.383      17.101 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/gateop_perm/Z
                                   net (fanout=3)        0.298      17.399         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
 CLMA_70_204/Y0                    td                    0.164      17.563 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.738      18.301         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_86_204/Y2                    td                    0.165      18.466 r       riscv_tcm_top/u_core/u_issue/N437_1/gateop_perm/Z
                                   net (fanout=3)        1.311      19.777         riscv_tcm_top/u_core/u_issue/N437
 CLMS_86_201/L7OUT                 td                    0.336      20.113 r       riscv_tcm_top/u_core/u_issue/N66_15_muxf7/Fother
                                   net (fanout=1)        0.000      20.113         L7OUT1           
 CLMA_86_200/Y3                    td                    0.160      20.273 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.658      20.931         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.164      21.095 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.262      21.357         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.214      21.571 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.270      21.841         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.165      22.006 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.944      22.950         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.382      23.332 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      23.332         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.198      23.530 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.429      23.959         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.164      24.123 r       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.447      24.570         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.164      24.734 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.258      25.992         riscv_tcm_top/u_core/u_lsu/N185
 CLMA_90_217/Y0                    td                    0.164      26.156 r       riscv_tcm_top/u_core/u_lsu/N235[21]/gateop_perm/Z
                                   net (fanout=1)        0.447      26.603         riscv_tcm_top/u_core/u_lsu/N235 [21]
 CLMA_90_221/AD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  26.603         Logic Levels: 18 
                                                                                   Logic: 6.506ns(29.946%), Route: 15.220ns(70.054%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.935      34.361 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.361         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      34.417 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      34.719         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442      35.161 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      35.904         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.904 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.563      37.467         ntclkbufg_0      
 CLMA_90_221/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451      37.918                          
 clock uncertainty                                      -0.150      37.768                          

 Setup time                                             -0.177      37.591                          

 Data required time                                                 37.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.591                          
 Data arrival time                                                 -26.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/data_q[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_dbg/u_fifo_tx/ram_q_0/gateop/WD
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.874
  Launch Clock Delay      :  4.143
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.572       4.143         ntclkbufg_0      
 CLMA_42_244/CLK                                                           r       u_dbg/data_q[0]/opit_0_MUX4TO1Q/CLK

 CLMA_42_244/Q0                    tco                   0.223       4.366 f       u_dbg/data_q[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.327       4.693         axi_t_wdata_w[0] 
 CLMS_46_265/AD                                                            f       u_dbg/u_fifo_tx/ram_q_0/gateop/WD

 Data arrival time                                                   4.693         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.545%), Route: 0.327ns(59.455%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.852       4.874         ntclkbufg_0      
 CLMS_46_265/CLK                                                           r       u_dbg/u_fifo_tx/ram_q_0/gateop/WCLK
 clock pessimism                                        -0.451       4.423                          
 clock uncertainty                                       0.000       4.423                          

 Hold time                                               0.402       4.825                          

 Data required time                                                  4.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.825                          
 Data arrival time                                                  -4.693                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  4.104
  Clock Pessimism Removal :  -0.680

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.533       4.104         ntclkbufg_0      
 CLMA_98_305/CLK                                                           r       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK

 CLMA_98_305/Q0                    tco                   0.223       4.327 f       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.160       4.487         u_soc/u_spi/u_rx_fifo/wr_ptr_q [0]
 CLMS_102_305/M0                                                           f       u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WADM0

 Data arrival time                                                   4.487         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.811       4.833         ntclkbufg_0      
 CLMS_102_305/CLK                                                          r       u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WCLK
 clock pessimism                                        -0.680       4.153                          
 clock uncertainty                                       0.000       4.153                          

 Hold time                                               0.402       4.555                          

 Data required time                                                  4.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.555                          
 Data arrival time                                                  -4.487                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  4.104
  Clock Pessimism Removal :  -0.680

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.533       4.104         ntclkbufg_0      
 CLMA_98_305/CLK                                                           r       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK

 CLMA_98_305/Q0                    tco                   0.223       4.327 f       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.160       4.487         u_soc/u_spi/u_rx_fifo/wr_ptr_q [0]
 CLMS_102_305/M0                                                           f       u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WADM0

 Data arrival time                                                   4.487         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.811       4.833         ntclkbufg_0      
 CLMS_102_305/CLK                                                          r       u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WCLK
 clock pessimism                                        -0.680       4.153                          
 clock uncertainty                                       0.000       4.153                          

 Hold time                                               0.402       4.555                          

 Data required time                                                  4.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.555                          
 Data arrival time                                                  -4.487                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.822       4.844         ntclkbufg_0      
 CLMA_142_300/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.258       5.102 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        2.384       7.486         nt_led_3_o       
 IOL_151_101/DO                    td                    0.122       7.608 f       led_3_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.608         led_3_o_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.788      10.396 f       led_3_o_obuf/opit_0/O
                                   net (fanout=1)        0.164      10.560         led_3_o          
 V11                                                                       f       led_3_o (port)   

 Data arrival time                                                  10.560         Logic Levels: 2  
                                                                                   Logic: 3.168ns(55.423%), Route: 2.548ns(44.577%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.861       4.883         ntclkbufg_0      
 CLMA_134_264/CLK                                                          r       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_134_264/Q0                   tco                   0.258       5.141 f       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.259       7.400         nt_dbg_rxd_o     
 IOL_151_86/DO                     td                    0.122       7.522 f       dbg_rxd_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.522         dbg_rxd_o_obuf/ntO
 IOBD_152_86/PAD                   td                    2.788      10.310 f       dbg_rxd_o_obuf/opit_0/O
                                   net (fanout=1)        0.085      10.395         dbg_rxd_o        
 P11                                                                       f       dbg_rxd_o (port) 

 Data arrival time                                                  10.395         Logic Levels: 2  
                                                                                   Logic: 3.168ns(57.475%), Route: 2.344ns(42.525%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.822       4.844         ntclkbufg_0      
 CLMA_142_300/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.258       5.102 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.947       6.049         nt_led_3_o       
 IOL_151_361/DO                    td                    0.122       6.171 f       uart_tx_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.171         uart_tx_o_obuf/ntO
 IOBS_152_361/PAD                  td                    2.788       8.959 f       uart_tx_o_obuf/opit_0/O
                                   net (fanout=1)        0.084       9.043         uart_tx_o        
 C10                                                                       f       uart_tx_o (port) 

 Data arrival time                                                   9.043         Logic Levels: 2  
                                                                                   Logic: 3.168ns(75.447%), Route: 1.031ns(24.553%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A12                                                     0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.087       0.087         uart_rx_i        
 IOBR_152_333/DIN                  td                    0.935       1.022 r       uart_rx_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.022         uart_rx_i_ibuf/ntD
 IOL_151_333/RX_DATA_DD            td                    0.094       1.116 r       uart_rx_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.689       1.805         nt_uart_rx_i     
 CLMA_138_293/M0                                                           r       u_soc/u_uart/rxd_ms_q/opit_0/D

 Data arrival time                                                   1.805         Logic Levels: 2  
                                                                                   Logic: 1.029ns(57.008%), Route: 0.776ns(42.992%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[7]/opit_0/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.689       1.773         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.137       1.910 r       N1/gateop_perm/Z 
                                   net (fanout=523)      0.163       2.073         rst_cpu_w        
 CLMA_130_136/RS                                                           r       riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[7]/opit_0/RS

 Data arrival time                                                   2.073         Logic Levels: 3  
                                                                                   Logic: 1.166ns(56.247%), Route: 0.907ns(43.753%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[6]/opit_0/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.689       1.773         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.137       1.910 r       N1/gateop_perm/Z 
                                   net (fanout=523)      0.163       2.073         rst_cpu_w        
 CLMA_130_136/RS                                                           r       riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[6]/opit_0/RS

 Data arrival time                                                   2.073         Logic Levels: 3  
                                                                                   Logic: 1.166ns(56.247%), Route: 0.907ns(43.753%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[17]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.398
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.509       3.923         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_0/QB0[14]                  tco                   1.861       5.784 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[14]
                                   net (fanout=1)        2.121       7.905         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [428]
 CLMA_106_124/Y1                   td                    0.287       8.192 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[29]_muxf7/F
                                   net (fanout=2)        0.245       8.437         riscv_tcm_top/ifetch_inst_w [29]
 CLMA_106_125/Y0                   td                    0.139       8.576 f       riscv_tcm_top/u_core/u_fetch/N72[29]/gateop_perm/Z
                                   net (fanout=2)        2.014      10.590         riscv_tcm_top/u_core/fetch_dec_instr_w [29]
 CLMA_66_180/Y0                    td                    0.310      10.900 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N845_1/gateop_perm/Z
                                   net (fanout=3)        0.996      11.896         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15694
 CLMA_78_228/Y0                    td                    0.308      12.204 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078_1_3/gateop_perm/Z
                                   net (fanout=1)        0.241      12.445         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N17934
 CLMA_78_228/Y1                    td                    0.143      12.588 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078_1_4/gateop_perm/Z
                                   net (fanout=1)        0.530      13.118         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078
 CLMA_70_201/Y2                    td                    0.132      13.250 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_13/gateop_perm/Z
                                   net (fanout=1)        0.357      13.607         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18050
 CLMA_70_205/Y1                    td                    0.135      13.742 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_14/gateop_perm/Z
                                   net (fanout=1)        0.357      14.099         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18051
 CLMS_66_205/Y0                    td                    0.131      14.230 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/gateop_perm/Z
                                   net (fanout=2)        0.235      14.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
 CLMA_70_204/Y0                    td                    0.171      14.636 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.731      15.367         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_86_192/Y0                    td                    0.131      15.498 r       riscv_tcm_top/u_core/u_issue/N399_1/gateop_perm/Z
                                   net (fanout=3)        0.821      16.319         riscv_tcm_top/u_core/u_issue/N399
 CLMA_86_200/Y3                    td                    0.470      16.789 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.534      17.323         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.131      17.454 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.241      17.695         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.171      17.866 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.251      18.117         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.132      18.249 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.718      18.967         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.307      19.274 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      19.274         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.158      19.432 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.370      19.802         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.139      19.941 f       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.322      20.263         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.131      20.394 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.039      21.433         riscv_tcm_top/u_core/u_lsu/N185
 CLMA_90_212/Y0                    td                    0.131      21.564 r       riscv_tcm_top/u_core/u_lsu/N235[17]/gateop_perm/Z
                                   net (fanout=1)        0.584      22.148         riscv_tcm_top/u_core/u_lsu/N235 [17]
 CLMA_90_213/CD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[17]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  22.148         Logic Levels: 18 
                                                                                   Logic: 5.518ns(30.277%), Route: 12.707ns(69.723%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.781      34.207 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.207         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      34.248 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      34.513         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339      34.852 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      35.439         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.292      36.731         ntclkbufg_0      
 CLMA_90_213/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[17]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.308      37.039                          
 clock uncertainty                                      -0.150      36.889                          

 Setup time                                             -0.112      36.777                          

 Data required time                                                 36.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.777                          
 Data arrival time                                                 -22.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.629                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.393
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.509       3.923         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_0/QB0[14]                  tco                   1.861       5.784 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[14]
                                   net (fanout=1)        2.121       7.905         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [428]
 CLMA_106_124/Y1                   td                    0.287       8.192 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[29]_muxf7/F
                                   net (fanout=2)        0.245       8.437         riscv_tcm_top/ifetch_inst_w [29]
 CLMA_106_125/Y0                   td                    0.139       8.576 f       riscv_tcm_top/u_core/u_fetch/N72[29]/gateop_perm/Z
                                   net (fanout=2)        2.014      10.590         riscv_tcm_top/u_core/fetch_dec_instr_w [29]
 CLMA_66_180/Y0                    td                    0.310      10.900 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N845_1/gateop_perm/Z
                                   net (fanout=3)        0.996      11.896         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15694
 CLMA_78_228/Y0                    td                    0.308      12.204 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078_1_3/gateop_perm/Z
                                   net (fanout=1)        0.241      12.445         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N17934
 CLMA_78_228/Y1                    td                    0.143      12.588 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078_1_4/gateop_perm/Z
                                   net (fanout=1)        0.530      13.118         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078
 CLMA_70_201/Y2                    td                    0.132      13.250 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_13/gateop_perm/Z
                                   net (fanout=1)        0.357      13.607         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18050
 CLMA_70_205/Y1                    td                    0.135      13.742 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_14/gateop_perm/Z
                                   net (fanout=1)        0.357      14.099         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18051
 CLMS_66_205/Y0                    td                    0.131      14.230 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/gateop_perm/Z
                                   net (fanout=2)        0.235      14.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
 CLMA_70_204/Y0                    td                    0.171      14.636 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.731      15.367         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_86_192/Y0                    td                    0.131      15.498 r       riscv_tcm_top/u_core/u_issue/N399_1/gateop_perm/Z
                                   net (fanout=3)        0.821      16.319         riscv_tcm_top/u_core/u_issue/N399
 CLMA_86_200/Y3                    td                    0.470      16.789 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.534      17.323         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.131      17.454 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.241      17.695         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.171      17.866 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.251      18.117         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.132      18.249 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.718      18.967         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.307      19.274 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      19.274         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.158      19.432 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.370      19.802         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.139      19.941 f       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.322      20.263         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.131      20.394 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.040      21.434         riscv_tcm_top/u_core/u_lsu/N185
 CLMS_86_213/Y0                    td                    0.226      21.660 r       riscv_tcm_top/u_core/u_lsu/N235[27]/gateop/F
                                   net (fanout=1)        0.347      22.007         riscv_tcm_top/u_core/u_lsu/N235 [27]
 CLMA_90_208/AD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  22.007         Logic Levels: 18 
                                                                                   Logic: 5.613ns(31.038%), Route: 12.471ns(68.962%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.781      34.207 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.207         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      34.248 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      34.513         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339      34.852 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      35.439         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.287      36.726         ntclkbufg_0      
 CLMA_90_208/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.308      37.034                          
 clock uncertainty                                      -0.150      36.884                          

 Setup time                                             -0.111      36.773                          

 Data required time                                                 36.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.773                          
 Data arrival time                                                 -22.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.766                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.509       3.923         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_0/QB0[14]                  tco                   1.861       5.784 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[14]
                                   net (fanout=1)        2.121       7.905         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [428]
 CLMA_106_124/Y1                   td                    0.287       8.192 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[29]_muxf7/F
                                   net (fanout=2)        0.245       8.437         riscv_tcm_top/ifetch_inst_w [29]
 CLMA_106_125/Y0                   td                    0.139       8.576 f       riscv_tcm_top/u_core/u_fetch/N72[29]/gateop_perm/Z
                                   net (fanout=2)        2.014      10.590         riscv_tcm_top/u_core/fetch_dec_instr_w [29]
 CLMA_66_180/Y0                    td                    0.310      10.900 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N845_1/gateop_perm/Z
                                   net (fanout=3)        0.996      11.896         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15694
 CLMA_78_228/Y0                    td                    0.308      12.204 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078_1_3/gateop_perm/Z
                                   net (fanout=1)        0.241      12.445         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N17934
 CLMA_78_228/Y1                    td                    0.143      12.588 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078_1_4/gateop_perm/Z
                                   net (fanout=1)        0.530      13.118         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078
 CLMA_70_201/Y2                    td                    0.132      13.250 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_13/gateop_perm/Z
                                   net (fanout=1)        0.357      13.607         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18050
 CLMA_70_205/Y1                    td                    0.135      13.742 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_14/gateop_perm/Z
                                   net (fanout=1)        0.357      14.099         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18051
 CLMS_66_205/Y0                    td                    0.131      14.230 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/gateop_perm/Z
                                   net (fanout=2)        0.235      14.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
 CLMA_70_204/Y0                    td                    0.171      14.636 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.731      15.367         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_86_192/Y0                    td                    0.131      15.498 r       riscv_tcm_top/u_core/u_issue/N399_1/gateop_perm/Z
                                   net (fanout=3)        0.821      16.319         riscv_tcm_top/u_core/u_issue/N399
 CLMA_86_200/Y3                    td                    0.470      16.789 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.534      17.323         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.131      17.454 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.241      17.695         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.171      17.866 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.251      18.117         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.132      18.249 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.718      18.967         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.307      19.274 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      19.274         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.158      19.432 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.370      19.802         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.139      19.941 f       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.322      20.263         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.131      20.394 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.045      21.439         riscv_tcm_top/u_core/u_lsu/N185
 CLMA_90_217/Y0                    td                    0.131      21.570 r       riscv_tcm_top/u_core/u_lsu/N235[21]/gateop_perm/Z
                                   net (fanout=1)        0.354      21.924         riscv_tcm_top/u_core/u_lsu/N235 [21]
 CLMA_90_221/AD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  21.924         Logic Levels: 18 
                                                                                   Logic: 5.518ns(30.654%), Route: 12.483ns(69.346%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.781      34.207 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.207         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      34.248 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      34.513         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339      34.852 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      35.439         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.301      36.740         ntclkbufg_0      
 CLMA_90_221/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.308      37.048                          
 clock uncertainty                                      -0.150      36.898                          

 Setup time                                             -0.111      36.787                          

 Data required time                                                 36.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.787                          
 Data arrival time                                                 -21.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/data_q[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_dbg/u_fifo_tx/ram_q_0/gateop/WD
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.926
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.305       3.411         ntclkbufg_0      
 CLMA_42_244/CLK                                                           r       u_dbg/data_q[0]/opit_0_MUX4TO1Q/CLK

 CLMA_42_244/Q0                    tco                   0.197       3.608 f       u_dbg/data_q[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.316       3.924         axi_t_wdata_w[0] 
 CLMS_46_265/AD                                                            f       u_dbg/u_fifo_tx/ram_q_0/gateop/WD

 Data arrival time                                                   3.924         Logic Levels: 0  
                                                                                   Logic: 0.197ns(38.402%), Route: 0.316ns(61.598%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.512       3.926         ntclkbufg_0      
 CLMS_46_265/CLK                                                           r       u_dbg/u_fifo_tx/ram_q_0/gateop/WCLK
 clock pessimism                                        -0.308       3.618                          
 clock uncertainty                                       0.000       3.618                          

 Hold time                                               0.313       3.931                          

 Data required time                                                  3.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.931                          
 Data arrival time                                                  -3.924                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.890
  Launch Clock Delay      :  3.385
  Clock Pessimism Removal :  -0.470

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.279       3.385         ntclkbufg_0      
 CLMA_98_305/CLK                                                           r       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK

 CLMA_98_305/Q0                    tco                   0.197       3.582 f       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.163       3.745         u_soc/u_spi/u_rx_fifo/wr_ptr_q [0]
 CLMS_102_305/M0                                                           f       u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WADM0

 Data arrival time                                                   3.745         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.722%), Route: 0.163ns(45.278%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.476       3.890         ntclkbufg_0      
 CLMS_102_305/CLK                                                          r       u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WCLK
 clock pessimism                                        -0.470       3.420                          
 clock uncertainty                                       0.000       3.420                          

 Hold time                                               0.313       3.733                          

 Data required time                                                  3.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.733                          
 Data arrival time                                                  -3.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.890
  Launch Clock Delay      :  3.385
  Clock Pessimism Removal :  -0.470

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.279       3.385         ntclkbufg_0      
 CLMA_98_305/CLK                                                           r       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK

 CLMA_98_305/Q0                    tco                   0.197       3.582 f       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.163       3.745         u_soc/u_spi/u_rx_fifo/wr_ptr_q [0]
 CLMS_102_305/M0                                                           f       u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WADM0

 Data arrival time                                                   3.745         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.722%), Route: 0.163ns(45.278%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.476       3.890         ntclkbufg_0      
 CLMS_102_305/CLK                                                          r       u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WCLK
 clock pessimism                                        -0.470       3.420                          
 clock uncertainty                                       0.000       3.420                          

 Hold time                                               0.313       3.733                          

 Data required time                                                  3.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.733                          
 Data arrival time                                                  -3.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.488       3.902         ntclkbufg_0      
 CLMA_142_300/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.206       4.108 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        2.190       6.298         nt_led_3_o       
 IOL_151_101/DO                    td                    0.081       6.379 f       led_3_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.379         led_3_o_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.049       8.428 f       led_3_o_obuf/opit_0/O
                                   net (fanout=1)        0.164       8.592         led_3_o          
 V11                                                                       f       led_3_o (port)   

 Data arrival time                                                   8.592         Logic Levels: 2  
                                                                                   Logic: 2.336ns(49.808%), Route: 2.354ns(50.192%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.522       3.936         ntclkbufg_0      
 CLMA_134_264/CLK                                                          r       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_134_264/Q0                   tco                   0.206       4.142 f       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.076       6.218         nt_dbg_rxd_o     
 IOL_151_86/DO                     td                    0.081       6.299 f       dbg_rxd_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.299         dbg_rxd_o_obuf/ntO
 IOBD_152_86/PAD                   td                    2.049       8.348 f       dbg_rxd_o_obuf/opit_0/O
                                   net (fanout=1)        0.085       8.433         dbg_rxd_o        
 P11                                                                       f       dbg_rxd_o (port) 

 Data arrival time                                                   8.433         Logic Levels: 2  
                                                                                   Logic: 2.336ns(51.946%), Route: 2.161ns(48.054%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.488       3.902         ntclkbufg_0      
 CLMA_142_300/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.206       4.108 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.870       4.978         nt_led_3_o       
 IOL_151_361/DO                    td                    0.081       5.059 f       uart_tx_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.059         uart_tx_o_obuf/ntO
 IOBS_152_361/PAD                  td                    2.049       7.108 f       uart_tx_o_obuf/opit_0/O
                                   net (fanout=1)        0.084       7.192         uart_tx_o        
 C10                                                                       f       uart_tx_o (port) 

 Data arrival time                                                   7.192         Logic Levels: 2  
                                                                                   Logic: 2.336ns(71.003%), Route: 0.954ns(28.997%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A12                                                     0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.087       0.087         uart_rx_i        
 IOBR_152_333/DIN                  td                    0.781       0.868 r       uart_rx_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.868         uart_rx_i_ibuf/ntD
 IOL_151_333/RX_DATA_DD            td                    0.071       0.939 r       uart_rx_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.579       1.518         nt_uart_rx_i     
 CLMA_138_293/M0                                                           r       u_soc/u_uart/rxd_ms_q/opit_0/D

 Data arrival time                                                   1.518         Logic Levels: 2  
                                                                                   Logic: 0.852ns(56.126%), Route: 0.666ns(43.874%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[6]/opit_0/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.609       1.516         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.121       1.637 r       N1/gateop_perm/Z 
                                   net (fanout=523)      0.158       1.795         rst_cpu_w        
 CLMA_130_136/RS                                                           r       riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[6]/opit_0/RS

 Data arrival time                                                   1.795         Logic Levels: 3  
                                                                                   Logic: 0.973ns(54.206%), Route: 0.822ns(45.794%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[7]/opit_0/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.609       1.516         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.121       1.637 r       N1/gateop_perm/Z 
                                   net (fanout=523)      0.158       1.795         rst_cpu_w        
 CLMA_130_136/RS                                                           r       riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[7]/opit_0/RS

 Data arrival time                                                   1.795         Logic Levels: 3  
                                                                                   Logic: 0.973ns(54.206%), Route: 0.822ns(45.794%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 19.000 sec
Action report_timing: CPU time elapsed is 17.094 sec
Current time: Thu Nov 10 12:04:12 2022
Action report_timing: Peak memory pool usage is 491,171,840 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Nov 10 12:04:13 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 2.812500 sec.
Generating architecture configuration.
The bitstream file is "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/generate_bitstream/soc_tcm.sbit"
Generate programming file takes 31.359375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 37.000 sec
Action gen_bit_stream: CPU time elapsed is 34.938 sec
Current time: Thu Nov 10 12:04:49 2022
Action gen_bit_stream: Peak memory pool usage is 380,338,176 bytes
Process "Generate Bitstream" done.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.idf' ...
Process exit normally.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.idf' ...
Process exit normally.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf' ...
C: Flow-2008: IP file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf". 
Compiling architecture definition.
E: Verilog-4005: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 86)] Syntax error near localparam
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 138)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 140)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 142)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 144)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 227)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 229)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 313)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 313)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 675)] Identifier INIT_00 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 676)] Identifier INIT_01 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 677)] Identifier INIT_02 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 678)] Identifier INIT_03 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 679)] Identifier INIT_04 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 680)] Identifier INIT_05 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 681)] Identifier INIT_06 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 682)] Identifier INIT_07 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 683)] Identifier INIT_08 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 684)] Identifier INIT_09 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 685)] Identifier INIT_0A is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 686)] Identifier INIT_0B is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 687)] Identifier INIT_0C is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 688)] Identifier INIT_0D is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 689)] Identifier INIT_0E is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 690)] Identifier INIT_0F is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 691)] Identifier INIT_10 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 692)] Identifier INIT_11 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 693)] Identifier INIT_12 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 694)] Identifier INIT_13 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 695)] Identifier INIT_14 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 696)] Identifier INIT_15 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 697)] Identifier INIT_16 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 698)] Identifier INIT_17 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 699)] Identifier INIT_18 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 700)] Identifier INIT_19 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 701)] Identifier INIT_1A is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 702)] Identifier INIT_1B is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 703)] Identifier INIT_1C is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 704)] Identifier INIT_1D is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 705)] Identifier INIT_1E is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 706)] Identifier INIT_1F is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 707)] Identifier INIT_20 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 708)] Identifier INIT_21 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 709)] Identifier INIT_22 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 710)] Identifier INIT_23 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 711)] Identifier INIT_24 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 712)] Identifier INIT_25 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 713)] Identifier INIT_26 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 714)] Identifier INIT_27 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 715)] Identifier INIT_28 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 716)] Identifier INIT_29 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 717)] Identifier INIT_2A is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 718)] Identifier INIT_2B is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 719)] Identifier INIT_2C is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 720)] Identifier INIT_2D is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 721)] Identifier INIT_2E is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 722)] Identifier INIT_2F is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 723)] Identifier INIT_30 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 724)] Identifier INIT_31 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 725)] Identifier INIT_32 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 726)] Identifier INIT_33 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 727)] Identifier INIT_34 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 728)] Identifier INIT_35 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 729)] Identifier INIT_36 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 730)] Identifier INIT_37 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 731)] Identifier INIT_38 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 732)] Identifier INIT_39 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 733)] Identifier INIT_3A is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 734)] Identifier INIT_3B is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 735)] Identifier INIT_3C is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 736)] Identifier INIT_3D is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 737)] Identifier INIT_3E is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 738)] Identifier INIT_3F is not declared
E: Parsing ERROR.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
C: Flow-2008: IP file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Process exit normally.


Process "Compile" started.
Current time: Thu Nov 10 13:27:33 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Analyzing module core_soc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Analyzing module riscv_exec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Analyzing module dport_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Analyzing module riscv_csr (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Analyzing module axi4lite_dist (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Analyzing module dbg_bridge_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Analyzing module riscv_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Analyzing module tcm_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Analyzing module riscv_mmu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Analyzing module riscv_lsu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Analyzing module riscv_lsu_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Analyzing module dbg_bridge_uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Analyzing module dport_axi (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Analyzing module dport_axi_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Analyzing module irq_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Analyzing module riscv_pipe_ctrl (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Analyzing module riscv_alu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Analyzing module uart_lite (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Analyzing module spi_lite (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Analyzing module spi_lite_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Analyzing module riscv_csr_regfile (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Analyzing module dbg_bridge (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Analyzing module riscv_issue (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Analyzing module riscv_multiplier (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Analyzing module tcm_mem_pmem (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Analyzing module tcm_mem_pmem_fifo2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Analyzing module riscv_regfile (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Analyzing module riscv_decode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Analyzing module riscv_divider (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Analyzing module riscv_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Analyzing module soc_tcm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Analyzing module riscv_fetch (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Analyzing module riscv_tcm_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Analyzing module BRAM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Analyzing module pll_v1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Analyzing module ipml_dpram_v1_5_BRAM (library work)
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 245)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 246)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 249)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 253)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 257)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 261)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 265)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 266)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 269)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 270)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 273)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 274)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 277)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 278)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 281)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 282)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 285)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 286)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 289)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 290)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 293)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 294)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 297)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 298)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 301)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 302)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 305)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 306)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 314)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 315)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 318)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 319)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 323)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 324)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 327)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 328)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 331)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 335)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 336)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 339)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 340)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 343)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 344)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 347)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 348)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 351)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 352)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 367)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 368)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 242)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v successfully.
 0.056449s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (110.7%)
Start rtl-elaborate.
I: Module "soc_tcm" is set as top module.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Elaborating module soc_tcm
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 116)] Net clkfb in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 119)] Net pfden in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 120)] Net clkout0_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 121)] Net clkout0_2pad_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 122)] Net clkout1_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 123)] Net clkout2_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 124)] Net clkout3_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 125)] Net clkout4_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 126)] Net clkout5_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 127)] Net dyn_idiv in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 128)] Net dyn_odiv0 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 129)] Net dyn_odiv1 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 130)] Net dyn_odiv2 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 131)] Net dyn_odiv3 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 132)] Net dyn_odiv4 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 133)] Net dyn_fdiv in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 134)] Net dyn_duty0 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 135)] Net dyn_duty1 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 136)] Net dyn_duty2 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 137)] Net dyn_duty3 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 138)] Net dyn_duty4 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 147)] Net icp_base in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 148)] Net icp_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 149)] Net lpfres_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 150)] Net cripple_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 151)] Net phase_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 152)] Net phase_dir in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 153)] Net phase_step_n in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 154)] Net load_phase in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 155)] Net dyn_mdiv in module pll_v1 does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Elaborating module core_soc
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Elaborating module irq_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Elaborating module axi4lite_dist
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Elaborating module uart_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Elaborating module timer
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Elaborating module spi_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_clk_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_mosi_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_cs_o is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Elaborating module gpio
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 309)] Net gpio_output_data_in_w in module gpio does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 484)] Net interrupt_level_r in module gpio does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Elaborating module dbg_bridge
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Elaborating module dbg_bridge_uart
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Elaborating module riscv_tcm_top
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Elaborating module riscv_core
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Elaborating module riscv_exec
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Elaborating module riscv_alu
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 277)] Net less_than_signed.v in module riscv_exec does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 295)] Net greater_than_signed.v in module riscv_exec does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Elaborating module riscv_decode
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Elaborating module riscv_decoder
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 92)] Net genblk1.fetch_in_instr_w in module riscv_decode does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 93)] Net genblk1.buffer_q in module riscv_decode does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Elaborating module riscv_mmu
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 141)] Net genblk1.state_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 142)] Net genblk1.idle_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 145)] Net genblk1.resp_mmu_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 146)] Net genblk1.resp_valid_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 147)] Net genblk1.resp_error_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 148)] Net genblk1.resp_data_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 150)] Net genblk1.cpu_accept_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 155)] Net genblk1.load_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 156)] Net genblk1.store_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 170)] Net genblk1.load_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 171)] Net genblk1.store_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 173)] Net genblk1.lsu_in_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 181)] Net genblk1.lsu_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 186)] Net genblk1.itlb_hit_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 187)] Net genblk1.dtlb_hit_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 189)] Net genblk1.dtlb_req_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 192)] Net genblk1.vm_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 193)] Net genblk1.ptbr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 195)] Net genblk1.ifetch_vm_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 196)] Net genblk1.dfetch_vm_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 198)] Net genblk1.supervisor_i_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 199)] Net genblk1.supervisor_d_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 201)] Net genblk1.vm_i_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 202)] Net genblk1.vm_d_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 205)] Net genblk1.itlb_miss_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 206)] Net genblk1.dtlb_miss_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 209)] Net genblk1.request_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 213)] Net genblk1.pte_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 214)] Net genblk1.pte_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 215)] Net genblk1.virt_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 217)] Net genblk1.pte_ppn_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 218)] Net genblk1.pte_flags_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 287)] Net genblk1.itlb_valid_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 288)] Net genblk1.itlb_va_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 289)] Net genblk1.itlb_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 316)] Net genblk1.pc_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 339)] Net genblk1.pc_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 361)] Net genblk1.dtlb_valid_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 362)] Net genblk1.dtlb_va_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 363)] Net genblk1.dtlb_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 388)] Net genblk1.load_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 411)] Net genblk1.store_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 434)] Net genblk1.store_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 435)] Net genblk1.load_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 449)] Net genblk1.lsu_out_rd_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 450)] Net genblk1.lsu_out_wr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 451)] Net genblk1.lsu_out_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 452)] Net genblk1.lsu_out_data_wr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 454)] Net genblk1.lsu_out_invalidate_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 455)] Net genblk1.lsu_out_writeback_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 457)] Net genblk1.lsu_out_cacheable_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 470)] Net genblk1.lsu_out_req_tag_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 471)] Net genblk1.lsu_out_flush_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 485)] Net genblk1.mem_req_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 486)] Net genblk1.mmu_accept_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 501)] Net genblk1.read_hold_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 502)] Net genblk1.src_mmu_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 503)] Net genblk1.src_mmu_w in module riscv_mmu does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Elaborating module riscv_lsu
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Elaborating module riscv_lsu_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Elaborating module riscv_csr
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Elaborating module riscv_csr_regfile
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 127)] Net m_enabled_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 128)] Net m_interrupts_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 129)] Net s_enabled_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 130)] Net s_interrupts_r in module riscv_csr_regfile does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Elaborating module riscv_multiplier
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Elaborating module riscv_divider
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Elaborating module riscv_issue
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Elaborating module riscv_pipe_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Elaborating module riscv_regfile
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 427)] Net issue_b_ra_value_w in module riscv_issue does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 428)] Net issue_b_rb_value_w in module riscv_issue does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Elaborating module riscv_fetch
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Elaborating module dport_mux
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Elaborating module tcm_mem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Elaborating module tcm_mem_pmem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_1 in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_2 in module tcm_mem_pmem does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Elaborating module BRAM
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Elaborating module ipml_dpram_v1_5_BRAM
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 421)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 423)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 425)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 427)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 430)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 431)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 451)] Net gen_j_ad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 500)] Net gen_j_bd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_i_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_j_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_i_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_j_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 131)] Net a_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 134)] Net a_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 135)] Net a_addr_strobe in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 142)] Net b_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 145)] Net b_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 146)] Net b_addr_strobe in module BRAM does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Elaborating module dport_axi
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
Executing : rtl-elaborate successfully.
 0.391265s wall, 0.250000s user + 0.140625s system = 0.390625s CPU (99.8%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.115184s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.0%)
Start rtl-infer.
I: Sdm-0001: Found Ram ram_q, depth=8, width=8.
I: Sdm-0001: Found Ram ram_q, depth=4, width=8.
I: Sdm-0001: Found Ram ram, depth=4, width=6.
I: Sdm-0001: Found Ram ram, depth=4, width=32.
Executing : rtl-infer successfully.
 2.019346s wall, 1.187500s user + 0.812500s system = 2.000000s CPU (99.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.090817s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.2%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.488971s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (102.3%)
Start FSM inference.
I: FSM state_q[3:0]_fsm[3:0] inferred.
FSM state_q[3:0]_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N41 N50 N55 N499 N507 N1927 rx_valid_w tx_accept_w 
S0(0000)-->S1(0010): xxxxx11x
S1(0010)-->S2(0011): xxxxxx1x
S2(0011)-->S3(0100): xxxxxx1x
S3(0100)-->S4(0101): xxxxxx1x
S4(0101)-->S5(0110): xxxxxx1x
S5(0110)-->S6(0111): 1xxxxxxx
S5(0110)-->S7(1000): 0xxxxx1x
S6(0111)-->S0(0000): x1xxxxxx
S6(0111)-->S6(0111): x0xxxxxx
S5(0110)-->S6(0111): 10xxxxxx
S6(0111)-->S6(0111): 10xxxxxx
S7(1000)-->S8(1001): xx1xxxxx
S8(1001)-->S9(1010): xxxx0xxx
S8(1001)-->S9(1010): xxx0xxx1
S9(1010)-->S10(1011): xxxx0xxx
S9(1010)-->S10(1011): xxx0xxx1
S10(1011)-->S11(1100): xxxx0xxx
S10(1011)-->S11(1100): xxx0xxx1
S9(1010)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S8(1001)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S11(1100)-->S0(0000): xxx1xxx1
S11(1100)-->S7(1000): xxx0xxx1

Executing : FSM inference successfully.
 0.069401s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (90.1%)
Start sdm2adm.
I: Constant propagation done on N156 (bmsWIDEMUX).
I: Constant propagation done on N158 (bmsWIDEMUX).
I: Constant propagation done on N157 (bmsWIDEMUX).
I: Constant propagation done on N380_1 (bmsREDAND).
I: Constant propagation done on N380_2 (bmsREDAND).
I: Constant propagation done on N380_3 (bmsREDAND).
I: Constant propagation done on N383_2 (bmsREDAND).
I: Constant propagation done on N383_3 (bmsREDAND).
I: Constant propagation done on N386_3 (bmsREDAND).
I: Constant propagation done on N380_0 (bmsREDAND).
Executing : sdm2adm successfully.
 0.692531s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (99.3%)
Saving design to DB.
Action compile: Real time elapsed is 7.000 sec
Action compile: CPU time elapsed is 4.188 sec
Current time: Thu Nov 10 13:27:39 2022
Action compile: Peak memory pool usage is 118,427,648 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Nov 10 13:27:39 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add successfully.
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/ubriscvOnPango.fdc(line number: 18)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Constraint check end.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_3/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_3/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_3/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add
Executing : create_generated_clock -name osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_3/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add successfully.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_2/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_2/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_2/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add
Executing : create_generated_clock -name osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_2/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add successfully.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_1/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_1/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_1/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add
Executing : create_generated_clock -name osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_1/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add successfully.
Start pre-mapping.
I: Removed pll_v1 hier-inst u_clk_2 that is redundant to u_clk_1
I: Removed pll_v1 hier-inst u_clk_3 that is redundant to u_clk_1
W: Adm-4019: Unable to further flatten instance 'u_mmu'. The design is empty.
I: Encoding type of FSM 'state_q[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_q[3:0]_fsm[3:0]':
I: from  u_dbg/state_q[3] u_dbg/state_q[2] u_dbg/state_q[1] u_dbg/state_q[0]
I: to  u_dbg/state_q_11 u_dbg/state_q_10 u_dbg/state_q_9 u_dbg/state_q_8 u_dbg/state_q_7 u_dbg/state_q_6 u_dbg/state_q_5 u_dbg/state_q_4 u_dbg/state_q_3 u_dbg/state_q_2 u_dbg/state_q_1 u_dbg/state_q_0
I: 0000 => 000000000001
I: 0010 => 000000000010
I: 0011 => 000000000100
I: 0100 => 000000001000
I: 0101 => 000000010000
I: 0110 => 000000100000
I: 0111 => 000001000000
I: 1000 => 000010000000
I: 1001 => 000100000000
I: 1010 => 001000000000
I: 1011 => 010000000000
I: 1100 => 100000000000
I: Constant propagation done on riscv_tcm_top/u_core/u_fetch/N55 (bmsREDOR).
I: Constant propagation done on u_dbg/u_uart/rx_err_q_d[0] (bmsREDOR).
I: Constant propagation done on u_soc/u_uart/intr_q_e (bmsREDOR).
Executing : pre-mapping successfully.
 1.105920s wall, 0.984375s user + 0.078125s system = 1.062500s CPU (96.1%)
Start mod-gen.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Public-4008: Instance 'u_uart/rx_err_q' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3005 (bmsREDAND).
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3120 (bmsREDAND).
I: Constant propagation done on u_dbg/u_uart/N21 (bmsWIDEMUX).
I: Constant propagation done on u_dbg/u_uart/N205 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N204 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N201 (bmsWIDEINV).
I: Constant propagation done on riscv_tcm_top/u_core/u_csr/N179 (bmsWIDEMUX).
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_wr_en_ff is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_ms_q is reduced to constant 1.
W: Register u_soc/u_spi/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[8] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[9] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[31] is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_q is reduced to constant 1.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_addr_bus_rd_ce_ff[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_busy_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_bits_q[3:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_shift_reg_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_ready_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_data_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_fifo_rx/wr_ptr_q[2:0] that is stuck at constant 0.
W: Public-4008: Instance 'u_dbg/u_uart/rx_count_q[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : mod-gen successfully.
 2.044352s wall, 1.921875s user + 0.062500s system = 1.984375s CPU (97.1%)
Start logic-optimization.
I: Removed bmsREDAND inst riscv_tcm_top/u_core/u_exec/N655_1 that is redundant to riscv_tcm_top/u_core/u_exec/N511_0
Executing : logic-optimization successfully.
 11.055038s wall, 9.750000s user + 0.843750s system = 10.593750s CPU (95.8%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[3] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[2]
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[5] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[8] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[9] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[10] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[11] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[12] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[13] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[14] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[15] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[16] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[17] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[18] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[19] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[20] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[21] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[22] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[23] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[24] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[25] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[26] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[27] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[28] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[29] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[30] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[31] that is redundant to u_soc/u_intc/rd_data_q[7]
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[9] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[32] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[33] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1] that is stuck at constant 0.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 0.843272s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (98.2%)
Start tech-mapping phase 2.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : tech-mapping phase 2 successfully.
 25.283552s wall, 23.281250s user + 1.468750s system = 24.750000s CPU (97.9%)
Start tech-optimization.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : tech-optimization successfully.
 1.585936s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (99.5%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000366s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 1.656428s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (99.0%)

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      38 uses
GTP_DFF_C                   245 uses
GTP_DFF_CE                 1250 uses
GTP_DFF_E                   156 uses
GTP_DFF_P                     2 uses
GTP_DFF_PE                    6 uses
GTP_DFF_R                   420 uses
GTP_DFF_RE                 1642 uses
GTP_DFF_S                     4 uses
GTP_DFF_SE                    2 uses
GTP_DRM18K                   32 uses
GTP_GRS                       1 use
GTP_INV                       5 uses
GTP_LUT1                    431 uses
GTP_LUT2                    401 uses
GTP_LUT3                    773 uses
GTP_LUT4                    788 uses
GTP_LUT5                   1229 uses
GTP_LUT5CARRY               944 uses
GTP_LUT5M                  1598 uses
GTP_MUX2LUT6                604 uses
GTP_MUX2LUT7                230 uses
GTP_MUX2LUT8                 67 uses
GTP_PLL_E1                    1 use
GTP_RAM16X1DP                70 uses

I/O ports: 10
GTP_INBUF                   4 uses
GTP_OUTBUF                  6 uses

Mapping Summary:
Total LUTs: 6234 of 17536 (35.55%)
	LUTs as dram: 70 of 4440 (1.58%)
	LUTs as logic: 6164
Total Registers: 3765 of 26304 (14.31%)
Total Latches: 0

DRM18K:
Total DRM18K = 32.0 of 48 (66.67%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 10 of 240 (4.17%)


Number of unique control sets : 136
  CLK(clk_i_1)                                     : 38
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_resp.N62)       : 11
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_resp.N65)       : 11
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_req.N62)  : 67
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_req.N65)  : 67
  CLK(clk_i_1), CP(rst_i_r)                        : 23
      CLK(clk_i_1), C(rst_i_r)                     : 22
      CLK(clk_i_1), P(rst_i_r)                     : 1
  CLK(clk_i_1), CP(rst_cpu_w)                      : 224
      CLK(clk_i_1), C(rst_cpu_w)                   : 223
      CLK(clk_i_1), P(rst_cpu_w)                   : 1
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.branch_csr_request_w)      : 2
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.squash_decode_w)     : 2
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N186[31])      : 2
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N1)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N58)  : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_resp.N58)       : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N3)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N3)   : 2
  CLK(clk_i_1), CP(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)        : 3
      CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)     : 1
      CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)     : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N56)  : 3
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N56)  : 3
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N10)  : 4
  CLK(clk_i_1), C(rst_i_r), CE(~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff)      : 4
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N746)      : 5
  CLK(clk_i_1), C(rst_i_r), CE(_N15326)            : 5
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_dmux.N72)       : 5
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N771)      : 6
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.N34)  : 11
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.N232)      : 22
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N6)    : 30
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N78)   : 31
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N85)   : 31
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.N331)    : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N517)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N705)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N710)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N728)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N758)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N764)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.div_complete_w)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)   : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66)   : 36
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68)   : 36
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N182)    : 64
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.mul_opcode_valid_w)  : 69
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.N521)    : 78
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N185)    : 95
  CLK(clk_i_1), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)   : 99
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369)  : 310
  CLK(clk_i_1), R(u_soc.u_intc._N26)               : 7
  CLK(clk_i_1), R(u_soc.u_spi._N8)                 : 32
  CLK(clk_i_1), RS(rst_i_r)                        : 385
      CLK(clk_i_1), R(rst_i_r)                     : 381
      CLK(clk_i_1), S(rst_i_r)                     : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N686)         : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N15)  : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N46)  : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N13)      : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N6)       : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N13)      : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N6)       : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_tx.N3)       : 3
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N374)  : 3
  CLK(clk_i_1), R(rst_i_r), CE(~u_soc.u_dist.read_pending_q)   : 3
  CLK(clk_i_1), R(rst_i_r), CE(~u_soc.u_dist.write_pending_q)  : 3
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N69)      : 3
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N69)      : 3
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg._N59)         : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_tx.N57)      : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N137)  : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N199)  : 4
  CLK(clk_i_1), R(u_dbg.N1762), CE(u_dbg.N713)     : 4
  CLK(clk_i_1), R(u_dbg.N709), CE(u_dbg._N51)      : 4
  CLK(clk_i_1), R(u_soc.u_uart.N502), CE(u_soc.u_uart.N493)    : 4
  CLK(clk_i_1), R(_N15329), CE(u_soc.u_spi.N703)   : 6
  CLK(clk_i_1), R(_N15332), CE(u_soc.u_spi.N744)   : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_rx.N57)      : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_intc.N308)  : 7
  CLK(clk_i_1), R(u_dbg.N1567), CE(u_dbg.N1208)    : 7
  CLK(clk_i_1), R(u_dbg.N681), CE(u_dbg._N37)      : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N1100)        : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N657)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N743)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N871)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N997)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N375)  : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_intc.N84)   : 8
  CLK(clk_i_1), RS(rst_i_r), CE(u_soc.u_spi.N123)        : 8
      CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N123)     : 7
      CLK(clk_i_1), S(rst_i_r), CE(u_soc.u_spi.N123)     : 1
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N47)    : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N530)  : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N66)   : 8
  CLK(clk_i_1), R(u_dbg.N1567), CE(u_dbg.N1376)    : 8
  CLK(clk_i_1), R(u_soc.u_uart.N486), CE(u_soc.u_uart.N477)    : 8
  CLK(clk_i_1), R(u_soc.u_uart.N522), CE(u_soc.u_uart.N517)    : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N168)   : 11
  CLK(clk_i_1), RS(rst_i_r), CE(u_dbg.N1951)       : 12
      CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N1951)    : 11
      CLK(clk_i_1), S(rst_i_r), CE(u_dbg.N1951)    : 1
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N292)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N304)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N309)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N312)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N315)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N318)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N321)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N324)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N327)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N330)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N333)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N336)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N339)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N342)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N345)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N348)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N351)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N354)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N357)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N360)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N363)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N366)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N369)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N372)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N375)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N378)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N381)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N384)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N387)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N390)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N393)    : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.gpio_wr_q)    : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_dist.N104)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N117)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N16)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N211)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N47)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N73)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N84)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N259)       : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N264)       : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N31)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N62)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N99)  : 32


Number of DFF:CE Signals : 130
  riscv_tcm_top.u_axi.u_req.N1(from GTP_LUT4:Z)    : 2
  riscv_tcm_top.u_axi.u_req.N58(from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_axi.u_resp.N58(from GTP_LUT5:Z)  : 2
  riscv_tcm_top.u_core.branch_csr_request_w(from GTP_DFF_C:Q)  : 2
  riscv_tcm_top.u_core.squash_decode_w(from GTP_LUT2:Z)  : 2
  riscv_tcm_top.u_core.u_div.N186[31](from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64(from GTP_LUT5:Z)      : 2
  riscv_tcm_top.u_tcm.u_conv.u_requests.N3(from GTP_LUT3:Z)    : 2
  riscv_tcm_top.u_tcm.u_conv.u_response.N3(from GTP_LUT4:Z)    : 2
  u_dbg.N686(from GTP_LUT5:Z)                      : 2
  u_soc.u_spi.u_rx_fifo.N13(from GTP_LUT4:Z)       : 2
  u_soc.u_spi.u_rx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_spi.u_tx_fifo.N13(from GTP_LUT4:Z)       : 2
  u_soc.u_spi.u_tx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_timer.N15(from GTP_LUT3:Z)               : 2
  u_soc.u_timer.N46(from GTP_LUT5:Z)               : 2
  riscv_tcm_top.u_core.u_fetch.N17(from GTP_LUT5:Z)      : 3
  riscv_tcm_top.u_tcm.u_conv.u_requests.N56(from GTP_LUT2:Z)   : 3
  riscv_tcm_top.u_tcm.u_conv.u_response.N56(from GTP_LUT5:Z)   : 3
  u_dbg.u_fifo_tx.N3(from GTP_LUT5:Z)              : 3
  u_dbg.u_uart.N374(from GTP_LUT5:Z)               : 3
  u_soc.u_spi.u_rx_fifo.N69(from GTP_LUT5:Z)       : 3
  u_soc.u_spi.u_tx_fifo.N69(from GTP_LUT5:Z)       : 3
  ~u_soc.u_dist.read_pending_q(from GTP_INV:Z)     : 3
  ~u_soc.u_dist.write_pending_q(from GTP_INV:Z)    : 3
  riscv_tcm_top.u_tcm.u_conv.u_requests.N10(from GTP_LUT5M:Z)  : 4
  u_dbg.N713(from GTP_LUT5:Z)                      : 4
  u_dbg._N51(from GTP_LUT5M:Z)                     : 4
  u_dbg._N59(from GTP_LUT2:Z)                      : 4
  u_dbg.u_fifo_tx.N57(from GTP_LUT5:Z)             : 4
  u_dbg.u_uart.N137(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N199(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N493(from GTP_LUT3:Z)               : 4
  ~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff(from GTP_INV:Z)  : 4
  _N15326(from GTP_LUT2:Z)                         : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N746(from GTP_LUT5:Z)   : 5
  riscv_tcm_top.u_dmux.N72(from GTP_LUT5M:Z)       : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N771(from GTP_LUT5:Z)   : 6
  u_soc.u_spi.N703(from GTP_LUT2:Z)                : 6
  u_dbg.N1208(from GTP_LUT5M:Z)                    : 7
  u_dbg._N37(from GTP_LUT5:Z)                      : 7
  u_dbg.u_fifo_rx.N57(from GTP_LUT5:Z)             : 7
  u_soc.u_intc.N308(from GTP_LUT3:Z)               : 7
  u_soc.u_spi.N744(from GTP_LUT2:Z)                : 7
  u_dbg.N1100(from GTP_LUT5:Z)                     : 8
  u_dbg.N1376(from GTP_LUT5M:Z)                    : 8
  u_dbg.N657(from GTP_LUT5:Z)                      : 8
  u_dbg.N743(from GTP_LUT5:Z)                      : 8
  u_dbg.N871(from GTP_LUT5:Z)                      : 8
  u_dbg.N997(from GTP_LUT5:Z)                      : 8
  u_dbg.u_uart.N375(from GTP_LUT2:Z)               : 8
  u_soc.u_intc.N84(from GTP_LUT2:Z)                : 8
  u_soc.u_spi.N123(from GTP_LUT5:Z)                : 8
  u_soc.u_spi.N47(from GTP_LUT5:Z)                 : 8
  u_soc.u_uart.N477(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N517(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N530(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N66(from GTP_LUT2:Z)                : 8
  riscv_tcm_top.u_axi.u_resp.N62(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_axi.u_resp.N65(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_tcm.N34(from GTP_LUT4:Z)         : 11
  u_soc.u_spi.N168(from GTP_LUT2:Z)                : 11
  u_dbg.N1951(from GTP_LUT5:Z)                     : 12
  riscv_tcm_top.u_tcm.u_conv.N232(from GTP_LUT4:Z)       : 22
  riscv_tcm_top.u_core.u_fetch.N6(from GTP_LUT5:Z)       : 30
  riscv_tcm_top.u_core.u_fetch.N78(from GTP_LUT2:Z)      : 31
  riscv_tcm_top.u_core.u_fetch.N85(from GTP_LUT4:Z)      : 31
  riscv_tcm_top.u_core.u_csr.N331(from GTP_LUT4:Z)       : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N517(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N705(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N710(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N728(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N758(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N764(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_div.div_complete_w(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N292(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N304(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N309(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N312(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N315(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N318(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N321(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N324(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N327(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N330(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N333(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N336(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N339(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N342(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N345(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N348(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N351(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N354(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N357(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N360(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N363(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N366(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N369(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N372(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N375(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N378(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N381(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N384(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N387(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N390(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N393(from GTP_LUT5:Z)       : 32
  u_dbg.gpio_wr_q(from GTP_DFF_R:Q)                : 32
  u_soc.u_dist.N104(from GTP_LUT4:Z)               : 32
  u_soc.u_gpio.N117(from GTP_LUT2:Z)               : 32
  u_soc.u_gpio.N16(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N211(from GTP_LUT3:Z)               : 32
  u_soc.u_gpio.N47(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N73(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N84(from GTP_LUT4:Z)                : 32
  u_soc.u_timer.N259(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N264(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N31(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N62(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N99(from GTP_LUT2:Z)               : 32
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 32
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_div.N182(from GTP_LUT4:Z)       : 64
  riscv_tcm_top.u_axi.u_req.N62(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_axi.u_req.N65(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_core.mul_opcode_valid_w(from GTP_LUT2:Z)     : 69
  riscv_tcm_top.u_core.u_lsu.N521(from GTP_LUT5M:Z)      : 78
  riscv_tcm_top.u_core.u_div.N185(from GTP_LUT3:Z)       : 95
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 99
  riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369(from GTP_LUT5:Z)     : 310

Number of DFF:CLK Signals : 1
  clk_i_1(from GTP_PLL_E1:CLKOUT0)                 : 3765

Number of DFF:CP Signals : 2
  rst_i_r(from GTP_LUT1:Z)                         : 90
  rst_cpu_w(from GTP_LUT1:Z)                       : 1413

Number of DFF:RS Signals : 15
  u_dbg.N1762(from GTP_LUT5:Z)                     : 4
  u_dbg.N709(from GTP_LUT5:Z)                      : 4
  u_soc.u_uart.N502(from GTP_LUT5:Z)               : 4
  _N15329(from GTP_LUT2:Z)                         : 6
  _N15332(from GTP_LUT5:Z)                         : 7
  u_dbg.N681(from GTP_LUT4:Z)                      : 7
  u_soc.u_intc._N26(from GTP_LUT4:Z)               : 7
  u_soc.u_spi.u_rx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_spi.u_tx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_uart.N486(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N522(from GTP_LUT5:Z)               : 8
  u_dbg.N1567(from GTP_LUT2:Z)                     : 15
  u_soc.u_spi._N8(from GTP_LUT5:Z)                 : 32
  rst_i_r(from GTP_LUT1:Z)                         : 960
  rst_cpu_w(from GTP_LUT1:Z)                       : 992

Design 'soc_tcm' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to soc_tcm_syn.vm
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/rd_ptr_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/wr_ptr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/tlb_flush_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared                 0           1  {osc_in}
 osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)   3636           0  {u_clk_1/u_pll_e1/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                             30.000 MHz      55.209 MHz         33.333         18.113         15.220
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    15.220       0.000              0           8072
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     0.285       0.000              0           8072
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          14.766       0.000              0           3636
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[31]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15618
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=13)       0.632      10.833         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15655
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/I4 (GTP_LUT5)
                                   td                    0.174      11.007 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.377         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/I4 (GTP_LUT5)
                                   td                    0.174      11.551 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.921         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18279
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/I4 (GTP_LUT5)
                                   td                    0.174      12.095 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18281
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/I4 (GTP_LUT5)
                                   td                    0.174      12.639 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.080         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15758
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/I0 (GTP_LUT4)
                                   td                    0.239      13.319 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      13.801         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/I4 (GTP_LUT5)
                                   td                    0.174      13.975 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.735         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.909 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      15.391         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.723 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.723         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.725 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.725         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.876 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.876         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.954 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      16.324         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.555 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      17.123         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      17.297 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      18.177         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.351 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.099         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.327 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.327         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.543 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.323         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.497 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.979         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.153 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.913         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[31]/I1 (GTP_LUT5M)
                                   td                    0.282      22.195 r       riscv_tcm_top/u_core/u_lsu/N235[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.565         riscv_tcm_top/u_core/u_lsu/N235 [31]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[31]/ID (GTP_LUT5M)
                                   td                    0.235      22.800 f       riscv_tcm_top/u_core/u_lsu/N527[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.800         riscv_tcm_top/u_core/u_lsu/N527 [31]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[31]/D (GTP_DFF_CE)

 Data arrival time                                                  22.800         Logic Levels: 26 
                                                                                   Logic: 6.852ns(38.181%), Route: 11.094ns(61.819%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 osc_in                                                  0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.000      33.333         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      34.544 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      35.414         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.935 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      38.187         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[31]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      38.187                          
 clock uncertainty                                      -0.150      38.037                          

 Setup time                                             -0.017      38.020                          

 Data required time                                                 38.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.020                          
 Data arrival time                                                 -22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.220                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[29]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15618
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=13)       0.632      10.833         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15655
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/I4 (GTP_LUT5)
                                   td                    0.174      11.007 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.377         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/I4 (GTP_LUT5)
                                   td                    0.174      11.551 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.921         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18279
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/I4 (GTP_LUT5)
                                   td                    0.174      12.095 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18281
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/I4 (GTP_LUT5)
                                   td                    0.174      12.639 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.080         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15758
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/I0 (GTP_LUT4)
                                   td                    0.239      13.319 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      13.801         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/I4 (GTP_LUT5)
                                   td                    0.174      13.975 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.735         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.909 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      15.391         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.723 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.723         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.725 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.725         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.876 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.876         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.954 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      16.324         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.555 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      17.123         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      17.297 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      18.177         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.351 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.099         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.327 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.327         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.543 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.323         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.497 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.979         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.153 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.913         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[29]/I1 (GTP_LUT5M)
                                   td                    0.282      22.195 r       riscv_tcm_top/u_core/u_lsu/N235[29]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.565         riscv_tcm_top/u_core/u_lsu/N235 [29]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[29]/ID (GTP_LUT5M)
                                   td                    0.235      22.800 f       riscv_tcm_top/u_core/u_lsu/N527[29]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.800         riscv_tcm_top/u_core/u_lsu/N527 [29]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[29]/D (GTP_DFF_CE)

 Data arrival time                                                  22.800         Logic Levels: 26 
                                                                                   Logic: 6.852ns(38.181%), Route: 11.094ns(61.819%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 osc_in                                                  0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.000      33.333         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      34.544 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      35.414         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.935 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      38.187         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[29]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      38.187                          
 clock uncertainty                                      -0.150      38.037                          

 Setup time                                             -0.017      38.020                          

 Data required time                                                 38.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.020                          
 Data arrival time                                                 -22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.220                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15618
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=13)       0.632      10.833         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15655
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/I4 (GTP_LUT5)
                                   td                    0.174      11.007 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021_0/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.377         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1021
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/I4 (GTP_LUT5)
                                   td                    0.174      11.551 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      11.921         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18279
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/I4 (GTP_LUT5)
                                   td                    0.174      12.095 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18281
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/I4 (GTP_LUT5)
                                   td                    0.174      12.639 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N704_13/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.080         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15758
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/I0 (GTP_LUT4)
                                   td                    0.239      13.319 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      13.801         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/I4 (GTP_LUT5)
                                   td                    0.174      13.975 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.735         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.909 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      15.391         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.723 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.723         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.725 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.725         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.876 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.876         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.954 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      16.324         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.555 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      17.123         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      17.297 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      18.177         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      18.351 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      19.099         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      19.327 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.327         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.543 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      20.323         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.497 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.979         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      21.153 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.913         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[28]/I1 (GTP_LUT5M)
                                   td                    0.282      22.195 r       riscv_tcm_top/u_core/u_lsu/N235[28]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.565         riscv_tcm_top/u_core/u_lsu/N235 [28]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[28]/ID (GTP_LUT5M)
                                   td                    0.235      22.800 f       riscv_tcm_top/u_core/u_lsu/N527[28]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.800         riscv_tcm_top/u_core/u_lsu/N527 [28]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/D (GTP_DFF_CE)

 Data arrival time                                                  22.800         Logic Levels: 26 
                                                                                   Logic: 6.852ns(38.181%), Route: 11.094ns(61.819%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 osc_in                                                  0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.000      33.333         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      34.544 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      35.414         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.935 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      38.187         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      38.187                          
 clock uncertainty                                      -0.150      38.037                          

 Setup time                                             -0.017      38.020                          

 Data required time                                                 38.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.020                          
 Data arrival time                                                 -22.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[6]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_6/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[6]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[6]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [6]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_6/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_6/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[4]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_4/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[4]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[4]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [4]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_4/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_4/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[7]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_7/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[7]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[7]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [7]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_7/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_7/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_soc/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=2)        0.941       6.112         nt_led_3_o       
                                                                                   led_3_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.521 f       led_3_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.521         led_3_o          
 led_3_o                                                                   f       led_3_o (port)   

 Data arrival time                                                   8.521         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_soc/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=2)        0.941       6.112         nt_led_3_o       
                                                                                   uart_tx_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.521 f       uart_tx_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.521         uart_tx_o        
 uart_tx_o                                                                 f       uart_tx_o (port) 

 Data arrival time                                                   8.521         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_dbg/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_dbg/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=1)        0.870       6.041         nt_dbg_rxd_o     
                                                                                   dbg_rxd_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.450 f       dbg_rxd_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.450         dbg_rxd_o        
 dbg_rxd_o                                                                 f       dbg_rxd_o (port) 

 Data arrival time                                                   8.450         Logic Levels: 1  
                                                                                   Logic: 2.726ns(75.806%), Route: 0.870ns(24.194%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_i                                               0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.000       0.000         uart_rx_i        
                                                                                   uart_rx_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_i     
                                                                           r       u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : led_0_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_i                                                   0.000       0.000 r       rst_i (port)     
                                   net (fanout=1)        0.000       0.000         rst_i            
                                                                                   rst_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_i         
                                                                                   led_0_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_0_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_0_o          
 led_0_o                                                                   r       led_0_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : led_1_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_cpu_i                                               0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_cpu_i        
                                                                                   rst_cpu_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_cpu_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_cpu_i     
                                                                                   led_1_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_1_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_1_o          
 led_1_o                                                                   r       led_1_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 53.000 sec
Action synthesize: CPU time elapsed is 45.016 sec
Current time: Thu Nov 10 13:28:31 2022
Action synthesize: Peak memory pool usage is 387,063,808 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Nov 10 13:28:32 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'soc_tcm'
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/rd_ptr_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/wr_ptr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/tlb_flush_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Timing-4003: Pin 'u_clk_3/u_pll_e1:CLKOUT0' is not found.
W: Timing-4003: Pin 'u_clk_2/u_pll_e1:CLKOUT0' is not found.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_i_1 in design, driver pin CLKOUT0(instance u_clk_1/u_pll_e1) -> load pin CLK(instance riscv_tcm_top/u_axi/awvalid_inhibit_q).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.234375 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 3506     | 26304         | 14                  
| LUT                   | 5937     | 17536         | 34                  
| Distributed RAM       | 66       | 4440          | 2                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 32       | 48            | 67                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 10       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'soc_tcm' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf has been covered.
Action dev_map: Real time elapsed is 8.000 sec
Action dev_map: CPU time elapsed is 6.391 sec
Current time: Thu Nov 10 13:28:39 2022
Action dev_map: Peak memory pool usage is 238,931,968 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Nov 10 13:28:39 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 9)] Object 'dbg_txd_i' is dangling, which has no connection. it will be ignored.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 13)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance u_clk_1/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 15.91 sec.
Run super clustering :
	Initial slack -651.
	9 iterations finished.
	Final slack 9898.
Super clustering done.
Design Utilization : 34%.
Global placement takes 14.36 sec.
Wirelength after global placement is 86599.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dbg_rxd_o_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst led_0_o_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst led_1_o_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst led_2_o_obuf/opit_1 on IOL_151_102.
Placed fixed group with base inst led_3_o_obuf/opit_1 on IOL_151_101.
Placed fixed group with base inst osc_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst rst_cpu_i_ibuf/opit_1 on IOL_151_161.
Placed fixed group with base inst rst_i_ibuf/opit_1 on IOL_151_46.
Placed fixed instance u_clk_1/u_pll_e1/goppll on PLL_82_319.
Placed fixed group with base inst uart_rx_i_ibuf/opit_1 on IOL_151_333.
Placed fixed group with base inst uart_tx_o_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 99074.
Macro cell placement takes 0.16 sec.
Run super clustering :
	Initial slack -651.
	9 iterations finished.
	Final slack 9898.
Super clustering done.
Design Utilization : 34%.
Wirelength after post global placement is 88275.
Post global placement takes 12.88 sec.
Wirelength after legalization is 93902.
Legalization takes 1.73 sec.
Worst slack before Replication Place is 13239.
Wirelength after replication placement is 93902.
Legalized cost 13239.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 93920.
Timing-driven detailed placement takes 10.20 sec.
Placement done.
Total placement takes 56.55 sec.
Finished placement. (CPU time elapsed 0h:00m:58s)

Routing started.
Building routing graph takes 1.67 sec.
Worst slack is 14389.
Processing design graph takes 0.94 sec.
Total memory for routing:
	51.925335 M.
Total nets for routing : 9700.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 107 nets, it takes 0.03 sec.
Unrouted nets 109 at the end of iteration 0.
Unrouted nets 40 at the end of iteration 1.
Unrouted nets 17 at the end of iteration 2.
Unrouted nets 8 at the end of iteration 3.
Unrouted nets 6 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 4 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 0 at the end of iteration 8.
Global Routing step 2 processed 275 nets, it takes 0.56 sec.
Unrouted nets 219 at the end of iteration 0.
Unrouted nets 148 at the end of iteration 1.
Unrouted nets 116 at the end of iteration 2.
Unrouted nets 81 at the end of iteration 3.
Unrouted nets 50 at the end of iteration 4.
Unrouted nets 36 at the end of iteration 5.
Unrouted nets 25 at the end of iteration 6.
Unrouted nets 33 at the end of iteration 7.
Unrouted nets 37 at the end of iteration 8.
Unrouted nets 24 at the end of iteration 9.
Unrouted nets 23 at the end of iteration 10.
Unrouted nets 22 at the end of iteration 11.
Unrouted nets 9 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 0 at the end of iteration 14.
Global Routing step 3 processed 332 nets, it takes 7.73 sec.
Global routing takes 8.34 sec.
Total 12177 subnets.
    forward max bucket size 274 , backward 302.
        Unrouted nets 8812 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.843750 sec.
    forward max bucket size 643 , backward 555.
        Unrouted nets 7062 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.687500 sec.
    forward max bucket size 825 , backward 619.
        Unrouted nets 5785 at the end of iteration 2.
    route iteration 2, CPU time elapsed 2.953125 sec.
    forward max bucket size 668 , backward 677.
        Unrouted nets 4832 at the end of iteration 3.
    route iteration 3, CPU time elapsed 3.406250 sec.
    forward max bucket size 946 , backward 747.
        Unrouted nets 4145 at the end of iteration 4.
    route iteration 4, CPU time elapsed 3.484375 sec.
    forward max bucket size 1695 , backward 946.
        Unrouted nets 3471 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.625000 sec.
    forward max bucket size 838 , backward 1019.
        Unrouted nets 3853 at the end of iteration 6.
    route iteration 6, CPU time elapsed 3.000000 sec.
    forward max bucket size 898 , backward 661.
        Unrouted nets 3701 at the end of iteration 7.
    route iteration 7, CPU time elapsed 2.781250 sec.
    forward max bucket size 1279 , backward 964.
        Unrouted nets 3338 at the end of iteration 8.
    route iteration 8, CPU time elapsed 2.390625 sec.
    forward max bucket size 843 , backward 906.
        Unrouted nets 2910 at the end of iteration 9.
    route iteration 9, CPU time elapsed 2.031250 sec.
    forward max bucket size 1032 , backward 551.
        Unrouted nets 2445 at the end of iteration 10.
    route iteration 10, CPU time elapsed 1.890625 sec.
    forward max bucket size 942 , backward 601.
        Unrouted nets 2118 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.593750 sec.
    forward max bucket size 827 , backward 739.
        Unrouted nets 1800 at the end of iteration 12.
    route iteration 12, CPU time elapsed 1.359375 sec.
    forward max bucket size 560 , backward 539.
        Unrouted nets 1598 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.218750 sec.
    forward max bucket size 1266 , backward 878.
        Unrouted nets 1411 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.015625 sec.
    forward max bucket size 754 , backward 471.
        Unrouted nets 1203 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.906250 sec.
    forward max bucket size 1490 , backward 1196.
        Unrouted nets 1030 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.734375 sec.
    forward max bucket size 761 , backward 623.
        Unrouted nets 821 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.656250 sec.
    forward max bucket size 727 , backward 446.
        Unrouted nets 700 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.531250 sec.
    forward max bucket size 788 , backward 489.
        Unrouted nets 633 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.437500 sec.
    forward max bucket size 705 , backward 489.
        Unrouted nets 542 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.375000 sec.
    forward max bucket size 406 , backward 435.
        Unrouted nets 413 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.343750 sec.
    forward max bucket size 678 , backward 312.
        Unrouted nets 400 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.312500 sec.
    forward max bucket size 786 , backward 801.
        Unrouted nets 367 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.296875 sec.
    forward max bucket size 978 , backward 364.
        Unrouted nets 339 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.265625 sec.
    forward max bucket size 861 , backward 332.
        Unrouted nets 297 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.281250 sec.
    forward max bucket size 815 , backward 507.
        Unrouted nets 260 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.250000 sec.
    forward max bucket size 662 , backward 282.
        Unrouted nets 184 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.218750 sec.
    forward max bucket size 570 , backward 253.
        Unrouted nets 167 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.171875 sec.
    forward max bucket size 409 , backward 615.
        Unrouted nets 122 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.171875 sec.
    forward max bucket size 801 , backward 417.
        Unrouted nets 91 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.125000 sec.
    forward max bucket size 314 , backward 219.
        Unrouted nets 58 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.125000 sec.
    forward max bucket size 57 , backward 87.
        Unrouted nets 66 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.078125 sec.
    forward max bucket size 245 , backward 161.
        Unrouted nets 63 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.109375 sec.
    forward max bucket size 552 , backward 158.
        Unrouted nets 65 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.125000 sec.
    forward max bucket size 452 , backward 255.
        Unrouted nets 68 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.125000 sec.
    forward max bucket size 575 , backward 85.
        Unrouted nets 57 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.093750 sec.
    forward max bucket size 819 , backward 248.
        Unrouted nets 47 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.093750 sec.
    forward max bucket size 576 , backward 407.
        Unrouted nets 43 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.078125 sec.
    forward max bucket size 439 , backward 522.
        Unrouted nets 54 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.125000 sec.
    forward max bucket size 526 , backward 622.
        Unrouted nets 60 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.093750 sec.
    forward max bucket size 529 , backward 622.
        Unrouted nets 57 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.109375 sec.
    forward max bucket size 524 , backward 498.
        Unrouted nets 47 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.093750 sec.
    forward max bucket size 686 , backward 458.
        Unrouted nets 49 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.093750 sec.
    forward max bucket size 442 , backward 489.
        Unrouted nets 34 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.078125 sec.
    forward max bucket size 800 , backward 763.
        Unrouted nets 24 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.078125 sec.
    forward max bucket size 564 , backward 826.
        Unrouted nets 22 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.062500 sec.
    forward max bucket size 137 , backward 90.
        Unrouted nets 19 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.093750 sec.
    forward max bucket size 159 , backward 304.
        Unrouted nets 17 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.078125 sec.
    forward max bucket size 79 , backward 71.
        Unrouted nets 17 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.062500 sec.
    forward max bucket size 123 , backward 551.
        Unrouted nets 8 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.062500 sec.
    forward max bucket size 148 , backward 474.
        Unrouted nets 4 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.046875 sec.
    forward max bucket size 112 , backward 534.
        Unrouted nets 0 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.046875 sec.
Detailed routing takes 46.36 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_90_145.
I: Route-6001: Insert route through in CLMA_98_157.
I: Route-6001: Insert route through in CLMA_78_124.
I: Route-6001: Insert route through in CLMA_90_156.
I: Route-6001: Insert route through in CLMA_90_197.
I: Route-6001: Insert route through in CLMA_102_144.
I: Route-6001: Insert route through in CLMA_98_144.
I: Route-6001: Insert route through in CLMA_70_168.
I: Route-6001: Insert route through in CLMA_70_164.
I: Route-6001: Insert route through in CLMA_70_268.
I: Route-6001: Insert route through in CLMA_78_204.
I: Route-6001: Insert route through in CLMA_78_272.
I: Route-6001: Insert route through in CLMA_106_176.
I: Route-6001: Insert route through in CLMA_86_120.
I: Route-6001: Insert route through in CLMS_78_157.
I: Route-6001: Insert route through in CLMA_98_165.
I: Route-6001: Insert route through in CLMA_90_161.
I: Route-6001: Insert route through in CLMA_98_141.
I: Route-6001: Insert route through in CLMA_90_188.
I: Route-6001: Insert route through in CLMA_90_237.
I: Route-6001: Insert route through in CLMS_66_225.
I: Route-6001: Insert route through in CLMA_90_149.
I: Route-6001: Insert route through in CLMS_86_209.
I: Route-6001: Insert route through in CLMA_98_124.
I: Route-6001: Insert route through in CLMA_130_192.
I: Route-6001: Insert route through in CLMS_94_289.
I: Route-6001: Insert route through in CLMA_106_257.
I: Route-6001: Insert route through in CLMA_82_228.
I: Route-6001: Insert route through in CLMA_90_149.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_7_187.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_61.
    Annotate routing result again.
Finish routing takes 2.34 sec.
Used srb routing arc is 120035.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 61.34 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 1906     | 3274          | 58                  
|   FF                     | 2571     | 19644         | 13                  
|   LUT                    | 4481     | 13096         | 34                  
|   LUT-FF pairs           | 1259     | 13096         | 10                  
| Use of CLMS              | 661      | 1110          | 60                  
|   FF                     | 935      | 6660          | 14                  
|   LUT                    | 1585     | 4440          | 36                  
|   LUT-FF pairs           | 411      | 4440          | 9                   
|   Distributed RAM        | 66       | 4440          | 1                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 32       | 48            | 67                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 10       | 240           | 4                   
|   IOBD                   | 5        | 120           | 4                   
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 4        | 114           | 4                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 10       | 240           | 4                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 4        | 24            | 17                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:01m:59s)
Design 'soc_tcm' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 129.000 sec
Action pnr: CPU time elapsed is 123.953 sec
Current time: Thu Nov 10 13:30:47 2022
Action pnr: Peak memory pool usage is 692,940,800 bytes
Finished placement and routing. (CPU time elapsed 0h:02m:00s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Nov 10 13:30:48 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Nov 10 13:31:05 2022
| Design       : soc_tcm
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared                 0           1  {osc_in}
 osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)   3551           0  {u_clk_1/u_pll_e1/goppll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                             30.000 MHz      44.193 MHz         33.333         22.628         10.705
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    10.705       0.000              0          13299
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    -0.132      -0.524             13          13299
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          14.738       0.000              0           3551
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    14.629       0.000              0          13299
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    -0.007      -0.007              1          13299
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          15.720       0.000              0           3551
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[17]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.124
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.855       4.877         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_0/QB0[14]                  tco                   2.006       6.883 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[14]
                                   net (fanout=1)        2.315       9.198         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [428]
 CLMA_106_124/Y1                   td                    0.358       9.556 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[29]_muxf7/F
                                   net (fanout=2)        0.264       9.820         riscv_tcm_top/ifetch_inst_w [29]
 CLMA_106_125/Y0                   td                    0.164       9.984 r       riscv_tcm_top/u_core/u_fetch/N72[29]/gateop_perm/Z
                                   net (fanout=2)        2.470      12.454         riscv_tcm_top/u_core/fetch_dec_instr_w [29]
 CLMA_66_180/Y0                    td                    0.387      12.841 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N845_1/gateop_perm/Z
                                   net (fanout=3)        0.264      13.105         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15694
 CLMA_66_180/Y1                    td                    0.169      13.274 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N904_1/gateop_perm/Z
                                   net (fanout=5)        1.500      14.774         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15716
 CLMS_66_229/Y0                    td                    0.383      15.157 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N875_0/gateop_perm/Z
                                   net (fanout=1)        1.083      16.240         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N875
 CLMA_70_200/Y2                    td                    0.216      16.456 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_35/gateop_perm/Z
                                   net (fanout=1)        0.262      16.718         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18176
 CLMA_70_200/Y0                    td                    0.383      17.101 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/gateop_perm/Z
                                   net (fanout=3)        0.298      17.399         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
 CLMA_70_204/Y0                    td                    0.164      17.563 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.738      18.301         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_86_204/Y2                    td                    0.165      18.466 r       riscv_tcm_top/u_core/u_issue/N437_1/gateop_perm/Z
                                   net (fanout=3)        1.311      19.777         riscv_tcm_top/u_core/u_issue/N437
 CLMS_86_201/L7OUT                 td                    0.336      20.113 r       riscv_tcm_top/u_core/u_issue/N66_15_muxf7/Fother
                                   net (fanout=1)        0.000      20.113         L7OUT1           
 CLMA_86_200/Y3                    td                    0.160      20.273 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.658      20.931         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.164      21.095 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.262      21.357         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.214      21.571 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.270      21.841         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.165      22.006 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.944      22.950         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.382      23.332 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      23.332         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.198      23.530 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.429      23.959         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.164      24.123 r       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.447      24.570         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.164      24.734 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.243      25.977         riscv_tcm_top/u_core/u_lsu/N185
 CLMA_90_212/Y0                    td                    0.164      26.141 r       riscv_tcm_top/u_core/u_lsu/N235[17]/gateop_perm/Z
                                   net (fanout=1)        0.732      26.873         riscv_tcm_top/u_core/u_lsu/N235 [17]
 CLMA_90_213/CD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[17]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  26.873         Logic Levels: 18 
                                                                                   Logic: 6.506ns(29.578%), Route: 15.490ns(70.422%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.935      34.361 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.361         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      34.417 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      34.719         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442      35.161 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      35.904         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.904 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.553      37.457         ntclkbufg_0      
 CLMA_90_213/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[17]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451      37.908                          
 clock uncertainty                                      -0.150      37.758                          

 Setup time                                             -0.180      37.578                          

 Data required time                                                 37.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.578                          
 Data arrival time                                                 -26.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.705                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.119
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.855       4.877         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_0/QB0[14]                  tco                   2.006       6.883 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[14]
                                   net (fanout=1)        2.315       9.198         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [428]
 CLMA_106_124/Y1                   td                    0.358       9.556 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[29]_muxf7/F
                                   net (fanout=2)        0.264       9.820         riscv_tcm_top/ifetch_inst_w [29]
 CLMA_106_125/Y0                   td                    0.164       9.984 r       riscv_tcm_top/u_core/u_fetch/N72[29]/gateop_perm/Z
                                   net (fanout=2)        2.470      12.454         riscv_tcm_top/u_core/fetch_dec_instr_w [29]
 CLMA_66_180/Y0                    td                    0.387      12.841 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N845_1/gateop_perm/Z
                                   net (fanout=3)        0.264      13.105         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15694
 CLMA_66_180/Y1                    td                    0.169      13.274 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N904_1/gateop_perm/Z
                                   net (fanout=5)        1.500      14.774         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15716
 CLMS_66_229/Y0                    td                    0.383      15.157 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N875_0/gateop_perm/Z
                                   net (fanout=1)        1.083      16.240         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N875
 CLMA_70_200/Y2                    td                    0.216      16.456 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_35/gateop_perm/Z
                                   net (fanout=1)        0.262      16.718         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18176
 CLMA_70_200/Y0                    td                    0.383      17.101 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/gateop_perm/Z
                                   net (fanout=3)        0.298      17.399         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
 CLMA_70_204/Y0                    td                    0.164      17.563 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.738      18.301         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_86_204/Y2                    td                    0.165      18.466 r       riscv_tcm_top/u_core/u_issue/N437_1/gateop_perm/Z
                                   net (fanout=3)        1.311      19.777         riscv_tcm_top/u_core/u_issue/N437
 CLMS_86_201/L7OUT                 td                    0.336      20.113 r       riscv_tcm_top/u_core/u_issue/N66_15_muxf7/Fother
                                   net (fanout=1)        0.000      20.113         L7OUT1           
 CLMA_86_200/Y3                    td                    0.160      20.273 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.658      20.931         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.164      21.095 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.262      21.357         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.214      21.571 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.270      21.841         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.165      22.006 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.944      22.950         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.382      23.332 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      23.332         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.198      23.530 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.429      23.959         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.164      24.123 r       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.447      24.570         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.164      24.734 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.246      25.980         riscv_tcm_top/u_core/u_lsu/N185
 CLMS_86_213/Y0                    td                    0.282      26.262 r       riscv_tcm_top/u_core/u_lsu/N235[27]/gateop/F
                                   net (fanout=1)        0.447      26.709         riscv_tcm_top/u_core/u_lsu/N235 [27]
 CLMA_90_208/AD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  26.709         Logic Levels: 18 
                                                                                   Logic: 6.624ns(30.341%), Route: 15.208ns(69.659%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.935      34.361 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.361         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      34.417 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      34.719         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442      35.161 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      35.904         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.904 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.548      37.452         ntclkbufg_0      
 CLMA_90_208/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451      37.903                          
 clock uncertainty                                      -0.150      37.753                          

 Setup time                                             -0.177      37.576                          

 Data required time                                                 37.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.576                          
 Data arrival time                                                 -26.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.867                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.134
  Launch Clock Delay      :  4.877
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.855       4.877         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_0/QB0[14]                  tco                   2.006       6.883 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[14]
                                   net (fanout=1)        2.315       9.198         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [428]
 CLMA_106_124/Y1                   td                    0.358       9.556 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[29]_muxf7/F
                                   net (fanout=2)        0.264       9.820         riscv_tcm_top/ifetch_inst_w [29]
 CLMA_106_125/Y0                   td                    0.164       9.984 r       riscv_tcm_top/u_core/u_fetch/N72[29]/gateop_perm/Z
                                   net (fanout=2)        2.470      12.454         riscv_tcm_top/u_core/fetch_dec_instr_w [29]
 CLMA_66_180/Y0                    td                    0.387      12.841 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N845_1/gateop_perm/Z
                                   net (fanout=3)        0.264      13.105         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15694
 CLMA_66_180/Y1                    td                    0.169      13.274 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N904_1/gateop_perm/Z
                                   net (fanout=5)        1.500      14.774         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15716
 CLMS_66_229/Y0                    td                    0.383      15.157 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N875_0/gateop_perm/Z
                                   net (fanout=1)        1.083      16.240         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N875
 CLMA_70_200/Y2                    td                    0.216      16.456 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_35/gateop_perm/Z
                                   net (fanout=1)        0.262      16.718         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18176
 CLMA_70_200/Y0                    td                    0.383      17.101 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N301_15/gateop_perm/Z
                                   net (fanout=3)        0.298      17.399         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N16637
 CLMA_70_204/Y0                    td                    0.164      17.563 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.738      18.301         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_86_204/Y2                    td                    0.165      18.466 r       riscv_tcm_top/u_core/u_issue/N437_1/gateop_perm/Z
                                   net (fanout=3)        1.311      19.777         riscv_tcm_top/u_core/u_issue/N437
 CLMS_86_201/L7OUT                 td                    0.336      20.113 r       riscv_tcm_top/u_core/u_issue/N66_15_muxf7/Fother
                                   net (fanout=1)        0.000      20.113         L7OUT1           
 CLMA_86_200/Y3                    td                    0.160      20.273 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.658      20.931         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.164      21.095 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.262      21.357         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.214      21.571 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.270      21.841         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.165      22.006 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.944      22.950         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.382      23.332 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      23.332         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.198      23.530 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.429      23.959         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.164      24.123 r       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.447      24.570         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.164      24.734 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.258      25.992         riscv_tcm_top/u_core/u_lsu/N185
 CLMA_90_217/Y0                    td                    0.164      26.156 r       riscv_tcm_top/u_core/u_lsu/N235[21]/gateop_perm/Z
                                   net (fanout=1)        0.447      26.603         riscv_tcm_top/u_core/u_lsu/N235 [21]
 CLMA_90_221/AD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  26.603         Logic Levels: 18 
                                                                                   Logic: 6.506ns(29.946%), Route: 15.220ns(70.054%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.935      34.361 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.361         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      34.417 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      34.719         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442      35.161 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      35.904         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.904 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.563      37.467         ntclkbufg_0      
 CLMA_90_221/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451      37.918                          
 clock uncertainty                                      -0.150      37.768                          

 Setup time                                             -0.177      37.591                          

 Data required time                                                 37.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.591                          
 Data arrival time                                                 -26.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/data_q[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_dbg/u_fifo_tx/ram_q_0/gateop/WD
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.874
  Launch Clock Delay      :  4.143
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.572       4.143         ntclkbufg_0      
 CLMA_42_244/CLK                                                           r       u_dbg/data_q[0]/opit_0_MUX4TO1Q/CLK

 CLMA_42_244/Q0                    tco                   0.223       4.366 f       u_dbg/data_q[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.327       4.693         axi_t_wdata_w[0] 
 CLMS_46_265/AD                                                            f       u_dbg/u_fifo_tx/ram_q_0/gateop/WD

 Data arrival time                                                   4.693         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.545%), Route: 0.327ns(59.455%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.852       4.874         ntclkbufg_0      
 CLMS_46_265/CLK                                                           r       u_dbg/u_fifo_tx/ram_q_0/gateop/WCLK
 clock pessimism                                        -0.451       4.423                          
 clock uncertainty                                       0.000       4.423                          

 Hold time                                               0.402       4.825                          

 Data required time                                                  4.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.825                          
 Data arrival time                                                  -4.693                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  4.104
  Clock Pessimism Removal :  -0.680

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.533       4.104         ntclkbufg_0      
 CLMA_98_305/CLK                                                           r       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK

 CLMA_98_305/Q0                    tco                   0.223       4.327 f       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.160       4.487         u_soc/u_spi/u_rx_fifo/wr_ptr_q [0]
 CLMS_102_305/M0                                                           f       u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WADM0

 Data arrival time                                                   4.487         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.811       4.833         ntclkbufg_0      
 CLMS_102_305/CLK                                                          r       u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WCLK
 clock pessimism                                        -0.680       4.153                          
 clock uncertainty                                       0.000       4.153                          

 Hold time                                               0.402       4.555                          

 Data required time                                                  4.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.555                          
 Data arrival time                                                  -4.487                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  4.104
  Clock Pessimism Removal :  -0.680

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.533       4.104         ntclkbufg_0      
 CLMA_98_305/CLK                                                           r       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK

 CLMA_98_305/Q0                    tco                   0.223       4.327 f       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.160       4.487         u_soc/u_spi/u_rx_fifo/wr_ptr_q [0]
 CLMS_102_305/M0                                                           f       u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WADM0

 Data arrival time                                                   4.487         Logic Levels: 0  
                                                                                   Logic: 0.223ns(58.225%), Route: 0.160ns(41.775%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.811       4.833         ntclkbufg_0      
 CLMS_102_305/CLK                                                          r       u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WCLK
 clock pessimism                                        -0.680       4.153                          
 clock uncertainty                                       0.000       4.153                          

 Hold time                                               0.402       4.555                          

 Data required time                                                  4.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.555                          
 Data arrival time                                                  -4.487                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.822       4.844         ntclkbufg_0      
 CLMA_142_300/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.258       5.102 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        2.384       7.486         nt_led_3_o       
 IOL_151_101/DO                    td                    0.122       7.608 f       led_3_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.608         led_3_o_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.788      10.396 f       led_3_o_obuf/opit_0/O
                                   net (fanout=1)        0.164      10.560         led_3_o          
 V11                                                                       f       led_3_o (port)   

 Data arrival time                                                  10.560         Logic Levels: 2  
                                                                                   Logic: 3.168ns(55.423%), Route: 2.548ns(44.577%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.861       4.883         ntclkbufg_0      
 CLMA_134_264/CLK                                                          r       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_134_264/Q0                   tco                   0.258       5.141 f       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.259       7.400         nt_dbg_rxd_o     
 IOL_151_86/DO                     td                    0.122       7.522 f       dbg_rxd_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.522         dbg_rxd_o_obuf/ntO
 IOBD_152_86/PAD                   td                    2.788      10.310 f       dbg_rxd_o_obuf/opit_0/O
                                   net (fanout=1)        0.085      10.395         dbg_rxd_o        
 P11                                                                       f       dbg_rxd_o (port) 

 Data arrival time                                                  10.395         Logic Levels: 2  
                                                                                   Logic: 3.168ns(57.475%), Route: 2.344ns(42.525%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.822       4.844         ntclkbufg_0      
 CLMA_142_300/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.258       5.102 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.947       6.049         nt_led_3_o       
 IOL_151_361/DO                    td                    0.122       6.171 f       uart_tx_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.171         uart_tx_o_obuf/ntO
 IOBS_152_361/PAD                  td                    2.788       8.959 f       uart_tx_o_obuf/opit_0/O
                                   net (fanout=1)        0.084       9.043         uart_tx_o        
 C10                                                                       f       uart_tx_o (port) 

 Data arrival time                                                   9.043         Logic Levels: 2  
                                                                                   Logic: 3.168ns(75.447%), Route: 1.031ns(24.553%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A12                                                     0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.087       0.087         uart_rx_i        
 IOBR_152_333/DIN                  td                    0.935       1.022 r       uart_rx_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.022         uart_rx_i_ibuf/ntD
 IOL_151_333/RX_DATA_DD            td                    0.094       1.116 r       uart_rx_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.689       1.805         nt_uart_rx_i     
 CLMA_138_293/M0                                                           r       u_soc/u_uart/rxd_ms_q/opit_0/D

 Data arrival time                                                   1.805         Logic Levels: 2  
                                                                                   Logic: 1.029ns(57.008%), Route: 0.776ns(42.992%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[7]/opit_0/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.689       1.773         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.137       1.910 r       N1/gateop_perm/Z 
                                   net (fanout=523)      0.163       2.073         rst_cpu_w        
 CLMA_130_136/RS                                                           r       riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[7]/opit_0/RS

 Data arrival time                                                   2.073         Logic Levels: 3  
                                                                                   Logic: 1.166ns(56.247%), Route: 0.907ns(43.753%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[6]/opit_0/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.689       1.773         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.137       1.910 r       N1/gateop_perm/Z 
                                   net (fanout=523)      0.163       2.073         rst_cpu_w        
 CLMA_130_136/RS                                                           r       riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[6]/opit_0/RS

 Data arrival time                                                   2.073         Logic Levels: 3  
                                                                                   Logic: 1.166ns(56.247%), Route: 0.907ns(43.753%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[17]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.398
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.509       3.923         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_0/QB0[14]                  tco                   1.861       5.784 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[14]
                                   net (fanout=1)        2.121       7.905         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [428]
 CLMA_106_124/Y1                   td                    0.287       8.192 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[29]_muxf7/F
                                   net (fanout=2)        0.245       8.437         riscv_tcm_top/ifetch_inst_w [29]
 CLMA_106_125/Y0                   td                    0.139       8.576 f       riscv_tcm_top/u_core/u_fetch/N72[29]/gateop_perm/Z
                                   net (fanout=2)        2.014      10.590         riscv_tcm_top/u_core/fetch_dec_instr_w [29]
 CLMA_66_180/Y0                    td                    0.310      10.900 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N845_1/gateop_perm/Z
                                   net (fanout=3)        0.996      11.896         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15694
 CLMA_78_228/Y0                    td                    0.308      12.204 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078_1_3/gateop_perm/Z
                                   net (fanout=1)        0.241      12.445         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N17934
 CLMA_78_228/Y1                    td                    0.143      12.588 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078_1_4/gateop_perm/Z
                                   net (fanout=1)        0.530      13.118         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078
 CLMA_70_201/Y2                    td                    0.132      13.250 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_13/gateop_perm/Z
                                   net (fanout=1)        0.357      13.607         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18050
 CLMA_70_205/Y1                    td                    0.135      13.742 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_14/gateop_perm/Z
                                   net (fanout=1)        0.357      14.099         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18051
 CLMS_66_205/Y0                    td                    0.131      14.230 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/gateop_perm/Z
                                   net (fanout=2)        0.235      14.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
 CLMA_70_204/Y0                    td                    0.171      14.636 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.731      15.367         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_86_192/Y0                    td                    0.131      15.498 r       riscv_tcm_top/u_core/u_issue/N399_1/gateop_perm/Z
                                   net (fanout=3)        0.821      16.319         riscv_tcm_top/u_core/u_issue/N399
 CLMA_86_200/Y3                    td                    0.470      16.789 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.534      17.323         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.131      17.454 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.241      17.695         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.171      17.866 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.251      18.117         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.132      18.249 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.718      18.967         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.307      19.274 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      19.274         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.158      19.432 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.370      19.802         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.139      19.941 f       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.322      20.263         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.131      20.394 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.039      21.433         riscv_tcm_top/u_core/u_lsu/N185
 CLMA_90_212/Y0                    td                    0.131      21.564 r       riscv_tcm_top/u_core/u_lsu/N235[17]/gateop_perm/Z
                                   net (fanout=1)        0.584      22.148         riscv_tcm_top/u_core/u_lsu/N235 [17]
 CLMA_90_213/CD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[17]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  22.148         Logic Levels: 18 
                                                                                   Logic: 5.518ns(30.277%), Route: 12.707ns(69.723%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.781      34.207 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.207         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      34.248 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      34.513         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339      34.852 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      35.439         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.292      36.731         ntclkbufg_0      
 CLMA_90_213/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[17]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.308      37.039                          
 clock uncertainty                                      -0.150      36.889                          

 Setup time                                             -0.112      36.777                          

 Data required time                                                 36.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.777                          
 Data arrival time                                                 -22.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.629                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.393
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.509       3.923         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_0/QB0[14]                  tco                   1.861       5.784 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[14]
                                   net (fanout=1)        2.121       7.905         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [428]
 CLMA_106_124/Y1                   td                    0.287       8.192 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[29]_muxf7/F
                                   net (fanout=2)        0.245       8.437         riscv_tcm_top/ifetch_inst_w [29]
 CLMA_106_125/Y0                   td                    0.139       8.576 f       riscv_tcm_top/u_core/u_fetch/N72[29]/gateop_perm/Z
                                   net (fanout=2)        2.014      10.590         riscv_tcm_top/u_core/fetch_dec_instr_w [29]
 CLMA_66_180/Y0                    td                    0.310      10.900 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N845_1/gateop_perm/Z
                                   net (fanout=3)        0.996      11.896         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15694
 CLMA_78_228/Y0                    td                    0.308      12.204 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078_1_3/gateop_perm/Z
                                   net (fanout=1)        0.241      12.445         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N17934
 CLMA_78_228/Y1                    td                    0.143      12.588 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078_1_4/gateop_perm/Z
                                   net (fanout=1)        0.530      13.118         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078
 CLMA_70_201/Y2                    td                    0.132      13.250 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_13/gateop_perm/Z
                                   net (fanout=1)        0.357      13.607         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18050
 CLMA_70_205/Y1                    td                    0.135      13.742 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_14/gateop_perm/Z
                                   net (fanout=1)        0.357      14.099         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18051
 CLMS_66_205/Y0                    td                    0.131      14.230 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/gateop_perm/Z
                                   net (fanout=2)        0.235      14.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
 CLMA_70_204/Y0                    td                    0.171      14.636 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.731      15.367         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_86_192/Y0                    td                    0.131      15.498 r       riscv_tcm_top/u_core/u_issue/N399_1/gateop_perm/Z
                                   net (fanout=3)        0.821      16.319         riscv_tcm_top/u_core/u_issue/N399
 CLMA_86_200/Y3                    td                    0.470      16.789 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.534      17.323         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.131      17.454 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.241      17.695         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.171      17.866 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.251      18.117         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.132      18.249 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.718      18.967         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.307      19.274 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      19.274         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.158      19.432 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.370      19.802         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.139      19.941 f       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.322      20.263         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.131      20.394 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.040      21.434         riscv_tcm_top/u_core/u_lsu/N185
 CLMS_86_213/Y0                    td                    0.226      21.660 r       riscv_tcm_top/u_core/u_lsu/N235[27]/gateop/F
                                   net (fanout=1)        0.347      22.007         riscv_tcm_top/u_core/u_lsu/N235 [27]
 CLMA_90_208/AD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  22.007         Logic Levels: 18 
                                                                                   Logic: 5.613ns(31.038%), Route: 12.471ns(68.962%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.781      34.207 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.207         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      34.248 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      34.513         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339      34.852 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      35.439         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.287      36.726         ntclkbufg_0      
 CLMA_90_208/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.308      37.034                          
 clock uncertainty                                      -0.150      36.884                          

 Setup time                                             -0.111      36.773                          

 Data required time                                                 36.773                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.773                          
 Data arrival time                                                 -22.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.766                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/I0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.923
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.509       3.923         ntclkbufg_0      
 DRM_62_0/CLKB[0]                                                          r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_62_0/QB0[14]                  tco                   1.861       5.784 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QB0[14]
                                   net (fanout=1)        2.121       7.905         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [428]
 CLMA_106_124/Y1                   td                    0.287       8.192 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[29]_muxf7/F
                                   net (fanout=2)        0.245       8.437         riscv_tcm_top/ifetch_inst_w [29]
 CLMA_106_125/Y0                   td                    0.139       8.576 f       riscv_tcm_top/u_core/u_fetch/N72[29]/gateop_perm/Z
                                   net (fanout=2)        2.014      10.590         riscv_tcm_top/u_core/fetch_dec_instr_w [29]
 CLMA_66_180/Y0                    td                    0.310      10.900 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N845_1/gateop_perm/Z
                                   net (fanout=3)        0.996      11.896         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15694
 CLMA_78_228/Y0                    td                    0.308      12.204 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078_1_3/gateop_perm/Z
                                   net (fanout=1)        0.241      12.445         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N17934
 CLMA_78_228/Y1                    td                    0.143      12.588 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078_1_4/gateop_perm/Z
                                   net (fanout=1)        0.530      13.118         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N1078
 CLMA_70_201/Y2                    td                    0.132      13.250 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_13/gateop_perm/Z
                                   net (fanout=1)        0.357      13.607         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18050
 CLMA_70_205/Y1                    td                    0.135      13.742 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_14/gateop_perm/Z
                                   net (fanout=1)        0.357      14.099         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18051
 CLMS_66_205/Y0                    td                    0.131      14.230 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/gateop_perm/Z
                                   net (fanout=2)        0.235      14.465         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
 CLMA_70_204/Y0                    td                    0.171      14.636 r       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_25/gateop_perm/Z
                                   net (fanout=35)       0.731      15.367         riscv_tcm_top/u_core/fetch_instr_csr_w
 CLMA_86_192/Y0                    td                    0.131      15.498 r       riscv_tcm_top/u_core/u_issue/N399_1/gateop_perm/Z
                                   net (fanout=3)        0.821      16.319         riscv_tcm_top/u_core/u_issue/N399
 CLMA_86_200/Y3                    td                    0.470      16.789 r       riscv_tcm_top/u_core/u_issue/N66_31_muxf8/F
                                   net (fanout=1)        0.534      17.323         riscv_tcm_top/u_core/u_issue/N66
 CLMS_78_197/Y0                    td                    0.131      17.454 r       riscv_tcm_top/u_core/u_issue/N69_3/gateop_perm/Z
                                   net (fanout=7)        0.241      17.695         riscv_tcm_top/u_core/u_issue/N69
 CLMA_78_196/Y0                    td                    0.171      17.866 r       riscv_tcm_top/u_core/u_issue/N83_2/gateop_perm/Z
                                   net (fanout=65)       0.251      18.117         riscv_tcm_top/u_core/lsu_opcode_valid_w
 CLMA_78_196/Y2                    td                    0.132      18.249 r       riscv_tcm_top/u_core/u_lsu/N160_6[0]/gateop_perm/Z
                                   net (fanout=1)        0.718      18.967         riscv_tcm_top/u_core/u_lsu/_N7832
                                                         0.307      19.274 r       riscv_tcm_top/u_core/u_lsu/N160_3_0/gateop_A2/Cout
                                                         0.000      19.274         riscv_tcm_top/u_core/u_lsu/_N343
 CLMA_50_204/Y2                    td                    0.158      19.432 r       riscv_tcm_top/u_core/u_lsu/N160_3_2/gateop_A2/Y0
                                   net (fanout=40)       0.370      19.802         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
 CLMS_46_201/Y0                    td                    0.139      19.941 f       riscv_tcm_top/u_core/u_lsu/N169/gateop_perm/Z
                                   net (fanout=3)        0.322      20.263         riscv_tcm_top/u_core/u_lsu/N169
 CLMA_50_201/Y0                    td                    0.131      20.394 r       riscv_tcm_top/u_core/u_lsu/N185_2/gateop_perm/Z
                                   net (fanout=35)       1.045      21.439         riscv_tcm_top/u_core/u_lsu/N185
 CLMA_90_217/Y0                    td                    0.131      21.570 r       riscv_tcm_top/u_core/u_lsu/N235[21]/gateop_perm/Z
                                   net (fanout=1)        0.354      21.924         riscv_tcm_top/u_core/u_lsu/N235 [21]
 CLMA_90_221/AD                                                            r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  21.924         Logic Levels: 18 
                                                                                   Logic: 5.518ns(30.654%), Route: 12.483ns(69.346%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.781      34.207 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.207         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      34.248 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      34.513         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339      34.852 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      35.439         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.301      36.740         ntclkbufg_0      
 CLMA_90_221/CLK                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[21]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.308      37.048                          
 clock uncertainty                                      -0.150      36.898                          

 Setup time                                             -0.111      36.787                          

 Data required time                                                 36.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.787                          
 Data arrival time                                                 -21.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/data_q[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_dbg/u_fifo_tx/ram_q_0/gateop/WD
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.926
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.305       3.411         ntclkbufg_0      
 CLMA_42_244/CLK                                                           r       u_dbg/data_q[0]/opit_0_MUX4TO1Q/CLK

 CLMA_42_244/Q0                    tco                   0.197       3.608 f       u_dbg/data_q[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=3)        0.316       3.924         axi_t_wdata_w[0] 
 CLMS_46_265/AD                                                            f       u_dbg/u_fifo_tx/ram_q_0/gateop/WD

 Data arrival time                                                   3.924         Logic Levels: 0  
                                                                                   Logic: 0.197ns(38.402%), Route: 0.316ns(61.598%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.512       3.926         ntclkbufg_0      
 CLMS_46_265/CLK                                                           r       u_dbg/u_fifo_tx/ram_q_0/gateop/WCLK
 clock pessimism                                        -0.308       3.618                          
 clock uncertainty                                       0.000       3.618                          

 Hold time                                               0.313       3.931                          

 Data required time                                                  3.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.931                          
 Data arrival time                                                  -3.924                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.890
  Launch Clock Delay      :  3.385
  Clock Pessimism Removal :  -0.470

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.279       3.385         ntclkbufg_0      
 CLMA_98_305/CLK                                                           r       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK

 CLMA_98_305/Q0                    tco                   0.197       3.582 f       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.163       3.745         u_soc/u_spi/u_rx_fifo/wr_ptr_q [0]
 CLMS_102_305/M0                                                           f       u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WADM0

 Data arrival time                                                   3.745         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.722%), Route: 0.163ns(45.278%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.476       3.890         ntclkbufg_0      
 CLMS_102_305/CLK                                                          r       u_soc/u_spi/u_rx_fifo/ram_q_7/gateop/WCLK
 clock pessimism                                        -0.470       3.420                          
 clock uncertainty                                       0.000       3.420                          

 Hold time                                               0.313       3.733                          

 Data required time                                                  3.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.733                          
 Data arrival time                                                  -3.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.890
  Launch Clock Delay      :  3.385
  Clock Pessimism Removal :  -0.470

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.279       3.385         ntclkbufg_0      
 CLMA_98_305/CLK                                                           r       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/CLK

 CLMA_98_305/Q0                    tco                   0.197       3.582 f       u_soc/u_spi/u_rx_fifo/wr_ptr_q[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.163       3.745         u_soc/u_spi/u_rx_fifo/wr_ptr_q [0]
 CLMS_102_305/M0                                                           f       u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WADM0

 Data arrival time                                                   3.745         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.722%), Route: 0.163ns(45.278%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.476       3.890         ntclkbufg_0      
 CLMS_102_305/CLK                                                          r       u_soc/u_spi/u_rx_fifo/ram_q_4/gateop/WCLK
 clock pessimism                                        -0.470       3.420                          
 clock uncertainty                                       0.000       3.420                          

 Hold time                                               0.313       3.733                          

 Data required time                                                  3.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.733                          
 Data arrival time                                                  -3.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.488       3.902         ntclkbufg_0      
 CLMA_142_300/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.206       4.108 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        2.190       6.298         nt_led_3_o       
 IOL_151_101/DO                    td                    0.081       6.379 f       led_3_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.379         led_3_o_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.049       8.428 f       led_3_o_obuf/opit_0/O
                                   net (fanout=1)        0.164       8.592         led_3_o          
 V11                                                                       f       led_3_o (port)   

 Data arrival time                                                   8.592         Logic Levels: 2  
                                                                                   Logic: 2.336ns(49.808%), Route: 2.354ns(50.192%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.522       3.936         ntclkbufg_0      
 CLMA_134_264/CLK                                                          r       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_134_264/Q0                   tco                   0.206       4.142 f       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.076       6.218         nt_dbg_rxd_o     
 IOL_151_86/DO                     td                    0.081       6.299 f       dbg_rxd_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.299         dbg_rxd_o_obuf/ntO
 IOBD_152_86/PAD                   td                    2.049       8.348 f       dbg_rxd_o_obuf/opit_0/O
                                   net (fanout=1)        0.085       8.433         dbg_rxd_o        
 P11                                                                       f       dbg_rxd_o (port) 

 Data arrival time                                                   8.433         Logic Levels: 2  
                                                                                   Logic: 2.336ns(51.946%), Route: 2.161ns(48.054%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.488       3.902         ntclkbufg_0      
 CLMA_142_300/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q0                   tco                   0.206       4.108 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.870       4.978         nt_led_3_o       
 IOL_151_361/DO                    td                    0.081       5.059 f       uart_tx_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.059         uart_tx_o_obuf/ntO
 IOBS_152_361/PAD                  td                    2.049       7.108 f       uart_tx_o_obuf/opit_0/O
                                   net (fanout=1)        0.084       7.192         uart_tx_o        
 C10                                                                       f       uart_tx_o (port) 

 Data arrival time                                                   7.192         Logic Levels: 2  
                                                                                   Logic: 2.336ns(71.003%), Route: 0.954ns(28.997%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/opit_0/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A12                                                     0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.087       0.087         uart_rx_i        
 IOBR_152_333/DIN                  td                    0.781       0.868 r       uart_rx_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.868         uart_rx_i_ibuf/ntD
 IOL_151_333/RX_DATA_DD            td                    0.071       0.939 r       uart_rx_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.579       1.518         nt_uart_rx_i     
 CLMA_138_293/M0                                                           r       u_soc/u_uart/rxd_ms_q/opit_0/D

 Data arrival time                                                   1.518         Logic Levels: 2  
                                                                                   Logic: 0.852ns(56.126%), Route: 0.666ns(43.874%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[6]/opit_0/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.609       1.516         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.121       1.637 r       N1/gateop_perm/Z 
                                   net (fanout=523)      0.158       1.795         rst_cpu_w        
 CLMA_130_136/RS                                                           r       riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[6]/opit_0/RS

 Data arrival time                                                   1.795         Logic Levels: 3  
                                                                                   Logic: 0.973ns(54.206%), Route: 0.822ns(45.794%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[7]/opit_0/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.609       1.516         nt_rst_cpu_i     
 CLMA_130_137/Y0                   td                    0.121       1.637 r       N1/gateop_perm/Z 
                                   net (fanout=523)      0.158       1.795         rst_cpu_w        
 CLMA_130_136/RS                                                           r       riscv_tcm_top/u_core/u_issue/u_regfile/reg_r15_q[7]/opit_0/RS

 Data arrival time                                                   1.795         Logic Levels: 3  
                                                                                   Logic: 0.973ns(54.206%), Route: 0.822ns(45.794%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 18.000 sec
Action report_timing: CPU time elapsed is 16.656 sec
Current time: Thu Nov 10 13:31:05 2022
Action report_timing: Peak memory pool usage is 491,241,472 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Nov 10 13:31:07 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 2.687500 sec.
Generating architecture configuration.
The bitstream file is "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/generate_bitstream/soc_tcm.sbit"
Generate programming file takes 30.000000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 35.000 sec
Action gen_bit_stream: CPU time elapsed is 33.547 sec
Current time: Thu Nov 10 13:31:41 2022
Action gen_bit_stream: Peak memory pool usage is 380,121,088 bytes
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
I: Flow-6004: Design file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
I: Flow-6004: Design file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf' ...
Process exit normally.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.idf' ...
Process exit normally.


Process "Compile" started.
Current time: Thu Nov 10 14:10:21 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Analyzing module core_soc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Analyzing module riscv_exec (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Analyzing module dport_mux (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Analyzing module riscv_csr (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Analyzing module axi4lite_dist (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Analyzing module dbg_bridge_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Analyzing module riscv_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Analyzing module tcm_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Analyzing module riscv_mmu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Analyzing module riscv_lsu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Analyzing module riscv_lsu_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Analyzing module dbg_bridge_uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Analyzing module dport_axi (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Analyzing module dport_axi_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Analyzing module irq_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Analyzing module riscv_pipe_ctrl (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Analyzing module riscv_alu (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Analyzing module uart_lite (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Analyzing module spi_lite (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Analyzing module spi_lite_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Analyzing module riscv_csr_regfile (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Analyzing module dbg_bridge (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Analyzing module riscv_issue (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Analyzing module riscv_multiplier (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Analyzing module tcm_mem_pmem (library work)
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Analyzing module tcm_mem_pmem_fifo2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Analyzing module riscv_regfile (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Analyzing module riscv_decode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Analyzing module riscv_divider (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Analyzing module riscv_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Analyzing module soc_tcm (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Analyzing module riscv_fetch (library work)
W: Public-4030: File 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_defs.v' has been added. It is skipped.
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Analyzing module riscv_tcm_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Analyzing module BRAM (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Analyzing module pll_v1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v successfully.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0001: Analyzing file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v
I: Verilog-0002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Analyzing module ipml_dpram_v1_5_BRAM (library work)
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 245)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 246)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 249)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 253)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 257)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 261)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 265)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 266)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 269)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 270)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 273)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 274)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 277)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 278)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 281)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 282)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 285)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 286)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 289)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 290)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 293)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 294)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 297)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 298)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 301)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 302)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 305)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 306)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 309)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 310)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 314)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 315)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 318)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 319)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 323)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 324)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 327)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 328)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 331)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 335)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 336)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 339)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 340)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 343)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 344)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 347)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 348)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 351)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 352)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 357)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 358)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 361)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 362)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 367)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 368)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 242)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final} D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v successfully.
 0.059482s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (78.8%)
Start rtl-elaborate.
I: Module "soc_tcm" is set as top module.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/source/soc_tcm.v(line number: 1)] Elaborating module soc_tcm
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 116)] Net clkfb in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 119)] Net pfden in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 120)] Net clkout0_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 121)] Net clkout0_2pad_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 122)] Net clkout1_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 123)] Net clkout2_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 124)] Net clkout3_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 125)] Net clkout4_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 126)] Net clkout5_gate in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 127)] Net dyn_idiv in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 128)] Net dyn_odiv0 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 129)] Net dyn_odiv1 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 130)] Net dyn_odiv2 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 131)] Net dyn_odiv3 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 132)] Net dyn_odiv4 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 133)] Net dyn_fdiv in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 134)] Net dyn_duty0 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 135)] Net dyn_duty1 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 136)] Net dyn_duty2 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 137)] Net dyn_duty3 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 138)] Net dyn_duty4 in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 139)] Net dyn_phase0[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 140)] Net dyn_phase1[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 141)] Net dyn_phase2[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 142)] Net dyn_phase3[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[0] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[1] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[2] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[3] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[4] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[5] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[6] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[7] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[8] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[9] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[10] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[11] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 143)] Net dyn_phase4[12] in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 147)] Net icp_base in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 148)] Net icp_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 149)] Net lpfres_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 150)] Net cripple_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 151)] Net phase_sel in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 152)] Net phase_dir in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 153)] Net phase_step_n in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 154)] Net load_phase in module pll_v1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 155)] Net dyn_mdiv in module pll_v1 does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.v(line number: 20)] Elaborating module pll_v1
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/core_soc.v(line number: 35)] Elaborating module core_soc
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/irq_ctrl.v(line number: 40)] Elaborating module irq_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/axi4lite_dist.v(line number: 35)] Elaborating module axi4lite_dist
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/uart_lite.v(line number: 40)] Elaborating module uart_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/timer.v(line number: 40)] Elaborating module timer
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 40)] Elaborating module spi_lite
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_clk_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_mosi_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named spi_cs_o is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/spi_lite.v(line number: 831)] Elaborating module spi_lite_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 40)] Elaborating module gpio
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 309)] Net gpio_output_data_in_w in module gpio does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/core_soc/gpio.v(line number: 484)] Net interrupt_level_r in module gpio does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge.v(line number: 39)] Elaborating module dbg_bridge
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_uart.v(line number: 38)] Elaborating module dbg_bridge_uart
W: Sdm-2008: The attribute named attribute is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named IOB is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named of is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named txd_q is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named is is not legal, then it has no effect, ignore its value.
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/dbg_bridge/dbg_bridge_fifo.v(line number: 38)] Elaborating module dbg_bridge_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/riscv_tcm_top.v(line number: 45)] Elaborating module riscv_tcm_top
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_core.v(line number: 42)] Elaborating module riscv_core
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 42)] Elaborating module riscv_exec
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_alu.v(line number: 41)] Elaborating module riscv_alu
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 277)] Net less_than_signed.v in module riscv_exec does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_exec.v(line number: 295)] Net greater_than_signed.v in module riscv_exec does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 42)] Elaborating module riscv_decode
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decoder.v(line number: 43)] Elaborating module riscv_decoder
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 92)] Net genblk1.fetch_in_instr_w in module riscv_decode does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_decode.v(line number: 93)] Net genblk1.buffer_q in module riscv_decode does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 42)] Elaborating module riscv_mmu
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 141)] Net genblk1.state_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 142)] Net genblk1.idle_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 145)] Net genblk1.resp_mmu_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 146)] Net genblk1.resp_valid_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 147)] Net genblk1.resp_error_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 148)] Net genblk1.resp_data_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 150)] Net genblk1.cpu_accept_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 155)] Net genblk1.load_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 156)] Net genblk1.store_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 170)] Net genblk1.load_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 171)] Net genblk1.store_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 173)] Net genblk1.lsu_in_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 181)] Net genblk1.lsu_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 186)] Net genblk1.itlb_hit_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 187)] Net genblk1.dtlb_hit_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 189)] Net genblk1.dtlb_req_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 192)] Net genblk1.vm_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 193)] Net genblk1.ptbr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 195)] Net genblk1.ifetch_vm_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 196)] Net genblk1.dfetch_vm_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 198)] Net genblk1.supervisor_i_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 199)] Net genblk1.supervisor_d_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 201)] Net genblk1.vm_i_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 202)] Net genblk1.vm_d_enable_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 205)] Net genblk1.itlb_miss_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 206)] Net genblk1.dtlb_miss_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 209)] Net genblk1.request_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 213)] Net genblk1.pte_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 214)] Net genblk1.pte_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 215)] Net genblk1.virt_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 217)] Net genblk1.pte_ppn_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 218)] Net genblk1.pte_flags_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 287)] Net genblk1.itlb_valid_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 288)] Net genblk1.itlb_va_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 289)] Net genblk1.itlb_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 316)] Net genblk1.pc_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 339)] Net genblk1.pc_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 361)] Net genblk1.dtlb_valid_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 362)] Net genblk1.dtlb_va_addr_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 363)] Net genblk1.dtlb_entry_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 388)] Net genblk1.load_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 411)] Net genblk1.store_fault_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 434)] Net genblk1.store_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 435)] Net genblk1.load_fault_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 449)] Net genblk1.lsu_out_rd_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 450)] Net genblk1.lsu_out_wr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 451)] Net genblk1.lsu_out_addr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 452)] Net genblk1.lsu_out_data_wr_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 454)] Net genblk1.lsu_out_invalidate_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 455)] Net genblk1.lsu_out_writeback_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 457)] Net genblk1.lsu_out_cacheable_r in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 470)] Net genblk1.lsu_out_req_tag_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 471)] Net genblk1.lsu_out_flush_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 485)] Net genblk1.mem_req_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 486)] Net genblk1.mmu_accept_w in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 501)] Net genblk1.read_hold_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 502)] Net genblk1.src_mmu_q in module riscv_mmu does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_mmu.v(line number: 503)] Net genblk1.src_mmu_w in module riscv_mmu does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 42)] Elaborating module riscv_lsu
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_lsu.v(line number: 438)] Elaborating module riscv_lsu_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr.v(line number: 42)] Elaborating module riscv_csr
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 41)] Elaborating module riscv_csr_regfile
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 127)] Net m_enabled_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 128)] Net m_interrupts_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 129)] Net s_enabled_r in module riscv_csr_regfile does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_csr_regfile.v(line number: 130)] Net s_interrupts_r in module riscv_csr_regfile does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_multiplier.v(line number: 42)] Elaborating module riscv_multiplier
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_divider.v(line number: 42)] Elaborating module riscv_divider
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 42)] Elaborating module riscv_issue
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_pipe_ctrl.v(line number: 41)] Elaborating module riscv_pipe_ctrl
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_regfile.v(line number: 41)] Elaborating module riscv_regfile
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 427)] Net issue_b_ra_value_w in module riscv_issue does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_issue.v(line number: 428)] Net issue_b_rb_value_w in module riscv_issue does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/riscv/riscv_fetch.v(line number: 42)] Elaborating module riscv_fetch
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_mux.v(line number: 45)] Elaborating module dport_mux
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem.v(line number: 45)] Elaborating module tcm_mem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 45)] Elaborating module tcm_mem_pmem
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 359)] Elaborating module tcm_mem_pmem_fifo2
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_1 in module tcm_mem_pmem does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/tcm_mem_pmem.v(line number: 100)] Net calculate_addr_next.mask_2 in module tcm_mem_pmem does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 18)] Elaborating module BRAM
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 19)] Elaborating module ipml_dpram_v1_5_BRAM
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 421)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 423)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 425)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 427)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 430)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 431)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 440)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 441)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 442)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 443)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 490)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 491)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 492)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
W: Verilog-2038: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 493)] Case condition never applies
I: Verilog-0003: [D:/software_kits/PGL22G/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 451)] Net gen_j_ad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 500)] Net gen_j_bd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 644)] Net DA_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[8] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[17] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[26] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2020: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 645)] Net DB_bus[35] in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_i_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 863)] Net gen_j_rad in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_i_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 951)] Net gen_j_rbd in module ipml_dpram_v1_5_BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 131)] Net a_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 134)] Net a_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 135)] Net a_addr_strobe in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 142)] Net b_clk_en in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 145)] Net b_rd_oce in module BRAM does not have a driver, tie it to 0
W: Verilog-2021: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.v(line number: 146)] Net b_addr_strobe in module BRAM does not have a driver, tie it to 0
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 45)] Elaborating module dport_axi
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
I: Verilog-0003: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/src_v/dport_axi.v(line number: 237)] Elaborating module dport_axi_fifo
Executing : rtl-elaborate successfully.
 0.404407s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (96.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.122999s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.6%)
Start rtl-infer.
I: Sdm-0001: Found Ram ram_q, depth=8, width=8.
I: Sdm-0001: Found Ram ram_q, depth=4, width=8.
I: Sdm-0001: Found Ram ram, depth=4, width=6.
I: Sdm-0001: Found Ram ram, depth=4, width=32.
Executing : rtl-infer successfully.
 2.071910s wall, 1.640625s user + 0.421875s system = 2.062500s CPU (99.5%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.104103s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.1%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.543416s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (97.8%)
Start FSM inference.
I: FSM state_q[3:0]_fsm[3:0] inferred.
FSM state_q[3:0]_fsm[3:0] STG:
Number of reachable states: 12
Input nets: N41 N50 N55 N499 N507 N1927 rx_valid_w tx_accept_w 
S0(0000)-->S1(0010): xxxxx11x
S1(0010)-->S2(0011): xxxxxx1x
S2(0011)-->S3(0100): xxxxxx1x
S3(0100)-->S4(0101): xxxxxx1x
S4(0101)-->S5(0110): xxxxxx1x
S5(0110)-->S6(0111): 1xxxxxxx
S5(0110)-->S7(1000): 0xxxxx1x
S6(0111)-->S0(0000): x1xxxxxx
S6(0111)-->S6(0111): x0xxxxxx
S5(0110)-->S6(0111): 10xxxxxx
S6(0111)-->S6(0111): 10xxxxxx
S7(1000)-->S8(1001): xx1xxxxx
S8(1001)-->S9(1010): xxxx0xxx
S8(1001)-->S9(1010): xxx0xxx1
S9(1010)-->S10(1011): xxxx0xxx
S9(1010)-->S10(1011): xxx0xxx1
S10(1011)-->S11(1100): xxxx0xxx
S10(1011)-->S11(1100): xxx0xxx1
S9(1010)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S8(1001)-->S0(0000): xxx11xx1
S10(1011)-->S0(0000): xxx11xx1
S11(1100)-->S0(0000): xxx1xxx1
S11(1100)-->S7(1000): xxx0xxx1

Executing : FSM inference successfully.
 0.077034s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (101.4%)
Start sdm2adm.
I: Constant propagation done on N156 (bmsWIDEMUX).
I: Constant propagation done on N158 (bmsWIDEMUX).
I: Constant propagation done on N157 (bmsWIDEMUX).
I: Constant propagation done on N380_1 (bmsREDAND).
I: Constant propagation done on N380_2 (bmsREDAND).
I: Constant propagation done on N380_3 (bmsREDAND).
I: Constant propagation done on N383_2 (bmsREDAND).
I: Constant propagation done on N383_3 (bmsREDAND).
I: Constant propagation done on N386_3 (bmsREDAND).
I: Constant propagation done on N380_0 (bmsREDAND).
Executing : sdm2adm successfully.
 0.706077s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (99.6%)
Saving design to DB.
Action compile: Real time elapsed is 6.000 sec
Action compile: CPU time elapsed is 4.891 sec
Current time: Thu Nov 10 14:10:27 2022
Action compile: Peak memory pool usage is 118,702,080 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Nov 10 14:10:27 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add
Executing : create_clock -name osc_clk [get_ports osc_in] -period 50.000 -waveform {0.000 25.000} -add successfully.
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/ubriscvOnPango.fdc(line number: 18)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Constraint check end.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_3/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_3/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_3/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add
Executing : create_generated_clock -name osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_3/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add successfully.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_2/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_2/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_2/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add
Executing : create_generated_clock -name osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_2/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add successfully.
Executing : get_ports osc_in
Executing : get_ports osc_in successfully.
Executing : get_pins u_clk_1/u_pll_e1:CLKOUT0
Executing : get_pins u_clk_1/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_1/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add
Executing : create_generated_clock -name osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred -source [get_ports osc_in] [get_pins u_clk_1/u_pll_e1:CLKOUT0] -master_clock osc_clk -edges {1 2 3} -edge_shift {0.000000 -8.333333 -16.666667} -add successfully.
Start pre-mapping.
I: Removed pll_v1 hier-inst u_clk_2 that is redundant to u_clk_1
I: Removed pll_v1 hier-inst u_clk_3 that is redundant to u_clk_1
W: Adm-4019: Unable to further flatten instance 'u_mmu'. The design is empty.
I: Encoding type of FSM 'state_q[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state_q[3:0]_fsm[3:0]':
I: from  u_dbg/state_q[3] u_dbg/state_q[2] u_dbg/state_q[1] u_dbg/state_q[0]
I: to  u_dbg/state_q_11 u_dbg/state_q_10 u_dbg/state_q_9 u_dbg/state_q_8 u_dbg/state_q_7 u_dbg/state_q_6 u_dbg/state_q_5 u_dbg/state_q_4 u_dbg/state_q_3 u_dbg/state_q_2 u_dbg/state_q_1 u_dbg/state_q_0
I: 0000 => 000000000001
I: 0010 => 000000000010
I: 0011 => 000000000100
I: 0100 => 000000001000
I: 0101 => 000000010000
I: 0110 => 000000100000
I: 0111 => 000001000000
I: 1000 => 000010000000
I: 1001 => 000100000000
I: 1010 => 001000000000
I: 1011 => 010000000000
I: 1100 => 100000000000
I: Constant propagation done on riscv_tcm_top/u_core/u_fetch/N55 (bmsREDOR).
I: Constant propagation done on u_dbg/u_uart/rx_err_q_d[0] (bmsREDOR).
I: Constant propagation done on u_soc/u_uart/intr_q_e (bmsREDOR).
Executing : pre-mapping successfully.
 0.975759s wall, 0.906250s user + 0.062500s system = 0.968750s CPU (99.3%)
Start mod-gen.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Public-4008: Instance 'u_uart/rx_err_q' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_ra_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e1_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_e2_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_pipe_ctrl/operand_rb_wb_q[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3005 (bmsREDAND).
I: Constant propagation done on riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/N3120 (bmsREDAND).
I: Constant propagation done on u_dbg/u_uart/N21 (bmsWIDEMUX).
I: Constant propagation done on u_dbg/u_uart/N206 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N203 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N201 (bmsWIDEINV).
I: Constant propagation done on u_dbg/u_uart/N200 (bmsWIDEINV).
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit1_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_wr_en_ff is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_ms_q is reduced to constant 1.
W: Register u_soc/u_spi/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_spi/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[8] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[9] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[10] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[11] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[12] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[13] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[14] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[15] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[16] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[17] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[18] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[19] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[20] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[21] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[22] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[23] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[24] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[25] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[26] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[27] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[28] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[29] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[30] is reduced to constant 0.
W: Register u_soc/u_uart/rd_data_q[31] is reduced to constant 0.
W: Register u_dbg/u_uart/rxd_q is reduced to constant 1.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_addr_bus_rd_ce_ff[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_busy_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_bits_q[3:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_shift_reg_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_ready_q that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_uart/rx_data_q[7:0] that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_dbg/u_fifo_rx/wr_ptr_q[2:0] that is stuck at constant 0.
W: Public-4008: Instance 'u_dbg/u_uart/rx_count_q[31:0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : mod-gen successfully.
 1.701841s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (100.1%)
Start logic-optimization.
I: Removed bmsREDAND inst riscv_tcm_top/u_core/u_exec/N655_1 that is redundant to riscv_tcm_top/u_core/u_exec/N511_0
Executing : logic-optimization successfully.
 10.349344s wall, 9.781250s user + 0.515625s system = 10.296875s CPU (99.5%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e1_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_e2_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/ctrl_wb_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e1_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_e2_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/opcode_wb_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_addr_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_intc/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[17]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[18]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[19]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[20]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[21]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[22]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[23]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[24]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[25]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[26]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[27]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[28]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[29]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[30]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_uart/wr_data_q[31]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mcause_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_pc_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_d_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/pc_f_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[3] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[2]
I: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[5] that is redundant to riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[8] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[9] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[10] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[11] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[12] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[13] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[14] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[15] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[16] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[17] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[18] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[19] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[20] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[21] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[22] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[23] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[24] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[25] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[26] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[27] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[28] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[29] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[30] that is redundant to u_soc/u_intc/rd_data_q[7]
I: Removed GTP_DFF_RE inst u_soc/u_intc/rd_data_q[31] that is redundant to u_soc/u_intc/rd_data_q[7]
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mie_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[8] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[9] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[10] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[12] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[13] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[14] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[15] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[16] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[17] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[18] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[19] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[20] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[21] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[22] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[23] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[24] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[25] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[26] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[27] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[28] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[29] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[30] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_next_q[31] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[32] that is stuck at constant 0.
W: Removed GTP_DFF_C inst riscv_tcm_top/u_core/u_fetch/skid_buffer_q[33] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/exception_e1_q[1] that is stuck at constant 0.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/u_csrfile/csr_mip_q[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully.
 0.784078s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (101.6%)
Start tech-mapping phase 2.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : tech-mapping phase 2 successfully.
 25.018161s wall, 23.781250s user + 0.687500s system = 24.468750s CPU (97.8%)
Start tech-optimization.
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
Executing : tech-optimization successfully.
 1.491112s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.5%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000461s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 1.771364s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (100.6%)

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                      38 uses
GTP_DFF_C                   245 uses
GTP_DFF_CE                 1250 uses
GTP_DFF_E                   156 uses
GTP_DFF_P                     2 uses
GTP_DFF_PE                    6 uses
GTP_DFF_R                   420 uses
GTP_DFF_RE                 1642 uses
GTP_DFF_S                     4 uses
GTP_DFF_SE                    2 uses
GTP_DRM18K                   32 uses
GTP_GRS                       1 use
GTP_INV                       5 uses
GTP_LUT1                    431 uses
GTP_LUT2                    396 uses
GTP_LUT3                    762 uses
GTP_LUT4                    821 uses
GTP_LUT5                   1191 uses
GTP_LUT5CARRY               944 uses
GTP_LUT5M                  1624 uses
GTP_MUX2LUT6                604 uses
GTP_MUX2LUT7                230 uses
GTP_MUX2LUT8                 67 uses
GTP_PLL_E1                    1 use
GTP_RAM16X1DP                70 uses

I/O ports: 10
GTP_INBUF                   4 uses
GTP_OUTBUF                  6 uses

Mapping Summary:
Total LUTs: 6239 of 17536 (35.58%)
	LUTs as dram: 70 of 4440 (1.58%)
	LUTs as logic: 6169
Total Registers: 3765 of 26304 (14.31%)
Total Latches: 0

DRM18K:
Total DRM18K = 32.0 of 48 (66.67%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 10 of 240 (4.17%)


Number of unique control sets : 136
  CLK(clk_i_1)                                     : 38
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_resp.N62)       : 11
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_resp.N65)       : 11
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_req.N62)  : 67
  CLK(clk_i_1), CE(riscv_tcm_top.u_axi.u_req.N65)  : 67
  CLK(clk_i_1), CP(rst_i_r)                        : 23
      CLK(clk_i_1), C(rst_i_r)                     : 22
      CLK(clk_i_1), P(rst_i_r)                     : 1
  CLK(clk_i_1), CP(rst_cpu_w)                      : 224
      CLK(clk_i_1), C(rst_cpu_w)                   : 223
      CLK(clk_i_1), P(rst_cpu_w)                   : 1
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.branch_csr_request_w)      : 2
  CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.squash_decode_w)     : 2
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N186[31])      : 2
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N1)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_req.N58)  : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_axi.u_resp.N58)       : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N3)   : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N3)   : 2
  CLK(clk_i_1), CP(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)        : 3
      CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)     : 1
      CLK(clk_i_1), P(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N17)     : 2
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N56)  : 3
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_response.N56)  : 3
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.u_requests.N10)  : 4
  CLK(clk_i_1), C(rst_i_r), CE(~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff)      : 4
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N746)      : 5
  CLK(clk_i_1), C(rst_i_r), CE(_N15326)            : 5
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_dmux.N72)       : 5
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N771)      : 6
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.N34)  : 11
  CLK(clk_i_1), C(rst_i_r), CE(riscv_tcm_top.u_tcm.u_conv.N232)      : 22
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N6)    : 30
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N78)   : 31
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_fetch.N85)   : 31
  CLK(clk_i_1), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)   : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.N331)    : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N517)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N705)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N710)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N728)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N758)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_csr.u_csrfile.N764)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.div_complete_w)      : 32
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66)   : 36
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68)   : 36
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N182)    : 64
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.mul_opcode_valid_w)  : 69
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_lsu.N521)    : 78
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_div.N185)    : 95
  CLK(clk_i_1), C(rst_cpu_w), CE(~riscv_tcm_top.u_core.mul_hold_w)   : 99
  CLK(clk_i_1), C(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369)  : 310
  CLK(clk_i_1), R(u_soc.u_intc._N26)               : 7
  CLK(clk_i_1), R(u_soc.u_spi._N8)                 : 32
  CLK(clk_i_1), RS(rst_i_r)                        : 385
      CLK(clk_i_1), R(rst_i_r)                     : 381
      CLK(clk_i_1), S(rst_i_r)                     : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N686)         : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N15)  : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N46)  : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N13)      : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N6)       : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N13)      : 2
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N6)       : 2
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_tx.N3)       : 3
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N374)  : 3
  CLK(clk_i_1), R(rst_i_r), CE(~u_soc.u_dist.read_pending_q)   : 3
  CLK(clk_i_1), R(rst_i_r), CE(~u_soc.u_dist.write_pending_q)  : 3
  CLK(clk_i_1), R(u_soc.u_spi.u_rx_fifo.N61), CE(u_soc.u_spi.u_rx_fifo.N69)      : 3
  CLK(clk_i_1), R(u_soc.u_spi.u_tx_fifo.N61), CE(u_soc.u_spi.u_tx_fifo.N69)      : 3
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg._N59)         : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_tx.N57)      : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N137)  : 4
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N199)  : 4
  CLK(clk_i_1), R(u_dbg.N1762), CE(u_dbg.N713)     : 4
  CLK(clk_i_1), R(u_dbg.N709), CE(u_dbg._N51)      : 4
  CLK(clk_i_1), R(u_soc.u_uart.N502), CE(u_soc.u_uart.N493)    : 4
  CLK(clk_i_1), R(_N15329), CE(u_soc.u_spi.N703)   : 6
  CLK(clk_i_1), R(_N15332), CE(u_soc.u_spi.N744)   : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_fifo_rx.N57)      : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_intc.N308)  : 7
  CLK(clk_i_1), R(u_dbg.N1567), CE(u_dbg.N1208)    : 7
  CLK(clk_i_1), R(u_dbg.N681), CE(u_dbg._N37)      : 7
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N1100)        : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N657)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N743)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N871)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N997)         : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.u_uart.N375)  : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_intc.N84)   : 8
  CLK(clk_i_1), RS(rst_i_r), CE(u_soc.u_spi.N123)        : 8
      CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N123)     : 7
      CLK(clk_i_1), S(rst_i_r), CE(u_soc.u_spi.N123)     : 1
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N47)    : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N530)  : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_uart.N66)   : 8
  CLK(clk_i_1), R(u_dbg.N1567), CE(u_dbg.N1376)    : 8
  CLK(clk_i_1), R(u_soc.u_uart.N486), CE(u_soc.u_uart.N477)    : 8
  CLK(clk_i_1), R(u_soc.u_uart.N522), CE(u_soc.u_uart.N517)    : 8
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_spi.N168)   : 11
  CLK(clk_i_1), RS(rst_i_r), CE(u_dbg.N1951)       : 12
      CLK(clk_i_1), R(rst_i_r), CE(u_dbg.N1951)    : 11
      CLK(clk_i_1), S(rst_i_r), CE(u_dbg.N1951)    : 1
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N292)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N304)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N309)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N312)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N315)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N318)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N321)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N324)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N327)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N330)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N333)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N336)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N339)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N342)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N345)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N348)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N351)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N354)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N357)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N360)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N363)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N366)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N369)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N372)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N375)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N378)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N381)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N384)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N387)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N390)    : 32
  CLK(clk_i_1), R(rst_cpu_w), CE(riscv_tcm_top.u_core.u_issue.u_regfile.N393)    : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_dbg.gpio_wr_q)    : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_dist.N104)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N117)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N16)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N211)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N47)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N73)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_gpio.N84)   : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N259)       : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N264)       : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N31)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N62)  : 32
  CLK(clk_i_1), R(rst_i_r), CE(u_soc.u_timer.N99)  : 32


Number of DFF:CE Signals : 130
  riscv_tcm_top.u_axi.u_req.N1(from GTP_LUT4:Z)    : 2
  riscv_tcm_top.u_axi.u_req.N58(from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_axi.u_resp.N58(from GTP_LUT5:Z)  : 2
  riscv_tcm_top.u_core.branch_csr_request_w(from GTP_DFF_C:Q)  : 2
  riscv_tcm_top.u_core.squash_decode_w(from GTP_LUT2:Z)  : 2
  riscv_tcm_top.u_core.u_div.N186[31](from GTP_LUT2:Z)   : 2
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N64(from GTP_LUT5:Z)      : 2
  riscv_tcm_top.u_tcm.u_conv.u_requests.N3(from GTP_LUT3:Z)    : 2
  riscv_tcm_top.u_tcm.u_conv.u_response.N3(from GTP_LUT4:Z)    : 2
  u_dbg.N686(from GTP_LUT5:Z)                      : 2
  u_soc.u_spi.u_rx_fifo.N13(from GTP_LUT4:Z)       : 2
  u_soc.u_spi.u_rx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_spi.u_tx_fifo.N13(from GTP_LUT4:Z)       : 2
  u_soc.u_spi.u_tx_fifo.N6(from GTP_LUT4:Z)        : 2
  u_soc.u_timer.N15(from GTP_LUT3:Z)               : 2
  u_soc.u_timer.N46(from GTP_LUT5:Z)               : 2
  riscv_tcm_top.u_core.u_fetch.N17(from GTP_LUT5:Z)      : 3
  riscv_tcm_top.u_tcm.u_conv.u_requests.N56(from GTP_LUT2:Z)   : 3
  riscv_tcm_top.u_tcm.u_conv.u_response.N56(from GTP_LUT5:Z)   : 3
  u_dbg.u_fifo_tx.N3(from GTP_LUT5:Z)              : 3
  u_dbg.u_uart.N374(from GTP_LUT5:Z)               : 3
  u_soc.u_spi.u_rx_fifo.N69(from GTP_LUT5:Z)       : 3
  u_soc.u_spi.u_tx_fifo.N69(from GTP_LUT5:Z)       : 3
  ~u_soc.u_dist.read_pending_q(from GTP_INV:Z)     : 3
  ~u_soc.u_dist.write_pending_q(from GTP_INV:Z)    : 3
  riscv_tcm_top.u_tcm.u_conv.u_requests.N10(from GTP_LUT5M:Z)  : 4
  u_dbg.N713(from GTP_LUT3:Z)                      : 4
  u_dbg._N51(from GTP_LUT4:Z)                      : 4
  u_dbg._N59(from GTP_LUT2:Z)                      : 4
  u_dbg.u_fifo_tx.N57(from GTP_LUT5:Z)             : 4
  u_dbg.u_uart.N137(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N199(from GTP_LUT2:Z)               : 4
  u_soc.u_uart.N493(from GTP_LUT3:Z)               : 4
  ~riscv_tcm_top.u_tcm.u_ram.U_ipml_dpram_BRAM.a_wr_en_ff(from GTP_INV:Z)  : 4
  _N15326(from GTP_LUT2:Z)                         : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N746(from GTP_LUT5:Z)   : 5
  riscv_tcm_top.u_dmux.N72(from GTP_LUT5M:Z)       : 5
  riscv_tcm_top.u_core.u_csr.u_csrfile.N771(from GTP_LUT5:Z)   : 6
  u_soc.u_spi.N703(from GTP_LUT2:Z)                : 6
  u_dbg.N1208(from GTP_LUT4:Z)                     : 7
  u_dbg._N37(from GTP_LUT5:Z)                      : 7
  u_dbg.u_fifo_rx.N57(from GTP_LUT5:Z)             : 7
  u_soc.u_intc.N308(from GTP_LUT3:Z)               : 7
  u_soc.u_spi.N744(from GTP_LUT2:Z)                : 7
  u_dbg.N1100(from GTP_LUT5:Z)                     : 8
  u_dbg.N1376(from GTP_LUT4:Z)                     : 8
  u_dbg.N657(from GTP_LUT5:Z)                      : 8
  u_dbg.N743(from GTP_LUT5:Z)                      : 8
  u_dbg.N871(from GTP_LUT5:Z)                      : 8
  u_dbg.N997(from GTP_LUT5:Z)                      : 8
  u_dbg.u_uart.N375(from GTP_LUT2:Z)               : 8
  u_soc.u_intc.N84(from GTP_LUT2:Z)                : 8
  u_soc.u_spi.N123(from GTP_LUT5:Z)                : 8
  u_soc.u_spi.N47(from GTP_LUT5:Z)                 : 8
  u_soc.u_uart.N477(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N517(from GTP_LUT5:Z)               : 8
  u_soc.u_uart.N530(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N66(from GTP_LUT2:Z)                : 8
  riscv_tcm_top.u_axi.u_resp.N62(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_axi.u_resp.N65(from GTP_LUT3:Z)  : 11
  riscv_tcm_top.u_tcm.N34(from GTP_LUT4:Z)         : 11
  u_soc.u_spi.N168(from GTP_LUT2:Z)                : 11
  u_dbg.N1951(from GTP_LUT5:Z)                     : 12
  riscv_tcm_top.u_tcm.u_conv.N232(from GTP_LUT4:Z)       : 22
  riscv_tcm_top.u_core.u_fetch.N6(from GTP_LUT5:Z)       : 30
  riscv_tcm_top.u_core.u_fetch.N78(from GTP_LUT2:Z)      : 31
  riscv_tcm_top.u_core.u_fetch.N85(from GTP_LUT4:Z)      : 31
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 32
  riscv_tcm_top.u_core.u_csr.N331(from GTP_LUT4:Z)       : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N517(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N705(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N710(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N728(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N758(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_csr.u_csrfile.N764(from GTP_LUT4:Z)   : 32
  riscv_tcm_top.u_core.u_div.div_complete_w(from GTP_LUT5:Z)   : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N292(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N304(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N309(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N312(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N315(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N318(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N321(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N324(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N327(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N330(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N333(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N336(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N339(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N342(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N345(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N348(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N351(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N354(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N357(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N360(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N363(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N366(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N369(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N372(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N375(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N378(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N381(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N384(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N387(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N390(from GTP_LUT5:Z)       : 32
  riscv_tcm_top.u_core.u_issue.u_regfile.N393(from GTP_LUT5:Z)       : 32
  u_dbg.gpio_wr_q(from GTP_DFF_R:Q)                : 32
  u_soc.u_dist.N104(from GTP_LUT4:Z)               : 32
  u_soc.u_gpio.N117(from GTP_LUT2:Z)               : 32
  u_soc.u_gpio.N16(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N211(from GTP_LUT3:Z)               : 32
  u_soc.u_gpio.N47(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N73(from GTP_LUT4:Z)                : 32
  u_soc.u_gpio.N84(from GTP_LUT4:Z)                : 32
  u_soc.u_timer.N259(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N264(from GTP_LUT2:Z)              : 32
  u_soc.u_timer.N31(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N62(from GTP_LUT3:Z)               : 32
  u_soc.u_timer.N99(from GTP_LUT2:Z)               : 32
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N66(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_lsu.u_lsu_request.N68(from GTP_LUT2:Z)      : 36
  riscv_tcm_top.u_core.u_div.N182(from GTP_LUT4:Z)       : 64
  riscv_tcm_top.u_axi.u_req.N62(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_axi.u_req.N65(from GTP_LUT3:Z)   : 67
  riscv_tcm_top.u_core.mul_opcode_valid_w(from GTP_LUT2:Z)     : 69
  riscv_tcm_top.u_core.u_lsu.N521(from GTP_LUT5M:Z)      : 78
  riscv_tcm_top.u_core.u_div.N185(from GTP_LUT3:Z)       : 95
  ~riscv_tcm_top.u_core.mul_hold_w(from GTP_INV:Z)       : 99
  riscv_tcm_top.u_core.u_issue.u_pipe_ctrl.N369(from GTP_LUT5:Z)     : 310

Number of DFF:CLK Signals : 1
  clk_i_1(from GTP_PLL_E1:CLKOUT0)                 : 3765

Number of DFF:CP Signals : 2
  rst_i_r(from GTP_LUT1:Z)                         : 90
  rst_cpu_w(from GTP_LUT1:Z)                       : 1413

Number of DFF:RS Signals : 15
  u_dbg.N1762(from GTP_LUT5:Z)                     : 4
  u_dbg.N709(from GTP_LUT5:Z)                      : 4
  u_soc.u_uart.N502(from GTP_LUT5:Z)               : 4
  _N15329(from GTP_LUT2:Z)                         : 6
  _N15332(from GTP_LUT5:Z)                         : 7
  u_dbg.N681(from GTP_LUT4:Z)                      : 7
  u_soc.u_intc._N26(from GTP_LUT4:Z)               : 7
  u_soc.u_spi.u_rx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_spi.u_tx_fifo.N61(from GTP_LUT2:Z)       : 7
  u_soc.u_uart.N486(from GTP_LUT3:Z)               : 8
  u_soc.u_uart.N522(from GTP_LUT5:Z)               : 8
  u_dbg.N1567(from GTP_LUT2:Z)                     : 15
  u_soc.u_spi._N8(from GTP_LUT5:Z)                 : 32
  rst_i_r(from GTP_LUT1:Z)                         : 960
  rst_cpu_w(from GTP_LUT1:Z)                       : 992

Design 'soc_tcm' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to soc_tcm_syn.vm
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/rd_ptr_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/wr_ptr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/tlb_flush_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared                 0           1  {osc_in}
 osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)   3636           0  {u_clk_1/u_pll_e1/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                             30.000 MHz      56.763 MHz         33.333         17.617         15.716
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    15.716       0.000              0           8072
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                     0.285       0.000              0           8072
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          14.766       0.000              0           3636
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[24]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15620
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=9)        0.594      10.795         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15654
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N937_2/I4 (GTP_LUT5)
                                   td                    0.174      10.969 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N937_2/Z (GTP_LUT5)
                                   net (fanout=7)        0.568      11.537         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15762
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N904_9/I4 (GTP_LUT5)
                                   td                    0.174      11.711 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N904_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.081         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18285
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_15/I4 (GTP_LUT5)
                                   td                    0.174      12.255 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.625         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N17881
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/I4 (GTP_LUT5)
                                   td                    0.174      12.799 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.240         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_23/I0 (GTP_LUT5)
                                   td                    0.239      13.479 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_23/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.239         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.413 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      14.895         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.227 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.227         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.229 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.229         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.380 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.380         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.458 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      15.828         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.059 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      16.627         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      16.801 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      17.681         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      17.855 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      18.603         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      18.831 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.831         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.047 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      19.827         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.001 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.483         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      20.657 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.417         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[24]/I1 (GTP_LUT5M)
                                   td                    0.282      21.699 r       riscv_tcm_top/u_core/u_lsu/N235[24]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.069         riscv_tcm_top/u_core/u_lsu/N235 [24]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[24]/ID (GTP_LUT5M)
                                   td                    0.235      22.304 f       riscv_tcm_top/u_core/u_lsu/N527[24]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.304         riscv_tcm_top/u_core/u_lsu/N527 [24]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[24]/D (GTP_DFF_CE)

 Data arrival time                                                  22.304         Logic Levels: 25 
                                                                                   Logic: 6.678ns(38.269%), Route: 10.772ns(61.731%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 osc_in                                                  0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.000      33.333         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      34.544 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      35.414         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.935 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      38.187         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[24]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      38.187                          
 clock uncertainty                                      -0.150      38.037                          

 Setup time                                             -0.017      38.020                          

 Data required time                                                 38.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.020                          
 Data arrival time                                                 -22.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.716                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[26]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15620
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=9)        0.594      10.795         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15654
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N937_2/I4 (GTP_LUT5)
                                   td                    0.174      10.969 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N937_2/Z (GTP_LUT5)
                                   net (fanout=7)        0.568      11.537         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15762
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N904_9/I4 (GTP_LUT5)
                                   td                    0.174      11.711 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N904_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.081         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18285
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_15/I4 (GTP_LUT5)
                                   td                    0.174      12.255 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.625         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N17881
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/I4 (GTP_LUT5)
                                   td                    0.174      12.799 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.240         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_23/I0 (GTP_LUT5)
                                   td                    0.239      13.479 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_23/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.239         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.413 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      14.895         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.227 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.227         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.229 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.229         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.380 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.380         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.458 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      15.828         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.059 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      16.627         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      16.801 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      17.681         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      17.855 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      18.603         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      18.831 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.831         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.047 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      19.827         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.001 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.483         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      20.657 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.417         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[26]/I1 (GTP_LUT5M)
                                   td                    0.282      21.699 r       riscv_tcm_top/u_core/u_lsu/N235[26]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.069         riscv_tcm_top/u_core/u_lsu/N235 [26]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[26]/ID (GTP_LUT5M)
                                   td                    0.235      22.304 f       riscv_tcm_top/u_core/u_lsu/N527[26]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.304         riscv_tcm_top/u_core/u_lsu/N527 [26]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[26]/D (GTP_DFF_CE)

 Data arrival time                                                  22.304         Logic Levels: 25 
                                                                                   Logic: 6.678ns(38.269%), Route: 10.772ns(61.731%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 osc_in                                                  0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.000      33.333         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      34.544 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      35.414         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.935 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      38.187         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[26]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      38.187                          
 clock uncertainty                                      -0.150      38.037                          

 Setup time                                             -0.017      38.020                          

 Data required time                                                 38.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.020                          
 Data arrival time                                                 -22.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.716                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/D (GTP_DFF_CE)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.878 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.720       7.598         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QB_bus [434]
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/I1 (GTP_LUT5M)
                                   td                    0.332       7.930 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_14[2]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.930         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1536
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.002       7.932 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_15[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000       7.932         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/_N1568
                                                                                   riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/I0 (GTP_MUX2LUT7)
                                   td                    0.151       8.083 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/b_rd_data_16[2]/Z (GTP_MUX2LUT7)
                                   net (fanout=2)        0.441       8.524         riscv_tcm_top/ifetch_inst_w [2]
                                                                                   riscv_tcm_top/u_core/u_fetch/N72[2]/I2 (GTP_LUT3)
                                   td                    0.174       8.698 f       riscv_tcm_top/u_core/u_fetch/N72[2]/Z (GTP_LUT3)
                                   net (fanout=5)        0.534       9.232         riscv_tcm_top/u_core/fetch_dec_instr_w [2]
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/I0 (GTP_LUT5)
                                   td                    0.261       9.493 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N841_1/Z (GTP_LUT5)
                                   net (fanout=5)        0.534      10.027         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15620
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/I3 (GTP_LUT4)
                                   td                    0.174      10.201 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N946_1/Z (GTP_LUT4)
                                   net (fanout=9)        0.594      10.795         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15654
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N937_2/I4 (GTP_LUT5)
                                   td                    0.174      10.969 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N937_2/Z (GTP_LUT5)
                                   net (fanout=7)        0.568      11.537         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15762
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N904_9/I4 (GTP_LUT5)
                                   td                    0.174      11.711 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N904_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.081         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N18285
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_15/I4 (GTP_LUT5)
                                   td                    0.174      12.255 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      12.625         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N17881
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/I4 (GTP_LUT5)
                                   td                    0.174      12.799 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_17/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      13.240         riscv_tcm_top/u_core/u_decode/genblk1.u_dec/_N15965
                                                                                   riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_23/I0 (GTP_LUT5)
                                   td                    0.239      13.479 f       riscv_tcm_top/u_core/u_decode/genblk1.u_dec/N810_23/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      14.239         riscv_tcm_top/u_core/fetch_instr_csr_w
                                                                                   riscv_tcm_top/u_core/u_issue/N427_1/I4 (GTP_LUT5)
                                   td                    0.174      14.413 f       riscv_tcm_top/u_core/u_issue/N427_1/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      14.895         riscv_tcm_top/u_core/u_issue/N427
                                                                                   riscv_tcm_top/u_core/u_issue/N65_28/I1 (GTP_LUT5M)
                                   td                    0.332      15.227 r       riscv_tcm_top/u_core/u_issue/N65_28/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.227         riscv_tcm_top/u_core/u_issue/_N8657
                                                                                   riscv_tcm_top/u_core/u_issue/N65_29/I0 (GTP_MUX2LUT6)
                                   td                    0.002      15.229 r       riscv_tcm_top/u_core/u_issue/N65_29/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      15.229         riscv_tcm_top/u_core/u_issue/_N8658
                                                                                   riscv_tcm_top/u_core/u_issue/N65_30/I0 (GTP_MUX2LUT7)
                                   td                    0.151      15.380 r       riscv_tcm_top/u_core/u_issue/N65_30/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      15.380         riscv_tcm_top/u_core/u_issue/_N8659
                                                                                   riscv_tcm_top/u_core/u_issue/N65_31/I0 (GTP_MUX2LUT8)
                                   td                    0.078      15.458 r       riscv_tcm_top/u_core/u_issue/N65_31/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.370      15.828         riscv_tcm_top/u_core/u_issue/N65
                                                                                   riscv_tcm_top/u_core/u_issue/N69_3/I0 (GTP_LUT3)
                                   td                    0.231      16.059 f       riscv_tcm_top/u_core/u_issue/N69_3/Z (GTP_LUT3)
                                   net (fanout=7)        0.568      16.627         riscv_tcm_top/u_core/u_issue/N69
                                                                                   riscv_tcm_top/u_core/u_issue/N83_2/I2 (GTP_LUT3)
                                   td                    0.174      16.801 f       riscv_tcm_top/u_core/u_issue/N83_2/Z (GTP_LUT3)
                                   net (fanout=65)       0.880      17.681         riscv_tcm_top/u_core/lsu_opcode_valid_w
                                                                                   riscv_tcm_top/u_core/u_lsu/N149/I4 (GTP_LUT5)
                                   td                    0.174      17.855 f       riscv_tcm_top/u_core/u_lsu/N149/Z (GTP_LUT5)
                                   net (fanout=32)       0.748      18.603         riscv_tcm_top/u_core/u_lsu/N149
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_1/I3 (GTP_LUT5CARRY)
                                   td                    0.228      18.831 f       riscv_tcm_top/u_core/u_lsu/N160_3_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      18.831         riscv_tcm_top/u_core/u_lsu/_N343
                                                                                   riscv_tcm_top/u_core/u_lsu/N160_3_2/CIN (GTP_LUT5CARRY)
                                   td                    0.216      19.047 f       riscv_tcm_top/u_core/u_lsu/N160_3_2/Z (GTP_LUT5CARRY)
                                   net (fanout=40)       0.780      19.827         riscv_tcm_top/u_core/u_lsu/mem_addr_r [1]
                                                                                   riscv_tcm_top/u_core/u_lsu/N169/I3 (GTP_LUT4)
                                   td                    0.174      20.001 f       riscv_tcm_top/u_core/u_lsu/N169/Z (GTP_LUT4)
                                   net (fanout=3)        0.482      20.483         riscv_tcm_top/u_core/u_lsu/N169
                                                                                   riscv_tcm_top/u_core/u_lsu/N185_2/I4 (GTP_LUT5)
                                   td                    0.174      20.657 f       riscv_tcm_top/u_core/u_lsu/N185_2/Z (GTP_LUT5)
                                   net (fanout=35)       0.760      21.417         riscv_tcm_top/u_core/u_lsu/N185
                                                                                   riscv_tcm_top/u_core/u_lsu/N235[27]/I1 (GTP_LUT5M)
                                   td                    0.282      21.699 r       riscv_tcm_top/u_core/u_lsu/N235[27]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.069         riscv_tcm_top/u_core/u_lsu/N235 [27]
                                                                                   riscv_tcm_top/u_core/u_lsu/N527[27]/ID (GTP_LUT5M)
                                   td                    0.235      22.304 f       riscv_tcm_top/u_core/u_lsu/N527[27]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      22.304         riscv_tcm_top/u_core/u_lsu/N527 [27]
                                                                           f       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/D (GTP_DFF_CE)

 Data arrival time                                                  22.304         Logic Levels: 25 
                                                                                   Logic: 6.678ns(38.269%), Route: 10.772ns(61.731%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 osc_in                                                  0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.000      33.333         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      34.544 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      35.414         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      35.935 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252      38.187         clk_i_1          
                                                                           r       riscv_tcm_top/u_core/u_lsu/mem_data_wr_q[27]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      38.187                          
 clock uncertainty                                      -0.150      38.037                          

 Setup time                                             -0.017      38.020                          

 Data required time                                                 38.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 38.020                          
 Data arrival time                                                 -22.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[0]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_0/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[0]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[0]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [0]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[3]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_3/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[3]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[3]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [3]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_3/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_3/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_spi/wr_data_q[1]/CLK (GTP_DFF_R)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_1/DI (GTP_RAM16X1DP)
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/wr_data_q[1]/CLK (GTP_DFF_R)

                                   tco                   0.317       5.171 f       u_soc/u_spi/wr_data_q[1]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.370       5.541         u_soc/u_spi/wr_data_q [1]
                                                                           f       u_soc/u_spi/u_tx_fifo/ram_q_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_spi/u_tx_fifo/ram_q_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.402       5.256                          

 Data required time                                                  5.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.256                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_soc/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=2)        0.941       6.112         nt_led_3_o       
                                                                                   led_3_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.521 f       led_3_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.521         led_3_o          
 led_3_o                                                                   f       led_3_o (port)   

 Data arrival time                                                   8.521         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_soc/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_soc/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=2)        0.941       6.112         nt_led_3_o       
                                                                                   uart_tx_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.521 f       uart_tx_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.521         uart_tx_o        
 uart_tx_o                                                                 f       uart_tx_o (port) 

 Data arrival time                                                   8.521         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/CLK (GTP_DFF_S)
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 osc_in                                                  0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.000       0.000         osc_in           
                                                                                   osc_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       osc_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_osc_in        
                                                                                   u_clk_1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_clk_1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=3636)     2.252       4.854         clk_i_1          
                                                                           r       u_dbg/u_uart/txd_q/CLK (GTP_DFF_S)

                                   tco                   0.317       5.171 f       u_dbg/u_uart/txd_q/Q (GTP_DFF_S)
                                   net (fanout=1)        0.870       6.041         nt_dbg_rxd_o     
                                                                                   dbg_rxd_o_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.450 f       dbg_rxd_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.450         dbg_rxd_o        
 dbg_rxd_o                                                                 f       dbg_rxd_o (port) 

 Data arrival time                                                   8.450         Logic Levels: 1  
                                                                                   Logic: 2.726ns(75.806%), Route: 0.870ns(24.194%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_i (port)
Endpoint    : u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_i                                               0.000       0.000 r       uart_rx_i (port) 
                                   net (fanout=1)        0.000       0.000         uart_rx_i        
                                                                                   uart_rx_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_i     
                                                                           r       u_soc/u_uart/rxd_ms_q/D (GTP_DFF_S)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : led_0_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_i                                                   0.000       0.000 r       rst_i (port)     
                                   net (fanout=1)        0.000       0.000         rst_i            
                                                                                   rst_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_i         
                                                                                   led_0_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_0_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_0_o          
 led_0_o                                                                   r       led_0_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : led_1_o (port)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_cpu_i                                               0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_cpu_i        
                                                                                   rst_cpu_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_cpu_i_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_rst_cpu_i     
                                                                                   led_1_o_obuf/I (GTP_OUTBUF)
                                   td                    2.269       4.421 r       led_1_o_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       4.421         led_1_o          
 led_1_o                                                                   r       led_1_o (port)   

 Data arrival time                                                   4.421         Logic Levels: 2  
                                                                                   Logic: 3.480ns(78.715%), Route: 0.941ns(21.285%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 51.000 sec
Action synthesize: CPU time elapsed is 45.094 sec
Current time: Thu Nov 10 14:11:17 2022
Action synthesize: Peak memory pool usage is 386,621,440 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Nov 10 14:11:18 2022
Compiling architecture definition.
Analyzing project file 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/UniRISCV_final.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'soc_tcm'
W: Unable to apply constraint to non-existing inst u_clk_3/u_pll_e1
W: Unable to apply constraint to non-existing inst u_clk_2/u_pll_e1
W: Public-4008: Instance 'u_dbg/gpio_output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_dbg/gpio_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/mem_d_tag_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_dist/awaddr_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_clr_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_set_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/gpio_output_wr_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[6]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[7]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[8]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[9]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[10]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[11]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[12]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[13]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[14]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[15]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[16]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[17]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[18]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[19]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[20]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[21]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[22]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[23]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[24]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[25]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[26]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[27]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[28]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[29]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[30]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_gpio/output_q[31]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_soc/u_spi/spi_clk_q' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[0][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][11]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][12]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][13]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][14]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][15]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][16]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][17]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][18]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][19]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][20]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][21]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][22]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][23]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][27]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][28]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][29]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][30]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][31]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][64]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][65]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][66]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_req/ram_q[1][67]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[0][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][0]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][1]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][2]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][3]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][8]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][9]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/ram_q[1][10]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/rd_ptr_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_axi/u_resp/wr_ptr_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[0]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/branch_target_q[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/ifence_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_csr/tlb_flush_q' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_call_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_jmp_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ntaken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_ret_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/branch_taken_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_m_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[6]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[7]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[8]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[9]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[10]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[11]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[12]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[13]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[14]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[15]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[28]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[29]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[30]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_exec/pc_x_q[31]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/branch_priv_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_fetch/priv_f_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[0]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_issue/priv_x_q[1]' of 'GTP_DFF_PE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_core/u_lsu/mem_cacheable_q' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[1]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[2]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'riscv_tcm_top/u_tcm/u_conv/req_id_q[3]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Timing-4003: Pin 'u_clk_3/u_pll_e1:CLKOUT0' is not found.
W: Timing-4003: Pin 'u_clk_2/u_pll_e1:CLKOUT0' is not found.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_i_1 in design, driver pin CLKOUT0(instance u_clk_1/u_pll_e1) -> load pin CLK(instance riscv_tcm_top/u_axi/awvalid_inhibit_q).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.187500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 3506     | 26304         | 14                  
| LUT                   | 5942     | 17536         | 34                  
| Distributed RAM       | 66       | 4440          | 2                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 32       | 48            | 67                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 10       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'soc_tcm' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf has been covered.
Action dev_map: Real time elapsed is 8.000 sec
Action dev_map: CPU time elapsed is 6.234 sec
Current time: Thu Nov 10 14:11:25 2022
Action dev_map: Peak memory pool usage is 239,009,792 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Nov 10 14:11:25 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dbg_rxd_o -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_0_o -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_1_o -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_2_o -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_3_o -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx_o -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2001: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 9)] Object 'dbg_txd_i' is dangling, which has no connection. it will be ignored.
Executing : def_port dbg_txd_i -LOC T11 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port osc_in -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_cpu_i -LOC L12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_i -LOC P17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf(line number: 13)] | Port uart_rx_i has been placed at location A12, whose type is share pin.
Executing : def_port uart_rx_i -LOC A12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/device_map/soc_tcm.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance u_clk_1/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 15.59 sec.
Run super clustering :
	Initial slack 545.
	11 iterations finished.
	Final slack 11341.
Super clustering done.
Design Utilization : 34%.
Global placement takes 14.59 sec.
Wirelength after global placement is 78937.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst dbg_rxd_o_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst led_0_o_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst led_1_o_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst led_2_o_obuf/opit_1 on IOL_151_102.
Placed fixed group with base inst led_3_o_obuf/opit_1 on IOL_151_101.
Placed fixed group with base inst osc_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst rst_cpu_i_ibuf/opit_1 on IOL_151_161.
Placed fixed group with base inst rst_i_ibuf/opit_1 on IOL_151_46.
Placed fixed instance u_clk_1/u_pll_e1/goppll on PLL_82_319.
Placed fixed group with base inst uart_rx_i_ibuf/opit_1 on IOL_151_333.
Placed fixed group with base inst uart_tx_o_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 90796.
Macro cell placement takes 0.16 sec.
Run super clustering :
	Initial slack 545.
	11 iterations finished.
	Final slack 11341.
Super clustering done.
Design Utilization : 34%.
Wirelength after post global placement is 81224.
Post global placement takes 13.31 sec.
Wirelength after legalization is 87038.
Legalization takes 1.83 sec.
Worst slack before Replication Place is 12764.
Wirelength after replication placement is 87038.
Legalized cost 12764.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 87041.
Timing-driven detailed placement takes 10.27 sec.
Placement done.
Total placement takes 57.05 sec.
Finished placement. (CPU time elapsed 0h:00m:58s)

Routing started.
Building routing graph takes 1.48 sec.
Worst slack is 13598.
Processing design graph takes 0.80 sec.
Total memory for routing:
	51.924656 M.
Total nets for routing : 9734.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 129 nets, it takes 0.03 sec.
Unrouted nets 151 at the end of iteration 0.
Unrouted nets 77 at the end of iteration 1.
Unrouted nets 40 at the end of iteration 2.
Unrouted nets 18 at the end of iteration 3.
Unrouted nets 10 at the end of iteration 4.
Unrouted nets 7 at the end of iteration 5.
Unrouted nets 10 at the end of iteration 6.
Unrouted nets 13 at the end of iteration 7.
Unrouted nets 5 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 0 at the end of iteration 12.
Global Routing step 2 processed 319 nets, it takes 0.64 sec.
Unrouted nets 218 at the end of iteration 0.
Unrouted nets 128 at the end of iteration 1.
Unrouted nets 81 at the end of iteration 2.
Unrouted nets 50 at the end of iteration 3.
Unrouted nets 55 at the end of iteration 4.
Unrouted nets 43 at the end of iteration 5.
Unrouted nets 14 at the end of iteration 6.
Unrouted nets 11 at the end of iteration 7.
Unrouted nets 8 at the end of iteration 8.
Unrouted nets 8 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 3 processed 326 nets, it takes 4.22 sec.
Global routing takes 4.91 sec.
Total 12082 subnets.
    forward max bucket size 701 , backward 466.
        Unrouted nets 8756 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.343750 sec.
    forward max bucket size 748 , backward 700.
        Unrouted nets 7119 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.296875 sec.
    forward max bucket size 1012 , backward 537.
        Unrouted nets 5927 at the end of iteration 2.
    route iteration 2, CPU time elapsed 2.718750 sec.
    forward max bucket size 572 , backward 573.
        Unrouted nets 4861 at the end of iteration 3.
    route iteration 3, CPU time elapsed 2.937500 sec.
    forward max bucket size 956 , backward 661.
        Unrouted nets 4217 at the end of iteration 4.
    route iteration 4, CPU time elapsed 3.171875 sec.
    forward max bucket size 992 , backward 1172.
        Unrouted nets 3670 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.437500 sec.
    forward max bucket size 1180 , backward 935.
        Unrouted nets 3998 at the end of iteration 6.
    route iteration 6, CPU time elapsed 2.765625 sec.
    forward max bucket size 1076 , backward 867.
        Unrouted nets 3826 at the end of iteration 7.
    route iteration 7, CPU time elapsed 2.500000 sec.
    forward max bucket size 842 , backward 786.
        Unrouted nets 3573 at the end of iteration 8.
    route iteration 8, CPU time elapsed 2.343750 sec.
    forward max bucket size 881 , backward 719.
        Unrouted nets 3121 at the end of iteration 9.
    route iteration 9, CPU time elapsed 1.984375 sec.
    forward max bucket size 1225 , backward 1310.
        Unrouted nets 2698 at the end of iteration 10.
    route iteration 10, CPU time elapsed 1.796875 sec.
    forward max bucket size 661 , backward 1028.
        Unrouted nets 2236 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.546875 sec.
    forward max bucket size 1066 , backward 645.
        Unrouted nets 1894 at the end of iteration 12.
    route iteration 12, CPU time elapsed 1.296875 sec.
    forward max bucket size 686 , backward 625.
        Unrouted nets 1595 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.187500 sec.
    forward max bucket size 755 , backward 633.
        Unrouted nets 1390 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.031250 sec.
    forward max bucket size 498 , backward 391.
        Unrouted nets 1168 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.875000 sec.
    forward max bucket size 694 , backward 1177.
        Unrouted nets 983 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.828125 sec.
    forward max bucket size 1028 , backward 835.
        Unrouted nets 868 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.718750 sec.
    forward max bucket size 831 , backward 412.
        Unrouted nets 783 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.625000 sec.
    forward max bucket size 628 , backward 526.
        Unrouted nets 710 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.578125 sec.
    forward max bucket size 730 , backward 351.
        Unrouted nets 606 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.531250 sec.
    forward max bucket size 479 , backward 412.
        Unrouted nets 503 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.421875 sec.
    forward max bucket size 753 , backward 347.
        Unrouted nets 450 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.406250 sec.
    forward max bucket size 547 , backward 500.
        Unrouted nets 416 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.343750 sec.
    forward max bucket size 432 , backward 350.
        Unrouted nets 377 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.328125 sec.
    forward max bucket size 480 , backward 210.
        Unrouted nets 318 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.296875 sec.
    forward max bucket size 355 , backward 308.
        Unrouted nets 312 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.234375 sec.
    forward max bucket size 401 , backward 293.
        Unrouted nets 266 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.281250 sec.
    forward max bucket size 399 , backward 308.
        Unrouted nets 253 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.218750 sec.
    forward max bucket size 433 , backward 320.
        Unrouted nets 202 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.234375 sec.
    forward max bucket size 663 , backward 337.
        Unrouted nets 170 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.203125 sec.
    forward max bucket size 413 , backward 281.
        Unrouted nets 184 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.218750 sec.
    forward max bucket size 344 , backward 419.
        Unrouted nets 163 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.218750 sec.
    forward max bucket size 269 , backward 164.
        Unrouted nets 131 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.171875 sec.
    forward max bucket size 235 , backward 156.
        Unrouted nets 118 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.140625 sec.
    forward max bucket size 369 , backward 204.
        Unrouted nets 95 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.125000 sec.
    forward max bucket size 341 , backward 208.
        Unrouted nets 86 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.125000 sec.
    forward max bucket size 481 , backward 280.
        Unrouted nets 73 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.109375 sec.
    forward max bucket size 570 , backward 231.
        Unrouted nets 76 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.109375 sec.
    forward max bucket size 374 , backward 515.
        Unrouted nets 69 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.109375 sec.
    forward max bucket size 348 , backward 528.
        Unrouted nets 64 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.093750 sec.
    forward max bucket size 355 , backward 260.
        Unrouted nets 64 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.093750 sec.
    forward max bucket size 216 , backward 268.
        Unrouted nets 48 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.109375 sec.
    forward max bucket size 184 , backward 319.
        Unrouted nets 49 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.093750 sec.
    forward max bucket size 163 , backward 104.
        Unrouted nets 30 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.093750 sec.
    forward max bucket size 132 , backward 55.
        Unrouted nets 34 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.062500 sec.
    forward max bucket size 93 , backward 90.
        Unrouted nets 33 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.078125 sec.
    forward max bucket size 115 , backward 95.
        Unrouted nets 33 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.078125 sec.
    forward max bucket size 164 , backward 114.
        Unrouted nets 44 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.078125 sec.
    forward max bucket size 278 , backward 99.
        Unrouted nets 43 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.093750 sec.
    forward max bucket size 240 , backward 462.
        Unrouted nets 35 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.078125 sec.
    forward max bucket size 100 , backward 378.
        Unrouted nets 35 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.093750 sec.
    forward max bucket size 173 , backward 224.
        Unrouted nets 24 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.078125 sec.
    forward max bucket size 108 , backward 68.
        Unrouted nets 29 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.078125 sec.
    forward max bucket size 153 , backward 448.
        Unrouted nets 23 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.078125 sec.
    forward max bucket size 69 , backward 76.
        Unrouted nets 17 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.062500 sec.
    forward max bucket size 55 , backward 40.
        Unrouted nets 15 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.062500 sec.
    forward max bucket size 44 , backward 48.
        Unrouted nets 11 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.062500 sec.
    forward max bucket size 104 , backward 139.
        Unrouted nets 8 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.062500 sec.
    forward max bucket size 34 , backward 83.
        Unrouted nets 8 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.046875 sec.
    forward max bucket size 214 , backward 107.
        Unrouted nets 8 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.062500 sec.
    forward max bucket size 33 , backward 124.
        Unrouted nets 5 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.046875 sec.
    forward max bucket size 195 , backward 147.
        Unrouted nets 6 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.062500 sec.
    forward max bucket size 24 , backward 26.
        Unrouted nets 7 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.046875 sec.
    forward max bucket size 27 , backward 28.
        Unrouted nets 7 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.046875 sec.
    forward max bucket size 50 , backward 28.
        Unrouted nets 3 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.046875 sec.
    forward max bucket size 13 , backward 11.
        Unrouted nets 4 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.046875 sec.
    forward max bucket size 12 , backward 15.
        Unrouted nets 4 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.046875 sec.
    forward max bucket size 13 , backward 11.
        Unrouted nets 1 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.031250 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.031250 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.031250 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.031250 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.031250 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.031250 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 115.
    route iteration 115, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 116.
    route iteration 116, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 117.
    route iteration 117, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 118.
    route iteration 118, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 119.
    route iteration 119, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 120.
    route iteration 120, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 121.
    route iteration 121, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 122.
    route iteration 122, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 123.
    route iteration 123, CPU time elapsed 0.031250 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 124.
    route iteration 124, CPU time elapsed 0.031250 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 125.
    route iteration 125, CPU time elapsed 0.031250 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 126.
    route iteration 126, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 127.
    route iteration 127, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 128.
    route iteration 128, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 129.
    route iteration 129, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 130.
    route iteration 130, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 131.
    route iteration 131, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 132.
    route iteration 132, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 133.
    route iteration 133, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 134.
    route iteration 134, CPU time elapsed 0.031250 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 135.
    route iteration 135, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 136.
    route iteration 136, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 137.
    route iteration 137, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 138.
    route iteration 138, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 139.
    route iteration 139, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 140.
    route iteration 140, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 141.
    route iteration 141, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 142.
    route iteration 142, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 143.
    route iteration 143, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 144.
    route iteration 144, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 145.
    route iteration 145, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 146.
    route iteration 146, CPU time elapsed 0.046875 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 147.
    route iteration 147, CPU time elapsed 0.031250 sec.
    forward max bucket size 4 , backward 1.
        Unrouted nets 1 at the end of iteration 148.
    route iteration 148, CPU time elapsed 0.046875 sec.
    Unrouted nets 3 at the end of fading iteration 11.
    Unrouted nets 10 at the end of fading iteration 10.
    Unrouted nets 21 at the end of fading iteration 9.
    Unrouted nets 23 at the end of fading iteration 8.
    Unrouted nets 30 at the end of fading iteration 7.
    Unrouted nets 22 at the end of fading iteration 6.
    Unrouted nets 18 at the end of fading iteration 5.
    Unrouted nets 14 at the end of fading iteration 4.
    Unrouted nets 1 at the end of fading iteration 3.
    Unrouted nets 1 at the end of fading iteration 2.
    Unrouted nets 1 at the end of fading iteration 1.
    Unrouted nets 2 at the end of congested iteration 201.

    Unrouted nets 3 at the end of congested iteration 200.

    Unrouted nets 2 at the end of congested iteration 199.

    Unrouted nets 4 at the end of congested iteration 198.

    Unrouted nets 3 at the end of congested iteration 197.

    Unrouted nets 2 at the end of congested iteration 196.

    Unrouted nets 4 at the end of congested iteration 195.

    Unrouted nets 4 at the end of congested iteration 194.

    Unrouted nets 0 at the end of congested iteration 193.

Detailed routing takes 52.70 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMS_86_161.
I: Route-6001: Insert route through in CLMA_58_25.
I: Route-6001: Insert route through in CLMA_94_164.
I: Route-6001: Insert route through in CLMA_106_152.
I: Route-6001: Insert route through in CLMA_106_148.
I: Route-6001: Insert route through in CLMA_102_228.
I: Route-6001: Insert route through in CLMA_90_165.
I: Route-6001: Insert route through in CLMA_54_292.
I: Route-6001: Insert route through in CLMA_90_177.
I: Route-6001: Insert route through in CLMA_106_244.
I: Route-6001: Insert route through in CLMS_102_137.
I: Route-6001: Insert route through in CLMA_102_144.
I: Route-6001: Insert route through in CLMA_98_36.
I: Route-6001: Insert route through in CLMA_86_268.
I: Route-6001: Insert route through in USCM_74_132.
I: Route-6001: Insert route through in RCKB_7_61.
I: Route-6001: Insert route through in RCKB_7_63.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_60.
    Annotate routing result again.
Finish routing takes 2.25 sec.
Used srb routing arc is 118505.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 63.75 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 1799     | 3274          | 55                  
|   FF                     | 2665     | 19644         | 14                  
|   LUT                    | 4517     | 13096         | 34                  
|   LUT-FF pairs           | 1345     | 13096         | 10                  
| Use of CLMS              | 616      | 1110          | 55                  
|   FF                     | 841      | 6660          | 13                  
|   LUT                    | 1519     | 4440          | 34                  
|   LUT-FF pairs           | 325      | 4440          | 7                   
|   Distributed RAM        | 66       | 4440          | 1                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 32       | 48            | 67                  
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 10       | 240           | 4                   
|   IOBD                   | 5        | 120           | 4                   
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 4        | 114           | 4                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 10       | 240           | 4                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 4        | 24            | 17                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:02m:02s)
Design 'soc_tcm' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 129.000 sec
Action pnr: CPU time elapsed is 126.891 sec
Current time: Thu Nov 10 14:13:33 2022
Action pnr: Peak memory pool usage is 682,663,936 bytes
Finished placement and routing. (CPU time elapsed 0h:02m:03s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Nov 10 14:13:35 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing-4087: Port 'dbg_rxd_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_0_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_1_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_2_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_3_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_o' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dbg_txd_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_cpu_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_i' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Thu Nov 10 14:13:52 2022
| Design       : soc_tcm
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 osc_clk                  50.000       {0 25}         Declared                 0           1  {osc_in}
 osc_clk|u_clk_3/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_2/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)      0           0  {}    
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                          33.333       {0 16.666}     Generated (osc_clk)   3551           0  {u_clk_1/u_pll_e1/goppll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                             30.000 MHz      43.885 MHz         33.333         22.787         10.546
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    10.546       0.000              0          13340
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    -0.183      -3.341             37          13340
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          14.738       0.000              0           3551
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    14.543       0.000              0          13340
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                        osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
                                                    -0.042      -0.337             10          13340
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred          15.714       0.000              0           3551
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_fetch/branch_pc_q[28]/opit_0_L5Q_perm/CE
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.136
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.860       4.882         ntclkbufg_0      
 DRM_62_228/CLKA[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_62_228/QA0[3]                 tco                   2.045       6.927 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QA0[3]
                                   net (fanout=1)        2.240       9.167         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [237]
 CLMA_54_128/Y6AB                  td                    0.382       9.549 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[19]_muxf7/L6OUTA
                                   net (fanout=1)        0.424       9.973         riscv_tcm_top/_N2147
 CLMA_54_124/Y0                    td                    0.282      10.255 r       riscv_tcm_top/u_dmux/N32[19]/gateop_perm/Z
                                   net (fanout=3)        1.523      11.778         riscv_tcm_top/dport_data_rd_w [19]
 CLMS_66_181/Y6AB                  td                    0.209      11.987 r       riscv_tcm_top/u_core/u_lsu/N419[3]_muxf6/F
                                   net (fanout=1)        1.333      13.320         riscv_tcm_top/u_core/u_lsu/N419 [3]
 CLMS_66_181/Y2                    td                    0.284      13.604 r       riscv_tcm_top/u_core/u_lsu/N421[3]/gateop/F
                                   net (fanout=1)        0.612      14.216         riscv_tcm_top/u_core/writeback_mem_value_w [3]
 CLMA_70_188/Y1                    td                    0.169      14.385 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[3]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        1.321      15.706         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [3]
 CLMA_58_169/Y3                    td                    0.276      15.982 r       riscv_tcm_top/u_core/u_issue/N96[3]/gateop_perm/Z
                                   net (fanout=1)        0.508      16.490         riscv_tcm_top/u_core/u_issue/N96 [3]
 CLMA_66_160/Y3                    td                    0.381      16.871 r       riscv_tcm_top/u_core/u_issue/N106[3]/gateop_perm/Z
                                   net (fanout=15)       1.524      18.395         riscv_tcm_top/u_core/opcode_ra_operand_w [3]
                                                         0.382      18.777 r       riscv_tcm_top/u_core/u_exec/N280.eq_0/gateop_A2/Cout
                                                         0.000      18.777         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [2]
 CLMA_78_136/COUT                  td                    0.097      18.874 r       riscv_tcm_top/u_core/u_exec/N280.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.874         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [6]
                                                         0.060      18.934 r       riscv_tcm_top/u_core/u_exec/N280.eq_4/gateop_A2/Cout
                                                         0.000      18.934         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [10]
 CLMA_78_140/COUT                  td                    0.097      19.031 r       riscv_tcm_top/u_core/u_exec/N280.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.031         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [14]
                                                         0.060      19.091 r       riscv_tcm_top/u_core/u_exec/N280.eq_8/gateop_A2/Cout
                                                         0.000      19.091         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [18]
 CLMA_78_144/COUT                  td                    0.097      19.188 r       riscv_tcm_top/u_core/u_exec/N280.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.188         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [22]
                                                         0.060      19.248 r       riscv_tcm_top/u_core/u_exec/N280.eq_12/gateop_A2/Cout
                                                         0.000      19.248         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [26]
 CLMA_78_148/Y3                    td                    0.340      19.588 r       riscv_tcm_top/u_core/u_exec/N280.eq_14/gateop_A2/Y1
                                   net (fanout=3)        0.833      20.421         _N2              
 CLMA_70_156/Y0                    td                    0.214      20.635 r       riscv_tcm_top/u_core/u_exec/N312/gateop/Z
                                   net (fanout=1)        0.261      20.896         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_156/Y1                    td                    0.207      21.103 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.625      21.728         riscv_tcm_top/u_core/u_exec/_N5716
 CLMA_82_152/Y0                    td                    0.282      22.010 r       riscv_tcm_top/u_core/u_exec/N354_5/gateop/F
                                   net (fanout=1)        0.668      22.678         riscv_tcm_top/u_core/u_exec/_N5718
 CLMA_70_152/Y0                    td                    0.164      22.842 r       riscv_tcm_top/u_core/u_exec/N374/gateop_perm/Z
                                   net (fanout=1)        0.262      23.104         riscv_tcm_top/u_core/u_exec/N388
 CLMA_70_152/Y1                    td                    0.209      23.313 r       riscv_tcm_top/u_core/u_exec/N414/gateop_perm/Z
                                   net (fanout=2)        2.101      25.414         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_58_76/Y0                     td                    0.164      25.578 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q_perm/Z
                                   net (fanout=31)       0.267      25.845         riscv_tcm_top/u_core/squash_decode_w
 CLMA_58_76/Y1                     td                    0.169      26.014 r       riscv_tcm_top/u_core/u_fetch/N78/gateop/Z
                                   net (fanout=25)       0.801      26.815         riscv_tcm_top/u_core/u_fetch/N78
 CLMA_66_96/CECO                   td                    0.118      26.933 r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[29]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000      26.933         _N1340           
 CLMA_66_100/CECI                                                          r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[28]/opit_0_L5Q_perm/CE

 Data arrival time                                                  26.933         Logic Levels: 19 
                                                                                   Logic: 6.748ns(30.602%), Route: 15.303ns(69.398%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.935      34.361 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.361         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      34.417 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      34.719         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442      35.161 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      35.904         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.904 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.565      37.469         ntclkbufg_0      
 CLMA_66_100/CLK                                                           r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.451      37.920                          
 clock uncertainty                                      -0.150      37.770                          

 Setup time                                             -0.291      37.479                          

 Data required time                                                 37.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.479                          
 Data arrival time                                                 -26.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.546                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_fetch/branch_pc_q[26]/opit_0_L5Q_perm/CE
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.136
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.860       4.882         ntclkbufg_0      
 DRM_62_228/CLKA[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_62_228/QA0[3]                 tco                   2.045       6.927 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QA0[3]
                                   net (fanout=1)        2.240       9.167         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [237]
 CLMA_54_128/Y6AB                  td                    0.382       9.549 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[19]_muxf7/L6OUTA
                                   net (fanout=1)        0.424       9.973         riscv_tcm_top/_N2147
 CLMA_54_124/Y0                    td                    0.282      10.255 r       riscv_tcm_top/u_dmux/N32[19]/gateop_perm/Z
                                   net (fanout=3)        1.523      11.778         riscv_tcm_top/dport_data_rd_w [19]
 CLMS_66_181/Y6AB                  td                    0.209      11.987 r       riscv_tcm_top/u_core/u_lsu/N419[3]_muxf6/F
                                   net (fanout=1)        1.333      13.320         riscv_tcm_top/u_core/u_lsu/N419 [3]
 CLMS_66_181/Y2                    td                    0.284      13.604 r       riscv_tcm_top/u_core/u_lsu/N421[3]/gateop/F
                                   net (fanout=1)        0.612      14.216         riscv_tcm_top/u_core/writeback_mem_value_w [3]
 CLMA_70_188/Y1                    td                    0.169      14.385 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[3]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        1.321      15.706         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [3]
 CLMA_58_169/Y3                    td                    0.276      15.982 r       riscv_tcm_top/u_core/u_issue/N96[3]/gateop_perm/Z
                                   net (fanout=1)        0.508      16.490         riscv_tcm_top/u_core/u_issue/N96 [3]
 CLMA_66_160/Y3                    td                    0.381      16.871 r       riscv_tcm_top/u_core/u_issue/N106[3]/gateop_perm/Z
                                   net (fanout=15)       1.524      18.395         riscv_tcm_top/u_core/opcode_ra_operand_w [3]
                                                         0.382      18.777 r       riscv_tcm_top/u_core/u_exec/N280.eq_0/gateop_A2/Cout
                                                         0.000      18.777         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [2]
 CLMA_78_136/COUT                  td                    0.097      18.874 r       riscv_tcm_top/u_core/u_exec/N280.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.874         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [6]
                                                         0.060      18.934 r       riscv_tcm_top/u_core/u_exec/N280.eq_4/gateop_A2/Cout
                                                         0.000      18.934         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [10]
 CLMA_78_140/COUT                  td                    0.097      19.031 r       riscv_tcm_top/u_core/u_exec/N280.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.031         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [14]
                                                         0.060      19.091 r       riscv_tcm_top/u_core/u_exec/N280.eq_8/gateop_A2/Cout
                                                         0.000      19.091         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [18]
 CLMA_78_144/COUT                  td                    0.097      19.188 r       riscv_tcm_top/u_core/u_exec/N280.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.188         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [22]
                                                         0.060      19.248 r       riscv_tcm_top/u_core/u_exec/N280.eq_12/gateop_A2/Cout
                                                         0.000      19.248         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [26]
 CLMA_78_148/Y3                    td                    0.340      19.588 r       riscv_tcm_top/u_core/u_exec/N280.eq_14/gateop_A2/Y1
                                   net (fanout=3)        0.833      20.421         _N2              
 CLMA_70_156/Y0                    td                    0.214      20.635 r       riscv_tcm_top/u_core/u_exec/N312/gateop/Z
                                   net (fanout=1)        0.261      20.896         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_156/Y1                    td                    0.207      21.103 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.625      21.728         riscv_tcm_top/u_core/u_exec/_N5716
 CLMA_82_152/Y0                    td                    0.282      22.010 r       riscv_tcm_top/u_core/u_exec/N354_5/gateop/F
                                   net (fanout=1)        0.668      22.678         riscv_tcm_top/u_core/u_exec/_N5718
 CLMA_70_152/Y0                    td                    0.164      22.842 r       riscv_tcm_top/u_core/u_exec/N374/gateop_perm/Z
                                   net (fanout=1)        0.262      23.104         riscv_tcm_top/u_core/u_exec/N388
 CLMA_70_152/Y1                    td                    0.209      23.313 r       riscv_tcm_top/u_core/u_exec/N414/gateop_perm/Z
                                   net (fanout=2)        2.101      25.414         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_58_76/Y0                     td                    0.164      25.578 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q_perm/Z
                                   net (fanout=31)       0.267      25.845         riscv_tcm_top/u_core/squash_decode_w
 CLMA_58_76/Y1                     td                    0.169      26.014 r       riscv_tcm_top/u_core/u_fetch/N78/gateop/Z
                                   net (fanout=25)       0.801      26.815         riscv_tcm_top/u_core/u_fetch/N78
 CLMA_66_96/CECO                   td                    0.118      26.933 r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[29]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000      26.933         _N1340           
 CLMA_66_100/CECI                                                          r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[26]/opit_0_L5Q_perm/CE

 Data arrival time                                                  26.933         Logic Levels: 19 
                                                                                   Logic: 6.748ns(30.602%), Route: 15.303ns(69.398%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.935      34.361 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.361         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      34.417 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      34.719         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442      35.161 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      35.904         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.904 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.565      37.469         ntclkbufg_0      
 CLMA_66_100/CLK                                                           r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[26]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.451      37.920                          
 clock uncertainty                                      -0.150      37.770                          

 Setup time                                             -0.291      37.479                          

 Data required time                                                 37.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.479                          
 Data arrival time                                                 -26.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.546                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_fetch/branch_pc_q[30]/opit_0_L5Q_perm/CE
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.136
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.860       4.882         ntclkbufg_0      
 DRM_62_228/CLKA[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_62_228/QA0[3]                 tco                   2.045       6.927 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QA0[3]
                                   net (fanout=1)        2.240       9.167         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [237]
 CLMA_54_128/Y6AB                  td                    0.382       9.549 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[19]_muxf7/L6OUTA
                                   net (fanout=1)        0.424       9.973         riscv_tcm_top/_N2147
 CLMA_54_124/Y0                    td                    0.282      10.255 r       riscv_tcm_top/u_dmux/N32[19]/gateop_perm/Z
                                   net (fanout=3)        1.523      11.778         riscv_tcm_top/dport_data_rd_w [19]
 CLMS_66_181/Y6AB                  td                    0.209      11.987 r       riscv_tcm_top/u_core/u_lsu/N419[3]_muxf6/F
                                   net (fanout=1)        1.333      13.320         riscv_tcm_top/u_core/u_lsu/N419 [3]
 CLMS_66_181/Y2                    td                    0.284      13.604 r       riscv_tcm_top/u_core/u_lsu/N421[3]/gateop/F
                                   net (fanout=1)        0.612      14.216         riscv_tcm_top/u_core/writeback_mem_value_w [3]
 CLMA_70_188/Y1                    td                    0.169      14.385 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[3]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        1.321      15.706         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [3]
 CLMA_58_169/Y3                    td                    0.276      15.982 r       riscv_tcm_top/u_core/u_issue/N96[3]/gateop_perm/Z
                                   net (fanout=1)        0.508      16.490         riscv_tcm_top/u_core/u_issue/N96 [3]
 CLMA_66_160/Y3                    td                    0.381      16.871 r       riscv_tcm_top/u_core/u_issue/N106[3]/gateop_perm/Z
                                   net (fanout=15)       1.524      18.395         riscv_tcm_top/u_core/opcode_ra_operand_w [3]
                                                         0.382      18.777 r       riscv_tcm_top/u_core/u_exec/N280.eq_0/gateop_A2/Cout
                                                         0.000      18.777         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [2]
 CLMA_78_136/COUT                  td                    0.097      18.874 r       riscv_tcm_top/u_core/u_exec/N280.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.874         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [6]
                                                         0.060      18.934 r       riscv_tcm_top/u_core/u_exec/N280.eq_4/gateop_A2/Cout
                                                         0.000      18.934         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [10]
 CLMA_78_140/COUT                  td                    0.097      19.031 r       riscv_tcm_top/u_core/u_exec/N280.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.031         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [14]
                                                         0.060      19.091 r       riscv_tcm_top/u_core/u_exec/N280.eq_8/gateop_A2/Cout
                                                         0.000      19.091         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [18]
 CLMA_78_144/COUT                  td                    0.097      19.188 r       riscv_tcm_top/u_core/u_exec/N280.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.188         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [22]
                                                         0.060      19.248 r       riscv_tcm_top/u_core/u_exec/N280.eq_12/gateop_A2/Cout
                                                         0.000      19.248         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [26]
 CLMA_78_148/Y3                    td                    0.340      19.588 r       riscv_tcm_top/u_core/u_exec/N280.eq_14/gateop_A2/Y1
                                   net (fanout=3)        0.833      20.421         _N2              
 CLMA_70_156/Y0                    td                    0.214      20.635 r       riscv_tcm_top/u_core/u_exec/N312/gateop/Z
                                   net (fanout=1)        0.261      20.896         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_156/Y1                    td                    0.207      21.103 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.625      21.728         riscv_tcm_top/u_core/u_exec/_N5716
 CLMA_82_152/Y0                    td                    0.282      22.010 r       riscv_tcm_top/u_core/u_exec/N354_5/gateop/F
                                   net (fanout=1)        0.668      22.678         riscv_tcm_top/u_core/u_exec/_N5718
 CLMA_70_152/Y0                    td                    0.164      22.842 r       riscv_tcm_top/u_core/u_exec/N374/gateop_perm/Z
                                   net (fanout=1)        0.262      23.104         riscv_tcm_top/u_core/u_exec/N388
 CLMA_70_152/Y1                    td                    0.209      23.313 r       riscv_tcm_top/u_core/u_exec/N414/gateop_perm/Z
                                   net (fanout=2)        2.101      25.414         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_58_76/Y0                     td                    0.164      25.578 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q_perm/Z
                                   net (fanout=31)       0.267      25.845         riscv_tcm_top/u_core/squash_decode_w
 CLMA_58_76/Y1                     td                    0.169      26.014 r       riscv_tcm_top/u_core/u_fetch/N78/gateop/Z
                                   net (fanout=25)       0.801      26.815         riscv_tcm_top/u_core/u_fetch/N78
 CLMA_66_96/CECO                   td                    0.118      26.933 r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[29]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000      26.933         _N1340           
 CLMA_66_100/CECI                                                          r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[30]/opit_0_L5Q_perm/CE

 Data arrival time                                                  26.933         Logic Levels: 19 
                                                                                   Logic: 6.748ns(30.602%), Route: 15.303ns(69.398%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.935      34.361 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.361         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056      34.417 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302      34.719         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442      35.161 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743      35.904         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.904 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.565      37.469         ntclkbufg_0      
 CLMA_66_100/CLK                                                           r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[30]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.451      37.920                          
 clock uncertainty                                      -0.150      37.770                          

 Setup time                                             -0.291      37.479                          

 Data required time                                                 37.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.479                          
 Data arrival time                                                 -26.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.546                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[0]/opit_0_L5Q/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_response/ram_13/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.881
  Launch Clock Delay      :  4.143
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.572       4.143         ntclkbufg_0      
 CLMS_86_281/CLK                                                           r       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[0]/opit_0_L5Q/CLK

 CLMS_86_281/Q1                    tco                   0.223       4.366 f       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[0]/opit_0_L5Q/Q
                                   net (fanout=34)       0.283       4.649         riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr [0]
 CLMS_78_281/M0                                                            f       riscv_tcm_top/u_tcm/u_conv/u_response/ram_13/gateop/WADM0

 Data arrival time                                                   4.649         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.071%), Route: 0.283ns(55.929%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.859       4.881         ntclkbufg_0      
 CLMS_78_281/CLK                                                           r       riscv_tcm_top/u_tcm/u_conv/u_response/ram_13/gateop/WCLK
 clock pessimism                                        -0.451       4.430                          
 clock uncertainty                                       0.000       4.430                          

 Hold time                                               0.402       4.832                          

 Data required time                                                  4.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.832                          
 Data arrival time                                                  -4.649                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.183                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[0]/opit_0_L5Q/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_response/ram_12/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.881
  Launch Clock Delay      :  4.143
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.572       4.143         ntclkbufg_0      
 CLMS_86_281/CLK                                                           r       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[0]/opit_0_L5Q/CLK

 CLMS_86_281/Q1                    tco                   0.223       4.366 f       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[0]/opit_0_L5Q/Q
                                   net (fanout=34)       0.283       4.649         riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr [0]
 CLMS_78_281/M0                                                            f       riscv_tcm_top/u_tcm/u_conv/u_response/ram_12/gateop/WADM0

 Data arrival time                                                   4.649         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.071%), Route: 0.283ns(55.929%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.859       4.881         ntclkbufg_0      
 CLMS_78_281/CLK                                                           r       riscv_tcm_top/u_tcm/u_conv/u_response/ram_12/gateop/WCLK
 clock pessimism                                        -0.451       4.430                          
 clock uncertainty                                       0.000       4.430                          

 Hold time                                               0.402       4.832                          

 Data required time                                                  4.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.832                          
 Data arrival time                                                  -4.649                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.183                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[0]/opit_0_L5Q/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_response/ram_14/gateop/WADM0
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.881
  Launch Clock Delay      :  4.143
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.935       1.028 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.056       1.084 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N6              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.572       4.143         ntclkbufg_0      
 CLMS_86_281/CLK                                                           r       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[0]/opit_0_L5Q/CLK

 CLMS_86_281/Q1                    tco                   0.223       4.366 f       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[0]/opit_0_L5Q/Q
                                   net (fanout=34)       0.283       4.649         riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr [0]
 CLMS_78_281/M0                                                            f       riscv_tcm_top/u_tcm/u_conv/u_response/ram_14/gateop/WADM0

 Data arrival time                                                   4.649         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.071%), Route: 0.283ns(55.929%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.859       4.881         ntclkbufg_0      
 CLMS_78_281/CLK                                                           r       riscv_tcm_top/u_tcm/u_conv/u_response/ram_14/gateop/WCLK
 clock pessimism                                        -0.451       4.430                          
 clock uncertainty                                       0.000       4.430                          

 Hold time                                               0.402       4.832                          

 Data required time                                                  4.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.832                          
 Data arrival time                                                  -4.649                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.853       4.875         ntclkbufg_0      
 CLMA_130_269/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_130_269/Q0                   tco                   0.258       5.133 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        2.022       7.155         nt_led_3_o       
 IOL_151_101/DO                    td                    0.122       7.277 f       led_3_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.277         led_3_o_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.788      10.065 f       led_3_o_obuf/opit_0/O
                                   net (fanout=1)        0.164      10.229         led_3_o          
 V11                                                                       f       led_3_o (port)   

 Data arrival time                                                  10.229         Logic Levels: 2  
                                                                                   Logic: 3.168ns(59.171%), Route: 2.186ns(40.829%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.813       4.835         ntclkbufg_0      
 CLMA_38_88/CLK                                                            r       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_38_88/Q2                     tco                   0.258       5.093 f       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.630       6.723         nt_dbg_rxd_o     
 IOL_151_86/DO                     td                    0.122       6.845 f       dbg_rxd_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.845         dbg_rxd_o_obuf/ntO
 IOBD_152_86/PAD                   td                    2.788       9.633 f       dbg_rxd_o_obuf/opit_0/O
                                   net (fanout=1)        0.085       9.718         dbg_rxd_o        
 P11                                                                       f       dbg_rxd_o (port) 

 Data arrival time                                                   9.718         Logic Levels: 2  
                                                                                   Logic: 3.168ns(64.878%), Route: 1.715ns(35.122%)
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : uart_tx_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    1.100       1.193 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.067       1.260 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N6              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.853       4.875         ntclkbufg_0      
 CLMA_130_269/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_130_269/Q0                   tco                   0.258       5.133 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.515       6.648         nt_led_3_o       
 IOL_151_361/DO                    td                    0.122       6.770 f       uart_tx_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.770         uart_tx_o_obuf/ntO
 IOBS_152_361/PAD                  td                    2.788       9.558 f       uart_tx_o_obuf/opit_0/O
                                   net (fanout=1)        0.084       9.642         uart_tx_o        
 C10                                                                       f       uart_tx_o (port) 

 Data arrival time                                                   9.642         Logic Levels: 2  
                                                                                   Logic: 3.168ns(66.457%), Route: 1.599ns(33.543%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_exec/result_q[24]/opit_0_inv_L7Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.679       1.763         nt_rst_cpu_i     
 CLMA_130_133/Y1                   td                    0.154       1.917 f       N1/gateop_perm/Z 
                                   net (fanout=484)      0.258       2.175         rst_cpu_w        
 CLMA_130_137/RS                                                           f       riscv_tcm_top/u_core/u_exec/result_q[24]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   2.175         Logic Levels: 3  
                                                                                   Logic: 1.183ns(54.391%), Route: 0.992ns(45.609%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_exec/result_q[28]/opit_0_inv_L7Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.679       1.763         nt_rst_cpu_i     
 CLMA_130_133/Y1                   td                    0.154       1.917 f       N1/gateop_perm/Z 
                                   net (fanout=484)      0.277       2.194         rst_cpu_w        
 CLMA_126_136/RS                                                           f       riscv_tcm_top/u_core/u_exec/result_q[28]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   2.194         Logic Levels: 3  
                                                                                   Logic: 1.183ns(53.920%), Route: 1.011ns(46.080%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_exec/result_q[29]/opit_0_inv_L7Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.935       0.990 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.094       1.084 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.679       1.763         nt_rst_cpu_i     
 CLMA_130_133/Y1                   td                    0.154       1.917 f       N1/gateop_perm/Z 
                                   net (fanout=484)      0.258       2.175         rst_cpu_w        
 CLMA_130_137/RSCO                 td                    0.113       2.288 f       riscv_tcm_top/u_core/u_exec/result_q[24]/opit_0_inv_L7Q_perm/RSOUT
                                   net (fanout=1)        0.000       2.288         _N554            
 CLMA_130_141/RSCI                                                         f       riscv_tcm_top/u_core/u_exec/result_q[29]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   2.288         Logic Levels: 4  
                                                                                   Logic: 1.296ns(56.643%), Route: 0.992ns(43.357%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_fetch/branch_pc_q[26]/opit_0_L5Q_perm/CE
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.408
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.514       3.928         ntclkbufg_0      
 DRM_62_228/CLKA[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_62_228/QA0[3]                 tco                   1.897       5.825 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QA0[3]
                                   net (fanout=1)        2.018       7.843         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [237]
 CLMA_54_128/Y6AB                  td                    0.307       8.150 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[19]_muxf7/L6OUTA
                                   net (fanout=1)        0.358       8.508         riscv_tcm_top/_N2147
 CLMA_54_124/Y0                    td                    0.225       8.733 f       riscv_tcm_top/u_dmux/N32[19]/gateop_perm/Z
                                   net (fanout=3)        1.187       9.920         riscv_tcm_top/dport_data_rd_w [19]
 CLMS_66_181/Y6AB                  td                    0.178      10.098 f       riscv_tcm_top/u_core/u_lsu/N419[3]_muxf6/F
                                   net (fanout=1)        1.007      11.105         riscv_tcm_top/u_core/u_lsu/N419 [3]
 CLMS_66_181/Y2                    td                    0.227      11.332 r       riscv_tcm_top/u_core/u_lsu/N421[3]/gateop/F
                                   net (fanout=1)        0.496      11.828         riscv_tcm_top/u_core/writeback_mem_value_w [3]
 CLMA_70_188/Y1                    td                    0.135      11.963 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[3]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        1.017      12.980         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [3]
 CLMA_58_169/Y3                    td                    0.221      13.201 r       riscv_tcm_top/u_core/u_issue/N96[3]/gateop_perm/Z
                                   net (fanout=1)        0.399      13.600         riscv_tcm_top/u_core/u_issue/N96 [3]
 CLMA_66_160/Y3                    td                    0.305      13.905 r       riscv_tcm_top/u_core/u_issue/N106[3]/gateop_perm/Z
                                   net (fanout=15)       1.151      15.056         riscv_tcm_top/u_core/opcode_ra_operand_w [3]
                                                         0.307      15.363 r       riscv_tcm_top/u_core/u_exec/N280.eq_0/gateop_A2/Cout
                                                         0.000      15.363         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [2]
 CLMA_78_136/COUT                  td                    0.083      15.446 r       riscv_tcm_top/u_core/u_exec/N280.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.446         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [6]
                                                         0.055      15.501 f       riscv_tcm_top/u_core/u_exec/N280.eq_4/gateop_A2/Cout
                                                         0.000      15.501         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [10]
 CLMA_78_140/COUT                  td                    0.083      15.584 r       riscv_tcm_top/u_core/u_exec/N280.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.584         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [14]
                                                         0.055      15.639 f       riscv_tcm_top/u_core/u_exec/N280.eq_8/gateop_A2/Cout
                                                         0.000      15.639         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [18]
 CLMA_78_144/COUT                  td                    0.083      15.722 r       riscv_tcm_top/u_core/u_exec/N280.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.722         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [22]
                                                         0.055      15.777 f       riscv_tcm_top/u_core/u_exec/N280.eq_12/gateop_A2/Cout
                                                         0.000      15.777         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [26]
 CLMA_78_148/Y3                    td                    0.272      16.049 r       riscv_tcm_top/u_core/u_exec/N280.eq_14/gateop_A2/Y1
                                   net (fanout=3)        0.654      16.703         _N2              
 CLMA_70_156/Y0                    td                    0.171      16.874 r       riscv_tcm_top/u_core/u_exec/N312/gateop/Z
                                   net (fanout=1)        0.240      17.114         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_156/Y1                    td                    0.165      17.279 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.487      17.766         riscv_tcm_top/u_core/u_exec/_N5716
 CLMA_82_152/Y0                    td                    0.226      17.992 r       riscv_tcm_top/u_core/u_exec/N354_5/gateop/F
                                   net (fanout=1)        0.536      18.528         riscv_tcm_top/u_core/u_exec/_N5718
 CLMA_70_152/Y0                    td                    0.131      18.659 r       riscv_tcm_top/u_core/u_exec/N374/gateop_perm/Z
                                   net (fanout=1)        0.243      18.902         riscv_tcm_top/u_core/u_exec/N388
 CLMA_70_152/Y1                    td                    0.185      19.087 f       riscv_tcm_top/u_core/u_exec/N414/gateop_perm/Z
                                   net (fanout=2)        1.797      20.884         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_58_76/Y0                     td                    0.131      21.015 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q_perm/Z
                                   net (fanout=31)       0.248      21.263         riscv_tcm_top/u_core/squash_decode_w
 CLMA_58_76/Y1                     td                    0.135      21.398 r       riscv_tcm_top/u_core/u_fetch/N78/gateop/Z
                                   net (fanout=25)       0.631      22.029         riscv_tcm_top/u_core/u_fetch/N78
 CLMA_66_96/CECO                   td                    0.094      22.123 r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[29]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000      22.123         _N1340           
 CLMA_66_100/CECI                                                          r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[26]/opit_0_L5Q_perm/CE

 Data arrival time                                                  22.123         Logic Levels: 19 
                                                                                   Logic: 5.726ns(31.470%), Route: 12.469ns(68.530%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.781      34.207 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.207         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      34.248 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      34.513         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339      34.852 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      35.439         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.302      36.741         ntclkbufg_0      
 CLMA_66_100/CLK                                                           r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[26]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308      37.049                          
 clock uncertainty                                      -0.150      36.899                          

 Setup time                                             -0.233      36.666                          

 Data required time                                                 36.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.666                          
 Data arrival time                                                 -22.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.543                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_fetch/branch_pc_q[30]/opit_0_L5Q_perm/CE
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.408
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.514       3.928         ntclkbufg_0      
 DRM_62_228/CLKA[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_62_228/QA0[3]                 tco                   1.897       5.825 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QA0[3]
                                   net (fanout=1)        2.018       7.843         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [237]
 CLMA_54_128/Y6AB                  td                    0.307       8.150 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[19]_muxf7/L6OUTA
                                   net (fanout=1)        0.358       8.508         riscv_tcm_top/_N2147
 CLMA_54_124/Y0                    td                    0.225       8.733 f       riscv_tcm_top/u_dmux/N32[19]/gateop_perm/Z
                                   net (fanout=3)        1.187       9.920         riscv_tcm_top/dport_data_rd_w [19]
 CLMS_66_181/Y6AB                  td                    0.178      10.098 f       riscv_tcm_top/u_core/u_lsu/N419[3]_muxf6/F
                                   net (fanout=1)        1.007      11.105         riscv_tcm_top/u_core/u_lsu/N419 [3]
 CLMS_66_181/Y2                    td                    0.227      11.332 r       riscv_tcm_top/u_core/u_lsu/N421[3]/gateop/F
                                   net (fanout=1)        0.496      11.828         riscv_tcm_top/u_core/writeback_mem_value_w [3]
 CLMA_70_188/Y1                    td                    0.135      11.963 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[3]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        1.017      12.980         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [3]
 CLMA_58_169/Y3                    td                    0.221      13.201 r       riscv_tcm_top/u_core/u_issue/N96[3]/gateop_perm/Z
                                   net (fanout=1)        0.399      13.600         riscv_tcm_top/u_core/u_issue/N96 [3]
 CLMA_66_160/Y3                    td                    0.305      13.905 r       riscv_tcm_top/u_core/u_issue/N106[3]/gateop_perm/Z
                                   net (fanout=15)       1.151      15.056         riscv_tcm_top/u_core/opcode_ra_operand_w [3]
                                                         0.307      15.363 r       riscv_tcm_top/u_core/u_exec/N280.eq_0/gateop_A2/Cout
                                                         0.000      15.363         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [2]
 CLMA_78_136/COUT                  td                    0.083      15.446 r       riscv_tcm_top/u_core/u_exec/N280.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.446         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [6]
                                                         0.055      15.501 f       riscv_tcm_top/u_core/u_exec/N280.eq_4/gateop_A2/Cout
                                                         0.000      15.501         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [10]
 CLMA_78_140/COUT                  td                    0.083      15.584 r       riscv_tcm_top/u_core/u_exec/N280.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.584         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [14]
                                                         0.055      15.639 f       riscv_tcm_top/u_core/u_exec/N280.eq_8/gateop_A2/Cout
                                                         0.000      15.639         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [18]
 CLMA_78_144/COUT                  td                    0.083      15.722 r       riscv_tcm_top/u_core/u_exec/N280.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.722         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [22]
                                                         0.055      15.777 f       riscv_tcm_top/u_core/u_exec/N280.eq_12/gateop_A2/Cout
                                                         0.000      15.777         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [26]
 CLMA_78_148/Y3                    td                    0.272      16.049 r       riscv_tcm_top/u_core/u_exec/N280.eq_14/gateop_A2/Y1
                                   net (fanout=3)        0.654      16.703         _N2              
 CLMA_70_156/Y0                    td                    0.171      16.874 r       riscv_tcm_top/u_core/u_exec/N312/gateop/Z
                                   net (fanout=1)        0.240      17.114         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_156/Y1                    td                    0.165      17.279 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.487      17.766         riscv_tcm_top/u_core/u_exec/_N5716
 CLMA_82_152/Y0                    td                    0.226      17.992 r       riscv_tcm_top/u_core/u_exec/N354_5/gateop/F
                                   net (fanout=1)        0.536      18.528         riscv_tcm_top/u_core/u_exec/_N5718
 CLMA_70_152/Y0                    td                    0.131      18.659 r       riscv_tcm_top/u_core/u_exec/N374/gateop_perm/Z
                                   net (fanout=1)        0.243      18.902         riscv_tcm_top/u_core/u_exec/N388
 CLMA_70_152/Y1                    td                    0.185      19.087 f       riscv_tcm_top/u_core/u_exec/N414/gateop_perm/Z
                                   net (fanout=2)        1.797      20.884         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_58_76/Y0                     td                    0.131      21.015 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q_perm/Z
                                   net (fanout=31)       0.248      21.263         riscv_tcm_top/u_core/squash_decode_w
 CLMA_58_76/Y1                     td                    0.135      21.398 r       riscv_tcm_top/u_core/u_fetch/N78/gateop/Z
                                   net (fanout=25)       0.631      22.029         riscv_tcm_top/u_core/u_fetch/N78
 CLMA_66_96/CECO                   td                    0.094      22.123 r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[29]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000      22.123         _N1340           
 CLMA_66_100/CECI                                                          r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[30]/opit_0_L5Q_perm/CE

 Data arrival time                                                  22.123         Logic Levels: 19 
                                                                                   Logic: 5.726ns(31.470%), Route: 12.469ns(68.530%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.781      34.207 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.207         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      34.248 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      34.513         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339      34.852 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      35.439         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.302      36.741         ntclkbufg_0      
 CLMA_66_100/CLK                                                           r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[30]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308      37.049                          
 clock uncertainty                                      -0.150      36.899                          

 Setup time                                             -0.233      36.666                          

 Data required time                                                 36.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.666                          
 Data arrival time                                                 -22.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.543                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
Endpoint    : riscv_tcm_top/u_core/u_fetch/branch_pc_q[28]/opit_0_L5Q_perm/CE
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.408
  Launch Clock Delay      :  3.928
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.514       3.928         ntclkbufg_0      
 DRM_62_228/CLKA[0]                                                        r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]

 DRM_62_228/QA0[3]                 tco                   1.897       5.825 f       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/ADDR_LOOP[6].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/QA0[3]
                                   net (fanout=1)        2.018       7.843         riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/QA_bus [237]
 CLMA_54_128/Y6AB                  td                    0.307       8.150 r       riscv_tcm_top/u_tcm/u_ram/U_ipml_dpram_BRAM/a_rd_data_16[19]_muxf7/L6OUTA
                                   net (fanout=1)        0.358       8.508         riscv_tcm_top/_N2147
 CLMA_54_124/Y0                    td                    0.225       8.733 f       riscv_tcm_top/u_dmux/N32[19]/gateop_perm/Z
                                   net (fanout=3)        1.187       9.920         riscv_tcm_top/dport_data_rd_w [19]
 CLMS_66_181/Y6AB                  td                    0.178      10.098 f       riscv_tcm_top/u_core/u_lsu/N419[3]_muxf6/F
                                   net (fanout=1)        1.007      11.105         riscv_tcm_top/u_core/u_lsu/N419 [3]
 CLMS_66_181/Y2                    td                    0.227      11.332 r       riscv_tcm_top/u_core/u_lsu/N421[3]/gateop/F
                                   net (fanout=1)        0.496      11.828         riscv_tcm_top/u_core/writeback_mem_value_w [3]
 CLMA_70_188/Y1                    td                    0.135      11.963 r       riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/result_wb_q[3]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        1.017      12.980         riscv_tcm_top/u_core/u_issue/u_pipe_ctrl/N341 [3]
 CLMA_58_169/Y3                    td                    0.221      13.201 r       riscv_tcm_top/u_core/u_issue/N96[3]/gateop_perm/Z
                                   net (fanout=1)        0.399      13.600         riscv_tcm_top/u_core/u_issue/N96 [3]
 CLMA_66_160/Y3                    td                    0.305      13.905 r       riscv_tcm_top/u_core/u_issue/N106[3]/gateop_perm/Z
                                   net (fanout=15)       1.151      15.056         riscv_tcm_top/u_core/opcode_ra_operand_w [3]
                                                         0.307      15.363 r       riscv_tcm_top/u_core/u_exec/N280.eq_0/gateop_A2/Cout
                                                         0.000      15.363         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [2]
 CLMA_78_136/COUT                  td                    0.083      15.446 r       riscv_tcm_top/u_core/u_exec/N280.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.446         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [6]
                                                         0.055      15.501 f       riscv_tcm_top/u_core/u_exec/N280.eq_4/gateop_A2/Cout
                                                         0.000      15.501         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [10]
 CLMA_78_140/COUT                  td                    0.083      15.584 r       riscv_tcm_top/u_core/u_exec/N280.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.584         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [14]
                                                         0.055      15.639 f       riscv_tcm_top/u_core/u_exec/N280.eq_8/gateop_A2/Cout
                                                         0.000      15.639         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [18]
 CLMA_78_144/COUT                  td                    0.083      15.722 r       riscv_tcm_top/u_core/u_exec/N280.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.722         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [22]
                                                         0.055      15.777 f       riscv_tcm_top/u_core/u_exec/N280.eq_12/gateop_A2/Cout
                                                         0.000      15.777         riscv_tcm_top/u_core/u_exec/riscv_tcm_top/u_core/u_exec/N280.co [26]
 CLMA_78_148/Y3                    td                    0.272      16.049 r       riscv_tcm_top/u_core/u_exec/N280.eq_14/gateop_A2/Y1
                                   net (fanout=3)        0.654      16.703         _N2              
 CLMA_70_156/Y0                    td                    0.171      16.874 r       riscv_tcm_top/u_core/u_exec/N312/gateop/Z
                                   net (fanout=1)        0.240      17.114         riscv_tcm_top/u_core/u_exec/N312
 CLMA_70_156/Y1                    td                    0.165      17.279 r       riscv_tcm_top/u_core/u_exec/N354_3/gateop/F
                                   net (fanout=1)        0.487      17.766         riscv_tcm_top/u_core/u_exec/_N5716
 CLMA_82_152/Y0                    td                    0.226      17.992 r       riscv_tcm_top/u_core/u_exec/N354_5/gateop/F
                                   net (fanout=1)        0.536      18.528         riscv_tcm_top/u_core/u_exec/_N5718
 CLMA_70_152/Y0                    td                    0.131      18.659 r       riscv_tcm_top/u_core/u_exec/N374/gateop_perm/Z
                                   net (fanout=1)        0.243      18.902         riscv_tcm_top/u_core/u_exec/N388
 CLMA_70_152/Y1                    td                    0.185      19.087 f       riscv_tcm_top/u_core/u_exec/N414/gateop_perm/Z
                                   net (fanout=2)        1.797      20.884         riscv_tcm_top/u_core/branch_d_exec_request_w
 CLMA_58_76/Y0                     td                    0.131      21.015 r       riscv_tcm_top/u_core/u_fetch/branch_q/opit_0_L5Q_perm/Z
                                   net (fanout=31)       0.248      21.263         riscv_tcm_top/u_core/squash_decode_w
 CLMA_58_76/Y1                     td                    0.135      21.398 r       riscv_tcm_top/u_core/u_fetch/N78/gateop/Z
                                   net (fanout=25)       0.631      22.029         riscv_tcm_top/u_core/u_fetch/N78
 CLMA_66_96/CECO                   td                    0.094      22.123 r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[29]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000      22.123         _N1340           
 CLMA_66_100/CECI                                                          r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[28]/opit_0_L5Q_perm/CE

 Data arrival time                                                  22.123         Logic Levels: 19 
                                                                                   Logic: 5.726ns(31.470%), Route: 12.469ns(68.530%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        33.333      33.333 r                        
 B5                                                      0.000      33.333 r       osc_in (port)    
                                   net (fanout=1)        0.093      33.426         osc_in           
 IOBD_0_298/DIN                    td                    0.781      34.207 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      34.207         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041      34.248 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265      34.513         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339      34.852 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587      35.439         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000      35.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.302      36.741         ntclkbufg_0      
 CLMA_66_100/CLK                                                           r       riscv_tcm_top/u_core/u_fetch/branch_pc_q[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308      37.049                          
 clock uncertainty                                      -0.150      36.899                          

 Setup time                                             -0.233      36.666                          

 Data required time                                                 36.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.666                          
 Data arrival time                                                 -22.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.543                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_response/ram_13/gateop/WADM1
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.938
  Launch Clock Delay      :  3.423
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.317       3.423         ntclkbufg_0      
 CLMS_86_281/CLK                                                           r       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMS_86_281/Q0                    tco                   0.197       3.620 f       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=33)       0.281       3.901         riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr [1]
 CLMS_78_281/M1                                                            f       riscv_tcm_top/u_tcm/u_conv/u_response/ram_13/gateop/WADM1

 Data arrival time                                                   3.901         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.213%), Route: 0.281ns(58.787%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.524       3.938         ntclkbufg_0      
 CLMS_78_281/CLK                                                           r       riscv_tcm_top/u_tcm/u_conv/u_response/ram_13/gateop/WCLK
 clock pessimism                                        -0.308       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Hold time                                               0.313       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                  -3.901                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.042                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_response/ram_22/gateop/WADM1
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.938
  Launch Clock Delay      :  3.423
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.317       3.423         ntclkbufg_0      
 CLMS_86_281/CLK                                                           r       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMS_86_281/Q0                    tco                   0.197       3.620 f       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=33)       0.281       3.901         riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr [1]
 CLMS_78_281/M1                                                            f       riscv_tcm_top/u_tcm/u_conv/u_response/ram_22/gateop/WADM1

 Data arrival time                                                   3.901         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.213%), Route: 0.281ns(58.787%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.524       3.938         ntclkbufg_0      
 CLMS_78_281/CLK                                                           r       riscv_tcm_top/u_tcm/u_conv/u_response/ram_22/gateop/WCLK
 clock pessimism                                        -0.308       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Hold time                                               0.313       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                  -3.901                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.042                          
====================================================================================================

====================================================================================================

Startpoint  : riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : riscv_tcm_top/u_tcm/u_conv/u_response/ram_12/gateop/WADM1
Path Group  : osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.207  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.938
  Launch Clock Delay      :  3.423
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.781       0.874 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.041       0.915 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N6              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.317       3.423         ntclkbufg_0      
 CLMS_86_281/CLK                                                           r       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/CLK

 CLMS_86_281/Q0                    tco                   0.197       3.620 f       riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=33)       0.281       3.901         riscv_tcm_top/u_tcm/u_conv/u_response/wr_ptr [1]
 CLMS_78_281/M1                                                            f       riscv_tcm_top/u_tcm/u_conv/u_response/ram_12/gateop/WADM1

 Data arrival time                                                   3.901         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.213%), Route: 0.281ns(58.787%)
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.524       3.938         ntclkbufg_0      
 CLMS_78_281/CLK                                                           r       riscv_tcm_top/u_tcm/u_conv/u_response/ram_12/gateop/WCLK
 clock pessimism                                        -0.308       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Hold time                                               0.313       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                  -3.901                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : led_3_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.514       3.928         ntclkbufg_0      
 CLMA_130_269/CLK                                                          r       u_soc/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_130_269/Q0                   tco                   0.206       4.134 f       u_soc/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.857       5.991         nt_led_3_o       
 IOL_151_101/DO                    td                    0.081       6.072 f       led_3_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.072         led_3_o_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.049       8.121 f       led_3_o_obuf/opit_0/O
                                   net (fanout=1)        0.164       8.285         led_3_o          
 V11                                                                       f       led_3_o (port)   

 Data arrival time                                                   8.285         Logic Levels: 2  
                                                                                   Logic: 2.336ns(53.615%), Route: 2.021ns(46.385%)
====================================================================================================

====================================================================================================

Startpoint  : u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK
Endpoint    : dbg_rxd_o (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock osc_clk|u_clk_1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       osc_in (port)    
                                   net (fanout=1)        0.093       0.093         osc_in           
 IOBD_0_298/DIN                    td                    0.898       0.991 r       osc_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         osc_in_ibuf/ntD  
 IOL_7_298/INCK                    td                    0.047       1.038 r       osc_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N6              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       u_clk_1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clk_i_1          
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3551)     1.468       3.882         ntclkbufg_0      
 CLMA_38_88/CLK                                                            r       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/CLK

 CLMA_38_88/Q2                     tco                   0.206       4.088 f       u_dbg/u_uart/txd_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.535       5.623         nt_dbg_rxd_o     
 IOL_151_86/DO                     td                    0.081       5.704 f       dbg_rxd_o_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.704         dbg_rxd_o_obuf/ntO
 IOBD_152_86/PAD                   td                    2.049       7.753 f       dbg_rxd_o_obuf/opit_0/O
                                   net (fanout=1)        0.085       7.838         dbg_rxd_o        
 P11                                                                       f       dbg_rxd_o (port) 

 Data arrival time                                                   7.838         Logic Levels: 2  
                                                                                   Logic: 2.336ns(59.050%), Route: 1.620ns(40.950%)
====================================================================================================

====================================================================================================

Startpoint  : rst_i (port)
Endpoint    : u_soc/u_spi/u_tx_fifo/ram_q_7/gateop/WE
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 f       rst_i (port)     
                                   net (fanout=1)        0.061       0.061         rst_i            
 IOBD_152_46/DIN                   td                    0.959       1.020 f       rst_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.020         rst_i_ibuf/ntD   
 IOL_151_46/RX_DATA_DD             td                    0.081       1.101 f       rst_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.846       1.947         nt_rst_i         
 CLMA_130_77/Y0                    td                    0.139       2.086 f       N0/gateop_perm/Z 
                                   net (fanout=468)      4.020       6.106         rst_i_r          
 CLMS_10_265/Y0                    td                    0.226       6.332 r       riscv_tcm_top/u_tcm/u_conv/N247_1/gateop_perm/Z
                                   net (fanout=11)       0.485       6.817         _N15302          
 CLMA_18_260/Y1                    td                    0.135       6.952 r       u_soc/u_spi/u_tx_fifo/N62/gateop_perm/Z
                                   net (fanout=1)        0.239       7.191         u_soc/u_spi/u_tx_fifo/N62
 CLMA_18_260/Y2                    td                    0.132       7.323 r       u_soc/u_spi/u_tx_fifo/N63/gateop_perm/Z
                                   net (fanout=8)        0.441       7.764         u_soc/u_spi/u_tx_fifo/N63
 CLMS_18_273/RS                                                            r       u_soc/u_spi/u_tx_fifo/ram_q_7/gateop/WE

 Data arrival time                                                   7.764         Logic Levels: 6  
                                                                                   Logic: 1.672ns(21.535%), Route: 6.092ns(78.465%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_exec/result_q[24]/opit_0_inv_L7Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.603       1.510         nt_rst_cpu_i     
 CLMA_130_133/Y1                   td                    0.136       1.646 f       N1/gateop_perm/Z 
                                   net (fanout=484)      0.249       1.895         rst_cpu_w        
 CLMA_130_137/RS                                                           f       riscv_tcm_top/u_core/u_exec/result_q[24]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   1.895         Logic Levels: 3  
                                                                                   Logic: 0.988ns(52.137%), Route: 0.907ns(47.863%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_exec/result_q[28]/opit_0_inv_L7Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.603       1.510         nt_rst_cpu_i     
 CLMA_130_133/Y1                   td                    0.126       1.636 r       N1/gateop_perm/Z 
                                   net (fanout=484)      0.262       1.898         rst_cpu_w        
 CLMA_126_136/RS                                                           r       riscv_tcm_top/u_core/u_exec/result_q[28]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   1.898         Logic Levels: 3  
                                                                                   Logic: 0.978ns(51.528%), Route: 0.920ns(48.472%)
====================================================================================================

====================================================================================================

Startpoint  : rst_cpu_i (port)
Endpoint    : riscv_tcm_top/u_core/u_exec/result_q[29]/opit_0_inv_L7Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L12                                                     0.000       0.000 r       rst_cpu_i (port) 
                                   net (fanout=1)        0.055       0.055         rst_cpu_i        
 IOBS_152_161/DIN                  td                    0.781       0.836 r       rst_cpu_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         rst_cpu_i_ibuf/ntD
 IOL_151_161/RX_DATA_DD            td                    0.071       0.907 r       rst_cpu_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.603       1.510         nt_rst_cpu_i     
 CLMA_130_133/Y1                   td                    0.126       1.636 r       N1/gateop_perm/Z 
                                   net (fanout=484)      0.266       1.902         rst_cpu_w        
 CLMA_130_137/RSCO                 td                    0.092       1.994 r       riscv_tcm_top/u_core/u_exec/result_q[24]/opit_0_inv_L7Q_perm/RSOUT
                                   net (fanout=1)        0.000       1.994         _N554            
 CLMA_130_141/RSCI                                                         r       riscv_tcm_top/u_core/u_exec/result_q[29]/opit_0_inv_L7Q_perm/RS

 Data arrival time                                                   1.994         Logic Levels: 4  
                                                                                   Logic: 1.070ns(53.661%), Route: 0.924ns(46.339%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 18.000 sec
Action report_timing: CPU time elapsed is 16.844 sec
Current time: Thu Nov 10 14:13:52 2022
Action report_timing: Peak memory pool usage is 490,557,440 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Nov 10 14:13:53 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 2.734375 sec.
Generating architecture configuration.
The bitstream file is "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/generate_bitstream/soc_tcm.sbit"
Generate programming file takes 29.500000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 35.000 sec
Action gen_bit_stream: CPU time elapsed is 33.063 sec
Current time: Thu Nov 10 14:14:27 2022
Action gen_bit_stream: Peak memory pool usage is 379,396,096 bytes
Process "Generate Bitstream" done.
Process exit normally.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.idf' ...
Process exit normally.
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.idf' ...
C: Flow-2008: IP file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/pll_v1/pll_v1.idf". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Compiling architecture definition.
Process exit normally.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Customize IP 'D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf' ...
C: Flow-2008: IP file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf". 
Compiling architecture definition.
E: Verilog-4005: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 86)] Syntax error near localparam
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 138)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 140)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 142)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 144)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 227)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 229)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 313)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 313)] Identifier c_WR_BYTE_WIDTH is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 675)] Identifier INIT_00 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 676)] Identifier INIT_01 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 677)] Identifier INIT_02 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 678)] Identifier INIT_03 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 679)] Identifier INIT_04 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 680)] Identifier INIT_05 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 681)] Identifier INIT_06 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 682)] Identifier INIT_07 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 683)] Identifier INIT_08 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 684)] Identifier INIT_09 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 685)] Identifier INIT_0A is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 686)] Identifier INIT_0B is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 687)] Identifier INIT_0C is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 688)] Identifier INIT_0D is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 689)] Identifier INIT_0E is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 690)] Identifier INIT_0F is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 691)] Identifier INIT_10 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 692)] Identifier INIT_11 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 693)] Identifier INIT_12 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 694)] Identifier INIT_13 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 695)] Identifier INIT_14 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 696)] Identifier INIT_15 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 697)] Identifier INIT_16 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 698)] Identifier INIT_17 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 699)] Identifier INIT_18 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 700)] Identifier INIT_19 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 701)] Identifier INIT_1A is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 702)] Identifier INIT_1B is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 703)] Identifier INIT_1C is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 704)] Identifier INIT_1D is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 705)] Identifier INIT_1E is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 706)] Identifier INIT_1F is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 707)] Identifier INIT_20 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 708)] Identifier INIT_21 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 709)] Identifier INIT_22 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 710)] Identifier INIT_23 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 711)] Identifier INIT_24 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 712)] Identifier INIT_25 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 713)] Identifier INIT_26 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 714)] Identifier INIT_27 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 715)] Identifier INIT_28 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 716)] Identifier INIT_29 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 717)] Identifier INIT_2A is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 718)] Identifier INIT_2B is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 719)] Identifier INIT_2C is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 720)] Identifier INIT_2D is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 721)] Identifier INIT_2E is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 722)] Identifier INIT_2F is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 723)] Identifier INIT_30 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 724)] Identifier INIT_31 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 725)] Identifier INIT_32 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 726)] Identifier INIT_33 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 727)] Identifier INIT_34 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 728)] Identifier INIT_35 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 729)] Identifier INIT_36 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 730)] Identifier INIT_37 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 731)] Identifier INIT_38 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 732)] Identifier INIT_39 is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 733)] Identifier INIT_3A is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 734)] Identifier INIT_3B is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 735)] Identifier INIT_3C is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 736)] Identifier INIT_3D is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 737)] Identifier INIT_3E is not declared
E: Verilog-4039: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/rtl/ipml_dpram_v1_5_BRAM.v(line number: 738)] Identifier INIT_3F is not declared
E: Parsing ERROR.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
C: Flow-2008: IP file modified: "D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/ipcore/BRAM/BRAM.idf". 
Compiling architecture definition.
W: Verilog-2007: [D:/DOING/00-GRAD/02-proj/07-FPGA_contest/UniRISCV_final/src/tb_tcm.v(line number: 23)] Empty port in module declaration
Process exit normally.
