#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Oct  3 02:41:06 2025
# Process ID: 4600
# Log file: /home/ise/Working_Space/Week7/Dich_8_bit/planAhead_run_1/planAhead.log
# Journal file: /home/ise/Working_Space/Week7/Dich_8_bit/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/ise/Working_Space/Week7/Dich_8_bit/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVTTL [get_ports [list clk]]
set_property iostandard LVTTL [get_ports [list reset]]
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
startgroup
set_property package_pin V4 [get_ports reset]
endgroup
set_property pulltype PULLDOWN [get_ports [list reset]]
set_property iostandard LVTTL [get_ports [list {q[7]} {q[6]} {q[5]} {q[4]} {q[3]} {q[2]} {q[1]} {q[0]}]]
startgroup
set_property package_pin F9 [get_ports {q[7]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {q[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {q[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {q[4]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {q[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {q[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {q[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {q[0]}]
endgroup
save_constraints
