// Seed: 4067833710
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_8;
endmodule
module module_0 (
    id_1,
    access,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = id_6;
  tri1 id_7;
  wire module_1 = 1;
  supply0 id_8;
  id_9(
      .id_0(),
      .id_1(id_6 == (1'b0)),
      .id_2(id_1),
      .id_3(1 !== id_7),
      .id_4(1),
      .id_5(1'h0 == id_8 - 1),
      .id_6(1),
      .id_7(id_6)
  );
  assign id_8 = id_7 + id_8;
  module_0(
      id_3, id_7, id_7, id_1, id_8, id_8, id_7
  );
  wire id_10;
  wand id_11 = id_8;
  always @(negedge {id_8
  })
  begin
    cover (1);
    while (1) id_12;
    if (1) if (1'b0) id_4 <= #1 1;
    #1 begin
      cover (1);
    end
  end
endmodule
