#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5555fa071680 .scope module, "UFIB_tb" "UFIB_tb" 2 9;
 .timescale -9 -12;
P_0x5555fa313b80 .param/l "lpBlockAdrsWidth" 1 2 61, +C4<00000000000000000000000000000010>;
P_0x5555fa313bc0 .param/l "lpBlockConnectNum" 1 2 60, +C4<00000000000000000000000000000011>;
P_0x5555fa313c00 .param/l "lpCsrAdrsWidth" 1 2 62, +C4<00000000000000000000000000010000>;
P_0x5555fa313c40 .param/l "lpMCBAdrsMap" 1 2 70, C4<01>;
P_0x5555fa313c80 .param/l "lpMCBCsrActiveWidth" 1 2 83, +C4<00000000000000000000000000001000>;
P_0x5555fa313cc0 .param/l "lpMCLKCycle" 1 2 28, +C4<00000000000000000000000000000111>;
P_0x5555fa313d00 .param/l "lpMUfiAdrsWidth" 1 2 159, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x5555fa313d40 .param/l "lpMUfiDqWidth" 1 2 158, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x5555fa313d80 .param/l "lpNullActiveWidth" 1 2 84, +C4<00000000000000000000000000001000>;
P_0x5555fa313dc0 .param/l "lpNullAdrsMap" 1 2 71, C4<00>;
P_0x5555fa313e00 .param/l "lpRAMAdrsMap" 1 2 68, C4<11>;
P_0x5555fa313e40 .param/l "lpRAMCsrActiveWidth" 1 2 81, +C4<00000000000000000000000000001000>;
P_0x5555fa313e80 .param/l "lpRamAdrsWidth" 1 2 152, +C4<00000000000000000000000000001000>;
P_0x5555fa313ec0 .param/l "lpRamDepth" 1 2 16, +C4<00000000000000000000000100000000>;
P_0x5555fa313f00 .param/l "lpRamDqWidth" 1 2 153, +C4<00000000000000000000000000010000>;
P_0x5555fa313f40 .param/l "lpSCLKCycle" 1 2 27, +C4<00000000000000000000000000000100>;
P_0x5555fa313f80 .param/l "lpSUsiBusWidth" 1 2 63, +C4<0000000000000000000000000000000000000000000000000000000001100000>;
P_0x5555fa313fc0 .param/l "lpSynCsrActiveWidth" 1 2 80, +C4<00000000000000000000000000001000>;
P_0x5555fa314000 .param/l "lpSynthesizerAdrsMap" 1 2 67, C4<10>;
P_0x5555fa314040 .param/l "lpUfiAdrsBusWidth" 1 2 155, +C4<00000000000000000000000000100000>;
P_0x5555fa314080 .param/l "lpUfiBlockAdrsWidth" 1 2 157, +C4<00000000000000000000000000000001>;
P_0x5555fa3140c0 .param/l "lpUfiBlockConnectNum" 1 2 156, +C4<00000000000000000000000000000010>;
P_0x5555fa314100 .param/l "lpUfiDqBusWidth" 1 2 154, +C4<00000000000000000000000000010000>;
P_0x5555fa314140 .param/l "lpUfiMcbAdrsMap" 1 2 171, C4<0>;
P_0x5555fa314180 .param/l "lpUfiNullAdrsMap" 1 2 173, C4<0>;
P_0x5555fa3141c0 .param/l "lpUfiSynAdrsMap" 1 2 172, C4<1>;
P_0x5555fa314200 .param/l "lpUfibMasterBlockNum" 1 2 15, +C4<00000000000000000000000000000010>;
P_0x5555fa314240 .param/l "lpUsiBusWidth" 1 2 59, +C4<00000000000000000000000000100000>;
P_0x5555fa314280 .param/l "lpWaitCycle" 1 2 17, +C4<00000000000000000000000001100100>;
L_0x5555f9f4dd50 .functor BUFZ 32, v0x5555fa33f180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555f9e74720 .functor BUFZ 32, v0x5555fa33f0e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555fa33e1f0_0 .net *"_ivl_21", 0 0, L_0x5555fa352c00;  1 drivers
v0x5555fa33e290_0 .net *"_ivl_29", 0 0, L_0x5555fa354940;  1 drivers
L_0x7f3c728a0968 .functor BUFT 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x5555fa33e330_0 .net *"_ivl_39", 0 0, L_0x7f3c728a0968;  1 drivers
o0x7f3c728f7378 .functor BUFZ 28, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5555fa33e3d0_0 name=_ivl_41
v0x5555fa33e470_0 .net *"_ivl_9", 0 0, L_0x5555fa351e70;  1 drivers
v0x5555fa33e510_0 .var/i "init_for", 31 0;
v0x5555fa33e5b0_0 .var "qMUfiWAdrs", 63 0;
v0x5555fa33e650_0 .var "qMUfiWd", 31 0;
v0x5555fa33e6f0_0 .var "qMemWEd", 0 0;
v0x5555fa33e790_0 .var "qRd", 15 0;
v0x5555fa33e830 .array "rMem", 0 255, 15 0;
v0x5555fa33f0e0_0 .var "rSUsiAdrs", 31 0;
v0x5555fa33f180_0 .var "rSUsiWd", 31 0;
v0x5555fa33f220_0 .net "wAdrs", 7 0, L_0x5555fa3540a0;  1 drivers
v0x5555fa33f2c0_0 .net "wCe", 0 0, L_0x5555fa354690;  1 drivers
v0x5555fa33f360_0 .net "wCmd", 0 0, L_0x5555fa354620;  1 drivers
v0x5555fa33f400_0 .net "wI2S_BCLK", 0 0, L_0x5555f9d8f220;  1 drivers
v0x5555fa33f5b0_0 .net "wI2S_LRCLK", 0 0, L_0x5555f9d71530;  1 drivers
v0x5555fa33f650_0 .net "wI2S_MCLK", 0 0, L_0x5555f9d6c850;  1 drivers
v0x5555fa33f6f0_0 .net "wI2S_SDATA", 0 0, L_0x5555fa352b60;  1 drivers
v0x5555fa33f790_0 .var "wMCLK", 0 0;
o0x7f3c728f3238 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555fa33f830_0 .net "wMIDI_In", 0 0, o0x7f3c728f3238;  0 drivers
v0x5555fa33f8d0_0 .var "wMRST", 0 0;
v0x5555fa33f970_0 .net "wMUfiAdrs", 31 0, L_0x5555f9da9580;  1 drivers
v0x5555fa33fa10_0 .net "wMUfiRd", 15 0, L_0x5555f9e40d90;  1 drivers
v0x5555fa33fab0_0 .net "wMUfiRdy", 1 0, v0x5555fa33ca80_0;  1 drivers
v0x5555fa33fb50 .array "wMUfiWAdrs", 1 0;
v0x5555fa33fb50_0 .net v0x5555fa33fb50 0, 31 0, L_0x5555fa351dd0; 1 drivers
v0x5555fa33fb50_1 .net v0x5555fa33fb50 1, 31 0, L_0x5555fa352520; 1 drivers
v0x5555fa33fbf0 .array "wMUfiWd", 1 0;
v0x5555fa33fbf0_0 .net v0x5555fa33fbf0 0, 15 0, L_0x5555fa351c90; 1 drivers
L_0x7f3c7289fe28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555fa33fbf0_1 .net v0x5555fa33fbf0 1, 15 0, L_0x7f3c7289fe28; 1 drivers
v0x5555fa33fc90_0 .net "wMUsiAdrsMcb", 0 0, L_0x5555fa351fb0;  1 drivers
v0x5555fa33fd30_0 .net "wMUsiWdMcb", 0 0, L_0x5555fa351f10;  1 drivers
v0x5555fa33fdd0_0 .net "wMidiRd", 7 0, L_0x5555f9d6b590;  1 drivers
v0x5555fa33fe70_0 .net "wMidiVd", 0 0, L_0x5555f9d6b710;  1 drivers
v0x5555fa33ff10_0 .var "wSCLK", 0 0;
v0x5555fa3401c0_0 .var "wSRST", 0 0;
v0x5555fa340260_0 .net "wSUfiAdrs", 31 0, L_0x5555fa353a40;  1 drivers
v0x5555fa340300_0 .net "wSUfiRd", 15 0, L_0x5555f9c56350;  1 drivers
v0x5555fa340430_0 .net "wSUfiRdy", 0 0, L_0x5555fa3543b0;  1 drivers
v0x5555fa3404d0_0 .net "wSUfiWAdrs", 31 0, v0x5555fa33cc60_0;  1 drivers
v0x5555fa340570_0 .net "wSUfiWd", 15 0, L_0x5555f9e1c910;  1 drivers
v0x5555fa3406a0_0 .net "wSUsiAdrs", 31 0, L_0x5555f9e74720;  1 drivers
v0x5555fa340740_0 .net "wSUsiRd", 31 0, L_0x5555fa3549e0;  1 drivers
v0x5555fa3407e0_0 .net "wSUsiWd", 31 0, L_0x5555f9f4dd50;  1 drivers
v0x5555fa340880_0 .net "wWd", 15 0, L_0x5555fa354450;  1 drivers
v0x5555fa340920_0 .var "wnMRST", 0 0;
v0x5555fa3409c0_0 .var "wnSRST", 0 0;
v0x5555fa33e830_0 .array/port v0x5555fa33e830, 0;
v0x5555fa33e830_1 .array/port v0x5555fa33e830, 1;
v0x5555fa33e830_2 .array/port v0x5555fa33e830, 2;
E_0x5555fa178950/0 .event edge, v0x5555fa142c30_0, v0x5555fa33e830_0, v0x5555fa33e830_1, v0x5555fa33e830_2;
v0x5555fa33e830_3 .array/port v0x5555fa33e830, 3;
v0x5555fa33e830_4 .array/port v0x5555fa33e830, 4;
v0x5555fa33e830_5 .array/port v0x5555fa33e830, 5;
v0x5555fa33e830_6 .array/port v0x5555fa33e830, 6;
E_0x5555fa178950/1 .event edge, v0x5555fa33e830_3, v0x5555fa33e830_4, v0x5555fa33e830_5, v0x5555fa33e830_6;
v0x5555fa33e830_7 .array/port v0x5555fa33e830, 7;
v0x5555fa33e830_8 .array/port v0x5555fa33e830, 8;
v0x5555fa33e830_9 .array/port v0x5555fa33e830, 9;
v0x5555fa33e830_10 .array/port v0x5555fa33e830, 10;
E_0x5555fa178950/2 .event edge, v0x5555fa33e830_7, v0x5555fa33e830_8, v0x5555fa33e830_9, v0x5555fa33e830_10;
v0x5555fa33e830_11 .array/port v0x5555fa33e830, 11;
v0x5555fa33e830_12 .array/port v0x5555fa33e830, 12;
v0x5555fa33e830_13 .array/port v0x5555fa33e830, 13;
v0x5555fa33e830_14 .array/port v0x5555fa33e830, 14;
E_0x5555fa178950/3 .event edge, v0x5555fa33e830_11, v0x5555fa33e830_12, v0x5555fa33e830_13, v0x5555fa33e830_14;
v0x5555fa33e830_15 .array/port v0x5555fa33e830, 15;
v0x5555fa33e830_16 .array/port v0x5555fa33e830, 16;
v0x5555fa33e830_17 .array/port v0x5555fa33e830, 17;
v0x5555fa33e830_18 .array/port v0x5555fa33e830, 18;
E_0x5555fa178950/4 .event edge, v0x5555fa33e830_15, v0x5555fa33e830_16, v0x5555fa33e830_17, v0x5555fa33e830_18;
v0x5555fa33e830_19 .array/port v0x5555fa33e830, 19;
v0x5555fa33e830_20 .array/port v0x5555fa33e830, 20;
v0x5555fa33e830_21 .array/port v0x5555fa33e830, 21;
v0x5555fa33e830_22 .array/port v0x5555fa33e830, 22;
E_0x5555fa178950/5 .event edge, v0x5555fa33e830_19, v0x5555fa33e830_20, v0x5555fa33e830_21, v0x5555fa33e830_22;
v0x5555fa33e830_23 .array/port v0x5555fa33e830, 23;
v0x5555fa33e830_24 .array/port v0x5555fa33e830, 24;
v0x5555fa33e830_25 .array/port v0x5555fa33e830, 25;
v0x5555fa33e830_26 .array/port v0x5555fa33e830, 26;
E_0x5555fa178950/6 .event edge, v0x5555fa33e830_23, v0x5555fa33e830_24, v0x5555fa33e830_25, v0x5555fa33e830_26;
v0x5555fa33e830_27 .array/port v0x5555fa33e830, 27;
v0x5555fa33e830_28 .array/port v0x5555fa33e830, 28;
v0x5555fa33e830_29 .array/port v0x5555fa33e830, 29;
v0x5555fa33e830_30 .array/port v0x5555fa33e830, 30;
E_0x5555fa178950/7 .event edge, v0x5555fa33e830_27, v0x5555fa33e830_28, v0x5555fa33e830_29, v0x5555fa33e830_30;
v0x5555fa33e830_31 .array/port v0x5555fa33e830, 31;
v0x5555fa33e830_32 .array/port v0x5555fa33e830, 32;
v0x5555fa33e830_33 .array/port v0x5555fa33e830, 33;
v0x5555fa33e830_34 .array/port v0x5555fa33e830, 34;
E_0x5555fa178950/8 .event edge, v0x5555fa33e830_31, v0x5555fa33e830_32, v0x5555fa33e830_33, v0x5555fa33e830_34;
v0x5555fa33e830_35 .array/port v0x5555fa33e830, 35;
v0x5555fa33e830_36 .array/port v0x5555fa33e830, 36;
v0x5555fa33e830_37 .array/port v0x5555fa33e830, 37;
v0x5555fa33e830_38 .array/port v0x5555fa33e830, 38;
E_0x5555fa178950/9 .event edge, v0x5555fa33e830_35, v0x5555fa33e830_36, v0x5555fa33e830_37, v0x5555fa33e830_38;
v0x5555fa33e830_39 .array/port v0x5555fa33e830, 39;
v0x5555fa33e830_40 .array/port v0x5555fa33e830, 40;
v0x5555fa33e830_41 .array/port v0x5555fa33e830, 41;
v0x5555fa33e830_42 .array/port v0x5555fa33e830, 42;
E_0x5555fa178950/10 .event edge, v0x5555fa33e830_39, v0x5555fa33e830_40, v0x5555fa33e830_41, v0x5555fa33e830_42;
v0x5555fa33e830_43 .array/port v0x5555fa33e830, 43;
v0x5555fa33e830_44 .array/port v0x5555fa33e830, 44;
v0x5555fa33e830_45 .array/port v0x5555fa33e830, 45;
v0x5555fa33e830_46 .array/port v0x5555fa33e830, 46;
E_0x5555fa178950/11 .event edge, v0x5555fa33e830_43, v0x5555fa33e830_44, v0x5555fa33e830_45, v0x5555fa33e830_46;
v0x5555fa33e830_47 .array/port v0x5555fa33e830, 47;
v0x5555fa33e830_48 .array/port v0x5555fa33e830, 48;
v0x5555fa33e830_49 .array/port v0x5555fa33e830, 49;
v0x5555fa33e830_50 .array/port v0x5555fa33e830, 50;
E_0x5555fa178950/12 .event edge, v0x5555fa33e830_47, v0x5555fa33e830_48, v0x5555fa33e830_49, v0x5555fa33e830_50;
v0x5555fa33e830_51 .array/port v0x5555fa33e830, 51;
v0x5555fa33e830_52 .array/port v0x5555fa33e830, 52;
v0x5555fa33e830_53 .array/port v0x5555fa33e830, 53;
v0x5555fa33e830_54 .array/port v0x5555fa33e830, 54;
E_0x5555fa178950/13 .event edge, v0x5555fa33e830_51, v0x5555fa33e830_52, v0x5555fa33e830_53, v0x5555fa33e830_54;
v0x5555fa33e830_55 .array/port v0x5555fa33e830, 55;
v0x5555fa33e830_56 .array/port v0x5555fa33e830, 56;
v0x5555fa33e830_57 .array/port v0x5555fa33e830, 57;
v0x5555fa33e830_58 .array/port v0x5555fa33e830, 58;
E_0x5555fa178950/14 .event edge, v0x5555fa33e830_55, v0x5555fa33e830_56, v0x5555fa33e830_57, v0x5555fa33e830_58;
v0x5555fa33e830_59 .array/port v0x5555fa33e830, 59;
v0x5555fa33e830_60 .array/port v0x5555fa33e830, 60;
v0x5555fa33e830_61 .array/port v0x5555fa33e830, 61;
v0x5555fa33e830_62 .array/port v0x5555fa33e830, 62;
E_0x5555fa178950/15 .event edge, v0x5555fa33e830_59, v0x5555fa33e830_60, v0x5555fa33e830_61, v0x5555fa33e830_62;
v0x5555fa33e830_63 .array/port v0x5555fa33e830, 63;
v0x5555fa33e830_64 .array/port v0x5555fa33e830, 64;
v0x5555fa33e830_65 .array/port v0x5555fa33e830, 65;
v0x5555fa33e830_66 .array/port v0x5555fa33e830, 66;
E_0x5555fa178950/16 .event edge, v0x5555fa33e830_63, v0x5555fa33e830_64, v0x5555fa33e830_65, v0x5555fa33e830_66;
v0x5555fa33e830_67 .array/port v0x5555fa33e830, 67;
v0x5555fa33e830_68 .array/port v0x5555fa33e830, 68;
v0x5555fa33e830_69 .array/port v0x5555fa33e830, 69;
v0x5555fa33e830_70 .array/port v0x5555fa33e830, 70;
E_0x5555fa178950/17 .event edge, v0x5555fa33e830_67, v0x5555fa33e830_68, v0x5555fa33e830_69, v0x5555fa33e830_70;
v0x5555fa33e830_71 .array/port v0x5555fa33e830, 71;
v0x5555fa33e830_72 .array/port v0x5555fa33e830, 72;
v0x5555fa33e830_73 .array/port v0x5555fa33e830, 73;
v0x5555fa33e830_74 .array/port v0x5555fa33e830, 74;
E_0x5555fa178950/18 .event edge, v0x5555fa33e830_71, v0x5555fa33e830_72, v0x5555fa33e830_73, v0x5555fa33e830_74;
v0x5555fa33e830_75 .array/port v0x5555fa33e830, 75;
v0x5555fa33e830_76 .array/port v0x5555fa33e830, 76;
v0x5555fa33e830_77 .array/port v0x5555fa33e830, 77;
v0x5555fa33e830_78 .array/port v0x5555fa33e830, 78;
E_0x5555fa178950/19 .event edge, v0x5555fa33e830_75, v0x5555fa33e830_76, v0x5555fa33e830_77, v0x5555fa33e830_78;
v0x5555fa33e830_79 .array/port v0x5555fa33e830, 79;
v0x5555fa33e830_80 .array/port v0x5555fa33e830, 80;
v0x5555fa33e830_81 .array/port v0x5555fa33e830, 81;
v0x5555fa33e830_82 .array/port v0x5555fa33e830, 82;
E_0x5555fa178950/20 .event edge, v0x5555fa33e830_79, v0x5555fa33e830_80, v0x5555fa33e830_81, v0x5555fa33e830_82;
v0x5555fa33e830_83 .array/port v0x5555fa33e830, 83;
v0x5555fa33e830_84 .array/port v0x5555fa33e830, 84;
v0x5555fa33e830_85 .array/port v0x5555fa33e830, 85;
v0x5555fa33e830_86 .array/port v0x5555fa33e830, 86;
E_0x5555fa178950/21 .event edge, v0x5555fa33e830_83, v0x5555fa33e830_84, v0x5555fa33e830_85, v0x5555fa33e830_86;
v0x5555fa33e830_87 .array/port v0x5555fa33e830, 87;
v0x5555fa33e830_88 .array/port v0x5555fa33e830, 88;
v0x5555fa33e830_89 .array/port v0x5555fa33e830, 89;
v0x5555fa33e830_90 .array/port v0x5555fa33e830, 90;
E_0x5555fa178950/22 .event edge, v0x5555fa33e830_87, v0x5555fa33e830_88, v0x5555fa33e830_89, v0x5555fa33e830_90;
v0x5555fa33e830_91 .array/port v0x5555fa33e830, 91;
v0x5555fa33e830_92 .array/port v0x5555fa33e830, 92;
v0x5555fa33e830_93 .array/port v0x5555fa33e830, 93;
v0x5555fa33e830_94 .array/port v0x5555fa33e830, 94;
E_0x5555fa178950/23 .event edge, v0x5555fa33e830_91, v0x5555fa33e830_92, v0x5555fa33e830_93, v0x5555fa33e830_94;
v0x5555fa33e830_95 .array/port v0x5555fa33e830, 95;
v0x5555fa33e830_96 .array/port v0x5555fa33e830, 96;
v0x5555fa33e830_97 .array/port v0x5555fa33e830, 97;
v0x5555fa33e830_98 .array/port v0x5555fa33e830, 98;
E_0x5555fa178950/24 .event edge, v0x5555fa33e830_95, v0x5555fa33e830_96, v0x5555fa33e830_97, v0x5555fa33e830_98;
v0x5555fa33e830_99 .array/port v0x5555fa33e830, 99;
v0x5555fa33e830_100 .array/port v0x5555fa33e830, 100;
v0x5555fa33e830_101 .array/port v0x5555fa33e830, 101;
v0x5555fa33e830_102 .array/port v0x5555fa33e830, 102;
E_0x5555fa178950/25 .event edge, v0x5555fa33e830_99, v0x5555fa33e830_100, v0x5555fa33e830_101, v0x5555fa33e830_102;
v0x5555fa33e830_103 .array/port v0x5555fa33e830, 103;
v0x5555fa33e830_104 .array/port v0x5555fa33e830, 104;
v0x5555fa33e830_105 .array/port v0x5555fa33e830, 105;
v0x5555fa33e830_106 .array/port v0x5555fa33e830, 106;
E_0x5555fa178950/26 .event edge, v0x5555fa33e830_103, v0x5555fa33e830_104, v0x5555fa33e830_105, v0x5555fa33e830_106;
v0x5555fa33e830_107 .array/port v0x5555fa33e830, 107;
v0x5555fa33e830_108 .array/port v0x5555fa33e830, 108;
v0x5555fa33e830_109 .array/port v0x5555fa33e830, 109;
v0x5555fa33e830_110 .array/port v0x5555fa33e830, 110;
E_0x5555fa178950/27 .event edge, v0x5555fa33e830_107, v0x5555fa33e830_108, v0x5555fa33e830_109, v0x5555fa33e830_110;
v0x5555fa33e830_111 .array/port v0x5555fa33e830, 111;
v0x5555fa33e830_112 .array/port v0x5555fa33e830, 112;
v0x5555fa33e830_113 .array/port v0x5555fa33e830, 113;
v0x5555fa33e830_114 .array/port v0x5555fa33e830, 114;
E_0x5555fa178950/28 .event edge, v0x5555fa33e830_111, v0x5555fa33e830_112, v0x5555fa33e830_113, v0x5555fa33e830_114;
v0x5555fa33e830_115 .array/port v0x5555fa33e830, 115;
v0x5555fa33e830_116 .array/port v0x5555fa33e830, 116;
v0x5555fa33e830_117 .array/port v0x5555fa33e830, 117;
v0x5555fa33e830_118 .array/port v0x5555fa33e830, 118;
E_0x5555fa178950/29 .event edge, v0x5555fa33e830_115, v0x5555fa33e830_116, v0x5555fa33e830_117, v0x5555fa33e830_118;
v0x5555fa33e830_119 .array/port v0x5555fa33e830, 119;
v0x5555fa33e830_120 .array/port v0x5555fa33e830, 120;
v0x5555fa33e830_121 .array/port v0x5555fa33e830, 121;
v0x5555fa33e830_122 .array/port v0x5555fa33e830, 122;
E_0x5555fa178950/30 .event edge, v0x5555fa33e830_119, v0x5555fa33e830_120, v0x5555fa33e830_121, v0x5555fa33e830_122;
v0x5555fa33e830_123 .array/port v0x5555fa33e830, 123;
v0x5555fa33e830_124 .array/port v0x5555fa33e830, 124;
v0x5555fa33e830_125 .array/port v0x5555fa33e830, 125;
v0x5555fa33e830_126 .array/port v0x5555fa33e830, 126;
E_0x5555fa178950/31 .event edge, v0x5555fa33e830_123, v0x5555fa33e830_124, v0x5555fa33e830_125, v0x5555fa33e830_126;
v0x5555fa33e830_127 .array/port v0x5555fa33e830, 127;
v0x5555fa33e830_128 .array/port v0x5555fa33e830, 128;
v0x5555fa33e830_129 .array/port v0x5555fa33e830, 129;
v0x5555fa33e830_130 .array/port v0x5555fa33e830, 130;
E_0x5555fa178950/32 .event edge, v0x5555fa33e830_127, v0x5555fa33e830_128, v0x5555fa33e830_129, v0x5555fa33e830_130;
v0x5555fa33e830_131 .array/port v0x5555fa33e830, 131;
v0x5555fa33e830_132 .array/port v0x5555fa33e830, 132;
v0x5555fa33e830_133 .array/port v0x5555fa33e830, 133;
v0x5555fa33e830_134 .array/port v0x5555fa33e830, 134;
E_0x5555fa178950/33 .event edge, v0x5555fa33e830_131, v0x5555fa33e830_132, v0x5555fa33e830_133, v0x5555fa33e830_134;
v0x5555fa33e830_135 .array/port v0x5555fa33e830, 135;
v0x5555fa33e830_136 .array/port v0x5555fa33e830, 136;
v0x5555fa33e830_137 .array/port v0x5555fa33e830, 137;
v0x5555fa33e830_138 .array/port v0x5555fa33e830, 138;
E_0x5555fa178950/34 .event edge, v0x5555fa33e830_135, v0x5555fa33e830_136, v0x5555fa33e830_137, v0x5555fa33e830_138;
v0x5555fa33e830_139 .array/port v0x5555fa33e830, 139;
v0x5555fa33e830_140 .array/port v0x5555fa33e830, 140;
v0x5555fa33e830_141 .array/port v0x5555fa33e830, 141;
v0x5555fa33e830_142 .array/port v0x5555fa33e830, 142;
E_0x5555fa178950/35 .event edge, v0x5555fa33e830_139, v0x5555fa33e830_140, v0x5555fa33e830_141, v0x5555fa33e830_142;
v0x5555fa33e830_143 .array/port v0x5555fa33e830, 143;
v0x5555fa33e830_144 .array/port v0x5555fa33e830, 144;
v0x5555fa33e830_145 .array/port v0x5555fa33e830, 145;
v0x5555fa33e830_146 .array/port v0x5555fa33e830, 146;
E_0x5555fa178950/36 .event edge, v0x5555fa33e830_143, v0x5555fa33e830_144, v0x5555fa33e830_145, v0x5555fa33e830_146;
v0x5555fa33e830_147 .array/port v0x5555fa33e830, 147;
v0x5555fa33e830_148 .array/port v0x5555fa33e830, 148;
v0x5555fa33e830_149 .array/port v0x5555fa33e830, 149;
v0x5555fa33e830_150 .array/port v0x5555fa33e830, 150;
E_0x5555fa178950/37 .event edge, v0x5555fa33e830_147, v0x5555fa33e830_148, v0x5555fa33e830_149, v0x5555fa33e830_150;
v0x5555fa33e830_151 .array/port v0x5555fa33e830, 151;
v0x5555fa33e830_152 .array/port v0x5555fa33e830, 152;
v0x5555fa33e830_153 .array/port v0x5555fa33e830, 153;
v0x5555fa33e830_154 .array/port v0x5555fa33e830, 154;
E_0x5555fa178950/38 .event edge, v0x5555fa33e830_151, v0x5555fa33e830_152, v0x5555fa33e830_153, v0x5555fa33e830_154;
v0x5555fa33e830_155 .array/port v0x5555fa33e830, 155;
v0x5555fa33e830_156 .array/port v0x5555fa33e830, 156;
v0x5555fa33e830_157 .array/port v0x5555fa33e830, 157;
v0x5555fa33e830_158 .array/port v0x5555fa33e830, 158;
E_0x5555fa178950/39 .event edge, v0x5555fa33e830_155, v0x5555fa33e830_156, v0x5555fa33e830_157, v0x5555fa33e830_158;
v0x5555fa33e830_159 .array/port v0x5555fa33e830, 159;
v0x5555fa33e830_160 .array/port v0x5555fa33e830, 160;
v0x5555fa33e830_161 .array/port v0x5555fa33e830, 161;
v0x5555fa33e830_162 .array/port v0x5555fa33e830, 162;
E_0x5555fa178950/40 .event edge, v0x5555fa33e830_159, v0x5555fa33e830_160, v0x5555fa33e830_161, v0x5555fa33e830_162;
v0x5555fa33e830_163 .array/port v0x5555fa33e830, 163;
v0x5555fa33e830_164 .array/port v0x5555fa33e830, 164;
v0x5555fa33e830_165 .array/port v0x5555fa33e830, 165;
v0x5555fa33e830_166 .array/port v0x5555fa33e830, 166;
E_0x5555fa178950/41 .event edge, v0x5555fa33e830_163, v0x5555fa33e830_164, v0x5555fa33e830_165, v0x5555fa33e830_166;
v0x5555fa33e830_167 .array/port v0x5555fa33e830, 167;
v0x5555fa33e830_168 .array/port v0x5555fa33e830, 168;
v0x5555fa33e830_169 .array/port v0x5555fa33e830, 169;
v0x5555fa33e830_170 .array/port v0x5555fa33e830, 170;
E_0x5555fa178950/42 .event edge, v0x5555fa33e830_167, v0x5555fa33e830_168, v0x5555fa33e830_169, v0x5555fa33e830_170;
v0x5555fa33e830_171 .array/port v0x5555fa33e830, 171;
v0x5555fa33e830_172 .array/port v0x5555fa33e830, 172;
v0x5555fa33e830_173 .array/port v0x5555fa33e830, 173;
v0x5555fa33e830_174 .array/port v0x5555fa33e830, 174;
E_0x5555fa178950/43 .event edge, v0x5555fa33e830_171, v0x5555fa33e830_172, v0x5555fa33e830_173, v0x5555fa33e830_174;
v0x5555fa33e830_175 .array/port v0x5555fa33e830, 175;
v0x5555fa33e830_176 .array/port v0x5555fa33e830, 176;
v0x5555fa33e830_177 .array/port v0x5555fa33e830, 177;
v0x5555fa33e830_178 .array/port v0x5555fa33e830, 178;
E_0x5555fa178950/44 .event edge, v0x5555fa33e830_175, v0x5555fa33e830_176, v0x5555fa33e830_177, v0x5555fa33e830_178;
v0x5555fa33e830_179 .array/port v0x5555fa33e830, 179;
v0x5555fa33e830_180 .array/port v0x5555fa33e830, 180;
v0x5555fa33e830_181 .array/port v0x5555fa33e830, 181;
v0x5555fa33e830_182 .array/port v0x5555fa33e830, 182;
E_0x5555fa178950/45 .event edge, v0x5555fa33e830_179, v0x5555fa33e830_180, v0x5555fa33e830_181, v0x5555fa33e830_182;
v0x5555fa33e830_183 .array/port v0x5555fa33e830, 183;
v0x5555fa33e830_184 .array/port v0x5555fa33e830, 184;
v0x5555fa33e830_185 .array/port v0x5555fa33e830, 185;
v0x5555fa33e830_186 .array/port v0x5555fa33e830, 186;
E_0x5555fa178950/46 .event edge, v0x5555fa33e830_183, v0x5555fa33e830_184, v0x5555fa33e830_185, v0x5555fa33e830_186;
v0x5555fa33e830_187 .array/port v0x5555fa33e830, 187;
v0x5555fa33e830_188 .array/port v0x5555fa33e830, 188;
v0x5555fa33e830_189 .array/port v0x5555fa33e830, 189;
v0x5555fa33e830_190 .array/port v0x5555fa33e830, 190;
E_0x5555fa178950/47 .event edge, v0x5555fa33e830_187, v0x5555fa33e830_188, v0x5555fa33e830_189, v0x5555fa33e830_190;
v0x5555fa33e830_191 .array/port v0x5555fa33e830, 191;
v0x5555fa33e830_192 .array/port v0x5555fa33e830, 192;
v0x5555fa33e830_193 .array/port v0x5555fa33e830, 193;
v0x5555fa33e830_194 .array/port v0x5555fa33e830, 194;
E_0x5555fa178950/48 .event edge, v0x5555fa33e830_191, v0x5555fa33e830_192, v0x5555fa33e830_193, v0x5555fa33e830_194;
v0x5555fa33e830_195 .array/port v0x5555fa33e830, 195;
v0x5555fa33e830_196 .array/port v0x5555fa33e830, 196;
v0x5555fa33e830_197 .array/port v0x5555fa33e830, 197;
v0x5555fa33e830_198 .array/port v0x5555fa33e830, 198;
E_0x5555fa178950/49 .event edge, v0x5555fa33e830_195, v0x5555fa33e830_196, v0x5555fa33e830_197, v0x5555fa33e830_198;
v0x5555fa33e830_199 .array/port v0x5555fa33e830, 199;
v0x5555fa33e830_200 .array/port v0x5555fa33e830, 200;
v0x5555fa33e830_201 .array/port v0x5555fa33e830, 201;
v0x5555fa33e830_202 .array/port v0x5555fa33e830, 202;
E_0x5555fa178950/50 .event edge, v0x5555fa33e830_199, v0x5555fa33e830_200, v0x5555fa33e830_201, v0x5555fa33e830_202;
v0x5555fa33e830_203 .array/port v0x5555fa33e830, 203;
v0x5555fa33e830_204 .array/port v0x5555fa33e830, 204;
v0x5555fa33e830_205 .array/port v0x5555fa33e830, 205;
v0x5555fa33e830_206 .array/port v0x5555fa33e830, 206;
E_0x5555fa178950/51 .event edge, v0x5555fa33e830_203, v0x5555fa33e830_204, v0x5555fa33e830_205, v0x5555fa33e830_206;
v0x5555fa33e830_207 .array/port v0x5555fa33e830, 207;
v0x5555fa33e830_208 .array/port v0x5555fa33e830, 208;
v0x5555fa33e830_209 .array/port v0x5555fa33e830, 209;
v0x5555fa33e830_210 .array/port v0x5555fa33e830, 210;
E_0x5555fa178950/52 .event edge, v0x5555fa33e830_207, v0x5555fa33e830_208, v0x5555fa33e830_209, v0x5555fa33e830_210;
v0x5555fa33e830_211 .array/port v0x5555fa33e830, 211;
v0x5555fa33e830_212 .array/port v0x5555fa33e830, 212;
v0x5555fa33e830_213 .array/port v0x5555fa33e830, 213;
v0x5555fa33e830_214 .array/port v0x5555fa33e830, 214;
E_0x5555fa178950/53 .event edge, v0x5555fa33e830_211, v0x5555fa33e830_212, v0x5555fa33e830_213, v0x5555fa33e830_214;
v0x5555fa33e830_215 .array/port v0x5555fa33e830, 215;
v0x5555fa33e830_216 .array/port v0x5555fa33e830, 216;
v0x5555fa33e830_217 .array/port v0x5555fa33e830, 217;
v0x5555fa33e830_218 .array/port v0x5555fa33e830, 218;
E_0x5555fa178950/54 .event edge, v0x5555fa33e830_215, v0x5555fa33e830_216, v0x5555fa33e830_217, v0x5555fa33e830_218;
v0x5555fa33e830_219 .array/port v0x5555fa33e830, 219;
v0x5555fa33e830_220 .array/port v0x5555fa33e830, 220;
v0x5555fa33e830_221 .array/port v0x5555fa33e830, 221;
v0x5555fa33e830_222 .array/port v0x5555fa33e830, 222;
E_0x5555fa178950/55 .event edge, v0x5555fa33e830_219, v0x5555fa33e830_220, v0x5555fa33e830_221, v0x5555fa33e830_222;
v0x5555fa33e830_223 .array/port v0x5555fa33e830, 223;
v0x5555fa33e830_224 .array/port v0x5555fa33e830, 224;
v0x5555fa33e830_225 .array/port v0x5555fa33e830, 225;
v0x5555fa33e830_226 .array/port v0x5555fa33e830, 226;
E_0x5555fa178950/56 .event edge, v0x5555fa33e830_223, v0x5555fa33e830_224, v0x5555fa33e830_225, v0x5555fa33e830_226;
v0x5555fa33e830_227 .array/port v0x5555fa33e830, 227;
v0x5555fa33e830_228 .array/port v0x5555fa33e830, 228;
v0x5555fa33e830_229 .array/port v0x5555fa33e830, 229;
v0x5555fa33e830_230 .array/port v0x5555fa33e830, 230;
E_0x5555fa178950/57 .event edge, v0x5555fa33e830_227, v0x5555fa33e830_228, v0x5555fa33e830_229, v0x5555fa33e830_230;
v0x5555fa33e830_231 .array/port v0x5555fa33e830, 231;
v0x5555fa33e830_232 .array/port v0x5555fa33e830, 232;
v0x5555fa33e830_233 .array/port v0x5555fa33e830, 233;
v0x5555fa33e830_234 .array/port v0x5555fa33e830, 234;
E_0x5555fa178950/58 .event edge, v0x5555fa33e830_231, v0x5555fa33e830_232, v0x5555fa33e830_233, v0x5555fa33e830_234;
v0x5555fa33e830_235 .array/port v0x5555fa33e830, 235;
v0x5555fa33e830_236 .array/port v0x5555fa33e830, 236;
v0x5555fa33e830_237 .array/port v0x5555fa33e830, 237;
v0x5555fa33e830_238 .array/port v0x5555fa33e830, 238;
E_0x5555fa178950/59 .event edge, v0x5555fa33e830_235, v0x5555fa33e830_236, v0x5555fa33e830_237, v0x5555fa33e830_238;
v0x5555fa33e830_239 .array/port v0x5555fa33e830, 239;
v0x5555fa33e830_240 .array/port v0x5555fa33e830, 240;
v0x5555fa33e830_241 .array/port v0x5555fa33e830, 241;
v0x5555fa33e830_242 .array/port v0x5555fa33e830, 242;
E_0x5555fa178950/60 .event edge, v0x5555fa33e830_239, v0x5555fa33e830_240, v0x5555fa33e830_241, v0x5555fa33e830_242;
v0x5555fa33e830_243 .array/port v0x5555fa33e830, 243;
v0x5555fa33e830_244 .array/port v0x5555fa33e830, 244;
v0x5555fa33e830_245 .array/port v0x5555fa33e830, 245;
v0x5555fa33e830_246 .array/port v0x5555fa33e830, 246;
E_0x5555fa178950/61 .event edge, v0x5555fa33e830_243, v0x5555fa33e830_244, v0x5555fa33e830_245, v0x5555fa33e830_246;
v0x5555fa33e830_247 .array/port v0x5555fa33e830, 247;
v0x5555fa33e830_248 .array/port v0x5555fa33e830, 248;
v0x5555fa33e830_249 .array/port v0x5555fa33e830, 249;
v0x5555fa33e830_250 .array/port v0x5555fa33e830, 250;
E_0x5555fa178950/62 .event edge, v0x5555fa33e830_247, v0x5555fa33e830_248, v0x5555fa33e830_249, v0x5555fa33e830_250;
v0x5555fa33e830_251 .array/port v0x5555fa33e830, 251;
v0x5555fa33e830_252 .array/port v0x5555fa33e830, 252;
v0x5555fa33e830_253 .array/port v0x5555fa33e830, 253;
v0x5555fa33e830_254 .array/port v0x5555fa33e830, 254;
E_0x5555fa178950/63 .event edge, v0x5555fa33e830_251, v0x5555fa33e830_252, v0x5555fa33e830_253, v0x5555fa33e830_254;
v0x5555fa33e830_255 .array/port v0x5555fa33e830, 255;
E_0x5555fa178950/64 .event edge, v0x5555fa33e830_255, v0x5555fa106100_0, v0x5555fa156f40_0;
E_0x5555fa178950 .event/or E_0x5555fa178950/0, E_0x5555fa178950/1, E_0x5555fa178950/2, E_0x5555fa178950/3, E_0x5555fa178950/4, E_0x5555fa178950/5, E_0x5555fa178950/6, E_0x5555fa178950/7, E_0x5555fa178950/8, E_0x5555fa178950/9, E_0x5555fa178950/10, E_0x5555fa178950/11, E_0x5555fa178950/12, E_0x5555fa178950/13, E_0x5555fa178950/14, E_0x5555fa178950/15, E_0x5555fa178950/16, E_0x5555fa178950/17, E_0x5555fa178950/18, E_0x5555fa178950/19, E_0x5555fa178950/20, E_0x5555fa178950/21, E_0x5555fa178950/22, E_0x5555fa178950/23, E_0x5555fa178950/24, E_0x5555fa178950/25, E_0x5555fa178950/26, E_0x5555fa178950/27, E_0x5555fa178950/28, E_0x5555fa178950/29, E_0x5555fa178950/30, E_0x5555fa178950/31, E_0x5555fa178950/32, E_0x5555fa178950/33, E_0x5555fa178950/34, E_0x5555fa178950/35, E_0x5555fa178950/36, E_0x5555fa178950/37, E_0x5555fa178950/38, E_0x5555fa178950/39, E_0x5555fa178950/40, E_0x5555fa178950/41, E_0x5555fa178950/42, E_0x5555fa178950/43, E_0x5555fa178950/44, E_0x5555fa178950/45, E_0x5555fa178950/46, E_0x5555fa178950/47, E_0x5555fa178950/48, E_0x5555fa178950/49, E_0x5555fa178950/50, E_0x5555fa178950/51, E_0x5555fa178950/52, E_0x5555fa178950/53, E_0x5555fa178950/54, E_0x5555fa178950/55, E_0x5555fa178950/56, E_0x5555fa178950/57, E_0x5555fa178950/58, E_0x5555fa178950/59, E_0x5555fa178950/60, E_0x5555fa178950/61, E_0x5555fa178950/62, E_0x5555fa178950/63, E_0x5555fa178950/64;
L_0x5555fa351e70 .part v0x5555f9eaecd0_0, 0, 1;
L_0x7f3c7289f018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ec128 .resolv tri, L_0x7f3c7289f018, v0x5555fa169740_0;
L_0x5555fa351f10 .part RS_0x7f3c728ec128, 0, 1;
L_0x7f3c7289f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ec0f8 .resolv tri, L_0x7f3c7289f060, v0x5555fa0d7b40_0;
L_0x5555fa351fb0 .part RS_0x7f3c728ec0f8, 0, 1;
L_0x5555fa352050 .part v0x5555fa33ca80_0, 0, 1;
L_0x5555fa352c00 .part v0x5555fa323950_0, 0, 1;
L_0x5555fa352ca0 .part v0x5555fa33ca80_0, 1, 1;
L_0x5555fa354940 .part v0x5555fa283dd0_0, 0, 1;
LS_0x5555fa3549e0_0_0 .concat [ 1 1 1 1], L_0x7f3c728a0968, L_0x5555fa351e70, L_0x5555fa352c00, L_0x5555fa354940;
LS_0x5555fa3549e0_0_4 .concat [ 28 0 0 0], o0x7f3c728f7378;
L_0x5555fa3549e0 .concat [ 4 28 0 0], LS_0x5555fa3549e0_0_0, LS_0x5555fa3549e0_0_4;
S_0x5555fa276600 .scope module, "MicroControllerBlock" "MicroControllerBlock" 2 258, 3 7 0, S_0x5555fa071680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iMUsiRd";
    .port_info 1 /OUTPUT 32 "oSUsiRd";
    .port_info 2 /OUTPUT 32 "oMUsiWd";
    .port_info 3 /OUTPUT 32 "oMUsiAdrs";
    .port_info 4 /INPUT 32 "iSUsiWd";
    .port_info 5 /INPUT 32 "iSUsiAdrs";
    .port_info 6 /INPUT 16 "iMUfiRd";
    .port_info 7 /INPUT 32 "iMUfiAdrs";
    .port_info 8 /OUTPUT 16 "oMUfiWd";
    .port_info 9 /OUTPUT 32 "oMUfiAdrs";
    .port_info 10 /INPUT 1 "iMUfiRdy";
    .port_info 11 /OUTPUT 1 "oTxd";
    .port_info 12 /INPUT 1 "iRxd";
    .port_info 13 /OUTPUT 1 "oSocRST";
    .port_info 14 /INPUT 1 "iSRST";
    .port_info 15 /INPUT 1 "inSRST";
    .port_info 16 /INPUT 1 "iSCLK";
    .port_info 17 /INPUT 1 "jtag_inst1_TCK";
    .port_info 18 /OUTPUT 1 "jtag_inst1_TDO";
    .port_info 19 /INPUT 1 "jtag_inst1_TDI";
    .port_info 20 /INPUT 1 "jtag_inst1_TMS";
    .port_info 21 /INPUT 1 "jtag_inst1_RUNTEST";
    .port_info 22 /INPUT 1 "jtag_inst1_SEL";
    .port_info 23 /INPUT 1 "jtag_inst1_CAPTURE";
    .port_info 24 /INPUT 1 "jtag_inst1_SHIFT";
    .port_info 25 /INPUT 1 "jtag_inst1_UPDATE";
    .port_info 26 /INPUT 1 "jtag_inst1_RESET";
P_0x5555f9c55460 .param/l "lpMcmBitWidth" 1 3 185, +C4<00000000000000000000000000110000>;
P_0x5555f9c554a0 .param/l "lpMcmDepth" 1 3 184, +C4<00000000000000000000001000000000>;
P_0x5555f9c554e0 .param/l "pAdrsMap" 0 3 9, C4<01>;
P_0x5555f9c55520 .param/l "pBlockAdrsWidth" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x5555f9c55560 .param/l "pCsrActiveWidth" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x5555f9c555a0 .param/l "pCsrAdrsWidth" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x5555f9c555e0 .param/str "pSimlation" 0 3 17, "yes";
P_0x5555f9c55620 .param/l "pUfiAdrsBusWidth" 0 3 14, +C4<00000000000000000000000000100000>;
P_0x5555f9c55660 .param/l "pUfiAdrsMap" 0 3 15, C4<0000>;
P_0x5555f9c556a0 .param/l "pUfiDqBusWidth" 0 3 13, +C4<00000000000000000000000000010000>;
P_0x5555f9c556e0 .param/l "pUfiEnableBit" 0 3 16, +C4<00000000000000000000000000100000>;
P_0x5555f9c55720 .param/l "pUsiBusWidth" 0 3 10, +C4<00000000000000000000000000100000>;
L_0x5555fa2826c0 .functor BUFZ 1, v0x5555f9d07590_0, C4<0>, C4<0>, C4<0>;
v0x5555f9ea5af0_0 .net *"_ivl_13", 30 0, L_0x5555fa351d30;  1 drivers
v0x5555f9ebace0_0 .net *"_ivl_18", 0 0, L_0x5555fa2826c0;  1 drivers
v0x5555f9ec34d0_0 .net "iMUfiAdrs", 31 0, L_0x5555f9da9580;  alias, 1 drivers
v0x5555f9e376e0_0 .net "iMUfiRd", 15 0, L_0x5555f9e40d90;  alias, 1 drivers
v0x5555f9e2dda0_0 .net "iMUfiRdy", 0 0, L_0x5555fa352050;  1 drivers
L_0x7f3c728a0920 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x5555f9e31f50_0 .net "iMUsiRd", 31 0, L_0x7f3c728a0920;  1 drivers
o0x7f3c728ebe88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555f9e348b0_0 .net "iRxd", 0 0, o0x7f3c728ebe88;  0 drivers
v0x5555f9e3a240_0 .net "iSCLK", 0 0, v0x5555fa33ff10_0;  1 drivers
v0x5555f9e061e0_0 .net "iSRST", 0 0, v0x5555fa3401c0_0;  1 drivers
v0x5555f9dfc8a0_0 .net "iSUsiAdrs", 31 0, L_0x5555f9e74720;  alias, 1 drivers
v0x5555f9e00a50_0 .net "iSUsiWd", 31 0, L_0x5555f9f4dd50;  alias, 1 drivers
v0x5555f9e033b0_0 .net "inSRST", 0 0, v0x5555fa3409c0_0;  1 drivers
o0x7f3c728ebeb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555f9e08d40_0 .net "jtag_inst1_CAPTURE", 0 0, o0x7f3c728ebeb8;  0 drivers
o0x7f3c728ebee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555f9da9d30_0 .net "jtag_inst1_RESET", 0 0, o0x7f3c728ebee8;  0 drivers
o0x7f3c728ebf18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555f9c6c1b0_0 .net "jtag_inst1_RUNTEST", 0 0, o0x7f3c728ebf18;  0 drivers
o0x7f3c728ebf48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555f9ca2b00_0 .net "jtag_inst1_SEL", 0 0, o0x7f3c728ebf48;  0 drivers
o0x7f3c728ebf78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555f9c55cc0_0 .net "jtag_inst1_SHIFT", 0 0, o0x7f3c728ebf78;  0 drivers
o0x7f3c728ebfa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555f9c83fb0_0 .net "jtag_inst1_TCK", 0 0, o0x7f3c728ebfa8;  0 drivers
o0x7f3c728ebfd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555f9c88df0_0 .net "jtag_inst1_TDI", 0 0, o0x7f3c728ebfd8;  0 drivers
o0x7f3c728ec008 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555f9c86740_0 .net "jtag_inst1_TDO", 0 0, o0x7f3c728ec008;  0 drivers
o0x7f3c728ec038 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555fa1faba0_0 .net "jtag_inst1_TMS", 0 0, o0x7f3c728ec038;  0 drivers
o0x7f3c728ec068 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555f9c83da0_0 .net "jtag_inst1_UPDATE", 0 0, o0x7f3c728ec068;  0 drivers
v0x5555fa2ce400_0 .net "oMUfiAdrs", 31 0, L_0x5555fa351dd0;  alias, 1 drivers
v0x5555fa2ce4a0_0 .net "oMUfiWd", 15 0, L_0x5555fa351c90;  alias, 1 drivers
v0x5555fa2ff850_0 .net8 "oMUsiAdrs", 31 0, RS_0x7f3c728ec0f8;  2 drivers
v0x5555fa2ff910_0 .net8 "oMUsiWd", 31 0, RS_0x7f3c728ec128;  2 drivers
v0x5555fa2ff4b0_0 .net "oSUsiRd", 31 0, v0x5555f9eaecd0_0;  1 drivers
o0x7f3c728ec158 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555fa2ff570_0 .net "oSocRST", 0 0, o0x7f3c728ec158;  0 drivers
o0x7f3c728ec188 .functor BUFZ 1, C4<z>; HiZ drive
v0x5555fa1c97b0_0 .net "oTxd", 0 0, o0x7f3c728ec188;  0 drivers
v0x5555fa1c9870_0 .var "qMUfiRdyPos", 0 0;
v0x5555fa1b5940_0 .var "qMcmRe", 0 0;
v0x5555fa1b59e0_0 .var "qMcmWd", 47 0;
v0x5555fa1a1ad0_0 .var "qMcmWe", 0 0;
v0x5555f9c68cb0_0 .var "qRamBurstStop", 0 0;
v0x5555f9c68d50_0 .var "qRamEmpCsr", 0 0;
v0x5555f9c68df0_0 .var "qRamFullCsr", 0 0;
v0x5555f9c68e90_0 .var "qRamRdVdCsr", 0 0;
v0x5555fa1a1b70_0 .var "qUfiRdCke", 0 0;
v0x5555fa0d7aa0_0 .var "qUfiRdCsr", 15 0;
v0x5555fa0d7b40_0 .var "rMBusAdrs", 31 0;
v0x5555fa169740_0 .var "rMBusWd", 31 0;
v0x5555fa1697e0_0 .var "rMUfiRdyEdge", 1 0;
v0x5555fa215f80_0 .var "rMcmWeOneShot", 0 0;
v0x5555fa216020_0 .var "rTarRun", 0 0;
v0x5555fa1fbdd0_0 .var "rUfiRd", 15 0;
o0x7f3c728ec338 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555fa1fbe90_0 .net "wGpioAdrsEn", 15 0, o0x7f3c728ec338;  0 drivers
o0x7f3c728ec368 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555fa25eaf0_0 .net "wGpioDataEn", 15 0, o0x7f3c728ec368;  0 drivers
v0x5555fa2825d0_0 .net "wGpioReadLsb", 15 0, L_0x5555fa3511e0;  1 drivers
v0x5555fa2c8dc0_0 .net "wGpioReadMsb", 15 0, L_0x5555fa351280;  1 drivers
o0x7f3c728ec3f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555fa285ca0_0 .net "wGpioWriteLsb", 15 0, o0x7f3c728ec3f8;  0 drivers
o0x7f3c728ec428 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5555fa2cc490_0 .net "wGpioWriteMsb", 15 0, o0x7f3c728ec428;  0 drivers
v0x5555fa2b2e40_0 .net "wMcmEmp", 0 0, L_0x5555f9daa8d0;  1 drivers
v0x5555fa2b2ee0_0 .net "wMcmFull", 0 0, L_0x5555f9daa7b0;  1 drivers
v0x5555fa2f91c0_0 .net "wMcmRd", 47 0, L_0x5555f9db6560;  1 drivers
v0x5555fa2f9260_0 .net "wMcmRvd", 0 0, v0x5555f9d07590_0;  1 drivers
v0x5555fa0d9670_0 .net "wRamAdrsCsr", 31 0, L_0x5555f9e06920;  1 drivers
v0x5555fa0d9710_0 .net "wRamBurstRunCsr", 0 0, L_0x5555f9dfd300;  1 drivers
v0x5555fa1265f0_0 .net "wRamEnCsr", 0 0, L_0x5555f9e06c90;  1 drivers
v0x5555fa126690_0 .net "wRamWdCsr", 15 0, L_0x5555f9e1d060;  1 drivers
E_0x5555f9c82290 .event edge, v0x5555f9ec34d0_0, v0x5555fa1a1b70_0, v0x5555fa1fbdd0_0;
E_0x5555f9c81780/0 .event edge, v0x5555f9cabc20_0, v0x5555f9bdff10_0, v0x5555f9f323c0_0, v0x5555f9be0510_0;
E_0x5555f9c81780/1 .event edge, v0x5555fa215f80_0, v0x5555f9e2dda0_0, v0x5555f9f48070_0, v0x5555fa216020_0;
E_0x5555f9c81780/2 .event edge, v0x5555f9be74b0_0, v0x5555fa1697e0_0;
E_0x5555f9c81780 .event/or E_0x5555f9c81780/0, E_0x5555f9c81780/1, E_0x5555f9c81780/2;
L_0x5555fa3511e0 .part L_0x7f3c728a0920, 0, 16;
L_0x5555fa351280 .part L_0x7f3c728a0920, 16, 16;
L_0x5555fa351c90 .part L_0x5555f9db6560, 0, 16;
L_0x5555fa351d30 .part L_0x5555f9db6560, 16, 31;
L_0x5555fa351dd0 .concat8 [ 31 1 0 0], L_0x5555fa351d30, L_0x5555fa2826c0;
S_0x5555fa16e200 .scope module, "McbCacheMemory" "SyncFifoController" 3 202, 4 21 0, S_0x5555fa276600;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 48 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x5555f9d8b910 .param/l "lpBramGenNum" 1 4 117, C4<00000110>;
P_0x5555f9d8b950 .param/l "lpDataWidth" 1 4 116, C4<00001000>;
P_0x5555f9d8b990 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<001111111>;
P_0x5555f9d8b9d0 .param/l "pAddrWidth" 1 4 44, C4<00001001>;
P_0x5555f9d8ba10 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000110000>;
P_0x5555f9d8ba50 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000001000000000>;
P_0x5555f9d8ba90 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x5555f9d8bad0 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x5555f9db0160 .functor BUFZ 1, v0x5555fa1a0bd0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9daa7b0 .functor BUFZ 1, v0x5555fa2ffb00_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9daa8d0 .functor BUFZ 1, v0x5555fa174340_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9db6560 .functor BUFZ 48, L_0x5555fa24fa50, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
L_0x7f3c7289f918 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x5555f9c55a60_0 .net/2u *"_ivl_13", 8 0, L_0x7f3c7289f918;  1 drivers
v0x5555f9c558e0_0 .net "iCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9ca1180_0 .net "iRe", 0 0, v0x5555fa1b5940_0;  1 drivers
v0x5555fa1c88c0_0 .net "iWd", 47 0, v0x5555fa1b59e0_0;  1 drivers
v0x5555fa1b4a50_0 .net "iWe", 0 0, v0x5555fa1a1ad0_0;  1 drivers
v0x5555f9d333f0_0 .net "inARST", 0 0, v0x5555fa3409c0_0;  alias, 1 drivers
v0x5555f9f48070_0 .net "oEmp", 0 0, L_0x5555f9daa8d0;  alias, 1 drivers
v0x5555f9f323c0_0 .net "oFull", 0 0, L_0x5555f9daa7b0;  alias, 1 drivers
v0x5555f9f2a440_0 .net "oRd", 47 0, L_0x5555f9db6560;  alias, 1 drivers
v0x5555f9d3f0e0_0 .net "oRemaingCntAlert", 0 0, L_0x5555f9db0160;  1 drivers
v0x5555f9c56830_0 .net "oRvd", 0 0, v0x5555f9d07590_0;  alias, 1 drivers
v0x5555fa174340_0 .var "qEmp", 0 0;
v0x5555fa2ffb00_0 .var "qFull", 0 0;
v0x5555fa170f40_0 .var "qRe", 0 0;
v0x5555fa1a0bd0_0 .var "qRemaingCntAlert", 0 0;
v0x5555f9d2ecf0 .array "qWd", 0 5, 7 0;
v0x5555f9d297a0_0 .var "qWe", 0 0;
v0x5555f9f16340_0 .var "rRa", 8 0;
v0x5555f9d07590_0 .var "rRe", 0 0;
v0x5555f9cf6e10_0 .var "rWa", 8 0;
v0x5555f9cd67d0_0 .net "wRd", 47 0, L_0x5555fa24fa50;  1 drivers
v0x5555f9cdb510_0 .net "wWa", 8 0, L_0x5555fa351bf0;  1 drivers
E_0x5555f9b6eb10/0 .event edge, v0x5555f9cdb510_0, v0x5555fa1dd3d0_0, v0x5555fa250450_0, v0x5555fa1b4a50_0;
E_0x5555f9b6eb10/1 .event edge, v0x5555fa2ffb00_0, v0x5555f9ca1180_0, v0x5555fa174340_0;
E_0x5555f9b6eb10 .event/or E_0x5555f9b6eb10/0, E_0x5555f9b6eb10/1;
E_0x5555fa168b40/0 .event negedge, v0x5555f9d333f0_0;
E_0x5555fa168b40/1 .event posedge, v0x5555fa26cc80_0;
E_0x5555fa168b40 .event/or E_0x5555fa168b40/0, E_0x5555fa168b40/1;
LS_0x5555fa24fa50_0_0 .concat8 [ 8 8 8 8], v0x5555fa1f9d30_0, v0x5555f9bb4350_0, v0x5555f9bd3d50_0, v0x5555f9f3e610_0;
LS_0x5555fa24fa50_0_4 .concat8 [ 8 8 0 0], v0x5555f9e74830_0, v0x5555f9e03690_0;
L_0x5555fa24fa50 .concat8 [ 32 16 0 0], LS_0x5555fa24fa50_0_0, LS_0x5555fa24fa50_0_4;
L_0x5555fa351bf0 .arith/sum 9, v0x5555f9cf6e10_0, L_0x7f3c7289f918;
S_0x5555fa24c280 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x5555fa16e200;
 .timescale 0 0;
P_0x5555f9c6aaf0 .param/l "x" 0 4 123, +C4<00>;
E_0x5555fa169ae0 .event edge, v0x5555fa1c88c0_0;
S_0x5555fa24c5d0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555fa24c280;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555fa20a2a0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555fa20a2e0 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x5555fa20a320 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555fa20a360 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x5555f9cd6970_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9ce2690_0 .net "iRa", 8 0, v0x5555f9f16340_0;  1 drivers
v0x5555f9ce2850_0 .net "iRe", 0 0, v0x5555fa170f40_0;  1 drivers
v0x5555f9cf6c60_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9d073e0_0 .net "iWa", 8 0, v0x5555f9cf6e10_0;  1 drivers
v0x5555f9d2ecf0_0 .array/port v0x5555f9d2ecf0, 0;
v0x5555f9d17b60_0 .net "iWd", 7 0, v0x5555f9d2ecf0_0;  1 drivers
v0x5555f9d17d10_0 .net "iWe", 0 0, v0x5555f9d297a0_0;  1 drivers
v0x5555f9cdb2d0_0 .net "oRd", 7 0, v0x5555fa1f9d30_0;  1 drivers
S_0x5555fa24c920 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555fa24c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x5555fa314af0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314b30 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314b70 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314bb0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314bf0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314c30 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314c70 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314cb0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314cf0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314d30 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314d70 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314db0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314df0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314e30 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314e70 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314eb0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314ef0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314f30 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314f70 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314fb0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa314ff0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa315030 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa315070 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa3150b0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x5555fa3150f0 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x5555fa315130 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa315170 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa3151b0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa3151f0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa315230 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x5555fa315270 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa3152b0 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x5555f9e016f0 .functor BUFZ 1, v0x5555f9d297a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9e03550 .functor BUFZ 1, v0x5555f9d297a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9e03e40 .functor BUFZ 1, v0x5555fa170f40_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9e08ee0 .functor BUFZ 9, v0x5555f9cf6e10_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555f9e0a8e0 .functor BUFZ 9, v0x5555f9f16340_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555f9e0afc0 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f0f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e8468 .resolv tri, L_0x7f3c7289f0f0, L_0x5555f9e03550;
L_0x5555f9e0b160 .functor BUFZ 1, RS_0x7f3c728e8468, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f0a8 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e8528 .resolv tri, L_0x7f3c7289f0a8, L_0x5555f9e016f0;
L_0x5555f9e09c70 .functor BUFZ 1, RS_0x7f3c728e8528, C4<0>, C4<0>, C4<0>;
L_0x5555f9e09900 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f138 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e8378 .resolv tri, L_0x7f3c7289f138, L_0x5555f9e03e40;
L_0x5555f9e09e00 .functor BUFZ 1, RS_0x7f3c728e8378, C4<0>, C4<0>, C4<0>;
v0x5555fa1dd3d0_0 .net "RADDR", 8 0, v0x5555f9f16340_0;  alias, 1 drivers
L_0x7f3c7289f1c8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e8198 .resolv tri, L_0x7f3c7289f1c8, L_0x5555f9e0a8e0;
v0x5555fa29c870_0 .net8 "RADDR_net", 8 0, RS_0x7f3c728e8198;  2 drivers, strength-aware
v0x5555fa26cc80_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa26d790_0 .net "RCLK_i", 0 0, L_0x5555f9e09900;  1 drivers
v0x5555fa26e330_0 .net "RDATA", 7 0, v0x5555fa1f9d30_0;  alias, 1 drivers
v0x5555fa1f60a0_0 .var "RDATA_early", 7 0;
v0x5555fa1f5af0_0 .var "RDATA_late", 7 0;
v0x5555fa1f9d30_0 .var "RDATA_out", 7 0;
v0x5555fa2025a0_0 .var "RDATA_reg", 7 0;
v0x5555fa164ac0_0 .net "RE", 0 0, v0x5555fa170f40_0;  alias, 1 drivers
v0x5555fa16aeb0_0 .net "RE_i", 0 0, L_0x5555f9e09e00;  1 drivers
v0x5555fa255bb0_0 .net8 "RE_net", 0 0, RS_0x7f3c728e8378;  2 drivers, strength-aware
v0x5555fa250450_0 .net "WADDR", 8 0, v0x5555f9cf6e10_0;  alias, 1 drivers
L_0x7f3c7289f180 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e83d8 .resolv tri, L_0x7f3c7289f180, L_0x5555f9e08ee0;
v0x5555fa25da60_0 .net8 "WADDR_net", 8 0, RS_0x7f3c728e83d8;  2 drivers, strength-aware
v0x5555fa1ff380_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa200f10_0 .net "WCLKE", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555fa3062a0_0 .net "WCLKE_i", 0 0, L_0x5555f9e0b160;  1 drivers
v0x5555f9d27b40_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728e8468;  2 drivers, strength-aware
v0x5555f9d27cc0_0 .net "WCLK_i", 0 0, L_0x5555f9e0afc0;  1 drivers
v0x5555f9d2ce30_0 .net "WDATA", 7 0, v0x5555f9d2ecf0_0;  alias, 1 drivers
v0x5555f9d2cff0_0 .net "WE", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9d2d170_0 .net "WE_i", 0 0, L_0x5555f9e09c70;  1 drivers
v0x5555fa1fb500_0 .net8 "WE_net", 0 0, RS_0x7f3c728e8528;  2 drivers, strength-aware
v0x5555fa26b2b0_0 .var/i "i", 31 0;
v0x5555f9d27980 .array "mem", 0 5119, 0 0;
E_0x5555fa169600 .event posedge, v0x5555fa26d790_0;
E_0x5555fa16c4c0 .event posedge, v0x5555f9d27cc0_0;
S_0x5555fa24cc10 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555fa24c920;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa24cc10
v0x5555fa1a18a0_0 .var/i "w1", 31 0;
v0x5555fa1fac60_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555fa1a18a0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa1a18a0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1a18a0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1a18a0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1a18a0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1fac60_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa1fac60_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1fac60_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1fac60_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1fac60_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555fa1a18a0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa1a18a0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1a18a0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1fac60_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa1fac60_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1fac60_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa24bb10 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555fa24c920;
 .timescale 0 0;
S_0x5555fa16d780 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555fa24c920;
 .timescale 0 0;
v0x5555f9c83d00_0 .var "addr", 8 0;
v0x5555fa303570_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa26b2b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5555fa26b2b0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x5555f9c83d00_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555f9d27980, 4;
    %ix/getv/s 4, v0x5555fa26b2b0_0;
    %store/vec4 v0x5555fa303570_0, 4, 1;
    %load/vec4 v0x5555fa26b2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa26b2b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
S_0x5555fa16dad0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555fa24c920;
 .timescale 0 0;
v0x5555fa26af10_0 .var "addr", 8 0;
v0x5555fa1fb190_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa26b2b0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5555fa26b2b0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x5555fa1fb190_0;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %load/vec4 v0x5555fa26af10_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %load/vec4 v0x5555fa26b2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa26b2b0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
S_0x5555fa24bf30 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 123, 4 123 0, S_0x5555fa16e200;
 .timescale 0 0;
P_0x5555f9ffeeb0 .param/l "x" 0 4 123, +C4<01>;
S_0x5555fa23ca60 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555fa24bf30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555fa1f06a0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555fa1f06e0 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x5555fa1f0720 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555fa1f0760 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x5555f9bf0a90_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9bf05e0_0 .net "iRa", 8 0, v0x5555f9f16340_0;  alias, 1 drivers
v0x5555f9bf0770_0 .net "iRe", 0 0, v0x5555fa170f40_0;  alias, 1 drivers
v0x5555f9bf08d0_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9ca9d60_0 .net "iWa", 8 0, v0x5555f9cf6e10_0;  alias, 1 drivers
v0x5555f9d2ecf0_1 .array/port v0x5555f9d2ecf0, 1;
v0x5555f9ca9c00_0 .net "iWd", 7 0, v0x5555f9d2ecf0_1;  1 drivers
v0x5555f9c3b6b0_0 .net "iWe", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9bf6fe0_0 .net "oRd", 7 0, v0x5555f9bb4350_0;  1 drivers
S_0x5555fa23cde0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555fa23ca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x5555fa315300 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315340 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315380 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3153c0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315400 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315440 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315480 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3154c0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315500 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315540 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315580 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3155c0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315600 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315640 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315680 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3156c0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315700 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315740 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315780 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3157c0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315800 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa315840 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa315880 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa3158c0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x5555fa315900 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x5555fa315940 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa315980 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa3159c0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa315a00 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa315a40 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x5555fa315a80 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa315ac0 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x5555f9de1530 .functor BUFZ 1, v0x5555f9d297a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9de28e0 .functor BUFZ 1, v0x5555f9d297a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9de1800 .functor BUFZ 1, v0x5555fa170f40_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9de0cc0 .functor BUFZ 9, v0x5555f9cf6e10_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555f9ddeb30 .functor BUFZ 9, v0x5555f9f16340_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555f9de2e80 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f258 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e8c18 .resolv tri, L_0x7f3c7289f258, L_0x5555f9de28e0;
L_0x5555f9de1da0 .functor BUFZ 1, RS_0x7f3c728e8c18, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f210 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e8cd8 .resolv tri, L_0x7f3c7289f210, L_0x5555f9de1530;
L_0x5555f9de3150 .functor BUFZ 1, RS_0x7f3c728e8cd8, C4<0>, C4<0>, C4<0>;
L_0x5555f9ddf670 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f2a0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e8b88 .resolv tri, L_0x7f3c7289f2a0, L_0x5555f9de1800;
L_0x5555f9de2610 .functor BUFZ 1, RS_0x7f3c728e8b88, C4<0>, C4<0>, C4<0>;
v0x5555f9bb4070_0 .net "RADDR", 8 0, v0x5555f9f16340_0;  alias, 1 drivers
L_0x7f3c7289f330 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e8a08 .resolv tri, L_0x7f3c7289f330, L_0x5555f9ddeb30;
v0x5555f9b9d460_0 .net8 "RADDR_net", 8 0, RS_0x7f3c728e8a08;  2 drivers, strength-aware
v0x5555f9b9d2e0_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9b9d5f0_0 .net "RCLK_i", 0 0, L_0x5555f9ddf670;  1 drivers
v0x5555f9b9d000_0 .net "RDATA", 7 0, v0x5555f9bb4350_0;  alias, 1 drivers
v0x5555f9b9d750_0 .var "RDATA_early", 7 0;
v0x5555f9bb44d0_0 .var "RDATA_late", 7 0;
v0x5555f9bb4350_0 .var "RDATA_out", 7 0;
v0x5555f9ba2a60_0 .var "RDATA_reg", 7 0;
v0x5555f9cbddb0_0 .net "RE", 0 0, v0x5555fa170f40_0;  alias, 1 drivers
v0x5555f9b4b400_0 .net "RE_i", 0 0, L_0x5555f9de2610;  1 drivers
v0x5555f9b5be50_0 .net8 "RE_net", 0 0, RS_0x7f3c728e8b88;  2 drivers, strength-aware
v0x5555f9ffd640_0 .net "WADDR", 8 0, v0x5555f9cf6e10_0;  alias, 1 drivers
L_0x7f3c7289f2e8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e8bb8 .resolv tri, L_0x7f3c7289f2e8, L_0x5555f9de0cc0;
v0x5555f9d32ae0_0 .net8 "WADDR_net", 8 0, RS_0x7f3c728e8bb8;  2 drivers, strength-aware
v0x5555f9b91340_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9ba2560_0 .net "WCLKE", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9cbdf10_0 .net "WCLKE_i", 0 0, L_0x5555f9de1da0;  1 drivers
v0x5555f9c3bdf0_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728e8c18;  2 drivers, strength-aware
v0x5555f9c3bc90_0 .net "WCLK_i", 0 0, L_0x5555f9de2e80;  1 drivers
v0x5555f9c3b3d0_0 .net "WDATA", 7 0, v0x5555f9d2ecf0_1;  alias, 1 drivers
v0x5555f9c3b0a0_0 .net "WE", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9c47820_0 .net "WE_i", 0 0, L_0x5555f9de3150;  1 drivers
v0x5555f9c474f0_0 .net8 "WE_net", 0 0, RS_0x7f3c728e8cd8;  2 drivers, strength-aware
v0x5555f9cbdc30_0 .var/i "i", 31 0;
v0x5555f9c3b840 .array "mem", 0 5119, 0 0;
E_0x5555fa16bb50 .event posedge, v0x5555f9b9d5f0_0;
E_0x5555fa310a50 .event posedge, v0x5555f9c3bc90_0;
S_0x5555fa23d1d0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555fa23cde0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa23d1d0
v0x5555f9ec9f80_0 .var/i "w1", 31 0;
v0x5555f9ec9df0_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555f9ec9f80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9ec9f80_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec9f80_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec9f80_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec9f80_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec9df0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9ec9df0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec9df0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec9df0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec9df0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555f9ec9f80_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9ec9f80_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec9f80_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec9df0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9ec9df0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec9df0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa23d5c0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555fa23cde0;
 .timescale 0 0;
S_0x5555fa23d9b0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555fa23cde0;
 .timescale 0 0;
v0x5555f9ec9c60_0 .var "addr", 8 0;
v0x5555f9ec9ae0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9cbdc30_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x5555f9cbdc30_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0x5555f9ec9c60_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555f9c3b840, 4;
    %ix/getv/s 4, v0x5555f9cbdc30_0;
    %store/vec4 v0x5555f9ec9ae0_0, 4, 1;
    %load/vec4 v0x5555f9cbdc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9cbdc30_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
S_0x5555fa23ddd0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555fa23cde0;
 .timescale 0 0;
v0x5555f9cc78d0_0 .var "addr", 8 0;
v0x5555f9cc7b30_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9cbdc30_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x5555f9cbdc30_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x5555f9cc7b30_0;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %load/vec4 v0x5555f9cc78d0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %load/vec4 v0x5555f9cbdc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9cbdc30_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %end;
S_0x5555fa23e1c0 .scope generate, "TrionSDPBRAM[2]" "TrionSDPBRAM[2]" 4 123, 4 123 0, S_0x5555fa16e200;
 .timescale 0 0;
P_0x5555f9b8a600 .param/l "x" 0 4 123, +C4<010>;
S_0x5555fa23c6e0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555fa23e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555fa2a0b50 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555fa2a0b90 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x5555fa2a0bd0 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555fa2a0c10 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x5555f9f94810_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9f94510_0 .net "iRa", 8 0, v0x5555f9f16340_0;  alias, 1 drivers
v0x5555f9f94690_0 .net "iRe", 0 0, v0x5555fa170f40_0;  alias, 1 drivers
v0x5555f9f94990_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9fc7460_0 .net "iWa", 8 0, v0x5555f9cf6e10_0;  alias, 1 drivers
v0x5555f9d2ecf0_2 .array/port v0x5555f9d2ecf0, 2;
v0x5555f9fc6eb0_0 .net "iWd", 7 0, v0x5555f9d2ecf0_2;  1 drivers
v0x5555f9fc6bb0_0 .net "iWe", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9f94dc0_0 .net "oRd", 7 0, v0x5555f9bd3d50_0;  1 drivers
S_0x5555fa228e50 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555fa23c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x5555fa315b10 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315b50 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315b90 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315bd0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315c10 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315c50 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315c90 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315cd0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315d10 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315d50 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315d90 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315dd0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315e10 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315e50 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315e90 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315ed0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315f10 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315f50 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315f90 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa315fd0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316010 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa316050 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa316090 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa3160d0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x5555fa316110 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x5555fa316150 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa316190 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa3161d0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa316210 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa316250 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x5555fa316290 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa3162d0 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x5555f9de2070 .functor BUFZ 1, v0x5555f9d297a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9de0f90 .functor BUFZ 1, v0x5555f9d297a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9ddf940 .functor BUFZ 1, v0x5555fa170f40_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9ddfee0 .functor BUFZ 9, v0x5555f9cf6e10_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555f9de2340 .functor BUFZ 9, v0x5555f9f16340_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555f9de3d30 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f3c0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e93c8 .resolv tri, L_0x7f3c7289f3c0, L_0x5555f9de0f90;
L_0x5555f9de3fc0 .functor BUFZ 1, RS_0x7f3c728e93c8, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f378 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e9488 .resolv tri, L_0x7f3c7289f378, L_0x5555f9de2070;
L_0x5555f9de9e50 .functor BUFZ 1, RS_0x7f3c728e9488, C4<0>, C4<0>, C4<0>;
L_0x5555f9de4250 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f408 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e9338 .resolv tri, L_0x7f3c7289f408, L_0x5555f9ddf940;
L_0x5555f9de44e0 .functor BUFZ 1, RS_0x7f3c728e9338, C4<0>, C4<0>, C4<0>;
v0x5555f9bd3a30_0 .net "RADDR", 8 0, v0x5555f9f16340_0;  alias, 1 drivers
L_0x7f3c7289f498 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e91b8 .resolv tri, L_0x7f3c7289f498, L_0x5555f9de2340;
v0x5555f9c13b40_0 .net8 "RADDR_net", 8 0, RS_0x7f3c728e91b8;  2 drivers, strength-aware
v0x5555f9c13860_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9c13530_0 .net "RCLK_i", 0 0, L_0x5555f9de4250;  1 drivers
v0x5555f9c6fcd0_0 .net "RDATA", 7 0, v0x5555f9bd3d50_0;  alias, 1 drivers
v0x5555f9bd9560_0 .var "RDATA_early", 7 0;
v0x5555f9bd35b0_0 .var "RDATA_late", 7 0;
v0x5555f9bd3d50_0 .var "RDATA_out", 7 0;
v0x5555f9bfb030_0 .var "RDATA_reg", 7 0;
v0x5555f9ca65f0_0 .net "RE", 0 0, v0x5555fa170f40_0;  alias, 1 drivers
v0x5555f9bbebe0_0 .net "RE_i", 0 0, L_0x5555f9de44e0;  1 drivers
v0x5555f9bfbc30_0 .net8 "RE_net", 0 0, RS_0x7f3c728e9338;  2 drivers, strength-aware
v0x5555f9bfb640_0 .net "WADDR", 8 0, v0x5555f9cf6e10_0;  alias, 1 drivers
L_0x7f3c7289f450 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e9368 .resolv tri, L_0x7f3c7289f450, L_0x5555f9ddfee0;
v0x5555f9bfb7d0_0 .net8 "WADDR_net", 8 0, RS_0x7f3c728e9368;  2 drivers, strength-aware
v0x5555f9bfbd90_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9bfb360_0 .net "WCLKE", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9ca6470_0 .net "WCLKE_i", 0 0, L_0x5555f9de3fc0;  1 drivers
v0x5555f9fc7030_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728e93c8;  2 drivers, strength-aware
v0x5555f9f476a0_0 .net "WCLK_i", 0 0, L_0x5555f9de3d30;  1 drivers
v0x5555f9f47820_0 .net "WDATA", 7 0, v0x5555f9d2ecf0_2;  alias, 1 drivers
v0x5555f9f47520_0 .net "WE", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9f473a0_0 .net "WE_i", 0 0, L_0x5555f9de9e50;  1 drivers
v0x5555f9f470a0_0 .net8 "WE_net", 0 0, RS_0x7f3c728e9488;  2 drivers, strength-aware
v0x5555f9f47220_0 .var/i "i", 31 0;
v0x5555f9fc6d30 .array "mem", 0 5119, 0 0;
E_0x5555fa310ad0 .event posedge, v0x5555f9c13530_0;
E_0x5555f9b8a7a0 .event posedge, v0x5555f9f476a0_0;
S_0x5555fa229240 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555fa228e50;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa229240
v0x5555f9bd4050_0 .var/i "w1", 31 0;
v0x5555f9bd3ed0_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555f9bd4050_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9bd4050_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9bd4050_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9bd4050_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9bd4050_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9bd3ed0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9bd3ed0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9bd3ed0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9bd3ed0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9bd3ed0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555f9bd4050_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9bd4050_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9bd4050_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9bd3ed0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9bd3ed0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9bd3ed0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa229660 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555fa228e50;
 .timescale 0 0;
S_0x5555fa229a50 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555fa228e50;
 .timescale 0 0;
v0x5555f9bd3420_0 .var "addr", 8 0;
v0x5555f9be0390_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9f47220_0, 0, 32;
T_7.8 ;
    %load/vec4 v0x5555f9f47220_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_7.9, 5;
    %load/vec4 v0x5555f9bd3420_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x5555f9f47220_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555f9fc6d30, 4;
    %ix/getv/s 4, v0x5555f9f47220_0;
    %store/vec4 v0x5555f9be0390_0, 4, 1;
    %load/vec4 v0x5555f9f47220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9f47220_0, 0, 32;
    %jmp T_7.8;
T_7.9 ;
    %end;
S_0x5555fa237bd0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555fa228e50;
 .timescale 0 0;
v0x5555f9be00b0_0 .var "addr", 8 0;
v0x5555f9bdfd80_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9f47220_0, 0, 32;
T_8.10 ;
    %load/vec4 v0x5555f9f47220_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_8.11, 5;
    %load/vec4 v0x5555f9bdfd80_0;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %load/vec4 v0x5555f9be00b0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x5555f9f47220_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %load/vec4 v0x5555f9f47220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9f47220_0, 0, 32;
    %jmp T_8.10;
T_8.11 ;
    %end;
S_0x5555fa23bfe0 .scope generate, "TrionSDPBRAM[3]" "TrionSDPBRAM[3]" 4 123, 4 123 0, S_0x5555fa16e200;
 .timescale 0 0;
P_0x5555f9c3c7a0 .param/l "x" 0 4 123, +C4<011>;
S_0x5555fa23c360 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555fa23bfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555fa168ed0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555fa168f10 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x5555fa168f50 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555fa168f90 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x5555f9e5acc0_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9e58f50_0 .net "iRa", 8 0, v0x5555f9f16340_0;  alias, 1 drivers
v0x5555f9e5ab60_0 .net "iRe", 0 0, v0x5555fa170f40_0;  alias, 1 drivers
v0x5555f9e5b0e0_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9e9a2b0_0 .net "iWa", 8 0, v0x5555f9cf6e10_0;  alias, 1 drivers
v0x5555f9d2ecf0_3 .array/port v0x5555f9d2ecf0, 3;
v0x5555f9e9a130_0 .net "iWd", 7 0, v0x5555f9d2ecf0_3;  1 drivers
v0x5555f9e9ce20_0 .net "iWe", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9e5ae20_0 .net "oRd", 7 0, v0x5555f9f3e610_0;  1 drivers
S_0x5555fa228a60 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555fa23c360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x5555fa316320 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316360 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3163a0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3163e0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316420 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316460 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3164a0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3164e0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316520 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316560 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3165a0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3165e0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316620 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316660 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3166a0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3166e0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316720 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316760 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3167a0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3167e0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316820 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa316860 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa3168a0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa3168e0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x5555fa316920 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x5555fa316960 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa3169a0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa3169e0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa316a20 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa316a60 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x5555fa316aa0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa316ae0 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x5555f9dee430 .functor BUFZ 1, v0x5555f9d297a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9ded1c0 .functor BUFZ 1, v0x5555f9d297a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9dee8b0 .functor BUFZ 1, v0x5555fa170f40_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9de4ac0 .functor BUFZ 9, v0x5555f9cf6e10_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555f9de9fd0 .functor BUFZ 9, v0x5555f9f16340_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555f9deaff0 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f528 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e9b78 .resolv tri, L_0x7f3c7289f528, L_0x5555f9ded1c0;
L_0x5555f9de4770 .functor BUFZ 1, RS_0x7f3c728e9b78, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f4e0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e9c38 .resolv tri, L_0x7f3c7289f4e0, L_0x5555f9dee430;
L_0x5555f9dea320 .functor BUFZ 1, RS_0x7f3c728e9c38, C4<0>, C4<0>, C4<0>;
L_0x5555f9dea670 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f570 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e9ae8 .resolv tri, L_0x7f3c7289f570, L_0x5555f9dee8b0;
L_0x5555f9deacf0 .functor BUFZ 1, RS_0x7f3c728e9ae8, C4<0>, C4<0>, C4<0>;
v0x5555f9f3e010_0 .net "RADDR", 8 0, v0x5555f9f16340_0;  alias, 1 drivers
L_0x7f3c7289f600 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e9968 .resolv tri, L_0x7f3c7289f600, L_0x5555f9de9fd0;
v0x5555f9f3e190_0 .net8 "RADDR_net", 8 0, RS_0x7f3c728e9968;  2 drivers, strength-aware
v0x5555f9f3de90_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9f3dd10_0 .net "RCLK_i", 0 0, L_0x5555f9dea670;  1 drivers
v0x5555f9f3db90_0 .net "RDATA", 7 0, v0x5555f9f3e610_0;  alias, 1 drivers
v0x5555f9f3d710_0 .var "RDATA_early", 7 0;
v0x5555f9f3d890_0 .var "RDATA_late", 7 0;
v0x5555f9f3e610_0 .var "RDATA_out", 7 0;
v0x5555f9f3e310_0 .var "RDATA_reg", 7 0;
v0x5555f9f34430_0 .net "RE", 0 0, v0x5555fa170f40_0;  alias, 1 drivers
v0x5555f9f31f00_0 .net "RE_i", 0 0, L_0x5555f9deacf0;  1 drivers
v0x5555f9f3d210_0 .net8 "RE_net", 0 0, RS_0x7f3c728e9ae8;  2 drivers, strength-aware
v0x5555f9f3ea90_0 .net "WADDR", 8 0, v0x5555f9cf6e10_0;  alias, 1 drivers
L_0x7f3c7289f5b8 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728e9b18 .resolv tri, L_0x7f3c7289f5b8, L_0x5555f9de4ac0;
v0x5555f9f3e910_0 .net8 "WADDR_net", 8 0, RS_0x7f3c728e9b18;  2 drivers, strength-aware
v0x5555f9f3e790_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9f3e490_0 .net "WCLKE", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9f29650_0 .net "WCLKE_i", 0 0, L_0x5555f9de4770;  1 drivers
v0x5555f9eb9390_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728e9b78;  2 drivers, strength-aware
v0x5555f9eb8430_0 .net "WCLK_i", 0 0, L_0x5555f9deaff0;  1 drivers
v0x5555f9f29ad0_0 .net "WDATA", 7 0, v0x5555f9d2ecf0_3;  alias, 1 drivers
v0x5555f9f29c50_0 .net "WE", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9f29950_0 .net "WE_i", 0 0, L_0x5555f9dea320;  1 drivers
v0x5555f9f297d0_0 .net8 "WE_net", 0 0, RS_0x7f3c728e9c38;  2 drivers, strength-aware
v0x5555f9f294d0_0 .var/i "i", 31 0;
v0x5555f9e8f2a0 .array "mem", 0 5119, 0 0;
E_0x5555f9bf30d0 .event posedge, v0x5555f9f3dd10_0;
E_0x5555f9bf3110 .event posedge, v0x5555f9eb8430_0;
S_0x5555fa217d30 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555fa228a60;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa217d30
v0x5555f9f3d590_0 .var/i "w1", 31 0;
v0x5555f9f3d410_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555f9f3d590_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9f3d590_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9f3d590_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9f3d590_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9f3d590_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9f3d410_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9f3d410_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9f3d410_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9f3d410_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9f3d410_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555f9f3d590_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9f3d590_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9f3d590_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9f3d410_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9f3d410_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9f3d410_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa223000 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555fa228a60;
 .timescale 0 0;
S_0x5555fa227870 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555fa228a60;
 .timescale 0 0;
v0x5555f9f83040_0 .var "addr", 8 0;
v0x5555f9f4f6b0_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9f294d0_0, 0, 32;
T_10.12 ;
    %load/vec4 v0x5555f9f294d0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_10.13, 5;
    %load/vec4 v0x5555f9f83040_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555f9e8f2a0, 4;
    %ix/getv/s 4, v0x5555f9f294d0_0;
    %store/vec4 v0x5555f9f4f6b0_0, 4, 1;
    %load/vec4 v0x5555f9f294d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9f294d0_0, 0, 32;
    %jmp T_10.12;
T_10.13 ;
    %end;
S_0x5555fa227bf0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555fa228a60;
 .timescale 0 0;
v0x5555f9f4fc10_0 .var "addr", 8 0;
v0x5555f9f4fd70_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9f294d0_0, 0, 32;
T_11.14 ;
    %load/vec4 v0x5555f9f294d0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_11.15, 5;
    %load/vec4 v0x5555f9f4fd70_0;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %load/vec4 v0x5555f9f4fc10_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %load/vec4 v0x5555f9f294d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9f294d0_0, 0, 32;
    %jmp T_11.14;
T_11.15 ;
    %end;
S_0x5555fa227f70 .scope generate, "TrionSDPBRAM[4]" "TrionSDPBRAM[4]" 4 123, 4 123 0, S_0x5555fa16e200;
 .timescale 0 0;
P_0x5555f9bf3fe0 .param/l "x" 0 4 123, +C4<0100>;
S_0x5555fa2282f0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555fa227f70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555fa2266f0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555fa226730 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x5555fa226770 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555fa2267b0 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x5555f9e11a40_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9e114c0_0 .net "iRa", 8 0, v0x5555f9f16340_0;  alias, 1 drivers
v0x5555f9e118e0_0 .net "iRe", 0 0, v0x5555fa170f40_0;  alias, 1 drivers
v0x5555f9e11780_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9e11620_0 .net "iWa", 8 0, v0x5555f9cf6e10_0;  alias, 1 drivers
v0x5555f9d2ecf0_4 .array/port v0x5555f9d2ecf0, 4;
v0x5555f9e11ba0_0 .net "iWd", 7 0, v0x5555f9d2ecf0_4;  1 drivers
v0x5555f9e34720_0 .net "iWe", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9e1f750_0 .net "oRd", 7 0, v0x5555f9e74830_0;  1 drivers
S_0x5555fa228670 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555fa2282f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x5555fa316b30 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316b70 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316bb0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316bf0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316c30 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316c70 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316cb0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316cf0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316d30 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316d70 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316db0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316df0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316e30 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316e70 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316eb0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316ef0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316f30 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316f70 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316fb0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa316ff0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317030 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa317070 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa3170b0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa3170f0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x5555fa317130 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x5555fa317170 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa3171b0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa3171f0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa317230 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa317270 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x5555fa3172b0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa3172f0 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x5555f9deeda0 .functor BUFZ 1, v0x5555f9d297a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9def060 .functor BUFZ 1, v0x5555f9d297a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9def5e0 .functor BUFZ 1, v0x5555fa170f40_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9def320 .functor BUFZ 9, v0x5555f9cf6e10_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555f9deb5f0 .functor BUFZ 9, v0x5555f9f16340_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555f9ded4c0 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f690 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ea328 .resolv tri, L_0x7f3c7289f690, L_0x5555f9def060;
L_0x5555f9deb2f0 .functor BUFZ 1, RS_0x7f3c728ea328, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f648 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ea3e8 .resolv tri, L_0x7f3c7289f648, L_0x5555f9deeda0;
L_0x5555f9deb470 .functor BUFZ 1, RS_0x7f3c728ea3e8, C4<0>, C4<0>, C4<0>;
L_0x5555f9deb170 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f6d8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ea298 .resolv tri, L_0x7f3c7289f6d8, L_0x5555f9def5e0;
L_0x5555f9de5400 .functor BUFZ 1, RS_0x7f3c728ea298, C4<0>, C4<0>, C4<0>;
v0x5555f9e76440_0 .net "RADDR", 8 0, v0x5555f9f16340_0;  alias, 1 drivers
L_0x7f3c7289f768 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ea118 .resolv tri, L_0x7f3c7289f768, L_0x5555f9deb5f0;
v0x5555f9e80460_0 .net8 "RADDR_net", 8 0, RS_0x7f3c728ea118;  2 drivers, strength-aware
v0x5555f9e76860_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9e76b20_0 .net "RCLK_i", 0 0, L_0x5555f9deb170;  1 drivers
v0x5555f9e762e0_0 .net "RDATA", 7 0, v0x5555f9e74830_0;  alias, 1 drivers
v0x5555f9e76700_0 .var "RDATA_early", 7 0;
v0x5555f9e765a0_0 .var "RDATA_late", 7 0;
v0x5555f9e74830_0 .var "RDATA_out", 7 0;
v0x5555f9eaefb0_0 .var "RDATA_reg", 7 0;
v0x5555f9e43040_0 .net "RE", 0 0, v0x5555fa170f40_0;  alias, 1 drivers
v0x5555f9e42ee0_0 .net "RE_i", 0 0, L_0x5555f9de5400;  1 drivers
v0x5555f9e40ea0_0 .net8 "RE_net", 0 0, RS_0x7f3c728ea298;  2 drivers, strength-aware
v0x5555f9e42d80_0 .net "WADDR", 8 0, v0x5555f9cf6e10_0;  alias, 1 drivers
L_0x7f3c7289f720 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ea2c8 .resolv tri, L_0x7f3c7289f720, L_0x5555f9def320;
v0x5555f9e43300_0 .net8 "WADDR_net", 8 0, RS_0x7f3c728ea2c8;  2 drivers, strength-aware
v0x5555f9ea5dd0_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9eaeb40_0 .net "WCLKE", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9e42c20_0 .net "WCLKE_i", 0 0, L_0x5555f9deb2f0;  1 drivers
v0x5555f9e31c70_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728ea328;  2 drivers, strength-aware
v0x5555f9e2df40_0 .net "WCLK_i", 0 0, L_0x5555f9ded4c0;  1 drivers
v0x5555f9e38850_0 .net "WDATA", 7 0, v0x5555f9d2ecf0_4;  alias, 1 drivers
v0x5555f9e37880_0 .net "WE", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9e4f850_0 .net "WE_i", 0 0, L_0x5555f9deb470;  1 drivers
v0x5555f9e431a0_0 .net8 "WE_net", 0 0, RS_0x7f3c728ea3e8;  2 drivers, strength-aware
v0x5555f9e43fa0_0 .var/i "i", 31 0;
v0x5555f9e34b90 .array "mem", 0 5119, 0 0;
E_0x5555f9bd4fe0 .event posedge, v0x5555f9e76b20_0;
E_0x5555f9bd5020 .event posedge, v0x5555f9e2df40_0;
S_0x5555fa2179e0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555fa228670;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa2179e0
v0x5555f9e61100_0 .var/i "w1", 31 0;
v0x5555f9e62890_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555f9e61100_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9e61100_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e61100_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e61100_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e61100_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e62890_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9e62890_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e62890_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e62890_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e62890_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555f9e61100_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9e61100_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e61100_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e62890_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9e62890_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e62890_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa2088b0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555fa228670;
 .timescale 0 0;
S_0x5555fa208cd0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555fa228670;
 .timescale 0 0;
v0x5555f9e61400_0 .var "addr", 8 0;
v0x5555f9e5af80_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9e43fa0_0, 0, 32;
T_13.16 ;
    %load/vec4 v0x5555f9e43fa0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_13.17, 5;
    %load/vec4 v0x5555f9e61400_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555f9e34b90, 4;
    %ix/getv/s 4, v0x5555f9e43fa0_0;
    %store/vec4 v0x5555f9e5af80_0, 4, 1;
    %load/vec4 v0x5555f9e43fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9e43fa0_0, 0, 32;
    %jmp T_13.16;
T_13.17 ;
    %end;
S_0x5555fa2090c0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555fa228670;
 .timescale 0 0;
v0x5555f9e5b240_0 .var "addr", 8 0;
v0x5555f9e5aa00_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9e43fa0_0, 0, 32;
T_14.18 ;
    %load/vec4 v0x5555f9e43fa0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_14.19, 5;
    %load/vec4 v0x5555f9e5aa00_0;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %load/vec4 v0x5555f9e5b240_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %load/vec4 v0x5555f9e43fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9e43fa0_0, 0, 32;
    %jmp T_14.18;
T_14.19 ;
    %end;
S_0x5555fa218080 .scope generate, "TrionSDPBRAM[5]" "TrionSDPBRAM[5]" 4 123, 4 123 0, S_0x5555fa16e200;
 .timescale 0 0;
P_0x5555f9bd5ba0 .param/l "x" 0 4 123, +C4<0101>;
S_0x5555fa218370 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555fa218080;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "iWd";
    .port_info 1 /INPUT 9 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 8 "oRd";
    .port_info 4 /INPUT 9 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555fa2d1740 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555fa2d1780 .param/l "pAddrWidth" 0 5 14, C4<00001001>;
P_0x5555fa2d17c0 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555fa2d1800 .param/l "pDataWidth" 0 5 13, C4<00001000>;
v0x5555f9d54830_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9d550d0_0 .net "iRa", 8 0, v0x5555f9f16340_0;  alias, 1 drivers
v0x5555f9d554f0_0 .net "iRe", 0 0, v0x5555fa170f40_0;  alias, 1 drivers
v0x5555f9d55230_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9d55650_0 .net "iWa", 8 0, v0x5555f9cf6e10_0;  alias, 1 drivers
v0x5555f9d2ecf0_5 .array/port v0x5555f9d2ecf0, 5;
v0x5555f9d55390_0 .net "iWd", 7 0, v0x5555f9d2ecf0_5;  1 drivers
v0x5555f9d549b0_0 .net "iWe", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9d8e930_0 .net "oRd", 7 0, v0x5555f9e03690_0;  1 drivers
S_0x5555fa217300 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555fa218370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 8 "WDATA";
    .port_info 4 /INPUT 9 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 8 "RDATA";
    .port_info 8 /INPUT 9 "RADDR";
P_0x5555fa317340 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317380 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3173c0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317400 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317440 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317480 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3174c0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317500 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317540 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317580 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3175c0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317600 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317640 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317680 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3176c0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317700 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317740 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317780 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3177c0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317800 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317840 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa317880 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa3178c0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa317900 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001001>;
P_0x5555fa317940 .param/l "READ_WIDTH" 0 6 49, C4<00001000>;
P_0x5555fa317980 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa3179c0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa317a00 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa317a40 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa317a80 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001001>;
P_0x5555fa317ac0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa317b00 .param/l "WRITE_WIDTH" 0 6 50, C4<00001000>;
L_0x5555f9dab540 .functor BUFZ 1, v0x5555f9d297a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9db0c40 .functor BUFZ 1, v0x5555f9d297a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9db1720 .functor BUFZ 1, v0x5555fa170f40_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9dac020 .functor BUFZ 9, v0x5555f9cf6e10_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555f9dacb00 .functor BUFZ 9, v0x5555f9f16340_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x5555f9dad5e0 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f7f8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728eaad8 .resolv tri, L_0x7f3c7289f7f8, L_0x5555f9db0c40;
L_0x5555f9dae0c0 .functor BUFZ 1, RS_0x7f3c728eaad8, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f7b0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728eab98 .resolv tri, L_0x7f3c7289f7b0, L_0x5555f9dab540;
L_0x5555f9dae630 .functor BUFZ 1, RS_0x7f3c728eab98, C4<0>, C4<0>, C4<0>;
L_0x5555f9daeba0 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f840 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728eaa48 .resolv tri, L_0x7f3c7289f840, L_0x5555f9db1720;
L_0x5555f9daf110 .functor BUFZ 1, RS_0x7f3c728eaa48, C4<0>, C4<0>, C4<0>;
v0x5555f9e00770_0 .net "RADDR", 8 0, v0x5555f9f16340_0;  alias, 1 drivers
L_0x7f3c7289f8d0 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ea8c8 .resolv tri, L_0x7f3c7289f8d0, L_0x5555f9dacb00;
v0x5555f9de0020_0 .net8 "RADDR_net", 8 0, RS_0x7f3c728ea8c8;  2 drivers, strength-aware
v0x5555f9de0440_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9de02e0_0 .net "RCLK_i", 0 0, L_0x5555f9daeba0;  1 drivers
v0x5555f9de0180_0 .net "RDATA", 7 0, v0x5555f9e03690_0;  alias, 1 drivers
v0x5555f9de0700_0 .var "RDATA_early", 7 0;
v0x5555f9e03220_0 .var "RDATA_late", 7 0;
v0x5555f9e03690_0 .var "RDATA_out", 7 0;
v0x5555f9de05a0_0 .var "RDATA_reg", 7 0;
v0x5555f9da9bb0_0 .net "RE", 0 0, v0x5555fa170f40_0;  alias, 1 drivers
v0x5555f9da9730_0 .net "RE_i", 0 0, L_0x5555f9daf110;  1 drivers
v0x5555f9ded340_0 .net8 "RE_net", 0 0, RS_0x7f3c728eaa48;  2 drivers, strength-aware
v0x5555f9deb770_0 .net "WADDR", 8 0, v0x5555f9cf6e10_0;  alias, 1 drivers
L_0x7f3c7289f888 .functor BUFT 1, C8<330330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728eaa78 .resolv tri, L_0x7f3c7289f888, L_0x5555f9dac020;
v0x5555f9dee730_0 .net8 "WADDR_net", 8 0, RS_0x7f3c728eaa78;  2 drivers, strength-aware
v0x5555f9deebb0_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9dee2b0_0 .net "WCLKE", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9da98b0_0 .net "WCLKE_i", 0 0, L_0x5555f9dae0c0;  1 drivers
v0x5555f9d54d10_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728eaad8;  2 drivers, strength-aware
v0x5555f9daa150_0 .net "WCLK_i", 0 0, L_0x5555f9dad5e0;  1 drivers
v0x5555f9daa9f0_0 .net "WDATA", 7 0, v0x5555f9d2ecf0_5;  alias, 1 drivers
v0x5555f9da9a30_0 .net "WE", 0 0, v0x5555f9d297a0_0;  alias, 1 drivers
v0x5555f9daa2d0_0 .net "WE_i", 0 0, L_0x5555f9dae630;  1 drivers
v0x5555f9da9fd0_0 .net8 "WE_net", 0 0, RS_0x7f3c728eab98;  2 drivers, strength-aware
v0x5555f9daa630_0 .var/i "i", 31 0;
v0x5555f9d546b0 .array "mem", 0 5119, 0 0;
E_0x5555fa2229f0 .event posedge, v0x5555f9de02e0_0;
E_0x5555fa2ff3d0 .event posedge, v0x5555f9daa150_0;
S_0x5555fa2176d0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555fa217300;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa2176d0
v0x5555f9e07350_0 .var/i "w1", 31 0;
v0x5555f9e06380_0 .var/i "w2", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555f9e07350_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9e07350_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e07350_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e07350_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e07350_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e06380_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9e06380_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e06380_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e06380_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e06380_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555f9e07350_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9e07350_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e07350_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e06380_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9e06380_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e06380_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa2084c0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555fa217300;
 .timescale 0 0;
S_0x5555fa2028b0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555fa217300;
 .timescale 0 0;
v0x5555f9e1e7e0_0 .var "addr", 8 0;
v0x5555f9e1cc10_0 .var "rdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9daa630_0, 0, 32;
T_16.20 ;
    %load/vec4 v0x5555f9daa630_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_16.21, 5;
    %load/vec4 v0x5555f9e1e7e0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x5555f9daa630_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555f9d546b0, 4;
    %ix/getv/s 4, v0x5555f9daa630_0;
    %store/vec4 v0x5555f9e1cc10_0, 4, 1;
    %load/vec4 v0x5555f9daa630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9daa630_0, 0, 32;
    %jmp T_16.20;
T_16.21 ;
    %end;
S_0x5555fa206ee0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555fa217300;
 .timescale 0 0;
v0x5555f9e1fbd0_0 .var "addr", 8 0;
v0x5555f9e20050_0 .var "wdata", 7 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9daa630_0, 0, 32;
T_17.22 ;
    %load/vec4 v0x5555f9daa630_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_17.23, 5;
    %load/vec4 v0x5555f9e20050_0;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %load/vec4 v0x5555f9e1fbd0_0;
    %pad/u 33;
    %muli 8, 0, 33;
    %load/vec4 v0x5555f9daa630_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %load/vec4 v0x5555f9daa630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9daa630_0, 0, 32;
    %jmp T_17.22;
T_17.23 ;
    %end;
S_0x5555fa207260 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x5555fa16e200;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x5555fa207260
v0x5555f9ca1020_0 .var/i "i", 31 0;
v0x5555f9c6bf70_0 .var "iVAL", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9ca1020_0, 0, 32;
T_18.24 ;
    %load/vec4 v0x5555f9ca1020_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.25, 5;
    %load/vec4 v0x5555f9c6bf70_0;
    %load/vec4 v0x5555f9ca1020_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.26, 8;
    %load/vec4 v0x5555f9ca1020_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_18.26 ;
    %load/vec4 v0x5555f9ca1020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9ca1020_0, 0, 32;
    %jmp T_18.24;
T_18.25 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_18.28, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_18.28 ;
    %end;
S_0x5555fa2075e0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x5555fa16e200;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x5555fa2075e0
v0x5555f9d3e8c0_0 .var/i "i", 31 0;
v0x5555f9d9cea0_0 .var "lpDataWidth", 31 0;
v0x5555f9d91590_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.f_barm_gennum ;
    %load/vec4 v0x5555f9d91590_0;
    %load/vec4 v0x5555f9d9cea0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.30, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_19.31;
T_19.30 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x5555f9d91590_0;
    %store/vec4 v0x5555f9d3e8c0_0, 0, 32;
T_19.32 ;
    %load/vec4 v0x5555f9d9cea0_0;
    %load/vec4 v0x5555f9d3e8c0_0;
    %cmp/u;
    %jmp/0xz T_19.33, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x5555f9d3e8c0_0;
    %load/vec4 v0x5555f9d9cea0_0;
    %sub;
    %store/vec4 v0x5555f9d3e8c0_0, 0, 32;
    %jmp T_19.32;
T_19.33 ;
T_19.31 ;
    %end;
S_0x5555fa207960 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x5555fa16e200;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x5555fa207960
v0x5555f9c84290_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.f_get_datawidth ;
    %load/vec4 v0x5555f9c84290_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_20.34, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_20.35, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_20.36, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_20.37, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_20.38, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.34 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.35 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.36 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.37 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.38 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_20.40;
T_20.40 ;
    %pop/vec4 1;
    %end;
S_0x5555fa207ce0 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x5555fa16e200;
 .timescale 0 0;
E_0x5555f9bfac60 .event "_ivl_0";
S_0x5555fa2080d0 .scope module, "MicroControllerCsr" "MicroControllerCsr" 3 77, 7 10 0, S_0x5555fa276600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 16 "oRamWd";
    .port_info 4 /OUTPUT 32 "oRamAdrs";
    .port_info 5 /OUTPUT 1 "oRamEn";
    .port_info 6 /OUTPUT 1 "oRamBurstRun";
    .port_info 7 /INPUT 1 "iRamFull";
    .port_info 8 /INPUT 1 "iRamEmp";
    .port_info 9 /INPUT 16 "iRamRd";
    .port_info 10 /INPUT 1 "iRamRdVd";
    .port_info 11 /INPUT 1 "iRamBurstStop";
    .port_info 12 /INPUT 1 "iSRST";
    .port_info 13 /INPUT 1 "iSCLK";
P_0x5555f9ca0950 .param/l "pAdrsMap" 0 7 13, C4<01>;
P_0x5555f9ca0990 .param/l "pBlockAdrsWidth" 0 7 12, +C4<00000000000000000000000000000010>;
P_0x5555f9ca09d0 .param/l "pCsrActiveWidth" 0 7 16, +C4<00000000000000000000000000001000>;
P_0x5555f9ca0a10 .param/l "pCsrAdrsWidth" 0 7 15, +C4<00000000000000000000000000010000>;
P_0x5555f9ca0a50 .param/l "pUfiAdrsBusWidth" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x5555f9ca0a90 .param/l "pUfiDqBusWidth" 0 7 18, +C4<00000000000000000000000000010000>;
P_0x5555f9ca0ad0 .param/l "pUsiBusWidth" 0 7 14, +C4<00000000000000000000000000100000>;
P_0x5555f9ca0b10 .param/l "p_non_variable" 0 7 21, +C4<00000000000000000000000000000000>;
L_0x5555f9e1d060 .functor BUFZ 16, v0x5555f9e9a440_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555f9e06920 .functor BUFZ 32, v0x5555f9febd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555f9e06c90 .functor BUFZ 1, v0x5555f9eb8290_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9dfd300 .functor BUFZ 1, v0x5555f9fee740_0, C4<0>, C4<0>, C4<0>;
v0x5555f9ccc810_0 .net "iRamBurstStop", 0 0, v0x5555f9c68cb0_0;  1 drivers
v0x5555f9bb4660_0 .net "iRamEmp", 0 0, v0x5555f9c68d50_0;  1 drivers
v0x5555f9b9d8b0_0 .net "iRamFull", 0 0, v0x5555f9c68df0_0;  1 drivers
v0x5555f9babbe0_0 .net "iRamRd", 15 0, v0x5555fa0d7aa0_0;  1 drivers
v0x5555f9c47b00_0 .net "iRamRdVd", 0 0, v0x5555f9c68e90_0;  1 drivers
v0x5555f9c47680_0 .net "iSCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9c3b230_0 .net "iSRST", 0 0, v0x5555fa3401c0_0;  alias, 1 drivers
v0x5555f9ca9920_0 .net "iSUsiAdrs", 31 0, L_0x5555f9e74720;  alias, 1 drivers
v0x5555f9cad450_0 .net "iSUsiWd", 31 0, L_0x5555f9f4dd50;  alias, 1 drivers
v0x5555f9cabc20_0 .net "oRamAdrs", 31 0, L_0x5555f9e06920;  alias, 1 drivers
v0x5555f9be74b0_0 .net "oRamBurstRun", 0 0, L_0x5555f9dfd300;  alias, 1 drivers
v0x5555f9be0510_0 .net "oRamEn", 0 0, L_0x5555f9e06c90;  alias, 1 drivers
v0x5555f9bdff10_0 .net "oRamWd", 15 0, L_0x5555f9e1d060;  alias, 1 drivers
v0x5555f9be2260_0 .net "oSUsiRd", 31 0, v0x5555f9eaecd0_0;  alias, 1 drivers
v0x5555f9bd3730_0 .var "qCsrWCke00", 0 0;
v0x5555f9c13cd0_0 .var "qCsrWCke04", 0 0;
v0x5555f9c136c0_0 .var "qCsrWCke08", 0 0;
v0x5555f9bfb1c0_0 .var "qCsrWCke0C", 0 0;
v0x5555f9ca7f70_0 .var "qCsrWCke48", 0 0;
v0x5555f9febd40_0 .var "rRamAdrs", 31 0;
v0x5555f9fee740_0 .var "rRamBurstRun", 0 0;
v0x5555f9eb1a10_0 .var "rRamEmp", 0 0;
v0x5555f9eb8290_0 .var "rRamEn", 0 0;
v0x5555f9e8f100_0 .var "rRamFull", 0 0;
v0x5555f9e9cb40_0 .var "rRamRd", 15 0;
v0x5555f9e92f90_0 .var "rRamRdVd", 0 0;
v0x5555f9e9a440_0 .var "rRamWd", 15 0;
v0x5555f9eaecd0_0 .var "rSUsiRd", 31 0;
E_0x5555f9c01530 .event posedge, v0x5555fa26cc80_0;
E_0x5555f9c01570 .event edge, v0x5555f9ca9920_0;
S_0x5555fa25b030 .scope generate, "genblk1" "genblk1" 3 103, 3 103 0, S_0x5555fa276600;
 .timescale 0 0;
S_0x5555fa2b5270 .scope module, "RAMBlock" "RAMBlock" 2 348, 8 9 0, S_0x5555fa071680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /OUTPUT 32 "oSUsiRd";
    .port_info 9 /INPUT 32 "iSUsiWd";
    .port_info 10 /INPUT 32 "iSUsiAdrs";
    .port_info 11 /OUTPUT 16 "oSUfiRd";
    .port_info 12 /OUTPUT 32 "oSUfiAdrs";
    .port_info 13 /INPUT 16 "iSUfiWd";
    .port_info 14 /INPUT 32 "iSUfiAdrs";
    .port_info 15 /OUTPUT 1 "oSUfiRdy";
    .port_info 16 /OUTPUT 1 "oTestErr";
    .port_info 17 /OUTPUT 1 "oDone";
    .port_info 18 /INPUT 1 "iSRST";
    .port_info 19 /INPUT 1 "inSRST";
    .port_info 20 /INPUT 1 "iSCLK";
P_0x5555fa1f4540 .param/l "lpFifoDepth" 1 8 108, +C4<00000000000000000000000100000000>;
P_0x5555fa1f4580 .param/l "pAdrsMap" 0 8 11, C4<11>;
P_0x5555fa1f45c0 .param/l "pBlockAdrsWidth" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x5555fa1f4600 .param/l "pCsrActiveWidth" 0 8 14, +C4<00000000000000000000000000001000>;
P_0x5555fa1f4640 .param/l "pCsrAdrsWidth" 0 8 13, +C4<00000000000000000000000000010000>;
P_0x5555fa1f4680 .param/l "pRamAdrsWidth" 0 8 18, +C4<00000000000000000000000000001000>;
P_0x5555fa1f46c0 .param/l "pRamDqWidth" 0 8 19, +C4<00000000000000000000000000010000>;
P_0x5555fa1f4700 .param/l "pUfiAdrsBusWidth" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x5555fa1f4740 .param/l "pUfiDqBusWidth" 0 8 15, +C4<00000000000000000000000000010000>;
P_0x5555fa1f4780 .param/l "pUfiEnableBit" 0 8 17, +C4<00000000000000000000000000100000>;
P_0x5555fa1f47c0 .param/l "pUsiBusWidth" 0 8 12, +C4<00000000000000000000000000100000>;
v0x5555fa320070_0 .net "iSCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa320110_0 .net "iSRAMD", 15 0, v0x5555fa33e790_0;  1 drivers
v0x5555fa3201b0_0 .net "iSRST", 0 0, v0x5555fa3401c0_0;  alias, 1 drivers
v0x5555fa320250_0 .net "iSUfiAdrs", 31 0, v0x5555fa33cc60_0;  alias, 1 drivers
v0x5555fa3202f0_0 .net "iSUfiWd", 15 0, L_0x5555f9e1c910;  alias, 1 drivers
v0x5555fa320390_0 .net "iSUsiAdrs", 31 0, L_0x5555f9e74720;  alias, 1 drivers
v0x5555fa320430_0 .net "iSUsiWd", 31 0, L_0x5555f9f4dd50;  alias, 1 drivers
v0x5555fa3204d0_0 .net "inSRST", 0 0, v0x5555fa3409c0_0;  alias, 1 drivers
L_0x7f3c7289feb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555fa320570_0 .net "oDone", 0 0, L_0x7f3c7289feb8;  1 drivers
v0x5555fa320610_0 .net "oSRAMA", 7 0, L_0x5555fa3540a0;  alias, 1 drivers
v0x5555fa3206b0_0 .net "oSRAMD", 15 0, L_0x5555fa354450;  alias, 1 drivers
v0x5555fa320750_0 .net "oSRAM_CE", 0 0, L_0x5555fa354690;  alias, 1 drivers
L_0x7f3c728a0890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555fa3207f0_0 .net "oSRAM_LB", 0 0, L_0x7f3c728a0890;  1 drivers
v0x5555fa320890_0 .net "oSRAM_OE", 0 0, L_0x5555fa354560;  1 drivers
L_0x7f3c728a08d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555fa320930_0 .net "oSRAM_UB", 0 0, L_0x7f3c728a08d8;  1 drivers
v0x5555fa3209d0_0 .net "oSRAM_WE", 0 0, L_0x5555fa354620;  alias, 1 drivers
v0x5555fa320a70_0 .net "oSUfiAdrs", 31 0, L_0x5555fa353a40;  alias, 1 drivers
v0x5555fa320b10_0 .net "oSUfiRd", 15 0, L_0x5555f9c56350;  alias, 1 drivers
v0x5555fa320bb0_0 .net "oSUfiRdy", 0 0, L_0x5555fa3543b0;  alias, 1 drivers
v0x5555fa320c50_0 .net "oSUsiRd", 31 0, v0x5555fa283dd0_0;  1 drivers
L_0x7f3c7289fe70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555fa320cf0_0 .net "oTestErr", 0 0, L_0x7f3c7289fe70;  1 drivers
v0x5555fa320d90_0 .var "qMemRdCsr", 15 0;
v0x5555fa320e30_0 .var "qRamIfPortUnitAdrs", 7 0;
v0x5555fa320ed0_0 .var "qRamIfPortUnitCke", 0 0;
v0x5555fa320f70_0 .var "qRamIfPortUnitCmd", 0 0;
v0x5555fa321010_0 .var "qRamIfPortUnitWd", 15 0;
v0x5555fa3210b0_0 .net "wCsrRamRst", 0 0, L_0x5555f9d8e7b0;  1 drivers
v0x5555fa321150_0 .net "wRamIfPortUnitAdrs", 31 0, L_0x5555fa3534e0;  1 drivers
v0x5555fa3211f0_0 .net "wRamIfPortUnitRd", 15 0, L_0x5555fa354700;  1 drivers
v0x5555fa321290_0 .net "wRamIfPortUnitRvd", 0 0, L_0x5555fa354840;  1 drivers
v0x5555fa321330_0 .net "wRamIfPortUnitWd", 15 0, L_0x5555f9d6c430;  1 drivers
E_0x5555f9c07d10 .event edge, v0x5555fa31dee0_0, v0x5555fa31f5a0_0;
S_0x5555fa25ef40 .scope module, "RAMIfPortUnit" "RAMIfPortUnit" 8 151, 9 16 0, S_0x5555fa2b5270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /INPUT 8 "iAdrs";
    .port_info 9 /INPUT 1 "iCmd";
    .port_info 10 /INPUT 16 "iWd";
    .port_info 11 /OUTPUT 16 "oRd";
    .port_info 12 /OUTPUT 1 "oRvd";
    .port_info 13 /INPUT 1 "iRST";
    .port_info 14 /INPUT 1 "iCKE";
    .port_info 15 /INPUT 1 "iCLK";
P_0x5555fa302850 .param/l "pRamAdrsWidth" 0 9 17, +C4<00000000000000000000000000001000>;
P_0x5555fa302890 .param/l "pRamDqWidth" 0 9 18, +C4<00000000000000000000000000010000>;
L_0x5555fa3540a0 .functor BUFZ 8, v0x5555fa1061c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555fa354450 .functor BUFZ 16, v0x5555fa0f1ac0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555fa354560 .functor BUFZ 1, v0x5555fa101030_0, C4<0>, C4<0>, C4<0>;
L_0x5555fa354620 .functor BUFZ 1, v0x5555fa0f6d10_0, C4<0>, C4<0>, C4<0>;
L_0x5555fa354690 .functor BUFZ 1, v0x5555fa100f70_0, C4<0>, C4<0>, C4<0>;
L_0x5555fa354700 .functor BUFZ 16, v0x5555fa0fbde0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555fa354840 .functor BUFZ 1, v0x5555fa0f6c50_0, C4<0>, C4<0>, C4<0>;
v0x5555fa119b90_0 .net "iAdrs", 7 0, v0x5555fa320e30_0;  1 drivers
v0x5555fa1fc560_0 .net "iCKE", 0 0, v0x5555fa320ed0_0;  1 drivers
v0x5555fa1fc620_0 .net "iCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa13b250_0 .net "iCmd", 0 0, v0x5555fa320f70_0;  1 drivers
v0x5555fa13b2f0_0 .net "iRST", 0 0, v0x5555fa3401c0_0;  alias, 1 drivers
v0x5555fa14f620_0 .net "iSRAMD", 15 0, v0x5555fa33e790_0;  alias, 1 drivers
v0x5555fa14f6e0_0 .net "iWd", 15 0, v0x5555fa321010_0;  1 drivers
v0x5555fa147cb0_0 .net "oRd", 15 0, L_0x5555fa354700;  alias, 1 drivers
v0x5555fa142b70_0 .net "oRvd", 0 0, L_0x5555fa354840;  alias, 1 drivers
v0x5555fa142c30_0 .net "oSRAMA", 7 0, L_0x5555fa3540a0;  alias, 1 drivers
v0x5555fa15c080_0 .net "oSRAMD", 15 0, L_0x5555fa354450;  alias, 1 drivers
v0x5555fa156f40_0 .net "oSRAM_CE", 0 0, L_0x5555fa354690;  alias, 1 drivers
v0x5555fa157000_0 .net "oSRAM_LB", 0 0, L_0x7f3c728a0890;  alias, 1 drivers
v0x5555fa26bbb0_0 .net "oSRAM_OE", 0 0, L_0x5555fa354560;  alias, 1 drivers
v0x5555fa26bc70_0 .net "oSRAM_UB", 0 0, L_0x7f3c728a08d8;  alias, 1 drivers
v0x5555fa106100_0 .net "oSRAM_WE", 0 0, L_0x5555fa354620;  alias, 1 drivers
v0x5555fa1061c0_0 .var "rAdrs", 7 0;
v0x5555fa100f70_0 .var "rCE", 0 0;
v0x5555fa101030_0 .var "rOE", 0 0;
v0x5555fa0fbde0_0 .var "rRd", 15 0;
v0x5555fa0f6c50_0 .var "rRvd", 0 0;
v0x5555fa0f6d10_0 .var "rWE", 0 0;
v0x5555fa0f1ac0_0 .var "rWd", 15 0;
S_0x5555fa1fc920 .scope module, "RamCsr" "RAMCsr" 8 64, 10 11 0, S_0x5555fa2b5270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 1 "oRamRst";
    .port_info 4 /INPUT 16 "iMemRd";
    .port_info 5 /INPUT 1 "iSRST";
    .port_info 6 /INPUT 1 "iSCLK";
P_0x5555f9d3e280 .param/l "pAdrsMap" 0 10 13, C4<11>;
P_0x5555f9d3e2c0 .param/l "pBlockAdrsWidth" 0 10 12, +C4<00000000000000000000000000000010>;
P_0x5555f9d3e300 .param/l "pCsrActiveWidth" 0 10 16, +C4<00000000000000000000000000001000>;
P_0x5555f9d3e340 .param/l "pCsrAdrsWidth" 0 10 15, +C4<00000000000000000000000000010000>;
P_0x5555f9d3e380 .param/l "pRamAdrsWidth" 0 10 17, +C4<00000000000000000000000000001000>;
P_0x5555f9d3e3c0 .param/l "pRamDqWidth" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x5555f9d3e400 .param/l "pUsiBusWidth" 0 10 14, +C4<00000000000000000000000000100000>;
P_0x5555f9d3e440 .param/l "p_non_variable" 0 10 19, +C4<00000000000000000000000000000000>;
L_0x5555f9d8e7b0 .functor BUFZ 1, v0x5555fa283d10_0, C4<0>, C4<0>, C4<0>;
v0x5555fa167f10_0 .net "iMemRd", 15 0, v0x5555fa320d90_0;  1 drivers
v0x5555fa167ff0_0 .net "iSCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa1fbf90_0 .net "iSRST", 0 0, v0x5555fa3401c0_0;  alias, 1 drivers
v0x5555fa1fc060_0 .net "iSUsiAdrs", 31 0, L_0x5555f9e74720;  alias, 1 drivers
v0x5555fa26b600_0 .net "iSUsiWd", 31 0, L_0x5555f9f4dd50;  alias, 1 drivers
v0x5555fa284370_0 .net "oRamRst", 0 0, L_0x5555f9d8e7b0;  alias, 1 drivers
v0x5555fa284430_0 .net "oSUsiRd", 31 0, v0x5555fa283dd0_0;  alias, 1 drivers
v0x5555fa284020_0 .var "qCsrWCke00", 0 0;
v0x5555fa2840c0_0 .var "rMemRd", 15 0;
v0x5555fa283d10_0 .var "rRamRst", 0 0;
v0x5555fa283dd0_0 .var "rSUsiRd", 31 0;
S_0x5555fa1fcd00 .scope module, "RamReadWriteArbiter" "RamReadWriteArbiter" 8 120, 11 14 0, S_0x5555fa2b5270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiWd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 1 "oSUfiRdy";
    .port_info 3 /OUTPUT 16 "oSUfiRd";
    .port_info 4 /OUTPUT 32 "oSUfiAdrs";
    .port_info 5 /OUTPUT 16 "oRamIfPortUnitWd";
    .port_info 6 /OUTPUT 32 "oRamIfPortUnitAdrs";
    .port_info 7 /INPUT 16 "iRamIfPortUnitDq";
    .port_info 8 /INPUT 1 "iRamIfPortUnitWe";
    .port_info 9 /INPUT 1 "iRST";
    .port_info 10 /INPUT 1 "inARST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x5555fa283940 .param/l "pFifoDepth" 0 11 17, +C4<00000000000000000000000100000000>;
P_0x5555fa283980 .param/l "pUfiAdrsBusWidth" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x5555fa2839c0 .param/l "pUfiDqBusWidth" 0 11 15, +C4<00000000000000000000000000010000>;
P_0x5555fa283a00 .param/l "pUfiEnableBit" 0 11 18, +C4<00000000000000000000000000100000>;
L_0x5555f9ce2530 .functor BUFZ 1, v0x5555f9cc7390_0, C4<0>, C4<0>, C4<0>;
L_0x5555fa353c20 .functor NOT 1, L_0x5555fa353b30, C4<0>, C4<0>, C4<0>;
L_0x5555fa353de0 .functor NOT 1, L_0x5555fa353ce0, C4<0>, C4<0>, C4<0>;
L_0x5555fa353f40 .functor NOT 1, L_0x5555fa353e50, C4<0>, C4<0>, C4<0>;
L_0x5555fa354110 .functor NOT 1, L_0x5555fa354000, C4<0>, C4<0>, C4<0>;
v0x5555fa31e8b0_0 .net *"_ivl_24", 30 0, L_0x5555fa3539a0;  1 drivers
v0x5555fa31e950_0 .net *"_ivl_29", 0 0, L_0x5555f9ce2530;  1 drivers
v0x5555fa31e9f0_0 .net *"_ivl_31", 0 0, L_0x5555fa353b30;  1 drivers
v0x5555fa31ea90_0 .net *"_ivl_32", 0 0, L_0x5555fa353c20;  1 drivers
v0x5555fa31eb30_0 .net *"_ivl_35", 0 0, L_0x5555fa353ce0;  1 drivers
v0x5555fa31ebd0_0 .net *"_ivl_36", 0 0, L_0x5555fa353de0;  1 drivers
v0x5555fa31ec70_0 .net *"_ivl_39", 0 0, L_0x5555fa353e50;  1 drivers
v0x5555fa31ed10_0 .net *"_ivl_40", 0 0, L_0x5555fa353f40;  1 drivers
v0x5555fa31edb0_0 .net *"_ivl_43", 0 0, L_0x5555fa354000;  1 drivers
v0x5555fa31ee50_0 .net *"_ivl_44", 0 0, L_0x5555fa354110;  1 drivers
v0x5555fa31eef0_0 .net *"_ivl_46", 3 0, L_0x5555fa3541d0;  1 drivers
v0x5555fa31ef90_0 .net *"_ivl_9", 30 0, L_0x5555fa353440;  1 drivers
v0x5555fa31f030_0 .net "iCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa31f0d0_0 .net "iRST", 0 0, v0x5555fa3401c0_0;  alias, 1 drivers
v0x5555fa31f170_0 .net "iRamIfPortUnitDq", 15 0, L_0x5555fa354700;  alias, 1 drivers
v0x5555fa31f210_0 .net "iRamIfPortUnitWe", 0 0, L_0x5555fa354840;  alias, 1 drivers
v0x5555fa31f2b0_0 .net "iSUfiAdrs", 31 0, v0x5555fa33cc60_0;  alias, 1 drivers
v0x5555fa31f460_0 .net "iSUfiWd", 15 0, L_0x5555f9e1c910;  alias, 1 drivers
v0x5555fa31f500_0 .net "inARST", 0 0, v0x5555fa3409c0_0;  alias, 1 drivers
v0x5555fa31f5a0_0 .net "oRamIfPortUnitAdrs", 31 0, L_0x5555fa3534e0;  alias, 1 drivers
v0x5555fa31f640_0 .net "oRamIfPortUnitWd", 15 0, L_0x5555f9d6c430;  alias, 1 drivers
v0x5555fa31f6e0_0 .net "oSUfiAdrs", 31 0, L_0x5555fa353a40;  alias, 1 drivers
v0x5555fa31f780_0 .net "oSUfiRd", 15 0, L_0x5555f9c56350;  alias, 1 drivers
v0x5555fa31f820_0 .net "oSUfiRdy", 0 0, L_0x5555fa3543b0;  alias, 1 drivers
v0x5555fa31f8c0_0 .var "qAdrsReadFifoRe", 0 0;
v0x5555fa31f960_0 .var "qAdrsReadFifoWe", 0 0;
v0x5555fa31fa00_0 .var "qFifoWriteRe", 0 0;
v0x5555fa31faa0_0 .net "wAdrsReadFifoRd", 31 0, L_0x5555fa171250;  1 drivers
v0x5555fa31fb40_0 .net "wDqReadFifoRvd", 0 0, v0x5555f9cc7390_0;  1 drivers
v0x5555fa31fbe0_0 .net "wFifoReadEmp", 0 0, L_0x5555f9c55e60;  1 drivers
v0x5555fa31fc80_0 .net "wFifoReadFull", 1 0, L_0x5555fa353900;  1 drivers
v0x5555fa31fd20_0 .net "wFifoWriteEmp", 0 0, L_0x5555f9d6bd50;  1 drivers
v0x5555fa31fdc0_0 .net "wFifoWriteFull", 1 0, L_0x5555fa3533a0;  1 drivers
E_0x5555f9c0b4a0 .event edge, v0x5555fa1bbb10_0, v0x5555f9bb3e40_0;
E_0x5555fa284b00 .event edge, v0x5555fa31dda0_0;
L_0x5555fa352f00 .part v0x5555fa33cc60_0, 31, 1;
L_0x5555fa3531f0 .part v0x5555fa33cc60_0, 31, 1;
L_0x5555fa3533a0 .concat8 [ 1 1 0 0], v0x5555fa31e160_0, v0x5555f9f3c570_0;
L_0x5555fa353440 .part L_0x5555f9c69080, 0, 31;
L_0x5555fa3534e0 .concat8 [ 31 1 0 0], L_0x5555fa353440, v0x5555f9f935e0_0;
L_0x5555fa353900 .concat8 [ 1 1 0 0], v0x5555f9c7c2c0_0, v0x5555fa1babe0_0;
L_0x5555fa3539a0 .part L_0x5555fa171250, 0, 31;
L_0x5555fa353a40 .concat8 [ 31 1 0 0], L_0x5555fa3539a0, L_0x5555f9ce2530;
L_0x5555fa353b30 .part L_0x5555fa353900, 0, 1;
L_0x5555fa353ce0 .part L_0x5555fa353900, 1, 1;
L_0x5555fa353e50 .part L_0x5555fa3533a0, 1, 1;
L_0x5555fa354000 .part L_0x5555fa3533a0, 1, 1;
L_0x5555fa3541d0 .concat [ 1 1 1 1], L_0x5555fa354110, L_0x5555fa353f40, L_0x5555fa353de0, L_0x5555fa353c20;
L_0x5555fa3543b0 .reduce/and L_0x5555fa3541d0;
S_0x5555fa1fd0e0 .scope module, "AdrsReadSyncFifoController" "SyncFifoController" 11 115, 4 21 0, S_0x5555fa1fcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 32 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x5555f9d41d10 .param/l "lpBramGenNum" 1 4 117, C4<00000010>;
P_0x5555f9d41d50 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x5555f9d41d90 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x5555f9d41dd0 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x5555f9d41e10 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000100000>;
P_0x5555f9d41e50 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x5555f9d41e90 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x5555f9d41ed0 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x5555f9c805a0 .functor BUFZ 1, v0x5555fa1ba4c0_0, C4<0>, C4<0>, C4<0>;
L_0x5555fa25ebd0 .functor BUFZ 1, v0x5555fa1bab20_0, C4<0>, C4<0>, C4<0>;
L_0x5555fa2c8ea0 .functor BUFZ 1, v0x5555fa1a7ca0_0, C4<0>, C4<0>, C4<0>;
L_0x5555fa171250 .functor BUFZ 32, L_0x5555fa3537c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f3c728a0848 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555fa1cdb90_0 .net/2u *"_ivl_5", 7 0, L_0x7f3c728a0848;  1 drivers
v0x5555fa1bbf00_0 .net "iCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa1bbfc0_0 .net "iRe", 0 0, v0x5555fa31f8c0_0;  1 drivers
v0x5555fa1bbb10_0 .net "iWd", 31 0, v0x5555fa33cc60_0;  alias, 1 drivers
v0x5555fa1bbbd0_0 .net "iWe", 0 0, v0x5555fa31f960_0;  1 drivers
v0x5555fa1bb6f0_0 .net "inARST", 0 0, v0x5555fa3409c0_0;  alias, 1 drivers
v0x5555fa1bb7e0_0 .net "oEmp", 0 0, L_0x5555fa25ebd0;  1 drivers
v0x5555fa1bb300_0 .net "oFull", 0 0, v0x5555fa1babe0_0;  1 drivers
v0x5555fa1bb3c0_0 .net "oRd", 31 0, L_0x5555fa171250;  alias, 1 drivers
v0x5555fa1baf10_0 .net "oRemaingCntAlert", 0 0, L_0x5555f9c805a0;  1 drivers
v0x5555fa1bafb0_0 .net "oRvd", 0 0, L_0x5555fa2c8ea0;  1 drivers
v0x5555fa1bab20_0 .var "qEmp", 0 0;
v0x5555fa1babe0_0 .var "qFull", 0 0;
v0x5555fa1ba420_0 .var "qRe", 0 0;
v0x5555fa1ba4c0_0 .var "qRemaingCntAlert", 0 0;
v0x5555fa1ba0a0 .array "qWd", 0 1, 15 0;
v0x5555fa1b9d20_0 .var "qWe", 0 0;
v0x5555fa1b9dc0_0 .var "rRa", 7 0;
v0x5555fa1a7ca0_0 .var "rRe", 0 0;
v0x5555fa1a7d60_0 .var "rWa", 7 0;
v0x5555fa1a7880_0 .net "wRd", 31 0, L_0x5555fa3537c0;  1 drivers
v0x5555fa1a7960_0 .net "wWa", 7 0, L_0x5555fa353860;  1 drivers
E_0x5555fa2847c0/0 .event edge, v0x5555fa1a7960_0, v0x5555fa2a2df0_0, v0x5555fa2a12a0_0, v0x5555fa1bbbd0_0;
E_0x5555fa2847c0/1 .event edge, v0x5555fa1babe0_0, v0x5555fa1bbfc0_0, v0x5555fa1bab20_0;
E_0x5555fa2847c0 .event/or E_0x5555fa2847c0/0, E_0x5555fa2847c0/1;
L_0x5555fa3537c0 .concat8 [ 16 16 0 0], v0x5555fa2a1e00_0, v0x5555fa171dc0_0;
L_0x5555fa353860 .arith/sum 8, v0x5555fa1a7d60_0, L_0x7f3c728a0848;
S_0x5555fa1fd4c0 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x5555fa1fd0e0;
 .timescale 0 0;
P_0x5555f9bc0b00 .param/l "x" 0 4 123, +C4<00>;
E_0x5555f9bc0f60 .event edge, v0x5555fa1bbb10_0;
S_0x5555fa2757b0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555fa1fd4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555fa273950 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555fa273990 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x5555fa2739d0 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555fa273a10 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x5555fa28dab0_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa28db70_0 .net "iRa", 7 0, v0x5555fa1b9dc0_0;  1 drivers
v0x5555fa28d6c0_0 .net "iRe", 0 0, v0x5555fa1ba420_0;  1 drivers
v0x5555fa28d760_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa28d340_0 .net "iWa", 7 0, v0x5555fa1a7d60_0;  1 drivers
v0x5555fa1ba0a0_0 .array/port v0x5555fa1ba0a0, 0;
v0x5555fa28d400_0 .net "iWd", 15 0, v0x5555fa1ba0a0_0;  1 drivers
v0x5555fa28cfc0_0 .net "iWe", 0 0, v0x5555fa1b9d20_0;  1 drivers
v0x5555fa28d060_0 .net "oRd", 15 0, v0x5555fa2a1e00_0;  1 drivers
S_0x5555fa273cd0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555fa2757b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x5555fa317b50 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317b90 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317bd0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317c10 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317c50 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317c90 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317cd0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317d10 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317d50 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317d90 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317dd0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317e10 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317e50 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317e90 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317ed0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317f10 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317f50 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317f90 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa317fd0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318010 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318050 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa318090 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa3180d0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa318110 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x5555fa318150 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x5555fa318190 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa3181d0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa318210 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa318250 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa318290 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x5555fa3182d0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa318310 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x5555f9c5e9e0 .functor BUFZ 1, v0x5555fa1b9d20_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9c86620 .functor BUFZ 1, v0x5555fa1b9d20_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9c85650 .functor BUFZ 1, v0x5555fa1ba420_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9c847d0 .functor BUFZ 8, v0x5555fa1a7d60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9c85d40 .functor BUFZ 8, v0x5555fa1b9dc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9c84cb0 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a05c0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ed718 .resolv tri, L_0x7f3c728a05c0, L_0x5555f9c86620;
L_0x5555f9c84f10 .functor BUFZ 1, RS_0x7f3c728ed718, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a0578 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ed7d8 .resolv tri, L_0x7f3c728a0578, L_0x5555f9c5e9e0;
L_0x5555f9c858a0 .functor BUFZ 1, RS_0x7f3c728ed7d8, C4<0>, C4<0>, C4<0>;
L_0x5555f9c88160 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a0608 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ed628 .resolv tri, L_0x7f3c728a0608, L_0x5555f9c85650;
L_0x5555f9c88c00 .functor BUFZ 1, RS_0x7f3c728ed628, C4<0>, C4<0>, C4<0>;
v0x5555fa2a2df0_0 .net "RADDR", 7 0, v0x5555fa1b9dc0_0;  alias, 1 drivers
L_0x7f3c728a0698 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ed478 .resolv tri, L_0x7f3c728a0698, L_0x5555f9c85d40;
v0x5555fa2a28f0_0 .net8 "RADDR_net", 7 0, RS_0x7f3c728ed478;  2 drivers, strength-aware
v0x5555fa2a2500_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa2a25a0_0 .net "RCLK_i", 0 0, L_0x5555f9c88160;  1 drivers
v0x5555fa2a2110_0 .net "RDATA", 15 0, v0x5555fa2a1e00_0;  alias, 1 drivers
v0x5555fa2a21f0_0 .var "RDATA_early", 15 0;
v0x5555fa2a1d20_0 .var "RDATA_late", 15 0;
v0x5555fa2a1e00_0 .var "RDATA_out", 15 0;
v0x5555fa2a19a0_0 .var "RDATA_reg", 15 0;
v0x5555fa2a1a80_0 .net "RE", 0 0, v0x5555fa1ba420_0;  alias, 1 drivers
v0x5555fa2a1620_0 .net "RE_i", 0 0, L_0x5555f9c88c00;  1 drivers
v0x5555fa2a16e0_0 .net8 "RE_net", 0 0, RS_0x7f3c728ed628;  2 drivers, strength-aware
v0x5555fa2a12a0_0 .net "WADDR", 7 0, v0x5555fa1a7d60_0;  alias, 1 drivers
L_0x7f3c728a0650 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ed688 .resolv tri, L_0x7f3c728a0650, L_0x5555f9c847d0;
v0x5555fa2a1380_0 .net8 "WADDR_net", 7 0, RS_0x7f3c728ed688;  2 drivers, strength-aware
v0x5555fa2a0f20_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa2a0fc0_0 .net "WCLKE", 0 0, v0x5555fa1b9d20_0;  alias, 1 drivers
v0x5555fa29cb10_0 .net "WCLKE_i", 0 0, L_0x5555f9c84f10;  1 drivers
v0x5555fa29cbd0_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728ed718;  2 drivers, strength-aware
v0x5555fa28eaa0_0 .net "WCLK_i", 0 0, L_0x5555f9c84cb0;  1 drivers
v0x5555fa28eb60_0 .net "WDATA", 15 0, v0x5555fa1ba0a0_0;  alias, 1 drivers
v0x5555fa28e6b0_0 .net "WE", 0 0, v0x5555fa1b9d20_0;  alias, 1 drivers
v0x5555fa28e750_0 .net "WE_i", 0 0, L_0x5555f9c858a0;  1 drivers
v0x5555fa28e290_0 .net8 "WE_net", 0 0, RS_0x7f3c728ed7d8;  2 drivers, strength-aware
v0x5555fa28e350_0 .var/i "i", 31 0;
v0x5555fa28dea0 .array "mem", 0 5119, 0 0;
E_0x5555f9bc0890 .event posedge, v0x5555fa2a25a0_0;
E_0x5555f9bc1220 .event posedge, v0x5555fa28eaa0_0;
S_0x5555fa274050 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555fa273cd0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa274050
v0x5555fa2b15f0_0 .var/i "w1", 31 0;
v0x5555fa2b11c0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555fa2b15f0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa2b15f0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2b15f0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2b15f0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2b15f0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2b11c0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa2b11c0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2b11c0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2b11c0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2b11c0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555fa2b15f0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa2b15f0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2b15f0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2b11c0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa2b11c0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2b11c0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa2743d0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555fa273cd0;
 .timescale 0 0;
S_0x5555fa2747c0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555fa273cd0;
 .timescale 0 0;
v0x5555fa2b0e70_0 .var "addr", 7 0;
v0x5555fa2b0f50_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa28e350_0, 0, 32;
T_22.41 ;
    %load/vec4 v0x5555fa28e350_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_22.42, 5;
    %load/vec4 v0x5555fa2b0e70_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555fa28e350_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555fa28dea0, 4;
    %ix/getv/s 4, v0x5555fa28e350_0;
    %store/vec4 v0x5555fa2b0f50_0, 4, 1;
    %load/vec4 v0x5555fa28e350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa28e350_0, 0, 32;
    %jmp T_22.41;
T_22.42 ;
    %end;
S_0x5555fa274bb0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555fa273cd0;
 .timescale 0 0;
v0x5555fa2a3100_0 .var "addr", 7 0;
v0x5555fa2a2d10_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa28e350_0, 0, 32;
T_23.43 ;
    %load/vec4 v0x5555fa28e350_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_23.44, 5;
    %load/vec4 v0x5555fa2a2d10_0;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %load/vec4 v0x5555fa2a3100_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555fa28e350_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %load/vec4 v0x5555fa28e350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa28e350_0, 0, 32;
    %jmp T_23.43;
T_23.44 ;
    %end;
S_0x5555fa274fa0 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 123, 4 123 0, S_0x5555fa1fd0e0;
 .timescale 0 0;
P_0x5555f9c34af0 .param/l "x" 0 4 123, +C4<01>;
S_0x5555fa2753c0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555fa274fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555fa28cc40 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555fa28cc80 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x5555fa28ccc0 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555fa28cd00 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x5555fa1e3bf0_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa1e3cb0_0 .net "iRa", 7 0, v0x5555fa1b9dc0_0;  alias, 1 drivers
v0x5555fa1e3800_0 .net "iRe", 0 0, v0x5555fa1ba420_0;  alias, 1 drivers
v0x5555fa1e38a0_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa1e33e0_0 .net "iWa", 7 0, v0x5555fa1a7d60_0;  alias, 1 drivers
v0x5555fa1ba0a0_1 .array/port v0x5555fa1ba0a0, 1;
v0x5555fa1e34a0_0 .net "iWd", 15 0, v0x5555fa1ba0a0_1;  1 drivers
v0x5555fa1e2ff0_0 .net "iWe", 0 0, v0x5555fa1b9d20_0;  alias, 1 drivers
v0x5555fa1e3090_0 .net "oRd", 15 0, v0x5555fa171dc0_0;  1 drivers
S_0x5555fa288290 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555fa2753c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x5555fa318360 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3183a0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3183e0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318420 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318460 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3184a0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3184e0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318520 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318560 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3185a0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3185e0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318620 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318660 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3186a0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3186e0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318720 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318760 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3187a0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3187e0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318820 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318860 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa3188a0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa3188e0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa318920 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x5555fa318960 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x5555fa3189a0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa3189e0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa318a20 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa318a60 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa318aa0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x5555fa318ae0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa318b20 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x5555f9c88aa0 .functor BUFZ 1, v0x5555fa1b9d20_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9c872e0 .functor BUFZ 1, v0x5555fa1b9d20_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9c87140 .functor BUFZ 1, v0x5555fa1ba420_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9c88760 .functor BUFZ 8, v0x5555fa1a7d60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9c9ba20 .functor BUFZ 8, v0x5555fa1b9dc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9c7f9d0 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a0728 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728edec8 .resolv tri, L_0x7f3c728a0728, L_0x5555f9c872e0;
L_0x5555f9c7f690 .functor BUFZ 1, RS_0x7f3c728edec8, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a06e0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728edf88 .resolv tri, L_0x7f3c728a06e0, L_0x5555f9c88aa0;
L_0x5555f9c7fb30 .functor BUFZ 1, RS_0x7f3c728edf88, C4<0>, C4<0>, C4<0>;
L_0x5555f9c81e00 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a0770 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ede38 .resolv tri, L_0x7f3c728a0770, L_0x5555f9c87140;
L_0x5555f9c81700 .functor BUFZ 1, RS_0x7f3c728ede38, C4<0>, C4<0>, C4<0>;
v0x5555fa3001d0_0 .net "RADDR", 7 0, v0x5555fa1b9dc0_0;  alias, 1 drivers
L_0x7f3c728a0800 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728edcb8 .resolv tri, L_0x7f3c728a0800, L_0x5555f9c9ba20;
v0x5555fa178db0_0 .net8 "RADDR_net", 7 0, RS_0x7f3c728edcb8;  2 drivers, strength-aware
v0x5555fa178a90_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa178b30_0 .net "RCLK_i", 0 0, L_0x5555f9c81e00;  1 drivers
v0x5555fa1720c0_0 .net "RDATA", 15 0, v0x5555fa171dc0_0;  alias, 1 drivers
v0x5555fa1721a0_0 .var "RDATA_early", 15 0;
v0x5555fa171ce0_0 .var "RDATA_late", 15 0;
v0x5555fa171dc0_0 .var "RDATA_out", 15 0;
v0x5555fa171900_0 .var "RDATA_reg", 15 0;
v0x5555fa1719e0_0 .net "RE", 0 0, v0x5555fa1ba420_0;  alias, 1 drivers
v0x5555fa171520_0 .net "RE_i", 0 0, L_0x5555f9c81700;  1 drivers
v0x5555fa1715e0_0 .net8 "RE_net", 0 0, RS_0x7f3c728ede38;  2 drivers, strength-aware
v0x5555fa171140_0 .net "WADDR", 7 0, v0x5555fa1a7d60_0;  alias, 1 drivers
L_0x7f3c728a07b8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ede68 .resolv tri, L_0x7f3c728a07b8, L_0x5555f9c88760;
v0x5555fa1f2550_0 .net8 "WADDR_net", 7 0, RS_0x7f3c728ede68;  2 drivers, strength-aware
v0x5555fa1f2630_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa1f2260_0 .net "WCLKE", 0 0, v0x5555fa1b9d20_0;  alias, 1 drivers
v0x5555fa1f2300_0 .net "WCLKE_i", 0 0, L_0x5555f9c7f690;  1 drivers
v0x5555fa1f1f10_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728edec8;  2 drivers, strength-aware
v0x5555fa1f1fd0_0 .net "WCLK_i", 0 0, L_0x5555f9c7f9d0;  1 drivers
v0x5555fa1f1bc0_0 .net "WDATA", 15 0, v0x5555fa1ba0a0_1;  alias, 1 drivers
v0x5555fa1f1ca0_0 .net "WE", 0 0, v0x5555fa1b9d20_0;  alias, 1 drivers
v0x5555fa1f1870_0 .net "WE_i", 0 0, L_0x5555f9c7fb30;  1 drivers
v0x5555fa1f1930_0 .net8 "WE_net", 0 0, RS_0x7f3c728edf88;  2 drivers, strength-aware
v0x5555fa1f14a0_0 .var/i "i", 31 0;
v0x5555fa1f1580 .array "mem", 0 5119, 0 0;
E_0x5555fa162940 .event posedge, v0x5555fa178b30_0;
E_0x5555f9ca6b00 .event posedge, v0x5555fa1f1fd0_0;
S_0x5555fa2e9480 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555fa288290;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa2e9480
v0x5555fa2ffd10_0 .var/i "w1", 31 0;
v0x5555fa300c90_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555fa2ffd10_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa2ffd10_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2ffd10_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2ffd10_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2ffd10_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa300c90_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa300c90_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa300c90_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa300c90_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa300c90_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555fa2ffd10_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa2ffd10_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa2ffd10_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa300c90_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa300c90_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa300c90_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa2f71f0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555fa288290;
 .timescale 0 0;
S_0x5555fa2f7540 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555fa288290;
 .timescale 0 0;
v0x5555fa3008b0_0 .var "addr", 7 0;
v0x5555fa300990_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa1f14a0_0, 0, 32;
T_25.45 ;
    %load/vec4 v0x5555fa1f14a0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_25.46, 5;
    %load/vec4 v0x5555fa3008b0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555fa1f1580, 4;
    %ix/getv/s 4, v0x5555fa1f14a0_0;
    %store/vec4 v0x5555fa300990_0, 4, 1;
    %load/vec4 v0x5555fa1f14a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa1f14a0_0, 0, 32;
    %jmp T_25.45;
T_25.46 ;
    %end;
S_0x5555fa2f7890 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555fa288290;
 .timescale 0 0;
v0x5555fa3004d0_0 .var "addr", 7 0;
v0x5555fa3000f0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa1f14a0_0, 0, 32;
T_26.47 ;
    %load/vec4 v0x5555fa1f14a0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_26.48, 5;
    %load/vec4 v0x5555fa3000f0_0;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %load/vec4 v0x5555fa3004d0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %load/vec4 v0x5555fa1f14a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa1f14a0_0, 0, 32;
    %jmp T_26.47;
T_26.48 ;
    %end;
S_0x5555fa2f7be0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x5555fa1fd0e0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x5555fa2f7be0
v0x5555fa1e2ce0_0 .var/i "i", 31 0;
v0x5555fa1e2810_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa1e2ce0_0, 0, 32;
T_27.49 ;
    %load/vec4 v0x5555fa1e2ce0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.50, 5;
    %load/vec4 v0x5555fa1e2810_0;
    %load/vec4 v0x5555fa1e2ce0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.51, 8;
    %load/vec4 v0x5555fa1e2ce0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_27.51 ;
    %load/vec4 v0x5555fa1e2ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa1e2ce0_0, 0, 32;
    %jmp T_27.49;
T_27.50 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_27.53, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_27.53 ;
    %end;
S_0x5555fa2f7ed0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x5555fa1fd0e0;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x5555fa2f7ed0
v0x5555fa1e2110_0 .var/i "i", 31 0;
v0x5555fa1e21f0_0 .var "lpDataWidth", 31 0;
v0x5555fa1e1d90_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x5555fa1e1d90_0;
    %load/vec4 v0x5555fa1e21f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.55, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_28.56;
T_28.55 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x5555fa1e1d90_0;
    %store/vec4 v0x5555fa1e2110_0, 0, 32;
T_28.57 ;
    %load/vec4 v0x5555fa1e21f0_0;
    %load/vec4 v0x5555fa1e2110_0;
    %cmp/u;
    %jmp/0xz T_28.58, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x5555fa1e2110_0;
    %load/vec4 v0x5555fa1e21f0_0;
    %sub;
    %store/vec4 v0x5555fa1e2110_0, 0, 32;
    %jmp T_28.57;
T_28.58 ;
T_28.56 ;
    %end;
S_0x5555fa2f6dd0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x5555fa1fd0e0;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x5555fa2f6dd0
v0x5555fa1dd600_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x5555fa1dd600_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_29.59, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_29.60, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_29.61, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_29.62, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_29.63, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.59 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.60 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.61 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.62 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.63 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_29.65;
T_29.65 ;
    %pop/vec4 1;
    %end;
S_0x5555fa1cfd70 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x5555fa1fd0e0;
 .timescale 0 0;
E_0x5555f9f48990 .event "_ivl_0";
S_0x5555fa1cdf10 .scope module, "AdrsWriteSyncFifoController" "SyncFifoController" 11 67, 4 21 0, S_0x5555fa1fcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 32 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x5555fa2b4ca0 .param/l "lpBramGenNum" 1 4 117, C4<00000010>;
P_0x5555fa2b4ce0 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x5555fa2b4d20 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x5555fa2b4d60 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x5555fa2b4da0 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000100000>;
P_0x5555fa2b4de0 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x5555fa2b4e20 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x5555fa2b4e60 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x5555f9d3ee90 .functor BUFZ 1, v0x5555f9f4cd10_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d3f340 .functor BUFZ 1, v0x5555f9f3c4b0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9c69080 .functor BUFZ 32, L_0x5555fa3530b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f3c728a0380 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555f9f2f3d0_0 .net/2u *"_ivl_5", 7 0, L_0x7f3c728a0380;  1 drivers
v0x5555f9f31660_0 .net "iCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9f31720_0 .net "iRe", 0 0, v0x5555fa31fa00_0;  1 drivers
v0x5555f9f317c0_0 .net "iWd", 31 0, v0x5555fa33cc60_0;  alias, 1 drivers
v0x5555f9f31880_0 .net "iWe", 0 0, L_0x5555fa3531f0;  1 drivers
v0x5555f9f31970_0 .net "inARST", 0 0, v0x5555fa3409c0_0;  alias, 1 drivers
v0x5555f9f31a10_0 .net "oEmp", 0 0, L_0x5555f9d3f340;  1 drivers
v0x5555f9f3c190_0 .net "oFull", 0 0, v0x5555f9f3c570_0;  1 drivers
v0x5555f9f3c250_0 .net "oRd", 31 0, L_0x5555f9c69080;  1 drivers
v0x5555f9f3c330_0 .net "oRemaingCntAlert", 0 0, L_0x5555f9d3ee90;  1 drivers
v0x5555f9f3c3f0_0 .net "oRvd", 0 0, v0x5555f9f935e0_0;  1 drivers
v0x5555f9f3c4b0_0 .var "qEmp", 0 0;
v0x5555f9f3c570_0 .var "qFull", 0 0;
v0x5555f9f4cc70_0 .var "qRe", 0 0;
v0x5555f9f4cd10_0 .var "qRemaingCntAlert", 0 0;
v0x5555f9f4cdd0 .array "qWd", 0 1, 15 0;
v0x5555f9f4ceb0_0 .var "qWe", 0 0;
v0x5555f9f4d060_0 .var "rRa", 7 0;
v0x5555f9f935e0_0 .var "rRe", 0 0;
v0x5555f9f936a0_0 .var "rWa", 7 0;
v0x5555f9f93760_0 .net "wRd", 31 0, L_0x5555fa3530b0;  1 drivers
v0x5555f9f93840_0 .net "wWa", 7 0, L_0x5555fa353150;  1 drivers
E_0x5555fa1a7590/0 .event edge, v0x5555f9f93840_0, v0x5555f9da84c0_0, v0x5555f9e083a0_0, v0x5555f9f31880_0;
E_0x5555fa1a7590/1 .event edge, v0x5555f9f3c570_0, v0x5555f9f31720_0, v0x5555f9f3c4b0_0;
E_0x5555fa1a7590 .event/or E_0x5555fa1a7590/0, E_0x5555fa1a7590/1;
L_0x5555fa3530b0 .concat8 [ 16 16 0 0], v0x5555f9ddd520_0, v0x5555f9e58210_0;
L_0x5555fa353150 .arith/sum 8, v0x5555f9f936a0_0, L_0x7f3c728a0380;
S_0x5555fa1ce290 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x5555fa1cdf10;
 .timescale 0 0;
P_0x5555f9c24ea0 .param/l "x" 0 4 123, +C4<00>;
S_0x5555fa1ce990 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555fa1ce290;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555fa1a70a0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555fa1a70e0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x5555fa1a7120 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555fa1a7160 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x5555f9e001d0_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9e00290_0 .net "iRa", 7 0, v0x5555f9f4d060_0;  1 drivers
v0x5555f9dfbd70_0 .net "iRe", 0 0, v0x5555f9f4cc70_0;  1 drivers
v0x5555f9dfbe10_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9dfbeb0_0 .net "iWa", 7 0, v0x5555f9f936a0_0;  1 drivers
v0x5555f9f4cdd0_0 .array/port v0x5555f9f4cdd0, 0;
v0x5555f9dfbf50_0 .net "iWd", 15 0, v0x5555f9f4cdd0_0;  1 drivers
v0x5555f9dfbff0_0 .net "iWe", 0 0, v0x5555f9f4ceb0_0;  1 drivers
v0x5555f9dfc0e0_0 .net "oRd", 15 0, v0x5555f9ddd520_0;  1 drivers
S_0x5555fa1ced80 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555fa1ce990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x5555fa318b70 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318bb0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318bf0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318c30 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318c70 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318cb0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318cf0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318d30 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318d70 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318db0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318df0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318e30 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318e70 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318eb0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318ef0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318f30 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318f70 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318fb0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa318ff0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319030 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319070 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa3190b0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa3190f0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa319130 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x5555fa319170 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x5555fa3191b0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa3191f0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa319230 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa319270 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa3192b0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x5555fa3192f0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa319330 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x5555f9d70fc0 .functor BUFZ 1, v0x5555f9f4ceb0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d706b0 .functor BUFZ 1, v0x5555f9f4ceb0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d91290 .functor BUFZ 1, v0x5555f9f4cc70_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d9cd20 .functor BUFZ 8, v0x5555f9f936a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9d9def0 .functor BUFZ 8, v0x5555f9f4d060_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9d42500 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a00f8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728eed98 .resolv tri, L_0x7f3c728a00f8, L_0x5555f9d706b0;
L_0x5555f9d457c0 .functor BUFZ 1, RS_0x7f3c728eed98, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a00b0 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728eee58 .resolv tri, L_0x7f3c728a00b0, L_0x5555f9d70fc0;
L_0x5555f9d43520 .functor BUFZ 1, RS_0x7f3c728eee58, C4<0>, C4<0>, C4<0>;
L_0x5555f9d43770 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a0140 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728eeca8 .resolv tri, L_0x7f3c728a0140, L_0x5555f9d91290;
L_0x5555f9d42720 .functor BUFZ 1, RS_0x7f3c728eeca8, C4<0>, C4<0>, C4<0>;
v0x5555f9da84c0_0 .net "RADDR", 7 0, v0x5555f9f4d060_0;  alias, 1 drivers
L_0x7f3c728a01d0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728eeaf8 .resolv tri, L_0x7f3c728a01d0, L_0x5555f9d9def0;
v0x5555f9da85c0_0 .net8 "RADDR_net", 7 0, RS_0x7f3c728eeaf8;  2 drivers, strength-aware
v0x5555f9da86a0_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9da8740_0 .net "RCLK_i", 0 0, L_0x5555f9d43770;  1 drivers
v0x5555f9da87e0_0 .net "RDATA", 15 0, v0x5555f9ddd520_0;  alias, 1 drivers
v0x5555f9ddd360_0 .var "RDATA_early", 15 0;
v0x5555f9ddd440_0 .var "RDATA_late", 15 0;
v0x5555f9ddd520_0 .var "RDATA_out", 15 0;
v0x5555f9ddd600_0 .var "RDATA_reg", 15 0;
v0x5555f9ddd6e0_0 .net "RE", 0 0, v0x5555f9f4cc70_0;  alias, 1 drivers
v0x5555f9e08220_0 .net "RE_i", 0 0, L_0x5555f9d42720;  1 drivers
v0x5555f9e082e0_0 .net8 "RE_net", 0 0, RS_0x7f3c728eeca8;  2 drivers, strength-aware
v0x5555f9e083a0_0 .net "WADDR", 7 0, v0x5555f9f936a0_0;  alias, 1 drivers
L_0x7f3c728a0188 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728eed08 .resolv tri, L_0x7f3c728a0188, L_0x5555f9d9cd20;
v0x5555f9e08480_0 .net8 "WADDR_net", 7 0, RS_0x7f3c728eed08;  2 drivers, strength-aware
v0x5555f9e08560_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9e08600_0 .net "WCLKE", 0 0, v0x5555f9f4ceb0_0;  alias, 1 drivers
v0x5555f9e02a20_0 .net "WCLKE_i", 0 0, L_0x5555f9d457c0;  1 drivers
v0x5555f9e02ae0_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728eed98;  2 drivers, strength-aware
v0x5555f9e02ba0_0 .net "WCLK_i", 0 0, L_0x5555f9d42500;  1 drivers
v0x5555f9e02c60_0 .net "WDATA", 15 0, v0x5555f9f4cdd0_0;  alias, 1 drivers
v0x5555f9e02d40_0 .net "WE", 0 0, v0x5555f9f4ceb0_0;  alias, 1 drivers
v0x5555f9e02de0_0 .net "WE_i", 0 0, L_0x5555f9d43520;  1 drivers
v0x5555f9dffe70_0 .net8 "WE_net", 0 0, RS_0x7f3c728eee58;  2 drivers, strength-aware
v0x5555f9dfff30_0 .var/i "i", 31 0;
v0x5555f9e00010 .array "mem", 0 5119, 0 0;
E_0x5555f9c257a0 .event posedge, v0x5555f9da8740_0;
E_0x5555fa24e020 .event posedge, v0x5555f9e02ba0_0;
S_0x5555fa1cf170 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555fa1ced80;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa1cf170
v0x5555fa25ab90_0 .var/i "w1", 31 0;
v0x5555fa1787b0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555fa25ab90_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa25ab90_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa25ab90_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa25ab90_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa25ab90_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1787b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa1787b0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1787b0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1787b0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1787b0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555fa25ab90_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa25ab90_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa25ab90_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1787b0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa1787b0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa1787b0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa1cf560 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555fa1ced80;
 .timescale 0 0;
S_0x5555fa1cf980 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555fa1ced80;
 .timescale 0 0;
v0x5555fa2fdae0_0 .var "addr", 7 0;
v0x5555fa2fdba0_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9dfff30_0, 0, 32;
T_31.66 ;
    %load/vec4 v0x5555f9dfff30_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_31.67, 5;
    %load/vec4 v0x5555fa2fdae0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555f9e00010, 4;
    %ix/getv/s 4, v0x5555f9dfff30_0;
    %store/vec4 v0x5555fa2fdba0_0, 4, 1;
    %load/vec4 v0x5555f9dfff30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9dfff30_0, 0, 32;
    %jmp T_31.66;
T_31.67 ;
    %end;
S_0x5555fa16de20 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555fa1ced80;
 .timescale 0 0;
v0x5555fa16b830_0 .var "addr", 7 0;
v0x5555fa16b930_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9dfff30_0, 0, 32;
T_32.68 ;
    %load/vec4 v0x5555f9dfff30_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_32.69, 5;
    %load/vec4 v0x5555fa16b930_0;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %load/vec4 v0x5555fa16b830_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %load/vec4 v0x5555f9dfff30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9dfff30_0, 0, 32;
    %jmp T_32.68;
T_32.69 ;
    %end;
S_0x5555f9e058f0 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 123, 4 123 0, S_0x5555fa1cdf10;
 .timescale 0 0;
P_0x5555f9e05ac0 .param/l "x" 0 4 123, +C4<01>;
S_0x5555f9e05ba0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555f9e058f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555f9e0e7a0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555f9e0e7e0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x5555f9e0e820 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555f9e0e860 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x5555f9e8e600_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9e8e6c0_0 .net "iRa", 7 0, v0x5555f9f4d060_0;  alias, 1 drivers
v0x5555f9e8e780_0 .net "iRe", 0 0, v0x5555f9f4cc70_0;  alias, 1 drivers
v0x5555f9e8e820_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9e8e8c0_0 .net "iWa", 7 0, v0x5555f9f936a0_0;  alias, 1 drivers
v0x5555f9f4cdd0_1 .array/port v0x5555f9f4cdd0, 1;
v0x5555f9e8e960_0 .net "iWd", 15 0, v0x5555f9f4cdd0_1;  1 drivers
v0x5555f9e8ea20_0 .net "iWe", 0 0, v0x5555f9f4ceb0_0;  alias, 1 drivers
v0x5555f9eb7a60_0 .net "oRd", 15 0, v0x5555f9e58210_0;  1 drivers
S_0x5555f9e39720 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555f9e05ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x5555fa319380 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3193c0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319400 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319440 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319480 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3194c0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319500 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319540 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319580 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3195c0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319600 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319640 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319680 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3196c0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319700 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319740 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319780 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3197c0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319800 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319840 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319880 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa3198c0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa319900 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa319940 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x5555fa319980 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x5555fa3199c0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa319a00 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa319a40 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa319a80 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa319ac0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x5555fa319b00 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa319b40 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x5555f9d45250 .functor BUFZ 1, v0x5555f9f4ceb0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d45420 .functor BUFZ 1, v0x5555f9f4ceb0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d455f0 .functor BUFZ 1, v0x5555f9f4cc70_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d439c0 .functor BUFZ 8, v0x5555f9f936a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9d47f40 .functor BUFZ 8, v0x5555f9f4d060_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9d47530 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a0260 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ef548 .resolv tri, L_0x7f3c728a0260, L_0x5555f9d45420;
L_0x5555f9d4b210 .functor BUFZ 1, RS_0x7f3c728ef548, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a0218 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ef608 .resolv tri, L_0x7f3c728a0218, L_0x5555f9d45250;
L_0x5555f9d3ea40 .functor BUFZ 1, RS_0x7f3c728ef608, C4<0>, C4<0>, C4<0>;
L_0x5555f9d3fb00 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a02a8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ef4b8 .resolv tri, L_0x7f3c728a02a8, L_0x5555f9d455f0;
L_0x5555f9d3f590 .functor BUFZ 1, RS_0x7f3c728ef4b8, C4<0>, C4<0>, C4<0>;
v0x5555f9e739e0_0 .net "RADDR", 7 0, v0x5555f9f4d060_0;  alias, 1 drivers
L_0x7f3c728a0338 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ef338 .resolv tri, L_0x7f3c728a0338, L_0x5555f9d47f40;
v0x5555f9e0eb90_0 .net8 "RADDR_net", 7 0, RS_0x7f3c728ef338;  2 drivers, strength-aware
v0x5555f9ea57d0_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9e57e60_0 .net "RCLK_i", 0 0, L_0x5555f9d3fb00;  1 drivers
v0x5555f9e57f20_0 .net "RDATA", 15 0, v0x5555f9e58210_0;  alias, 1 drivers
v0x5555f9e58050_0 .var "RDATA_early", 15 0;
v0x5555f9e58130_0 .var "RDATA_late", 15 0;
v0x5555f9e58210_0 .var "RDATA_out", 15 0;
v0x5555f9e99910_0 .var "RDATA_reg", 15 0;
v0x5555f9e999f0_0 .net "RE", 0 0, v0x5555f9f4cc70_0;  alias, 1 drivers
v0x5555f9e99a90_0 .net "RE_i", 0 0, L_0x5555f9d3f590;  1 drivers
v0x5555f9e99b50_0 .net8 "RE_net", 0 0, RS_0x7f3c728ef4b8;  2 drivers, strength-aware
v0x5555f9e99c10_0 .net "WADDR", 7 0, v0x5555f9f936a0_0;  alias, 1 drivers
L_0x7f3c728a02f0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728ef4e8 .resolv tri, L_0x7f3c728a02f0, L_0x5555f9d439c0;
v0x5555f9e99d20_0 .net8 "WADDR_net", 7 0, RS_0x7f3c728ef4e8;  2 drivers, strength-aware
v0x5555f9e926d0_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9e92770_0 .net "WCLKE", 0 0, v0x5555f9f4ceb0_0;  alias, 1 drivers
v0x5555f9e92810_0 .net "WCLKE_i", 0 0, L_0x5555f9d4b210;  1 drivers
v0x5555f9e928d0_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728ef548;  2 drivers, strength-aware
v0x5555f9e92990_0 .net "WCLK_i", 0 0, L_0x5555f9d47530;  1 drivers
v0x5555f9e92a50_0 .net "WDATA", 15 0, v0x5555f9f4cdd0_1;  alias, 1 drivers
v0x5555f9e9c3a0_0 .net "WE", 0 0, v0x5555f9f4ceb0_0;  alias, 1 drivers
v0x5555f9e9c440_0 .net "WE_i", 0 0, L_0x5555f9d3ea40;  1 drivers
v0x5555f9e9c500_0 .net8 "WE_net", 0 0, RS_0x7f3c728ef608;  2 drivers, strength-aware
v0x5555f9e9c5c0_0 .var/i "i", 31 0;
v0x5555f9e9c6a0 .array "mem", 0 5119, 0 0;
E_0x5555fa24e060 .event posedge, v0x5555f9e57e60_0;
E_0x5555f9dfc1f0 .event posedge, v0x5555f9e92990_0;
S_0x5555f9ea5530 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555f9e39720;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555f9ea5530
v0x5555f9ec2dd0_0 .var/i "w1", 31 0;
v0x5555f9e400c0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555f9ec2dd0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9ec2dd0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec2dd0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec2dd0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec2dd0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e400c0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9e400c0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e400c0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e400c0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e400c0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555f9ec2dd0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9ec2dd0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9ec2dd0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e400c0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9e400c0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9e400c0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555f9eae3e0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555f9e39720;
 .timescale 0 0;
S_0x5555f9eae5e0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555f9e39720;
 .timescale 0 0;
v0x5555f9e37210_0 .var "addr", 7 0;
v0x5555f9e2d690_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9e9c5c0_0, 0, 32;
T_34.70 ;
    %load/vec4 v0x5555f9e9c5c0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x5555f9e37210_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555f9e9c6a0, 4;
    %ix/getv/s 4, v0x5555f9e9c5c0_0;
    %store/vec4 v0x5555f9e2d690_0, 4, 1;
    %load/vec4 v0x5555f9e9c5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9e9c5c0_0, 0, 32;
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x5555f9e736c0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555f9e39720;
 .timescale 0 0;
v0x5555f9e31790_0 .var "addr", 7 0;
v0x5555f9e73900_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9e9c5c0_0, 0, 32;
T_35.72 ;
    %load/vec4 v0x5555f9e9c5c0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x5555f9e73900_0;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %load/vec4 v0x5555f9e31790_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %load/vec4 v0x5555f9e9c5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9e9c5c0_0, 0, 32;
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x5555f9eb7c30 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x5555fa1cdf10;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x5555f9eb7c30
v0x5555f9eb1150_0 .var/i "i", 31 0;
v0x5555f9eb1230_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9eb1150_0, 0, 32;
T_36.74 ;
    %load/vec4 v0x5555f9eb1150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x5555f9eb1230_0;
    %load/vec4 v0x5555f9eb1150_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.76, 8;
    %load/vec4 v0x5555f9eb1150_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_36.76 ;
    %load/vec4 v0x5555f9eb1150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9eb1150_0, 0, 32;
    %jmp T_36.74;
T_36.75 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_36.78, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_36.78 ;
    %end;
S_0x5555f9eb12f0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x5555fa1cdf10;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x5555f9eb12f0
v0x5555f9f28ed0_0 .var/i "i", 31 0;
v0x5555f9f28fb0_0 .var "lpDataWidth", 31 0;
v0x5555f9f29070_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x5555f9f29070_0;
    %load/vec4 v0x5555f9f28fb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.80, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_37.81;
T_37.80 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x5555f9f29070_0;
    %store/vec4 v0x5555f9f28ed0_0, 0, 32;
T_37.82 ;
    %load/vec4 v0x5555f9f28fb0_0;
    %load/vec4 v0x5555f9f28ed0_0;
    %cmp/u;
    %jmp/0xz T_37.83, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x5555f9f28ed0_0;
    %load/vec4 v0x5555f9f28fb0_0;
    %sub;
    %store/vec4 v0x5555f9f28ed0_0, 0, 32;
    %jmp T_37.82;
T_37.83 ;
T_37.81 ;
    %end;
S_0x5555f9f29150 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x5555fa1cdf10;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x5555f9f29150
v0x5555f9f2f0f0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x5555f9f2f0f0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_38.84, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_38.85, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_38.86, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_38.87, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_38.88, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.84 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.85 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.86 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.87 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.88 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_38.90;
T_38.90 ;
    %pop/vec4 1;
    %end;
S_0x5555f9f2f1d0 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x5555fa1cdf10;
 .timescale 0 0;
E_0x5555f9e02ea0 .event "_ivl_0";
S_0x5555f9fc5c50 .scope module, "DqReadSyncFifoController" "SyncFifoController" 11 98, 4 21 0, S_0x5555fa1fcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 16 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x5555f9fc5de0 .param/l "lpBramGenNum" 1 4 117, C4<00000001>;
P_0x5555f9fc5e20 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x5555f9fc5e60 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x5555f9fc5ea0 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x5555f9fc5ee0 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x5555f9fc5f20 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x5555f9fc5f60 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x5555f9fc5fa0 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x5555f9c66010 .functor BUFZ 1, v0x5555f9ec8f90_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9c55e60 .functor BUFZ 1, v0x5555f9c7c200_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9c56350 .functor BUFZ 16, v0x5555f9ca96f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f3c728a0530 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555f9b9cc30_0 .net/2u *"_ivl_0", 7 0, L_0x7f3c728a0530;  1 drivers
v0x5555f9bb3ab0_0 .net "iCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9bb3b70_0 .net "iRe", 0 0, v0x5555fa31f8c0_0;  alias, 1 drivers
v0x5555f9bb3c10_0 .net "iWd", 15 0, L_0x5555fa354700;  alias, 1 drivers
v0x5555f9bb3cb0_0 .net "iWe", 0 0, L_0x5555fa354840;  alias, 1 drivers
v0x5555f9bb3da0_0 .net "inARST", 0 0, v0x5555fa3409c0_0;  alias, 1 drivers
v0x5555f9bb3e40_0 .net "oEmp", 0 0, L_0x5555f9c55e60;  alias, 1 drivers
v0x5555f9c7bf40_0 .net "oFull", 0 0, v0x5555f9c7c2c0_0;  1 drivers
v0x5555f9c7bfe0_0 .net "oRd", 15 0, L_0x5555f9c56350;  alias, 1 drivers
v0x5555f9c7c080_0 .net "oRemaingCntAlert", 0 0, L_0x5555f9c66010;  1 drivers
v0x5555f9c7c140_0 .net "oRvd", 0 0, v0x5555f9cc7390_0;  alias, 1 drivers
v0x5555f9c7c200_0 .var "qEmp", 0 0;
v0x5555f9c7c2c0_0 .var "qFull", 0 0;
v0x5555f9ec8ef0_0 .var "qRe", 0 0;
v0x5555f9ec8f90_0 .var "qRemaingCntAlert", 0 0;
v0x5555f9ec9050 .array "qWd", 0 0, 15 0;
v0x5555f9ec9110_0 .var "qWe", 0 0;
v0x5555f9ec92c0_0 .var "rRa", 7 0;
v0x5555f9cc7390_0 .var "rRe", 0 0;
v0x5555f9cc7450_0 .var "rWa", 7 0;
v0x5555f9cc7560_0 .net "wRd", 15 0, v0x5555f9ca96f0_0;  1 drivers
v0x5555f9cc7670_0 .net "wWa", 7 0, L_0x5555fa353580;  1 drivers
E_0x5555f9e086a0/0 .event edge, v0x5555f9cc7670_0, v0x5555f9bf0340_0, v0x5555f9c3aa40_0, v0x5555fa142b70_0;
E_0x5555f9e086a0/1 .event edge, v0x5555f9c7c2c0_0, v0x5555fa1bbfc0_0, v0x5555f9c7c200_0;
E_0x5555f9e086a0 .event/or E_0x5555f9e086a0/0, E_0x5555f9e086a0/1;
L_0x5555fa353580 .arith/sum 8, v0x5555f9cc7450_0, L_0x7f3c728a0530;
S_0x5555f9feb220 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x5555f9fc5c50;
 .timescale 0 0;
P_0x5555f9feb3f0 .param/l "x" 0 4 123, +C4<00>;
E_0x5555f9fc60d0 .event edge, v0x5555fa147cb0_0;
S_0x5555f9c23ca0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555f9feb220;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555f9c23ea0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555f9c23ee0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x5555f9c23f20 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555f9c23f60 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x5555f9b4acf0_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9b4adb0_0 .net "iRa", 7 0, v0x5555f9ec92c0_0;  1 drivers
v0x5555f9b4ae70_0 .net "iRe", 0 0, v0x5555f9ec8ef0_0;  1 drivers
v0x5555f9b4af10_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9b4afb0_0 .net "iWa", 7 0, v0x5555f9cc7450_0;  1 drivers
v0x5555f9ec9050_0 .array/port v0x5555f9ec9050, 0;
v0x5555f9b4b050_0 .net "iWd", 15 0, v0x5555f9ec9050_0;  1 drivers
v0x5555f9b4b0f0_0 .net "iWe", 0 0, v0x5555f9ec9110_0;  1 drivers
v0x5555f9ff0780_0 .net "oRd", 15 0, v0x5555f9ca96f0_0;  alias, 1 drivers
S_0x5555f9f46a60 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555f9c23ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x5555fa319b90 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319bd0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319c10 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319c50 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319c90 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319cd0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319d10 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319d50 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319d90 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319dd0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319e10 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319e50 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319e90 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319ed0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319f10 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319f50 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319f90 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa319fd0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a010 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a050 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a090 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa31a0d0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa31a110 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa31a150 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x5555fa31a190 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x5555fa31a1d0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa31a210 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa31a250 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa31a290 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa31a2d0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x5555fa31a310 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa31a350 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x5555f9c69430 .functor BUFZ 1, v0x5555f9ec9110_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9c6ac20 .functor BUFZ 1, v0x5555f9ec9110_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9ca3200 .functor BUFZ 1, v0x5555f9ec8ef0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9ca1bf0 .functor BUFZ 8, v0x5555f9cc7450_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9ca1e40 .functor BUFZ 8, v0x5555f9ec92c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9ca3650 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a0410 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f03e8 .resolv tri, L_0x7f3c728a0410, L_0x5555f9c6ac20;
L_0x5555f9c64d50 .functor BUFZ 1, RS_0x7f3c728f03e8, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a03c8 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f04a8 .resolv tri, L_0x7f3c728a03c8, L_0x5555f9c69430;
L_0x5555f9c65c30 .functor BUFZ 1, RS_0x7f3c728f04a8, C4<0>, C4<0>, C4<0>;
L_0x5555f9c659d0 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c728a0458 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f02f8 .resolv tri, L_0x7f3c728a0458, L_0x5555f9ca3200;
L_0x5555f9c65780 .functor BUFZ 1, RS_0x7f3c728f02f8, C4<0>, C4<0>, C4<0>;
v0x5555f9bf0340_0 .net "RADDR", 7 0, v0x5555f9ec92c0_0;  alias, 1 drivers
L_0x7f3c728a04e8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f0148 .resolv tri, L_0x7f3c728a04e8, L_0x5555f9ca1e40;
v0x5555f9bf0440_0 .net8 "RADDR_net", 7 0, RS_0x7f3c728f0148;  2 drivers, strength-aware
v0x5555f9bdf7e0_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9ca9340_0 .net "RCLK_i", 0 0, L_0x5555f9c659d0;  1 drivers
v0x5555f9ca9400_0 .net "RDATA", 15 0, v0x5555f9ca96f0_0;  alias, 1 drivers
v0x5555f9ca9530_0 .var "RDATA_early", 15 0;
v0x5555f9ca9610_0 .var "RDATA_late", 15 0;
v0x5555f9ca96f0_0 .var "RDATA_out", 15 0;
v0x5555f9c3a720_0 .var "RDATA_reg", 15 0;
v0x5555f9c3a800_0 .net "RE", 0 0, v0x5555f9ec8ef0_0;  alias, 1 drivers
v0x5555f9c3a8c0_0 .net "RE_i", 0 0, L_0x5555f9c65780;  1 drivers
v0x5555f9c3a980_0 .net8 "RE_net", 0 0, RS_0x7f3c728f02f8;  2 drivers, strength-aware
v0x5555f9c3aa40_0 .net "WADDR", 7 0, v0x5555f9cc7450_0;  alias, 1 drivers
L_0x7f3c728a04a0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f0358 .resolv tri, L_0x7f3c728a04a0, L_0x5555f9ca1bf0;
v0x5555f9c3ab20_0 .net8 "WADDR_net", 7 0, RS_0x7f3c728f0358;  2 drivers, strength-aware
v0x5555f9c46bd0_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555f9c46c70_0 .net "WCLKE", 0 0, v0x5555f9ec9110_0;  alias, 1 drivers
v0x5555f9c46d30_0 .net "WCLKE_i", 0 0, L_0x5555f9c64d50;  1 drivers
v0x5555f9c46df0_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728f03e8;  2 drivers, strength-aware
v0x5555f9c46eb0_0 .net "WCLK_i", 0 0, L_0x5555f9ca3650;  1 drivers
v0x5555f9c46f70_0 .net "WDATA", 15 0, v0x5555f9ec9050_0;  alias, 1 drivers
v0x5555f9cbd670_0 .net "WE", 0 0, v0x5555f9ec9110_0;  alias, 1 drivers
v0x5555f9cbd710_0 .net "WE_i", 0 0, L_0x5555f9c65c30;  1 drivers
v0x5555f9cbd7b0_0 .net8 "WE_net", 0 0, RS_0x7f3c728f04a8;  2 drivers, strength-aware
v0x5555f9cbd870_0 .var/i "i", 31 0;
v0x5555f9cbd950 .array "mem", 0 5119, 0 0;
E_0x5555f9f93a60 .event posedge, v0x5555f9ca9340_0;
E_0x5555f9f3c610 .event posedge, v0x5555f9c46eb0_0;
S_0x5555f9bdf540 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555f9f46a60;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555f9bdf540
v0x5555f9c6fa50_0 .var/i "w1", 31 0;
v0x5555f9c12fd0_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555f9c6fa50_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9c6fa50_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c6fa50_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c6fa50_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c6fa50_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c12fd0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9c12fd0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c12fd0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c12fd0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c12fd0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555f9c6fa50_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9c6fa50_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c6fa50_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c12fd0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9c12fd0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c12fd0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555f9be6ef0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555f9f46a60;
 .timescale 0 0;
S_0x5555f9be70f0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555f9f46a60;
 .timescale 0 0;
v0x5555f9bfaaa0_0 .var "addr", 7 0;
v0x5555f9bbe900_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9cbd870_0, 0, 32;
T_40.91 ;
    %load/vec4 v0x5555f9cbd870_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_40.92, 5;
    %load/vec4 v0x5555f9bfaaa0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555f9cbd950, 4;
    %ix/getv/s 4, v0x5555f9cbd870_0;
    %store/vec4 v0x5555f9bbe900_0, 4, 1;
    %load/vec4 v0x5555f9cbd870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9cbd870_0, 0, 32;
    %jmp T_40.91;
T_40.92 ;
    %end;
S_0x5555f9bf0020 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555f9f46a60;
 .timescale 0 0;
v0x5555f9c33120_0 .var "addr", 7 0;
v0x5555f9bf0260_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9cbd870_0, 0, 32;
T_41.93 ;
    %load/vec4 v0x5555f9cbd870_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_41.94, 5;
    %load/vec4 v0x5555f9bf0260_0;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %load/vec4 v0x5555f9c33120_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %load/vec4 v0x5555f9cbd870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9cbd870_0, 0, 32;
    %jmp T_41.93;
T_41.94 ;
    %end;
S_0x5555f9ff08f0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x5555f9fc5c50;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x5555f9ff08f0
v0x5555f9ff0b80_0 .var/i "i", 31 0;
v0x5555f9d32490_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9ff0b80_0, 0, 32;
T_42.95 ;
    %load/vec4 v0x5555f9ff0b80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_42.96, 5;
    %load/vec4 v0x5555f9d32490_0;
    %load/vec4 v0x5555f9ff0b80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.97, 8;
    %load/vec4 v0x5555f9ff0b80_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_42.97 ;
    %load/vec4 v0x5555f9ff0b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9ff0b80_0, 0, 32;
    %jmp T_42.95;
T_42.96 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_42.99, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_42.99 ;
    %end;
S_0x5555f9d32550 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x5555f9fc5c50;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x5555f9d32550
v0x5555f9d32810_0 .var/i "i", 31 0;
v0x5555f9b90d80_0 .var "lpDataWidth", 31 0;
v0x5555f9b90e40_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x5555f9b90e40_0;
    %load/vec4 v0x5555f9b90d80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.101, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_43.102;
T_43.101 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x5555f9b90e40_0;
    %store/vec4 v0x5555f9d32810_0, 0, 32;
T_43.103 ;
    %load/vec4 v0x5555f9b90d80_0;
    %load/vec4 v0x5555f9d32810_0;
    %cmp/u;
    %jmp/0xz T_43.104, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x5555f9d32810_0;
    %load/vec4 v0x5555f9b90d80_0;
    %sub;
    %store/vec4 v0x5555f9d32810_0, 0, 32;
    %jmp T_43.103;
T_43.104 ;
T_43.102 ;
    %end;
S_0x5555f9b90f20 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x5555f9fc5c50;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x5555f9b90f20
v0x5555f9b9c900_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x5555f9b9c900_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_44.105, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_44.106, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_44.107, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_44.108, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_44.109, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.105 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.106 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.107 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.108 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.109 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_44.111;
T_44.111 ;
    %pop/vec4 1;
    %end;
S_0x5555f9b9c9e0 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x5555f9fc5c50;
 .timescale 0 0;
E_0x5555f9f2f470 .event "_ivl_0";
S_0x5555f9cd6210 .scope module, "DqWriteSyncFifoController" "SyncFifoController" 11 50, 4 21 0, S_0x5555fa1fcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 16 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x5555f9cd63f0 .param/l "lpBramGenNum" 1 4 117, C4<00000001>;
P_0x5555f9cd6430 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x5555f9cd6470 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x5555f9cd64b0 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x5555f9cd64f0 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x5555f9cd6530 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x5555f9cd6570 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x5555f9cd65b0 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x5555f9d6cc20 .functor BUFZ 1, v0x5555fa31e2a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d6bd50 .functor BUFZ 1, v0x5555fa31e0c0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d70880 .functor BUFZ 1, v0x5555fa31e630_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d6c430 .functor BUFZ 16, v0x5555fa31bdc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f3c728a0068 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555fa31d9e0_0 .net/2u *"_ivl_0", 7 0, L_0x7f3c728a0068;  1 drivers
v0x5555fa31da80_0 .net "iCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa31db20_0 .net "iRe", 0 0, v0x5555fa31fa00_0;  alias, 1 drivers
v0x5555fa31dbc0_0 .net "iWd", 15 0, L_0x5555f9e1c910;  alias, 1 drivers
v0x5555fa31dc60_0 .net "iWe", 0 0, L_0x5555fa352f00;  1 drivers
v0x5555fa31dd00_0 .net "inARST", 0 0, v0x5555fa3409c0_0;  alias, 1 drivers
v0x5555fa31dda0_0 .net "oEmp", 0 0, L_0x5555f9d6bd50;  alias, 1 drivers
v0x5555fa31de40_0 .net "oFull", 0 0, v0x5555fa31e160_0;  1 drivers
v0x5555fa31dee0_0 .net "oRd", 15 0, L_0x5555f9d6c430;  alias, 1 drivers
v0x5555fa31df80_0 .net "oRemaingCntAlert", 0 0, L_0x5555f9d6cc20;  1 drivers
v0x5555fa31e020_0 .net "oRvd", 0 0, L_0x5555f9d70880;  1 drivers
v0x5555fa31e0c0_0 .var "qEmp", 0 0;
v0x5555fa31e160_0 .var "qFull", 0 0;
v0x5555fa31e200_0 .var "qRe", 0 0;
v0x5555fa31e2a0_0 .var "qRemaingCntAlert", 0 0;
v0x5555fa31e340 .array "qWd", 0 0, 15 0;
v0x5555fa31e3e0_0 .var "qWe", 0 0;
v0x5555fa31e590_0 .var "rRa", 7 0;
v0x5555fa31e630_0 .var "rRe", 0 0;
v0x5555fa31e6d0_0 .var "rWa", 7 0;
v0x5555fa31e770_0 .net "wRd", 15 0, v0x5555fa31bdc0_0;  1 drivers
v0x5555fa31e810_0 .net "wWa", 7 0, L_0x5555fa352d40;  1 drivers
E_0x5555f9eb15d0/0 .event edge, v0x5555fa31e810_0, v0x5555fa31b960_0, v0x5555fa31c0e0_0, v0x5555fa31dc60_0;
E_0x5555f9eb15d0/1 .event edge, v0x5555fa31e160_0, v0x5555f9f31720_0, v0x5555fa31e0c0_0;
E_0x5555f9eb15d0 .event/or E_0x5555f9eb15d0/0, E_0x5555f9eb15d0/1;
L_0x5555fa352d40 .arith/sum 8, v0x5555fa31e6d0_0, L_0x7f3c728a0068;
S_0x5555f9ce2210 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x5555f9cd6210;
 .timescale 0 0;
P_0x5555f9ce2430 .param/l "x" 0 4 123, +C4<00>;
E_0x5555f9cc7810 .event edge, v0x5555fa31dbc0_0;
S_0x5555f9cf66c0 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555f9ce2210;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555f9cf68c0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555f9cf6900 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x5555f9cf6940 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555f9cf6980 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x5555fa31c900_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa31c9a0_0 .net "iRa", 7 0, v0x5555fa31e590_0;  1 drivers
v0x5555fa31ca40_0 .net "iRe", 0 0, v0x5555fa31e200_0;  1 drivers
v0x5555fa31cae0_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa31cb80_0 .net "iWa", 7 0, v0x5555fa31e6d0_0;  1 drivers
v0x5555fa31e340_0 .array/port v0x5555fa31e340, 0;
v0x5555fa31cc20_0 .net "iWd", 15 0, v0x5555fa31e340_0;  1 drivers
v0x5555fa31ccc0_0 .net "iWe", 0 0, v0x5555fa31e3e0_0;  1 drivers
v0x5555fa31cd60_0 .net "oRd", 15 0, v0x5555fa31bdc0_0;  alias, 1 drivers
S_0x5555f9d06f10 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555f9cf66c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x5555fa31a3a0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a3e0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a420 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a460 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a4a0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a4e0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a520 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a560 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a5a0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a5e0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a620 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a660 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a6a0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a6e0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a720 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a760 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a7a0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a7e0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a820 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a860 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa31a8a0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa31a8e0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa31a920 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa31a960 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x5555fa31a9a0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x5555fa31a9e0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa31aa20 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa31aa60 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa31aaa0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa31aae0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x5555fa31ab20 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa31ab60 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x5555f9d71190 .functor BUFZ 1, v0x5555fa31e3e0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d6d280 .functor BUFZ 1, v0x5555fa31e3e0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d6d420 .functor BUFZ 1, v0x5555fa31e200_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d6ddf0 .functor BUFZ 8, v0x5555fa31e6d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9d6edb0 .functor BUFZ 8, v0x5555fa31e590_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9d6f3e0 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289ff48 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f11f8 .resolv tri, L_0x7f3c7289ff48, L_0x5555f9d6d280;
L_0x5555f9d6f9d0 .functor BUFZ 1, RS_0x7f3c728f11f8, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289ff00 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f12b8 .resolv tri, L_0x7f3c7289ff00, L_0x5555f9d71190;
L_0x5555f9d6c010 .functor BUFZ 1, RS_0x7f3c728f12b8, C4<0>, C4<0>, C4<0>;
L_0x5555f9d6c6f0 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289ff90 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f1108 .resolv tri, L_0x7f3c7289ff90, L_0x5555f9d6d420;
L_0x5555f9d8f0c0 .functor BUFZ 1, RS_0x7f3c728f1108, C4<0>, C4<0>, C4<0>;
v0x5555fa31b960_0 .net "RADDR", 7 0, v0x5555fa31e590_0;  alias, 1 drivers
L_0x7f3c728a0020 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f0f58 .resolv tri, L_0x7f3c728a0020, L_0x5555f9d6edb0;
v0x5555fa31ba00_0 .net8 "RADDR_net", 7 0, RS_0x7f3c728f0f58;  2 drivers, strength-aware
v0x5555fa31baa0_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa31bb40_0 .net "RCLK_i", 0 0, L_0x5555f9d6c6f0;  1 drivers
v0x5555fa31bbe0_0 .net "RDATA", 15 0, v0x5555fa31bdc0_0;  alias, 1 drivers
v0x5555fa31bc80_0 .var "RDATA_early", 15 0;
v0x5555fa31bd20_0 .var "RDATA_late", 15 0;
v0x5555fa31bdc0_0 .var "RDATA_out", 15 0;
v0x5555fa31be60_0 .var "RDATA_reg", 15 0;
v0x5555fa31bf00_0 .net "RE", 0 0, v0x5555fa31e200_0;  alias, 1 drivers
v0x5555fa31bfa0_0 .net "RE_i", 0 0, L_0x5555f9d8f0c0;  1 drivers
v0x5555fa31c040_0 .net8 "RE_net", 0 0, RS_0x7f3c728f1108;  2 drivers, strength-aware
v0x5555fa31c0e0_0 .net "WADDR", 7 0, v0x5555fa31e6d0_0;  alias, 1 drivers
L_0x7f3c7289ffd8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f1168 .resolv tri, L_0x7f3c7289ffd8, L_0x5555f9d6ddf0;
v0x5555fa31c180_0 .net8 "WADDR_net", 7 0, RS_0x7f3c728f1168;  2 drivers, strength-aware
v0x5555fa31c220_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa31c2c0_0 .net "WCLKE", 0 0, v0x5555fa31e3e0_0;  alias, 1 drivers
v0x5555fa31c360_0 .net "WCLKE_i", 0 0, L_0x5555f9d6f9d0;  1 drivers
v0x5555fa31c400_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728f11f8;  2 drivers, strength-aware
v0x5555fa31c4a0_0 .net "WCLK_i", 0 0, L_0x5555f9d6f3e0;  1 drivers
v0x5555fa31c540_0 .net "WDATA", 15 0, v0x5555fa31e340_0;  alias, 1 drivers
v0x5555fa31c5e0_0 .net "WE", 0 0, v0x5555fa31e3e0_0;  alias, 1 drivers
v0x5555fa31c680_0 .net "WE_i", 0 0, L_0x5555f9d6c010;  1 drivers
v0x5555fa31c720_0 .net8 "WE_net", 0 0, RS_0x7f3c728f12b8;  2 drivers, strength-aware
v0x5555fa31c7c0_0 .var/i "i", 31 0;
v0x5555fa31c860 .array "mem", 0 5119, 0 0;
E_0x5555f9b91200 .event posedge, v0x5555fa31bb40_0;
E_0x5555f9cbdaf0 .event posedge, v0x5555fa31c4a0_0;
S_0x5555fa31b1e0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555f9d06f10;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa31b1e0
v0x5555f9c7f4f0_0 .var/i "w1", 31 0;
v0x5555f9d2cc70_0 .var/i "w2", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555f9c7f4f0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9c7f4f0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c7f4f0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c7f4f0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c7f4f0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9d2cc70_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9d2cc70_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9d2cc70_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9d2cc70_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9d2cc70_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555f9c7f4f0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9c7f4f0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9c7f4f0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9d2cc70_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555f9d2cc70_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555f9d2cc70_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa31b370 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555f9d06f10;
 .timescale 0 0;
S_0x5555fa31b500 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555f9d06f10;
 .timescale 0 0;
v0x5555f9d27800_0 .var "addr", 7 0;
v0x5555f9f15f20_0 .var "rdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa31c7c0_0, 0, 32;
T_46.112 ;
    %load/vec4 v0x5555fa31c7c0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_46.113, 5;
    %load/vec4 v0x5555f9d27800_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555fa31c860, 4;
    %ix/getv/s 4, v0x5555fa31c7c0_0;
    %store/vec4 v0x5555f9f15f20_0, 4, 1;
    %load/vec4 v0x5555fa31c7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa31c7c0_0, 0, 32;
    %jmp T_46.112;
T_46.113 ;
    %end;
S_0x5555fa31b690 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555f9d06f10;
 .timescale 0 0;
v0x5555fa31b820_0 .var "addr", 7 0;
v0x5555fa31b8c0_0 .var "wdata", 15 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa31c7c0_0, 0, 32;
T_47.114 ;
    %load/vec4 v0x5555fa31c7c0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_47.115, 5;
    %load/vec4 v0x5555fa31b8c0_0;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %load/vec4 v0x5555fa31b820_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %load/vec4 v0x5555fa31c7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa31c7c0_0, 0, 32;
    %jmp T_47.114;
T_47.115 ;
    %end;
S_0x5555fa31ce00 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x5555f9cd6210;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x5555fa31ce00
v0x5555fa31d030_0 .var/i "i", 31 0;
v0x5555fa31d0d0_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa31d030_0, 0, 32;
T_48.116 ;
    %load/vec4 v0x5555fa31d030_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_48.117, 5;
    %load/vec4 v0x5555fa31d0d0_0;
    %load/vec4 v0x5555fa31d030_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.118, 8;
    %load/vec4 v0x5555fa31d030_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_48.118 ;
    %load/vec4 v0x5555fa31d030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa31d030_0, 0, 32;
    %jmp T_48.116;
T_48.117 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_48.120, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_48.120 ;
    %end;
S_0x5555fa31d170 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x5555f9cd6210;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x5555fa31d170
v0x5555fa31d3a0_0 .var/i "i", 31 0;
v0x5555fa31d440_0 .var "lpDataWidth", 31 0;
v0x5555fa31d4e0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.f_barm_gennum ;
    %load/vec4 v0x5555fa31d4e0_0;
    %load/vec4 v0x5555fa31d440_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_49.122, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_49.123;
T_49.122 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x5555fa31d4e0_0;
    %store/vec4 v0x5555fa31d3a0_0, 0, 32;
T_49.124 ;
    %load/vec4 v0x5555fa31d440_0;
    %load/vec4 v0x5555fa31d3a0_0;
    %cmp/u;
    %jmp/0xz T_49.125, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x5555fa31d3a0_0;
    %load/vec4 v0x5555fa31d440_0;
    %sub;
    %store/vec4 v0x5555fa31d3a0_0, 0, 32;
    %jmp T_49.124;
T_49.125 ;
T_49.123 ;
    %end;
S_0x5555fa31d580 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x5555f9cd6210;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x5555fa31d580
v0x5555fa31d7b0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.f_get_datawidth ;
    %load/vec4 v0x5555fa31d7b0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_50.126, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_50.127, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_50.128, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_50.129, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_50.130, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.126 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.127 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.128 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.129 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.130 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_50.132;
T_50.132 ;
    %pop/vec4 1;
    %end;
S_0x5555fa31d850 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x5555f9cd6210;
 .timescale 0 0;
E_0x5555f9c47050 .event "_ivl_0";
S_0x5555fa3213d0 .scope module, "SynthesizerBlock" "SynthesizerBlock" 2 305, 12 8 0, S_0x5555fa071680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iMIDI";
    .port_info 1 /OUTPUT 1 "oI2S_MCLK";
    .port_info 2 /OUTPUT 1 "oI2S_BCLK";
    .port_info 3 /OUTPUT 1 "oI2S_LRCLK";
    .port_info 4 /OUTPUT 1 "oI2S_SDATA";
    .port_info 5 /OUTPUT 8 "oMidiRd";
    .port_info 6 /OUTPUT 1 "oMidiVd";
    .port_info 7 /OUTPUT 32 "oSUsiRd";
    .port_info 8 /INPUT 32 "iSUsiWd";
    .port_info 9 /INPUT 32 "iSUsiAdrs";
    .port_info 10 /INPUT 16 "iMUfiRd";
    .port_info 11 /INPUT 32 "iMUfiAdrs";
    .port_info 12 /OUTPUT 16 "oMUfiWd";
    .port_info 13 /OUTPUT 32 "oMUfiAdrs";
    .port_info 14 /INPUT 1 "iMUfiRdy";
    .port_info 15 /INPUT 1 "iMRST";
    .port_info 16 /INPUT 1 "iSRST";
    .port_info 17 /INPUT 1 "inSRST";
    .port_info 18 /INPUT 1 "iMCLK";
    .port_info 19 /INPUT 1 "iSCLK";
P_0x5555fa321560 .param/l "pAdrsMap" 0 12 11, C4<10>;
P_0x5555fa3215a0 .param/l "pBlockAdrsWidth" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x5555fa3215e0 .param/l "pCsrActiveWidth" 0 12 14, +C4<00000000000000000000000000001000>;
P_0x5555fa321620 .param/l "pCsrAdrsWidth" 0 12 13, +C4<00000000000000000000000000010000>;
P_0x5555fa321660 .param/l "pDmaAdrsWidth" 0 12 19, +C4<00000000000000000000000000001000>;
P_0x5555fa3216a0 .param/l "pDmaBurstLength" 0 12 20, +C4<00000000000000000000000010000000>;
P_0x5555fa3216e0 .param/l "pUfiAdrsBusWidth" 0 12 17, +C4<00000000000000000000000000100000>;
P_0x5555fa321720 .param/l "pUfiAdrsMap" 0 12 18, C4<0001>;
P_0x5555fa321760 .param/l "pUfiDqBusWidth" 0 12 16, +C4<00000000000000000000000000010000>;
P_0x5555fa3217a0 .param/l "pUsiBusWidth" 0 12 12, +C4<00000000000000000000000000100000>;
L_0x5555f9d6b590 .functor BUFZ 8, L_0x5555fa352ac0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9d6b710 .functor BUFZ 1, v0x5555fa324eb0_0, C4<0>, C4<0>, C4<0>;
v0x5555fa339e10_0 .net "iMCLK", 0 0, v0x5555fa33f790_0;  1 drivers
v0x5555fa339eb0_0 .net "iMIDI", 0 0, o0x7f3c728f3238;  alias, 0 drivers
v0x5555fa339f50_0 .net "iMRST", 0 0, v0x5555fa33f8d0_0;  1 drivers
v0x5555fa339ff0_0 .net "iMUfiAdrs", 31 0, L_0x5555f9da9580;  alias, 1 drivers
v0x5555fa33a090_0 .net "iMUfiRd", 15 0, L_0x5555f9e40d90;  alias, 1 drivers
v0x5555fa33a130_0 .net "iMUfiRdy", 0 0, L_0x5555fa352ca0;  1 drivers
v0x5555fa33a1d0_0 .net "iSCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa33a270_0 .net "iSRST", 0 0, v0x5555fa3401c0_0;  alias, 1 drivers
v0x5555fa33a310_0 .net "iSUsiAdrs", 31 0, L_0x5555f9e74720;  alias, 1 drivers
v0x5555fa33a3b0_0 .net "iSUsiWd", 31 0, L_0x5555f9f4dd50;  alias, 1 drivers
v0x5555fa33a450_0 .net "inSRST", 0 0, v0x5555fa3409c0_0;  alias, 1 drivers
v0x5555fa33a4f0_0 .net "oI2S_BCLK", 0 0, L_0x5555f9d8f220;  alias, 1 drivers
v0x5555fa33a590_0 .net "oI2S_LRCLK", 0 0, L_0x5555f9d71530;  alias, 1 drivers
v0x5555fa33a630_0 .net "oI2S_MCLK", 0 0, L_0x5555f9d6c850;  alias, 1 drivers
v0x5555fa33a6d0_0 .net "oI2S_SDATA", 0 0, L_0x5555fa352b60;  alias, 1 drivers
v0x5555fa33a770_0 .net "oMUfiAdrs", 31 0, L_0x5555fa352520;  alias, 1 drivers
v0x5555fa33a810_0 .net "oMUfiWd", 15 0, L_0x7f3c7289fe28;  alias, 1 drivers
v0x5555fa33a8b0_0 .net "oMidiRd", 7 0, L_0x5555f9d6b590;  alias, 1 drivers
v0x5555fa33a950_0 .net "oMidiVd", 0 0, L_0x5555f9d6b710;  alias, 1 drivers
v0x5555fa33a9f0_0 .net "oSUsiRd", 31 0, v0x5555fa323950_0;  1 drivers
v0x5555fa33aa90_0 .var "qAudioData", 31 0;
v0x5555fa33ab30_0 .var "qDmaRe", 0 0;
v0x5555fa33abd0_0 .net "wDmaAdrsEndCsr", 7 0, L_0x5555f9dbbc70;  1 drivers
v0x5555fa33ac70_0 .net "wDmaAdrsStartCsr", 7 0, L_0x5555f9db7950;  1 drivers
v0x5555fa33ad10_0 .net "wDmaDoneCsr", 0 0, L_0x5555f9d6afd0;  1 drivers
v0x5555fa33adb0_0 .net "wDmaEnableCsr", 0 0, L_0x5555f9db94b0;  1 drivers
v0x5555fa33ae50_0 .net "wDmaRd", 15 0, L_0x5555f9dcf140;  1 drivers
v0x5555fa33aef0_0 .net "wDmaRvd", 0 0, L_0x5555f9d542c0;  1 drivers
v0x5555fa33af90_0 .net "wI2SModuleRstCsr", 0 0, L_0x5555f9db6840;  1 drivers
v0x5555fa33b030_0 .net "wI2SRdy", 0 0, L_0x5555f9d6bbf0;  1 drivers
v0x5555fa33b0d0_0 .net "wMidiRd", 7 0, L_0x5555fa352ac0;  1 drivers
v0x5555fa33b170_0 .net "wMidiVd", 0 0, v0x5555fa324eb0_0;  1 drivers
E_0x5555f9e9c820 .event edge, v0x5555fa338830_0, v0x5555fa321e20_0;
S_0x5555fa3219e0 .scope module, "I2SSignalGen" "I2SSignalGen" 12 148, 13 8 0, S_0x5555fa3213d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oI2S_MCLK";
    .port_info 1 /OUTPUT 1 "oI2S_BCLK";
    .port_info 2 /OUTPUT 1 "oI2S_LRCLK";
    .port_info 3 /OUTPUT 1 "oI2S_SDATA";
    .port_info 4 /INPUT 32 "iAudioData";
    .port_info 5 /OUTPUT 1 "oAudioDataRdy";
    .port_info 6 /INPUT 1 "iMRST";
    .port_info 7 /INPUT 1 "iMCLK";
P_0x5555f9fbd3c0 .param/l "lpMclkCntWidth" 1 13 29, +C4<00000000000000000000000000001000>;
L_0x5555f9d6c850 .functor BUFZ 1, v0x5555fa33f790_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d8f220 .functor BUFZ 1, v0x5555fa322460_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d71530 .functor BUFZ 1, v0x5555fa322500_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d6bbf0 .functor BUFZ 1, v0x5555fa3227f0_0, C4<0>, C4<0>, C4<0>;
v0x5555fa321c40_0 .net "iAudioData", 31 0, v0x5555fa33aa90_0;  1 drivers
v0x5555fa321ce0_0 .net "iMCLK", 0 0, v0x5555fa33f790_0;  alias, 1 drivers
v0x5555fa321d80_0 .net "iMRST", 0 0, v0x5555fa33f8d0_0;  alias, 1 drivers
v0x5555fa321e20_0 .net "oAudioDataRdy", 0 0, L_0x5555f9d6bbf0;  alias, 1 drivers
v0x5555fa321ec0_0 .net "oI2S_BCLK", 0 0, L_0x5555f9d8f220;  alias, 1 drivers
v0x5555fa321f60_0 .net "oI2S_LRCLK", 0 0, L_0x5555f9d71530;  alias, 1 drivers
v0x5555fa322000_0 .net "oI2S_MCLK", 0 0, L_0x5555f9d6c850;  alias, 1 drivers
v0x5555fa3220a0_0 .net "oI2S_SDATA", 0 0, L_0x5555fa352b60;  alias, 1 drivers
v0x5555fa322140_0 .var "qBclkCke", 0 0;
v0x5555fa3221e0_0 .var "qLRclkCke", 0 0;
v0x5555fa322280_0 .var "qRdyCke", 0 0;
v0x5555fa322320_0 .var "qSdata", 31 0;
v0x5555fa3223c0_0 .var "qSdataSftCke", 0 0;
v0x5555fa322460_0 .var "rBclk", 0 0;
v0x5555fa322500_0 .var "rLRclk", 0 0;
v0x5555fa3225a0_0 .var "rMclkBCnt", 1 0;
v0x5555fa322640_0 .var "rMclkLRCnt", 7 0;
v0x5555fa3227f0_0 .var "rRdy", 0 0;
v0x5555fa322890_0 .var "rSdata", 31 0;
E_0x5555f9fa6a90 .event edge, v0x5555fa321c40_0;
E_0x5555f9fa6ad0/0 .event edge, v0x5555fa3225a0_0, v0x5555fa322640_0, v0x5555fa322140_0, v0x5555fa322460_0;
E_0x5555f9fa6ad0/1 .event edge, v0x5555fa3221e0_0, v0x5555fa322500_0;
E_0x5555f9fa6ad0 .event/or E_0x5555f9fa6ad0/0, E_0x5555f9fa6ad0/1;
E_0x5555f9fa6f60 .event negedge, v0x5555fa321ce0_0;
L_0x5555fa352b60 .part v0x5555fa322890_0, 31, 1;
S_0x5555fa322930 .scope module, "SynthesizerCsr" "SynthesizerCsr" 12 69, 14 13 0, S_0x5555fa3213d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 1 "oI2SModuleRst";
    .port_info 4 /OUTPUT 8 "oDmaAdrsStart";
    .port_info 5 /OUTPUT 8 "oDmaAdrsEnd";
    .port_info 6 /OUTPUT 1 "oDmaEnable";
    .port_info 7 /INPUT 1 "iDmaDone";
    .port_info 8 /INPUT 1 "iSRST";
    .port_info 9 /INPUT 1 "iSCLK";
P_0x5555f9b5cc70 .param/l "pAdrsMap" 0 14 15, C4<10>;
P_0x5555f9b5ccb0 .param/l "pBlockAdrsWidth" 0 14 14, +C4<00000000000000000000000000000010>;
P_0x5555f9b5ccf0 .param/l "pCsrActiveWidth" 0 14 18, +C4<00000000000000000000000000001000>;
P_0x5555f9b5cd30 .param/l "pCsrAdrsWidth" 0 14 17, +C4<00000000000000000000000000010000>;
P_0x5555f9b5cd70 .param/l "pDmaAdrsWidth" 0 14 19, +C4<00000000000000000000000000001000>;
P_0x5555f9b5cdb0 .param/l "pUsiBusWidth" 0 14 16, +C4<00000000000000000000000000100000>;
P_0x5555f9b5cdf0 .param/l "p_non_variable" 0 14 20, +C4<00000000000000000000000000000000>;
L_0x5555f9db6840 .functor BUFZ 1, v0x5555fa3238b0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9db7950 .functor BUFZ 8, v0x5555fa3235c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9dbbc70 .functor BUFZ 8, v0x5555fa323520_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9db94b0 .functor BUFZ 1, v0x5555fa323810_0, C4<0>, C4<0>, C4<0>;
v0x5555fa322bc0_0 .net "iDmaDone", 0 0, L_0x5555f9d6afd0;  alias, 1 drivers
v0x5555fa322c60_0 .net "iSCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa322d00_0 .net "iSRST", 0 0, v0x5555fa3401c0_0;  alias, 1 drivers
v0x5555fa322da0_0 .net "iSUsiAdrs", 31 0, L_0x5555f9e74720;  alias, 1 drivers
v0x5555fa322e40_0 .net "iSUsiWd", 31 0, L_0x5555f9f4dd50;  alias, 1 drivers
v0x5555fa322ee0_0 .net "oDmaAdrsEnd", 7 0, L_0x5555f9dbbc70;  alias, 1 drivers
v0x5555fa322f80_0 .net "oDmaAdrsStart", 7 0, L_0x5555f9db7950;  alias, 1 drivers
v0x5555fa323020_0 .net "oDmaEnable", 0 0, L_0x5555f9db94b0;  alias, 1 drivers
v0x5555fa3230c0_0 .net "oI2SModuleRst", 0 0, L_0x5555f9db6840;  alias, 1 drivers
v0x5555fa323160_0 .net "oSUsiRd", 31 0, v0x5555fa323950_0;  alias, 1 drivers
v0x5555fa323200_0 .var "qCsrWCke00", 0 0;
v0x5555fa3232a0_0 .var "qCsrWCke04", 0 0;
v0x5555fa323340_0 .var "qCsrWCke08", 0 0;
v0x5555fa3233e0_0 .var "qCsrWCke0C", 0 0;
v0x5555fa323480_0 .var "qCsrWCke10", 0 0;
v0x5555fa323520_0 .var "rDmaAdrsEnd", 7 0;
v0x5555fa3235c0_0 .var "rDmaAdrsStart", 7 0;
v0x5555fa323770_0 .var "rDmaCycleEnable", 0 0;
v0x5555fa323810_0 .var "rDmaEnable", 0 0;
v0x5555fa3238b0_0 .var "rI2SModuleRst", 0 0;
v0x5555fa323950_0 .var "rSUsiRd", 31 0;
S_0x5555fa3239f0 .scope module, "UartRX" "UartRX" 12 132, 15 8 0, S_0x5555fa3213d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "iUartRX";
    .port_info 1 /OUTPUT 8 "oRd";
    .port_info 2 /OUTPUT 1 "oVd";
    .port_info 3 /INPUT 1 "iRST";
    .port_info 4 /INPUT 1 "iCLK";
P_0x5555fa323b80 .param/l "lpBaudRateGenDiv" 1 15 27, C4<110010000000>;
P_0x5555fa323bc0 .param/l "lpBaudRateWidth" 1 15 26, C4<00001100>;
P_0x5555fa323c00 .param/l "lpSampling" 1 15 30, C4<01>;
P_0x5555fa323c40 .param/l "lpStartBit" 1 15 29, C4<00>;
P_0x5555fa323c80 .param/l "lpStopBit" 1 15 31, C4<10>;
P_0x5555fa323cc0 .param/l "pBaudRateGenDiv" 0 15 9, +C4<00000000000000000000110010000000>;
v0x5555fa324080_0 .net *"_ivl_1", 0 0, L_0x5555fa3525c0;  1 drivers
v0x5555fa324120_0 .net *"_ivl_11", 0 0, L_0x5555fa3528e0;  1 drivers
v0x5555fa3241c0_0 .net *"_ivl_13", 0 0, L_0x5555fa352980;  1 drivers
v0x5555fa324260_0 .net *"_ivl_15", 0 0, L_0x5555fa352a20;  1 drivers
v0x5555fa324300_0 .net *"_ivl_3", 0 0, L_0x5555fa352660;  1 drivers
v0x5555fa3243a0_0 .net *"_ivl_5", 0 0, L_0x5555fa352700;  1 drivers
v0x5555fa324440_0 .net *"_ivl_7", 0 0, L_0x5555fa3527a0;  1 drivers
v0x5555fa3244e0_0 .net *"_ivl_9", 0 0, L_0x5555fa352840;  1 drivers
v0x5555fa324580_0 .net "iCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa324620_0 .net "iRST", 0 0, v0x5555fa3401c0_0;  alias, 1 drivers
v0x5555fa3246c0_0 .net "iUartRX", 0 0, o0x7f3c728f3238;  alias, 0 drivers
v0x5555fa324760_0 .net "oRd", 7 0, L_0x5555fa352ac0;  alias, 1 drivers
v0x5555fa324800_0 .net "oVd", 0 0, v0x5555fa324eb0_0;  alias, 1 drivers
v0x5555fa3248a0_0 .var "qBaudRateCntMaxCke", 0 0;
v0x5555fa324940_0 .var "qRdCke", 0 0;
v0x5555fa3249e0_0 .var "qSampCke", 0 0;
v0x5555fa324a80_0 .var "qVdCke", 0 0;
v0x5555fa324c30_0 .var "rBaudRateCnt", 11 0;
v0x5555fa324cd0_0 .var "rRd", 7 0;
v0x5555fa324d70_0 .var "rSampCnt", 3 0;
v0x5555fa324e10_0 .var "rState", 1 0;
v0x5555fa324eb0_0 .var "rVd", 0 0;
E_0x5555f9f5a830/0 .event edge, v0x5555fa324c30_0, v0x5555fa324d70_0, v0x5555fa3248a0_0, v0x5555fa324e10_0;
E_0x5555f9f5a830/1 .event edge, v0x5555fa3249e0_0;
E_0x5555f9f5a830 .event/or E_0x5555f9f5a830/0, E_0x5555f9f5a830/1;
L_0x5555fa3525c0 .part v0x5555fa324cd0_0, 0, 1;
L_0x5555fa352660 .part v0x5555fa324cd0_0, 1, 1;
L_0x5555fa352700 .part v0x5555fa324cd0_0, 2, 1;
L_0x5555fa3527a0 .part v0x5555fa324cd0_0, 3, 1;
L_0x5555fa352840 .part v0x5555fa324cd0_0, 4, 1;
L_0x5555fa3528e0 .part v0x5555fa324cd0_0, 5, 1;
L_0x5555fa352980 .part v0x5555fa324cd0_0, 6, 1;
L_0x5555fa352a20 .part v0x5555fa324cd0_0, 7, 1;
LS_0x5555fa352ac0_0_0 .concat [ 1 1 1 1], L_0x5555fa352a20, L_0x5555fa352980, L_0x5555fa3528e0, L_0x5555fa352840;
LS_0x5555fa352ac0_0_4 .concat [ 1 1 1 1], L_0x5555fa3527a0, L_0x5555fa352700, L_0x5555fa352660, L_0x5555fa3525c0;
L_0x5555fa352ac0 .concat [ 4 4 0 0], LS_0x5555fa352ac0_0_0, LS_0x5555fa352ac0_0_4;
S_0x5555fa323d10 .scope function.vec4.s8, "func_getwidth" "func_getwidth" 15 88, 15 88 0, S_0x5555fa3239f0;
 .timescale 0 0;
; Variable func_getwidth is vec4 return value of scope S_0x5555fa323d10
v0x5555fa323f40_0 .var/i "i", 31 0;
v0x5555fa323fe0_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UartRX.func_getwidth ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to func_getwidth (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa323f40_0, 0, 32;
T_51.133 ;
    %load/vec4 v0x5555fa323f40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_51.134, 5;
    %load/vec4 v0x5555fa323fe0_0;
    %load/vec4 v0x5555fa323f40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.135, 8;
    %load/vec4 v0x5555fa323f40_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to func_getwidth (store_vec4_to_lval)
T_51.135 ;
    %load/vec4 v0x5555fa323f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa323f40_0, 0, 32;
    %jmp T_51.133;
T_51.134 ;
    %end;
S_0x5555fa324f50 .scope module, "UfibReadDmaUnit" "UfibReadDmaUnit" 12 100, 16 9 0, S_0x5555fa3213d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iMUfiRd";
    .port_info 1 /INPUT 32 "iMUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiWd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /INPUT 1 "iMUfiRdy";
    .port_info 5 /INPUT 8 "iDmaAdrsStart";
    .port_info 6 /INPUT 8 "iDmaAdrsEnd";
    .port_info 7 /INPUT 1 "iDmaEnable";
    .port_info 8 /OUTPUT 1 "oDmaDone";
    .port_info 9 /OUTPUT 16 "oDmaRd";
    .port_info 10 /OUTPUT 1 "oDmaRvd";
    .port_info 11 /INPUT 1 "iDmaRe";
    .port_info 12 /INPUT 1 "iRST";
    .port_info 13 /INPUT 1 "inRST";
    .port_info 14 /INPUT 1 "iCLK";
    .port_info 15 /INPUT 1 "iACLK";
P_0x5555fa3250e0 .param/l "lpDdrBitWidth" 1 16 51, +C4<00000000000000000000000000010000>;
P_0x5555fa325120 .param/l "lpDdrDepth" 1 16 50, +C4<00000000000000000000000100000000>;
P_0x5555fa325160 .param/l "lpDdrRemaingCntBorder" 1 16 52, +C4<000000000000000000000000001111111>;
P_0x5555fa3251a0 .param/l "lpDdtBitWidth" 1 16 116, +C4<00000000000000000000000000100000>;
P_0x5555fa3251e0 .param/l "lpDdtDepth" 1 16 115, +C4<00000000000000000000000100000000>;
P_0x5555fa325220 .param/l "pAdrsNullWidth" 0 16 19, +C4<000000000000000000000000000010000>;
P_0x5555fa325260 .param/l "pDmaAdrsWidth" 0 16 11, +C4<00000000000000000000000000001000>;
P_0x5555fa3252a0 .param/l "pDmaBurstLength" 0 16 16, +C4<00000000000000000000000010000000>;
P_0x5555fa3252e0 .param/str "pDmaReadDataSyncMode" 0 16 17, "async";
P_0x5555fa325320 .param/l "pUfiActiveAdrsWidth" 0 16 12, +C4<00000000000000000000000000011000>;
P_0x5555fa325360 .param/l "pUfiAdrsBusWidth" 0 16 15, +C4<00000000000000000000000000100000>;
P_0x5555fa3253a0 .param/l "pUfiAdrsMap" 0 16 13, C4<0001>;
P_0x5555fa3253e0 .param/l "pUfiDqBusWidth" 0 16 14, +C4<00000000000000000000000000010000>;
L_0x5555f9dcf140 .functor BUFZ 16, L_0x5555f9dbb100, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555f9d542c0 .functor BUFZ 1, v0x5555fa32b9d0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d53ff0 .functor BUFZ 1, v0x5555fa336bf0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d6afd0 .functor BUFZ 1, v0x5555fa339340_0, C4<0>, C4<0>, C4<0>;
v0x5555fa337f70_0 .net *"_ivl_14", 0 0, L_0x5555f9d53ff0;  1 drivers
v0x5555fa338010_0 .net *"_ivl_9", 30 0, L_0x5555fa352480;  1 drivers
v0x5555fa3380b0_0 .net "iACLK", 0 0, v0x5555fa33f790_0;  alias, 1 drivers
v0x5555fa338150_0 .net "iCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa3381f0_0 .net "iDmaAdrsEnd", 7 0, L_0x5555f9dbbc70;  alias, 1 drivers
v0x5555fa338290_0 .net "iDmaAdrsStart", 7 0, L_0x5555f9db7950;  alias, 1 drivers
v0x5555fa338330_0 .net "iDmaEnable", 0 0, L_0x5555f9db94b0;  alias, 1 drivers
v0x5555fa3383d0_0 .net "iDmaRe", 0 0, v0x5555fa33ab30_0;  1 drivers
v0x5555fa338470_0 .net "iMUfiAdrs", 31 0, L_0x5555f9da9580;  alias, 1 drivers
v0x5555fa338510_0 .net "iMUfiRd", 15 0, L_0x5555f9e40d90;  alias, 1 drivers
v0x5555fa3385b0_0 .net "iMUfiRdy", 0 0, L_0x5555fa352ca0;  alias, 1 drivers
v0x5555fa338650_0 .net "iRST", 0 0, v0x5555fa3401c0_0;  alias, 1 drivers
v0x5555fa3386f0_0 .net "inRST", 0 0, v0x5555fa3409c0_0;  alias, 1 drivers
v0x5555fa338790_0 .net "oDmaDone", 0 0, L_0x5555f9d6afd0;  alias, 1 drivers
v0x5555fa338830_0 .net "oDmaRd", 15 0, L_0x5555f9dcf140;  alias, 1 drivers
v0x5555fa3388d0_0 .net "oDmaRvd", 0 0, L_0x5555f9d542c0;  alias, 1 drivers
v0x5555fa338970_0 .net "oMUfiAdrs", 31 0, L_0x5555fa352520;  alias, 1 drivers
v0x5555fa338b20_0 .net "oMUfiWd", 15 0, L_0x7f3c7289fe28;  alias, 1 drivers
v0x5555fa338bc0_0 .var "qBurstCntCke", 0 0;
v0x5555fa338c60_0 .var "qDdrRe", 0 0;
v0x5555fa338d00_0 .var "qDdrWd", 15 0;
v0x5555fa338da0_0 .var "qDdrWe", 0 0;
v0x5555fa338e40_0 .var "qDdtRe", 0 0;
v0x5555fa338ee0_0 .var "qDdtWd", 31 0;
v0x5555fa338f80_0 .var "qDdtWe", 0 0;
v0x5555fa339020_0 .var "qDmaAdrsCke", 0 0;
v0x5555fa3390c0_0 .var "qDmaAdrsRst", 0 0;
v0x5555fa339160_0 .var "qDmaDoneCke", 0 0;
v0x5555fa339200_0 .var "qDmaRunCke", 0 0;
v0x5555fa3392a0_0 .var "rDmaAdrs", 7 0;
v0x5555fa339340_0 .var "rDmaDone", 0 0;
v0x5555fa3393e0_0 .var "rDmaLatency", 1 0;
v0x5555fa339480_0 .var "rDmaLatencyRst", 0 0;
v0x5555fa339730_0 .var "rDmaRun", 0 0;
v0x5555fa3397d0_0 .net "wBurstRun", 0 0, L_0x5555f9d54b30;  1 drivers
v0x5555fa339870_0 .net "wDdrEmp", 0 0, L_0x5555f9dbb2d0;  1 drivers
v0x5555fa339910_0 .net "wDdrFull", 0 0, L_0x5555f9db6cc0;  1 drivers
v0x5555fa3399b0_0 .net "wDdrRd", 15 0, L_0x5555f9dbb100;  1 drivers
v0x5555fa339a50_0 .net "wDdrRemaingCntAlert", 0 0, L_0x5555f9db7610;  1 drivers
v0x5555fa339af0_0 .net "wDdrRvd", 0 0, v0x5555fa32b9d0_0;  1 drivers
v0x5555fa339b90_0 .net "wDdtEmp", 0 0, L_0x5555f9d5af50;  1 drivers
v0x5555fa339c30_0 .net "wDdtFull", 0 0, L_0x5555f9d5a1b0;  1 drivers
v0x5555fa339cd0_0 .net "wDdtRd", 31 0, L_0x5555f9d54e90;  1 drivers
v0x5555fa339d70_0 .net "wDdtRvd", 0 0, v0x5555fa336bf0_0;  1 drivers
E_0x5555f9f5def0/0 .event edge, v0x5555fa339730_0, v0x5555f9c3b230_0, v0x5555fa322ee0_0, v0x5555fa3392a0_0;
E_0x5555f9f5def0/1 .event edge, v0x5555fa336400_0, v0x5555fa3393e0_0, v0x5555fa339160_0;
E_0x5555f9f5def0 .event/or E_0x5555f9f5def0/0, E_0x5555f9f5def0/1;
E_0x5555f9f4f550 .event edge, v0x5555fa3385b0_0, v0x5555fa336360_0, v0x5555fa3377a0_0, v0x5555fa32b140_0;
E_0x5555f9f4ee60/0 .event edge, v0x5555f9e376e0_0, v0x5555f9ec34d0_0, v0x5555fa32b000_0, v0x5555fa3383d0_0;
E_0x5555f9f4ee60/1 .event edge, v0x5555fa32af60_0;
E_0x5555f9f4ee60 .event/or E_0x5555f9f4ee60/0, E_0x5555f9f4ee60/1;
L_0x5555fa352480 .part L_0x5555f9d54e90, 0, 31;
L_0x5555fa352520 .concat8 [ 31 1 0 0], L_0x5555fa352480, L_0x5555f9d53ff0;
S_0x5555fa3255c0 .scope generate, "ASyncDmaDataReceiver" "ASyncDmaDataReceiver" 16 63, 16 63 0, S_0x5555fa324f50;
 .timescale 0 0;
S_0x5555fa325750 .scope module, "DmaDataReceiver" "ASyncFifoController" 16 86, 17 8 0, S_0x5555fa3255c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 16 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iWCLK";
    .port_info 10 /INPUT 1 "iRCLK";
P_0x5555f9b5ca00 .param/l "lpBramGenNum" 1 17 140, C4<00000001>;
P_0x5555f9b5ca40 .param/l "lpDataWidth" 1 17 139, C4<00010000>;
P_0x5555f9b5ca80 .param/l "lpFifoRemaingCntBorder" 1 17 33, C4<01111111>;
P_0x5555f9b5cac0 .param/l "pAddrWidth" 1 17 32, C4<00001000>;
P_0x5555f9b5cb00 .param/l "pFifoBitWidth" 0 17 10, +C4<00000000000000000000000000010000>;
P_0x5555f9b5cb40 .param/l "pFifoDepth" 0 17 9, +C4<00000000000000000000000100000000>;
P_0x5555f9b5cb80 .param/l "pFifoRemaingCntBorder" 0 17 11, +C4<000000000000000000000000001111111>;
L_0x5555f9db7610 .functor BUFZ 1, v0x5555fa32b610_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9db6cc0 .functor BUFZ 1, v0x5555fa32b320_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9dbb2d0 .functor BUFZ 1, v0x5555fa32b280_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9dbb100 .functor BUFZ 16, v0x5555fa328ec0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f3c7289fac8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555fa32a950_0 .net/2u *"_ivl_0", 7 0, L_0x7f3c7289fac8;  1 drivers
v0x5555fa32a9f0_0 .var/i "i", 31 0;
v0x5555fa32aa90_0 .net "iRCLK", 0 0, v0x5555fa33f790_0;  alias, 1 drivers
v0x5555fa32ab30_0 .net "iRe", 0 0, v0x5555fa338c60_0;  1 drivers
v0x5555fa32abd0_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa32ac70_0 .net "iWd", 15 0, v0x5555fa338d00_0;  1 drivers
v0x5555fa32ad10_0 .net "iWe", 0 0, v0x5555fa338da0_0;  1 drivers
v0x5555fa32adb0_0 .net "inARST", 0 0, v0x5555fa3409c0_0;  alias, 1 drivers
v0x5555fa32af60_0 .net "oEmp", 0 0, L_0x5555f9dbb2d0;  alias, 1 drivers
v0x5555fa32b000_0 .net "oFull", 0 0, L_0x5555f9db6cc0;  alias, 1 drivers
v0x5555fa32b0a0_0 .net "oRd", 15 0, L_0x5555f9dbb100;  alias, 1 drivers
v0x5555fa32b140_0 .net "oRemaingCntAlert", 0 0, L_0x5555f9db7610;  alias, 1 drivers
v0x5555fa32b1e0_0 .net "oRvd", 0 0, v0x5555fa32b9d0_0;  alias, 1 drivers
v0x5555fa32b280_0 .var "qEmp", 0 0;
v0x5555fa32b320_0 .var "qFull", 0 0;
v0x5555fa32b3c0_0 .var "qRbin", 7 0;
v0x5555fa32b460_0 .var "qRe", 0 0;
v0x5555fa32b610_0 .var "qRemaingCntAlert", 0 0;
v0x5555fa32b6b0_0 .var "qWbin", 7 0;
v0x5555fa32b750 .array "qWd", 0 0, 15 0;
v0x5555fa32b7f0_0 .var "qWe", 0 0;
v0x5555fa32b890 .array "rRGa", 0 2, 7 0;
v0x5555fa32b930_0 .var "rRa", 7 0;
v0x5555fa32b9d0_0 .var "rRe", 0 0;
v0x5555fa32ba70 .array "rWGa", 0 2, 7 0;
v0x5555fa32bb10_0 .var "rWa", 7 0;
v0x5555fa32bbb0_0 .net "wRd", 15 0, v0x5555fa328ec0_0;  1 drivers
v0x5555fa32bc50_0 .net "wWa", 7 0, L_0x5555fa352180;  1 drivers
E_0x5555f9f63930/0 .event edge, v0x5555fa3291e0_0, v0x5555fa32b3c0_0, v0x5555fa32bc50_0, v0x5555fa32b6b0_0;
E_0x5555f9f63930/1 .event edge, v0x5555fa328a60_0, v0x5555fa32ad10_0, v0x5555fa32b320_0, v0x5555fa32ab30_0;
E_0x5555f9f63930/2 .event edge, v0x5555fa32b280_0;
E_0x5555f9f63930 .event/or E_0x5555f9f63930/0, E_0x5555f9f63930/1, E_0x5555f9f63930/2;
v0x5555fa32b890_0 .array/port v0x5555fa32b890, 0;
v0x5555fa32b890_1 .array/port v0x5555fa32b890, 1;
v0x5555fa32b890_2 .array/port v0x5555fa32b890, 2;
E_0x5555f9f645c0 .event edge, v0x5555fa32b890_0, v0x5555fa32b890_1, v0x5555fa32b890_2, v0x5555fa32b3c0_0;
E_0x5555f9f64600/0 .event negedge, v0x5555f9d333f0_0;
E_0x5555f9f64600/1 .event posedge, v0x5555fa321ce0_0;
E_0x5555f9f64600 .event/or E_0x5555f9f64600/0, E_0x5555f9f64600/1;
v0x5555fa32ba70_0 .array/port v0x5555fa32ba70, 0;
v0x5555fa32ba70_1 .array/port v0x5555fa32ba70, 1;
v0x5555fa32ba70_2 .array/port v0x5555fa32ba70, 2;
E_0x5555f9f80fd0 .event edge, v0x5555fa32ba70_0, v0x5555fa32ba70_1, v0x5555fa32ba70_2, v0x5555fa32b6b0_0;
L_0x5555fa352180 .arith/sum 8, v0x5555fa32bb10_0, L_0x7f3c7289fac8;
S_0x5555fa3259f0 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 17 146, 17 146 0, S_0x5555fa325750;
 .timescale 0 0;
P_0x5555f9f68350 .param/l "x" 0 17 146, +C4<00>;
E_0x5555f9f641c0 .event edge, v0x5555fa32ac70_0;
S_0x5555fa325b80 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 17 152, 5 12 0, S_0x5555fa3259f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555fa325d10 .param/str "lpClkDomainAsync" 1 5 27, "READ_UNKNOWN";
P_0x5555fa325d50 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x5555fa325d90 .param/str "pClkDomainAsync" 0 5 15, "yes";
P_0x5555fa325dd0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x5555fa329a00_0 .net "iRCLK", 0 0, v0x5555fa33f790_0;  alias, 1 drivers
v0x5555fa329aa0_0 .net "iRa", 7 0, v0x5555fa32b930_0;  1 drivers
v0x5555fa329b40_0 .net "iRe", 0 0, v0x5555fa32b460_0;  1 drivers
v0x5555fa329be0_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa329c80_0 .net "iWa", 7 0, v0x5555fa32bb10_0;  1 drivers
v0x5555fa32b750_0 .array/port v0x5555fa32b750, 0;
v0x5555fa329d20_0 .net "iWd", 15 0, v0x5555fa32b750_0;  1 drivers
v0x5555fa329dc0_0 .net "iWe", 0 0, v0x5555fa32b7f0_0;  1 drivers
v0x5555fa329e60_0 .net "oRd", 15 0, v0x5555fa328ec0_0;  alias, 1 drivers
S_0x5555fa325ef0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555fa325b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x5555fa326080 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3260c0 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326100 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326140 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326180 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3261c0 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326200 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326240 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326280 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3262c0 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326300 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326340 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326380 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3263c0 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326400 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326440 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326480 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3264c0 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326500 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326540 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa326580 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa3265c0 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa326600 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa326640 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x5555fa326680 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x5555fa3266c0 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa326700 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa326740 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa326780 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa3267c0 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x5555fa326800 .param/str "WRITE_MODE" 0 6 52, "READ_UNKNOWN";
P_0x5555fa326840 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x5555f9dcd310 .functor BUFZ 1, v0x5555fa32b7f0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9dcd120 .functor BUFZ 1, v0x5555fa32b7f0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9dbb4a0 .functor BUFZ 1, v0x5555fa32b460_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9dcd5d0 .functor BUFZ 8, v0x5555fa32bb10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9db8dd0 .functor BUFZ 8, v0x5555fa32b930_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9db7e40 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f9a8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f3988 .resolv tri, L_0x7f3c7289f9a8, L_0x5555f9dcd120;
L_0x5555f9db82d0 .functor BUFZ 1, RS_0x7f3c728f3988, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f960 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f3a48 .resolv tri, L_0x7f3c7289f960, L_0x5555f9dcd310;
L_0x5555f9db8840 .functor BUFZ 1, RS_0x7f3c728f3a48, C4<0>, C4<0>, C4<0>;
L_0x5555f9db9800 .functor BUFZ 1, v0x5555fa33f790_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289f9f0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f3898 .resolv tri, L_0x7f3c7289f9f0, L_0x5555f9dbb4a0;
L_0x5555f9db99a0 .functor BUFZ 1, RS_0x7f3c728f3898, C4<0>, C4<0>, C4<0>;
v0x5555fa328a60_0 .net "RADDR", 7 0, v0x5555fa32b930_0;  alias, 1 drivers
L_0x7f3c7289fa80 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f36e8 .resolv tri, L_0x7f3c7289fa80, L_0x5555f9db8dd0;
v0x5555fa328b00_0 .net8 "RADDR_net", 7 0, RS_0x7f3c728f36e8;  2 drivers, strength-aware
v0x5555fa328ba0_0 .net "RCLK", 0 0, v0x5555fa33f790_0;  alias, 1 drivers
v0x5555fa328c40_0 .net "RCLK_i", 0 0, L_0x5555f9db9800;  1 drivers
v0x5555fa328ce0_0 .net "RDATA", 15 0, v0x5555fa328ec0_0;  alias, 1 drivers
v0x5555fa328d80_0 .var "RDATA_early", 15 0;
v0x5555fa328e20_0 .var "RDATA_late", 15 0;
v0x5555fa328ec0_0 .var "RDATA_out", 15 0;
v0x5555fa328f60_0 .var "RDATA_reg", 15 0;
v0x5555fa329000_0 .net "RE", 0 0, v0x5555fa32b460_0;  alias, 1 drivers
v0x5555fa3290a0_0 .net "RE_i", 0 0, L_0x5555f9db99a0;  1 drivers
v0x5555fa329140_0 .net8 "RE_net", 0 0, RS_0x7f3c728f3898;  2 drivers, strength-aware
v0x5555fa3291e0_0 .net "WADDR", 7 0, v0x5555fa32bb10_0;  alias, 1 drivers
L_0x7f3c7289fa38 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f38f8 .resolv tri, L_0x7f3c7289fa38, L_0x5555f9dcd5d0;
v0x5555fa329280_0 .net8 "WADDR_net", 7 0, RS_0x7f3c728f38f8;  2 drivers, strength-aware
v0x5555fa329320_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa3293c0_0 .net "WCLKE", 0 0, v0x5555fa32b7f0_0;  alias, 1 drivers
v0x5555fa329460_0 .net "WCLKE_i", 0 0, L_0x5555f9db82d0;  1 drivers
v0x5555fa329500_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728f3988;  2 drivers, strength-aware
v0x5555fa3295a0_0 .net "WCLK_i", 0 0, L_0x5555f9db7e40;  1 drivers
v0x5555fa329640_0 .net "WDATA", 15 0, v0x5555fa32b750_0;  alias, 1 drivers
v0x5555fa3296e0_0 .net "WE", 0 0, v0x5555fa32b7f0_0;  alias, 1 drivers
v0x5555fa329780_0 .net "WE_i", 0 0, L_0x5555f9db8840;  1 drivers
v0x5555fa329820_0 .net8 "WE_net", 0 0, RS_0x7f3c728f3a48;  2 drivers, strength-aware
v0x5555fa3298c0_0 .var/i "i", 31 0;
v0x5555fa329960 .array "mem", 0 5119, 0 0;
E_0x5555f9f40ce0 .event posedge, v0x5555fa328c40_0;
E_0x5555f9f40d20 .event posedge, v0x5555fa3295a0_0;
S_0x5555fa327fc0 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555fa325ef0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa327fc0
v0x5555fa3281f0_0 .var/i "w1", 31 0;
v0x5555fa328290_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555fa3281f0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa3281f0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa3281f0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa3281f0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa3281f0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa328290_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa328290_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa328290_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa328290_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa328290_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555fa3281f0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa3281f0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa3281f0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa328290_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa328290_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa328290_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa328330 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555fa325ef0;
 .timescale 0 0;
S_0x5555fa3284c0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555fa325ef0;
 .timescale 0 0;
v0x5555fa328650_0 .var "addr", 7 0;
v0x5555fa3286f0_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa3298c0_0, 0, 32;
T_53.137 ;
    %load/vec4 v0x5555fa3298c0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_53.138, 5;
    %load/vec4 v0x5555fa328650_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555fa329960, 4;
    %ix/getv/s 4, v0x5555fa3298c0_0;
    %store/vec4 v0x5555fa3286f0_0, 4, 1;
    %load/vec4 v0x5555fa3298c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa3298c0_0, 0, 32;
    %jmp T_53.137;
T_53.138 ;
    %end;
S_0x5555fa328790 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555fa325ef0;
 .timescale 0 0;
v0x5555fa328920_0 .var "addr", 7 0;
v0x5555fa3289c0_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa3298c0_0, 0, 32;
T_54.139 ;
    %load/vec4 v0x5555fa3298c0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_54.140, 5;
    %load/vec4 v0x5555fa3289c0_0;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %load/vec4 v0x5555fa328920_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %load/vec4 v0x5555fa3298c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa3298c0_0, 0, 32;
    %jmp T_54.139;
T_54.140 ;
    %end;
S_0x5555fa329f00 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 17 228, 17 228 0, S_0x5555fa325750;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x5555fa329f00
v0x5555fa32a130_0 .var/i "i", 31 0;
v0x5555fa32a1d0_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa32a130_0, 0, 32;
T_55.141 ;
    %load/vec4 v0x5555fa32a130_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_55.142, 5;
    %load/vec4 v0x5555fa32a1d0_0;
    %load/vec4 v0x5555fa32a130_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.143, 8;
    %load/vec4 v0x5555fa32a130_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_55.143 ;
    %load/vec4 v0x5555fa32a130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa32a130_0, 0, 32;
    %jmp T_55.141;
T_55.142 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_55.145, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_55.145 ;
    %end;
S_0x5555fa32a270 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 17 204, 17 204 0, S_0x5555fa325750;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x5555fa32a270
v0x5555fa32a4a0_0 .var/i "i", 31 0;
v0x5555fa32a540_0 .var "lpDataWidth", 31 0;
v0x5555fa32a5e0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.f_barm_gennum ;
    %load/vec4 v0x5555fa32a5e0_0;
    %load/vec4 v0x5555fa32a540_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_56.147, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_56.148;
T_56.147 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x5555fa32a5e0_0;
    %store/vec4 v0x5555fa32a4a0_0, 0, 32;
T_56.149 ;
    %load/vec4 v0x5555fa32a540_0;
    %load/vec4 v0x5555fa32a4a0_0;
    %cmp/u;
    %jmp/0xz T_56.150, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x5555fa32a4a0_0;
    %load/vec4 v0x5555fa32a540_0;
    %sub;
    %store/vec4 v0x5555fa32a4a0_0, 0, 32;
    %jmp T_56.149;
T_56.150 ;
T_56.148 ;
    %end;
S_0x5555fa32a680 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 17 188, 17 188 0, S_0x5555fa325750;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x5555fa32a680
v0x5555fa32a8b0_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.f_get_datawidth ;
    %load/vec4 v0x5555fa32a8b0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_57.151, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_57.152, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_57.153, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_57.154, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_57.155, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.151 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.152 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.153 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.154 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.155 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_57.157;
T_57.157 ;
    %pop/vec4 1;
    %end;
S_0x5555fa32bcf0 .scope module, "DmaDataTransfer" "SyncFifoController" 16 128, 4 21 0, S_0x5555fa324f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 1 "oRemaingCntAlert";
    .port_info 4 /OUTPUT 32 "oRd";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /OUTPUT 1 "oRvd";
    .port_info 7 /OUTPUT 1 "oEmp";
    .port_info 8 /INPUT 1 "inARST";
    .port_info 9 /INPUT 1 "iCLK";
P_0x5555fa32be80 .param/l "lpBramGenNum" 1 4 117, C4<00000010>;
P_0x5555fa32bec0 .param/l "lpDataWidth" 1 4 116, C4<00010000>;
P_0x5555fa32bf00 .param/l "lpFifoRemaingCntBorder" 1 4 45, C4<01111111>;
P_0x5555fa32bf40 .param/l "pAddrWidth" 1 4 44, C4<00001000>;
P_0x5555fa32bf80 .param/l "pFifoBitWidth" 0 4 23, +C4<00000000000000000000000000100000>;
P_0x5555fa32bfc0 .param/l "pFifoDepth" 0 4 22, +C4<00000000000000000000000100000000>;
P_0x5555fa32c000 .param/l "pFifoRemaingCntBorder" 0 4 24, +C4<00000000000000000000000001111111>;
P_0x5555fa32c040 .param/str "pFifoRemaingCntUsed" 0 4 25, "no";
L_0x5555f9d59ae0 .functor BUFZ 1, v0x5555fa336860_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d5a1b0 .functor BUFZ 1, v0x5555fa336720_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d5af50 .functor BUFZ 1, v0x5555fa336680_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d54e90 .functor BUFZ 32, L_0x5555fa352340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f3c7289fde0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555fa335fa0_0 .net/2u *"_ivl_5", 7 0, L_0x7f3c7289fde0;  1 drivers
v0x5555fa336040_0 .net "iCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa3360e0_0 .net "iRe", 0 0, v0x5555fa338e40_0;  1 drivers
v0x5555fa336180_0 .net "iWd", 31 0, v0x5555fa338ee0_0;  1 drivers
v0x5555fa336220_0 .net "iWe", 0 0, v0x5555fa338f80_0;  1 drivers
v0x5555fa3362c0_0 .net "inARST", 0 0, v0x5555fa3409c0_0;  alias, 1 drivers
v0x5555fa336360_0 .net "oEmp", 0 0, L_0x5555f9d5af50;  alias, 1 drivers
v0x5555fa336400_0 .net "oFull", 0 0, L_0x5555f9d5a1b0;  alias, 1 drivers
v0x5555fa3364a0_0 .net "oRd", 31 0, L_0x5555f9d54e90;  alias, 1 drivers
v0x5555fa336540_0 .net "oRemaingCntAlert", 0 0, L_0x5555f9d59ae0;  1 drivers
v0x5555fa3365e0_0 .net "oRvd", 0 0, v0x5555fa336bf0_0;  alias, 1 drivers
v0x5555fa336680_0 .var "qEmp", 0 0;
v0x5555fa336720_0 .var "qFull", 0 0;
v0x5555fa3367c0_0 .var "qRe", 0 0;
v0x5555fa336860_0 .var "qRemaingCntAlert", 0 0;
v0x5555fa336900 .array "qWd", 0 1, 15 0;
v0x5555fa3369a0_0 .var "qWe", 0 0;
v0x5555fa336b50_0 .var "rRa", 7 0;
v0x5555fa336bf0_0 .var "rRe", 0 0;
v0x5555fa336c90_0 .var "rWa", 7 0;
v0x5555fa336d30_0 .net "wRd", 31 0, L_0x5555fa352340;  1 drivers
v0x5555fa336dd0_0 .net "wWa", 7 0, L_0x5555fa3523e0;  1 drivers
E_0x5555f9e8f840/0 .event edge, v0x5555fa336dd0_0, v0x5555fa32f200_0, v0x5555fa330190_0, v0x5555fa336220_0;
E_0x5555f9e8f840/1 .event edge, v0x5555fa336720_0, v0x5555fa3360e0_0, v0x5555fa336680_0;
E_0x5555f9e8f840 .event/or E_0x5555f9e8f840/0, E_0x5555f9e8f840/1;
L_0x5555fa352340 .concat8 [ 16 16 0 0], v0x5555fa32fe70_0, v0x5555fa334380_0;
L_0x5555fa3523e0 .arith/sum 8, v0x5555fa336c90_0, L_0x7f3c7289fde0;
S_0x5555fa32c190 .scope generate, "TrionSDPBRAM[0]" "TrionSDPBRAM[0]" 4 123, 4 123 0, S_0x5555fa32bcf0;
 .timescale 0 0;
P_0x5555f9e90e00 .param/l "x" 0 4 123, +C4<00>;
E_0x5555f9e902c0 .event edge, v0x5555fa336180_0;
S_0x5555fa32c320 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555fa32c190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555fa32c4b0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555fa32c4f0 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x5555fa32c530 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555fa32c570 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x5555fa3309b0_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa330a50_0 .net "iRa", 7 0, v0x5555fa336b50_0;  1 drivers
v0x5555fa330af0_0 .net "iRe", 0 0, v0x5555fa3367c0_0;  1 drivers
v0x5555fa330b90_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa330c30_0 .net "iWa", 7 0, v0x5555fa336c90_0;  1 drivers
v0x5555fa336900_0 .array/port v0x5555fa336900, 0;
v0x5555fa330cd0_0 .net "iWd", 15 0, v0x5555fa336900_0;  1 drivers
v0x5555fa330d70_0 .net "iWe", 0 0, v0x5555fa3369a0_0;  1 drivers
v0x5555fa330e10_0 .net "oRd", 15 0, v0x5555fa32fe70_0;  1 drivers
S_0x5555fa32c690 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555fa32c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x5555fa32c820 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32c860 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32c8a0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32c8e0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32c920 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32c960 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32c9a0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32c9e0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32ca20 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32ca60 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32caa0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32cae0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32cb20 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32cb60 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32cba0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32cbe0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32cc20 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32cc60 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32cca0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32cce0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa32cd20 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa32cd60 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa32cda0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa32cde0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x5555fa32ce20 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x5555fa32ce60 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa32cea0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa32cee0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa32cf20 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa32cf60 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x5555fa32cfa0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa32cfe0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x5555f9d53d20 .functor BUFZ 1, v0x5555fa3369a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d56460 .functor BUFZ 1, v0x5555fa3369a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d5d160 .functor BUFZ 1, v0x5555fa3367c0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d5df00 .functor BUFZ 8, v0x5555fa336c90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9d5eca0 .functor BUFZ 8, v0x5555fa336b50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9d5fa40 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289fb58 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f4a08 .resolv tri, L_0x7f3c7289fb58, L_0x5555f9d56460;
L_0x5555f9d607e0 .functor BUFZ 1, RS_0x7f3c728f4a08, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289fb10 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f4ac8 .resolv tri, L_0x7f3c7289fb10, L_0x5555f9d53d20;
L_0x5555f9d60eb0 .functor BUFZ 1, RS_0x7f3c728f4ac8, C4<0>, C4<0>, C4<0>;
L_0x5555f9d61580 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289fba0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f4918 .resolv tri, L_0x7f3c7289fba0, L_0x5555f9d5d160;
L_0x5555f9d61c50 .functor BUFZ 1, RS_0x7f3c728f4918, C4<0>, C4<0>, C4<0>;
v0x5555fa32f200_0 .net "RADDR", 7 0, v0x5555fa336b50_0;  alias, 1 drivers
L_0x7f3c7289fc30 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f4768 .resolv tri, L_0x7f3c7289fc30, L_0x5555f9d5eca0;
v0x5555fa32f2a0_0 .net8 "RADDR_net", 7 0, RS_0x7f3c728f4768;  2 drivers, strength-aware
v0x5555fa32f340_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa32fbf0_0 .net "RCLK_i", 0 0, L_0x5555f9d61580;  1 drivers
v0x5555fa32fc90_0 .net "RDATA", 15 0, v0x5555fa32fe70_0;  alias, 1 drivers
v0x5555fa32fd30_0 .var "RDATA_early", 15 0;
v0x5555fa32fdd0_0 .var "RDATA_late", 15 0;
v0x5555fa32fe70_0 .var "RDATA_out", 15 0;
v0x5555fa32ff10_0 .var "RDATA_reg", 15 0;
v0x5555fa32ffb0_0 .net "RE", 0 0, v0x5555fa3367c0_0;  alias, 1 drivers
v0x5555fa330050_0 .net "RE_i", 0 0, L_0x5555f9d61c50;  1 drivers
v0x5555fa3300f0_0 .net8 "RE_net", 0 0, RS_0x7f3c728f4918;  2 drivers, strength-aware
v0x5555fa330190_0 .net "WADDR", 7 0, v0x5555fa336c90_0;  alias, 1 drivers
L_0x7f3c7289fbe8 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f4978 .resolv tri, L_0x7f3c7289fbe8, L_0x5555f9d5df00;
v0x5555fa330230_0 .net8 "WADDR_net", 7 0, RS_0x7f3c728f4978;  2 drivers, strength-aware
v0x5555fa3302d0_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa330370_0 .net "WCLKE", 0 0, v0x5555fa3369a0_0;  alias, 1 drivers
v0x5555fa330410_0 .net "WCLKE_i", 0 0, L_0x5555f9d607e0;  1 drivers
v0x5555fa3304b0_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728f4a08;  2 drivers, strength-aware
v0x5555fa330550_0 .net "WCLK_i", 0 0, L_0x5555f9d5fa40;  1 drivers
v0x5555fa3305f0_0 .net "WDATA", 15 0, v0x5555fa336900_0;  alias, 1 drivers
v0x5555fa330690_0 .net "WE", 0 0, v0x5555fa3369a0_0;  alias, 1 drivers
v0x5555fa330730_0 .net "WE_i", 0 0, L_0x5555f9d60eb0;  1 drivers
v0x5555fa3307d0_0 .net8 "WE_net", 0 0, RS_0x7f3c728f4ac8;  2 drivers, strength-aware
v0x5555fa330870_0 .var/i "i", 31 0;
v0x5555fa330910 .array "mem", 0 5119, 0 0;
E_0x5555f9e5e250 .event posedge, v0x5555fa32fbf0_0;
E_0x5555f9e5e290 .event posedge, v0x5555fa330550_0;
S_0x5555fa32e760 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555fa32c690;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa32e760
v0x5555fa32e990_0 .var/i "w1", 31 0;
v0x5555fa32ea30_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555fa32e990_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa32e990_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa32e990_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa32e990_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa32e990_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa32ea30_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa32ea30_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa32ea30_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa32ea30_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa32ea30_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555fa32e990_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa32e990_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa32e990_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa32ea30_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa32ea30_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa32ea30_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa32ead0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555fa32c690;
 .timescale 0 0;
S_0x5555fa32ec60 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555fa32c690;
 .timescale 0 0;
v0x5555fa32edf0_0 .var "addr", 7 0;
v0x5555fa32ee90_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa330870_0, 0, 32;
T_59.158 ;
    %load/vec4 v0x5555fa330870_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_59.159, 5;
    %load/vec4 v0x5555fa32edf0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555fa330870_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555fa330910, 4;
    %ix/getv/s 4, v0x5555fa330870_0;
    %store/vec4 v0x5555fa32ee90_0, 4, 1;
    %load/vec4 v0x5555fa330870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa330870_0, 0, 32;
    %jmp T_59.158;
T_59.159 ;
    %end;
S_0x5555fa32ef30 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555fa32c690;
 .timescale 0 0;
v0x5555fa32f0c0_0 .var "addr", 7 0;
v0x5555fa32f160_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa330870_0, 0, 32;
T_60.160 ;
    %load/vec4 v0x5555fa330870_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_60.161, 5;
    %load/vec4 v0x5555fa32f160_0;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %load/vec4 v0x5555fa32f0c0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555fa330870_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %load/vec4 v0x5555fa330870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa330870_0, 0, 32;
    %jmp T_60.160;
T_60.161 ;
    %end;
S_0x5555fa330eb0 .scope generate, "TrionSDPBRAM[1]" "TrionSDPBRAM[1]" 4 123, 4 123 0, S_0x5555fa32bcf0;
 .timescale 0 0;
P_0x5555f9e5fe10 .param/l "x" 0 4 123, +C4<01>;
S_0x5555fa331040 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 128, 5 12 0, S_0x5555fa330eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iRCLK";
    .port_info 7 /INPUT 1 "iWCLK";
P_0x5555fa3311d0 .param/str "lpClkDomainAsync" 1 5 27, "\000\000READ_FIRST";
P_0x5555fa331210 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x5555fa331250 .param/str "pClkDomainAsync" 0 5 15, "no";
P_0x5555fa331290 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x5555fa334ec0_0 .net "iRCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa334f60_0 .net "iRa", 7 0, v0x5555fa336b50_0;  alias, 1 drivers
v0x5555fa335000_0 .net "iRe", 0 0, v0x5555fa3367c0_0;  alias, 1 drivers
v0x5555fa3350a0_0 .net "iWCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa335140_0 .net "iWa", 7 0, v0x5555fa336c90_0;  alias, 1 drivers
v0x5555fa336900_1 .array/port v0x5555fa336900, 1;
v0x5555fa3351e0_0 .net "iWd", 15 0, v0x5555fa336900_1;  1 drivers
v0x5555fa335280_0 .net "iWe", 0 0, v0x5555fa3369a0_0;  alias, 1 drivers
v0x5555fa335320_0 .net "oRd", 15 0, v0x5555fa334380_0;  1 drivers
S_0x5555fa3313b0 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 61, 6 36 0, S_0x5555fa331040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x5555fa331540 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331580 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3315c0 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331600 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331640 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331680 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3316c0 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331700 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331740 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331780 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3317c0 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331800 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331840 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331880 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3318c0 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331900 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331940 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331980 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa3319c0 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331a00 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x5555fa331a40 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x5555fa331a80 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x5555fa331ac0 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x5555fa331b00 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x5555fa331b40 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x5555fa331b80 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x5555fa331bc0 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x5555fa331c00 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x5555fa331c40 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x5555fa331c80 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x5555fa331cc0 .param/str "WRITE_MODE" 0 6 52, "\000\000READ_FIRST";
P_0x5555fa331d00 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x5555f9d629f0 .functor BUFZ 1, v0x5555fa3369a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d56b30 .functor BUFZ 1, v0x5555fa3369a0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d63e60 .functor BUFZ 1, v0x5555fa3367c0_0, C4<0>, C4<0>, C4<0>;
L_0x5555f9d64c00 .functor BUFZ 8, v0x5555fa336c90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9d659a0 .functor BUFZ 8, v0x5555fa336b50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5555f9d66740 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289fcc0 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f51b8 .resolv tri, L_0x7f3c7289fcc0, L_0x5555f9d56b30;
L_0x5555f9d578d0 .functor BUFZ 1, RS_0x7f3c728f51b8, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289fc78 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f5278 .resolv tri, L_0x7f3c7289fc78, L_0x5555f9d629f0;
L_0x5555f9d57fa0 .functor BUFZ 1, RS_0x7f3c728f5278, C4<0>, C4<0>, C4<0>;
L_0x5555f9d58670 .functor BUFZ 1, v0x5555fa33ff10_0, C4<0>, C4<0>, C4<0>;
L_0x7f3c7289fd08 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f5128 .resolv tri, L_0x7f3c7289fd08, L_0x5555f9d63e60;
L_0x5555f9d58d40 .functor BUFZ 1, RS_0x7f3c728f5128, C4<0>, C4<0>, C4<0>;
v0x5555fa333f20_0 .net "RADDR", 7 0, v0x5555fa336b50_0;  alias, 1 drivers
L_0x7f3c7289fd98 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f4fa8 .resolv tri, L_0x7f3c7289fd98, L_0x5555f9d659a0;
v0x5555fa333fc0_0 .net8 "RADDR_net", 7 0, RS_0x7f3c728f4fa8;  2 drivers, strength-aware
v0x5555fa334060_0 .net "RCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa334100_0 .net "RCLK_i", 0 0, L_0x5555f9d58670;  1 drivers
v0x5555fa3341a0_0 .net "RDATA", 15 0, v0x5555fa334380_0;  alias, 1 drivers
v0x5555fa334240_0 .var "RDATA_early", 15 0;
v0x5555fa3342e0_0 .var "RDATA_late", 15 0;
v0x5555fa334380_0 .var "RDATA_out", 15 0;
v0x5555fa334420_0 .var "RDATA_reg", 15 0;
v0x5555fa3344c0_0 .net "RE", 0 0, v0x5555fa3367c0_0;  alias, 1 drivers
v0x5555fa334560_0 .net "RE_i", 0 0, L_0x5555f9d58d40;  1 drivers
v0x5555fa334600_0 .net8 "RE_net", 0 0, RS_0x7f3c728f5128;  2 drivers, strength-aware
v0x5555fa3346a0_0 .net "WADDR", 7 0, v0x5555fa336c90_0;  alias, 1 drivers
L_0x7f3c7289fd50 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7f3c728f5158 .resolv tri, L_0x7f3c7289fd50, L_0x5555f9d64c00;
v0x5555fa334740_0 .net8 "WADDR_net", 7 0, RS_0x7f3c728f5158;  2 drivers, strength-aware
v0x5555fa3347e0_0 .net "WCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa334880_0 .net "WCLKE", 0 0, v0x5555fa3369a0_0;  alias, 1 drivers
v0x5555fa334920_0 .net "WCLKE_i", 0 0, L_0x5555f9d578d0;  1 drivers
v0x5555fa3349c0_0 .net8 "WCLKE_net", 0 0, RS_0x7f3c728f51b8;  2 drivers, strength-aware
v0x5555fa334a60_0 .net "WCLK_i", 0 0, L_0x5555f9d66740;  1 drivers
v0x5555fa334b00_0 .net "WDATA", 15 0, v0x5555fa336900_1;  alias, 1 drivers
v0x5555fa334ba0_0 .net "WE", 0 0, v0x5555fa3369a0_0;  alias, 1 drivers
v0x5555fa334c40_0 .net "WE_i", 0 0, L_0x5555f9d57fa0;  1 drivers
v0x5555fa334ce0_0 .net8 "WE_net", 0 0, RS_0x7f3c728f5278;  2 drivers, strength-aware
v0x5555fa334d80_0 .var/i "i", 31 0;
v0x5555fa334e20 .array "mem", 0 5119, 0 0;
E_0x5555f9e77c20 .event posedge, v0x5555fa334100_0;
E_0x5555f9e77c60 .event posedge, v0x5555fa334a60_0;
S_0x5555fa333480 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x5555fa3313b0;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x5555fa333480
v0x5555fa3336b0_0 .var/i "w1", 31 0;
v0x5555fa333750_0 .var/i "w2", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x5555fa3336b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa3336b0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa3336b0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa3336b0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa3336b0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa333750_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa333750_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa333750_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa333750_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa333750_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5555fa3336b0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa3336b0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa3336b0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa333750_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5555fa333750_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5555fa333750_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x5555fa3337f0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x5555fa3313b0;
 .timescale 0 0;
S_0x5555fa333980 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x5555fa3313b0;
 .timescale 0 0;
v0x5555fa333b10_0 .var "addr", 7 0;
v0x5555fa333bb0_0 .var "rdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa334d80_0, 0, 32;
T_62.162 ;
    %load/vec4 v0x5555fa334d80_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_62.163, 5;
    %load/vec4 v0x5555fa333b10_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555fa334d80_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5555fa334e20, 4;
    %ix/getv/s 4, v0x5555fa334d80_0;
    %store/vec4 v0x5555fa333bb0_0, 4, 1;
    %load/vec4 v0x5555fa334d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa334d80_0, 0, 32;
    %jmp T_62.162;
T_62.163 ;
    %end;
S_0x5555fa333c50 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x5555fa3313b0;
 .timescale 0 0;
v0x5555fa333de0_0 .var "addr", 7 0;
v0x5555fa333e80_0 .var "wdata", 15 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa334d80_0, 0, 32;
T_63.164 ;
    %load/vec4 v0x5555fa334d80_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_63.165, 5;
    %load/vec4 v0x5555fa333e80_0;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %load/vec4 v0x5555fa333de0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x5555fa334d80_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %load/vec4 v0x5555fa334d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa334d80_0, 0, 32;
    %jmp T_63.164;
T_63.165 ;
    %end;
S_0x5555fa3353c0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 203, 4 203 0, S_0x5555fa32bcf0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x5555fa3353c0
v0x5555fa3355f0_0 .var/i "i", 31 0;
v0x5555fa335690_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa3355f0_0, 0, 32;
T_64.166 ;
    %load/vec4 v0x5555fa3355f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_64.167, 5;
    %load/vec4 v0x5555fa335690_0;
    %load/vec4 v0x5555fa3355f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.168, 8;
    %load/vec4 v0x5555fa3355f0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_64.168 ;
    %load/vec4 v0x5555fa3355f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa3355f0_0, 0, 32;
    %jmp T_64.166;
T_64.167 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_64.170, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_64.170 ;
    %end;
S_0x5555fa335730 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 179, 4 179 0, S_0x5555fa32bcf0;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x5555fa335730
v0x5555fa335960_0 .var/i "i", 31 0;
v0x5555fa335a00_0 .var "lpDataWidth", 31 0;
v0x5555fa335aa0_0 .var "pFifoBitWidth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.f_barm_gennum ;
    %load/vec4 v0x5555fa335aa0_0;
    %load/vec4 v0x5555fa335a00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.172, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_65.173;
T_65.172 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x5555fa335aa0_0;
    %store/vec4 v0x5555fa335960_0, 0, 32;
T_65.174 ;
    %load/vec4 v0x5555fa335a00_0;
    %load/vec4 v0x5555fa335960_0;
    %cmp/u;
    %jmp/0xz T_65.175, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x5555fa335960_0;
    %load/vec4 v0x5555fa335a00_0;
    %sub;
    %store/vec4 v0x5555fa335960_0, 0, 32;
    %jmp T_65.174;
T_65.175 ;
T_65.173 ;
    %end;
S_0x5555fa335b40 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 163, 4 163 0, S_0x5555fa32bcf0;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x5555fa335b40
v0x5555fa335d70_0 .var "pFifoDepth", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.f_get_datawidth ;
    %load/vec4 v0x5555fa335d70_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_66.176, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_66.177, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_66.178, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_66.179, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_66.180, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.176 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.177 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.178 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.179 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.180 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_66.182;
T_66.182 ;
    %pop/vec4 1;
    %end;
S_0x5555fa335e10 .scope generate, "genblk2" "genblk2" 4 82, 4 82 0, S_0x5555fa32bcf0;
 .timescale 0 0;
E_0x5555f9e808b0 .event "_ivl_0";
S_0x5555fa336e70 .scope module, "UfibBurstCnt" "UfibBurstCnt" 16 154, 18 7 0, S_0x5555fa324f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oBurstRun";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCKE";
    .port_info 3 /INPUT 1 "iCLK";
P_0x5555fa3005d0 .param/l "pBurstCntBitWidth" 0 18 9, +C4<00000000000000000000000000000111>;
P_0x5555fa300610 .param/l "pBurstCntNum" 0 18 8, +C4<00000000000000000000000010000000>;
L_0x5555f9d54b30 .functor BUFZ 1, v0x5555fa337ac0_0, C4<0>, C4<0>, C4<0>;
v0x5555fa3374b0_0 .net "iCKE", 0 0, v0x5555fa338bc0_0;  1 drivers
v0x5555fa337550_0 .net "iCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa3375f0_0 .net "iRST", 0 0, v0x5555fa3401c0_0;  alias, 1 drivers
v0x5555fa3377a0_0 .net "oBurstRun", 0 0, L_0x5555f9d54b30;  alias, 1 drivers
v0x5555fa337840_0 .var "qBurstCntCke", 0 0;
v0x5555fa3378e0_0 .var "qBurstRunCke", 0 0;
v0x5555fa337980_0 .var "qBurstWaitCntCke", 0 0;
v0x5555fa337a20_0 .var "rBurstCnt", 6 0;
v0x5555fa337ac0_0 .var "rBurstRun", 0 0;
v0x5555fa337b60_0 .var "rBurstWaitCnt", 2 0;
E_0x5555f9e80160 .event edge, v0x5555fa337ac0_0, v0x5555fa337b60_0, v0x5555fa337a20_0, v0x5555fa3374b0_0;
S_0x5555fa337000 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 18 61, 18 61 0, S_0x5555fa336e70;
 .timescale 0 0;
v0x5555fa337190_0 .var/i "bitcnt", 31 0;
v0x5555fa337230_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x5555fa337000
v0x5555fa337370_0 .var/i "i", 31 0;
v0x5555fa337410_0 .var/i "number", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.UfibBurstCnt.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa337190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa337370_0, 0, 32;
T_67.183 ;
    %load/vec4 v0x5555fa337370_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_67.184, 5;
    %load/vec4 v0x5555fa337410_0;
    %load/vec4 v0x5555fa337370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.185, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5555fa337190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5555fa337190_0, 0, 32;
T_67.185 ;
    %load/vec4 v0x5555fa337370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa337370_0, 0, 32;
    %jmp T_67.183;
T_67.184 ;
    %load/vec4 v0x5555fa337190_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_67.187, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa337370_0, 0, 32;
T_67.189 ;
    %load/vec4 v0x5555fa337370_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_67.190, 5;
    %load/vec4 v0x5555fa337410_0;
    %load/vec4 v0x5555fa337370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.191, 8;
    %load/vec4 v0x5555fa337370_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.191 ;
    %load/vec4 v0x5555fa337370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa337370_0, 0, 32;
    %jmp T_67.189;
T_67.190 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_67.193, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.193 ;
    %jmp T_67.188;
T_67.187 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa337230_0, 0, 32;
    %load/vec4 v0x5555fa337410_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_67.195, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_67.196;
T_67.195 ;
T_67.197 ;
    %load/vec4 v0x5555fa337410_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_67.198, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5555fa337230_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5555fa337230_0, 0, 32;
    %load/vec4 v0x5555fa337410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5555fa337410_0, 0, 32;
    %jmp T_67.197;
T_67.198 ;
    %load/vec4 v0x5555fa337230_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_67.196 ;
T_67.188 ;
    %end;
S_0x5555fa337c00 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 16 244, 16 244 0, S_0x5555fa324f50;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x5555fa337c00
v0x5555fa337e30_0 .var/i "i", 31 0;
v0x5555fa337ed0_0 .var "iVAL", 31 0;
TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa337e30_0, 0, 32;
T_68.199 ;
    %load/vec4 v0x5555fa337e30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_68.200, 5;
    %load/vec4 v0x5555fa337ed0_0;
    %load/vec4 v0x5555fa337e30_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.201, 8;
    %load/vec4 v0x5555fa337e30_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_68.201 ;
    %load/vec4 v0x5555fa337e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa337e30_0, 0, 32;
    %jmp T_68.199;
T_68.200 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_68.203, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_68.203 ;
    %end;
S_0x5555fa33b2c0 .scope module, "UFIB" "UFIB" 2 195, 19 21 0, S_0x5555fa071680;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiRd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiRd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /OUTPUT 16 "oSUfiWd";
    .port_info 5 /OUTPUT 32 "oSUfiAdrs";
    .port_info 6 /INPUT 1 "iSUfiRdy";
    .port_info 7 /INPUT 32 "iMUfiWd";
    .port_info 8 /INPUT 64 "iMUfiAdrs";
    .port_info 9 /OUTPUT 2 "oMUfiRdy";
    .port_info 10 /INPUT 1 "iRST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x5555fa33b450 .param/l "lpBlockConnectNum" 1 19 102, C4<1>;
P_0x5555fa33b490 .param/l "pBlockAdrsWidth" 0 19 24, +C4<00000000000000000000000000000001>;
P_0x5555fa33b4d0 .param/l "pBlockConnectNum" 0 19 23, +C4<00000000000000000000000000000010>;
P_0x5555fa33b510 .param/l "pMUfiAdrsWidth" 0 19 29, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
P_0x5555fa33b550 .param/l "pMUfiDqWidth" 0 19 28, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x5555fa33b590 .param/l "pUfiAdrsBusWidth" 0 19 26, +C4<00000000000000000000000000100000>;
P_0x5555fa33b5d0 .param/l "pUfiDqBusWidth" 0 19 25, +C4<00000000000000000000000000010000>;
L_0x5555f9e40d90 .functor BUFZ 16, L_0x5555f9c56350, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5555f9da9580 .functor BUFZ 32, L_0x5555fa353a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555f9e1c910 .functor BUFZ 16, v0x5555fa33cd00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5555fa33c120_0 .net "iCLK", 0 0, v0x5555fa33ff10_0;  alias, 1 drivers
v0x5555fa33c1c0_0 .net "iMUfiAdrs", 63 0, v0x5555fa33e5b0_0;  1 drivers
v0x5555fa33c260_0 .net "iMUfiWd", 31 0, v0x5555fa33e650_0;  1 drivers
v0x5555fa33c300_0 .net "iRST", 0 0, v0x5555fa3401c0_0;  alias, 1 drivers
v0x5555fa33c3a0_0 .net "iSUfiAdrs", 31 0, L_0x5555fa353a40;  alias, 1 drivers
v0x5555fa33c440_0 .net "iSUfiRd", 15 0, L_0x5555f9c56350;  alias, 1 drivers
v0x5555fa33c4e0_0 .net "iSUfiRdy", 0 0, L_0x5555fa3543b0;  alias, 1 drivers
v0x5555fa33c580_0 .net "oMUfiAdrs", 31 0, L_0x5555f9da9580;  alias, 1 drivers
v0x5555fa33c620_0 .net "oMUfiRd", 15 0, L_0x5555f9e40d90;  alias, 1 drivers
v0x5555fa33c6c0_0 .net "oMUfiRdy", 1 0, v0x5555fa33ca80_0;  alias, 1 drivers
v0x5555fa33c760_0 .net "oSUfiAdrs", 31 0, v0x5555fa33cc60_0;  alias, 1 drivers
v0x5555fa33c800_0 .net "oSUfiWd", 15 0, L_0x5555f9e1c910;  alias, 1 drivers
v0x5555fa33c8a0_0 .var "qBlockSelectCke", 0 0;
v0x5555fa33c940_0 .var "qBlockSelectRst", 0 0;
v0x5555fa33c9e0_0 .var "qLatencyRst", 0 0;
v0x5555fa33ca80_0 .var "qMUfiRdy", 1 0;
v0x5555fa33cb20_0 .var "rBlockSelect", 0 0;
v0x5555fa33cbc0_0 .var "rLatencyCnt", 2 0;
v0x5555fa33cc60_0 .var "rMUfiAdrs", 31 0;
v0x5555fa33cd00_0 .var "rMUfiWd", 15 0;
v0x5555fa33cda0 .array "wBlockId", 0 1;
v0x5555fa33cda0_0 .net v0x5555fa33cda0 0, 0 0, L_0x5555fa340c40; 1 drivers
v0x5555fa33cda0_1 .net v0x5555fa33cda0 1, 0 0, L_0x5555fa340f60; 1 drivers
v0x5555fa33ce40_0 .net "wEnableBit", 1 0, L_0x5555fa341000;  1 drivers
v0x5555fa33cee0 .array "wMUfiAdrs", 0 1;
v0x5555fa33cee0_0 .net v0x5555fa33cee0 0, 31 0, L_0x5555fa340b00; 1 drivers
v0x5555fa33cee0_1 .net v0x5555fa33cee0 1, 31 0, L_0x5555fa340e20; 1 drivers
v0x5555fa33cf80 .array "wMUfiWd", 0 1;
v0x5555fa33cf80_0 .net v0x5555fa33cf80 0, 15 0, L_0x5555fa340a60; 1 drivers
v0x5555fa33cf80_1 .net v0x5555fa33cf80 1, 15 0, L_0x5555fa340d80; 1 drivers
E_0x5555f9e42270 .event edge, v0x5555f9c3b230_0, v0x5555fa33cb20_0, v0x5555fa33ce40_0, v0x5555fa33cbc0_0;
L_0x5555fa340a60 .part v0x5555fa33e650_0, 0, 16;
L_0x5555fa340b00 .part v0x5555fa33e5b0_0, 0, 32;
L_0x5555fa340d80 .part v0x5555fa33e650_0, 16, 16;
L_0x5555fa340e20 .part v0x5555fa33e5b0_0, 32, 32;
L_0x5555fa341000 .concat8 [ 1 1 0 0], L_0x5555fa340ce0, L_0x5555fa3410a0;
S_0x5555fa33b860 .scope generate, "genblk1[0]" "genblk1[0]" 19 88, 19 88 0, S_0x5555fa33b2c0;
 .timescale 0 0;
P_0x5555f9e46720 .param/l "x" 0 19 88, +C4<00>;
v0x5555fa33b9f0_0 .net *"_ivl_12", 0 0, L_0x5555fa340ce0;  1 drivers
v0x5555fa33ba90_0 .net *"_ivl_7", 3 0, L_0x5555fa340ba0;  1 drivers
L_0x5555fa340ba0 .part L_0x5555fa340b00, 25, 4;
L_0x5555fa340c40 .part L_0x5555fa340ba0, 0, 1;
L_0x5555fa340ce0 .part L_0x5555fa340b00, 31, 1;
S_0x5555fa33bb30 .scope generate, "genblk1[1]" "genblk1[1]" 19 88, 19 88 0, S_0x5555fa33b2c0;
 .timescale 0 0;
P_0x5555f9e43b90 .param/l "x" 0 19 88, +C4<01>;
v0x5555fa33bcc0_0 .net *"_ivl_12", 0 0, L_0x5555fa3410a0;  1 drivers
v0x5555fa33bd60_0 .net *"_ivl_7", 3 0, L_0x5555fa340ec0;  1 drivers
L_0x5555fa340ec0 .part L_0x5555fa340e20, 25, 4;
L_0x5555fa340f60 .part L_0x5555fa340ec0, 0, 1;
L_0x5555fa3410a0 .part L_0x5555fa340e20, 31, 1;
S_0x5555fa33be00 .scope generate, "genblk2[0]" "genblk2[0]" 19 112, 19 112 0, S_0x5555fa33b2c0;
 .timescale 0 0;
P_0x5555f9e42ae0 .param/l "x" 0 19 112, +C4<00>;
E_0x5555f9e450a0 .event edge, v0x5555fa31f820_0, v0x5555fa33cb20_0;
S_0x5555fa33bf90 .scope generate, "genblk2[1]" "genblk2[1]" 19 112, 19 112 0, S_0x5555fa33b2c0;
 .timescale 0 0;
P_0x5555f9e46a90 .param/l "x" 0 19 112, +C4<01>;
S_0x5555fa33d020 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 2 425, 2 425 0, S_0x5555fa071680;
 .timescale -9 -12;
v0x5555fa33d1b0_0 .var/i "bitcnt", 31 0;
v0x5555fa33d250_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x5555fa33d020
v0x5555fa33d390_0 .var/i "i", 31 0;
v0x5555fa33d430_0 .var/i "number", 31 0;
TD_UFIB_tb.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33d1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33d390_0, 0, 32;
T_69.205 ;
    %load/vec4 v0x5555fa33d390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_69.206, 5;
    %load/vec4 v0x5555fa33d430_0;
    %load/vec4 v0x5555fa33d390_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.207, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5555fa33d1b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5555fa33d1b0_0, 0, 32;
T_69.207 ;
    %load/vec4 v0x5555fa33d390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa33d390_0, 0, 32;
    %jmp T_69.205;
T_69.206 ;
    %load/vec4 v0x5555fa33d1b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_69.209, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33d390_0, 0, 32;
T_69.211 ;
    %load/vec4 v0x5555fa33d390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_69.212, 5;
    %load/vec4 v0x5555fa33d430_0;
    %load/vec4 v0x5555fa33d390_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.213, 8;
    %load/vec4 v0x5555fa33d390_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_69.213 ;
    %load/vec4 v0x5555fa33d390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa33d390_0, 0, 32;
    %jmp T_69.211;
T_69.212 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_69.215, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_69.215 ;
    %jmp T_69.210;
T_69.209 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33d250_0, 0, 32;
    %load/vec4 v0x5555fa33d430_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_69.217, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_69.218;
T_69.217 ;
T_69.219 ;
    %load/vec4 v0x5555fa33d430_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_69.220, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5555fa33d250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5555fa33d250_0, 0, 32;
    %load/vec4 v0x5555fa33d430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5555fa33d430_0, 0, 32;
    %jmp T_69.219;
T_69.220 ;
    %load/vec4 v0x5555fa33d250_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_69.218 ;
T_69.210 ;
    %end;
S_0x5555fa33d4d0 .scope generate, "genblk1[0]" "genblk1[0]" 2 209, 2 209 0, S_0x5555fa071680;
 .timescale -9 -12;
P_0x5555f9e381b0 .param/l "x" 0 2 209, +C4<00>;
E_0x5555f9e2e820 .event edge, v0x5555fa2ce4a0_0, v0x5555fa338b20_0, v0x5555fa2ce400_0, v0x5555fa338970_0;
S_0x5555fa33d660 .scope generate, "genblk1[1]" "genblk1[1]" 2 209, 2 209 0, S_0x5555fa071680;
 .timescale -9 -12;
P_0x5555f9e2e4e0 .param/l "x" 0 2 209, +C4<01>;
S_0x5555fa33d7f0 .scope task, "mcb_flash_run" "mcb_flash_run" 2 122, 2 122 0, S_0x5555fa071680;
 .timescale -9 -12;
v0x5555fa33d980_0 .var/i "i", 31 0;
v0x5555fa33da20_0 .var "rw", 0 0;
TD_UFIB_tb.mcb_flash_run ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33d980_0, 0, 32;
T_70.221 ;
    %load/vec4 v0x5555fa33d980_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_70.222, 5;
    %load/vec4 v0x5555fa33da20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_70.223, 4;
    %load/vec4 v0x5555fa33d980_0;
    %store/vec4 v0x5555fa33de80_0, 0, 32;
    %pushi/vec4 1074069504, 0, 32;
    %store/vec4 v0x5555fa33dde0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x5555fa33dc50;
    %join;
    %load/vec4 v0x5555fa33d980_0;
    %store/vec4 v0x5555fa33de80_0, 0, 32;
    %pushi/vec4 1074069508, 0, 32;
    %store/vec4 v0x5555fa33dde0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x5555fa33dc50;
    %join;
    %jmp T_70.224;
T_70.223 ;
    %pushi/vec4 1073741824, 0, 32;
    %load/vec4 v0x5555fa33d980_0;
    %add;
    %store/vec4 v0x5555fa33de80_0, 0, 32;
    %pushi/vec4 1074069508, 0, 32;
    %store/vec4 v0x5555fa33dde0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x5555fa33dc50;
    %join;
T_70.224 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555fa33de80_0, 0, 32;
    %pushi/vec4 1074069512, 0, 32;
    %store/vec4 v0x5555fa33dde0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x5555fa33dc50;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33de80_0, 0, 32;
    %pushi/vec4 1074069512, 0, 32;
    %store/vec4 v0x5555fa33dde0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x5555fa33dc50;
    %join;
    %load/vec4 v0x5555fa33d980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa33d980_0, 0, 32;
    %jmp T_70.221;
T_70.222 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555fa33de80_0, 0, 32;
    %pushi/vec4 1074069516, 0, 32;
    %store/vec4 v0x5555fa33dde0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x5555fa33dc50;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33de80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33dde0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x5555fa33dc50;
    %join;
    %vpi_call 2 145 "$display", "mcb_flash_run %d", v0x5555fa33da20_0 {0 0 0};
    %end;
S_0x5555fa33dac0 .scope task, "reset_init" "reset_init" 2 45, 2 45 0, S_0x5555fa071680;
 .timescale -9 -12;
TD_UFIB_tb.reset_init ;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555fa3401c0_0, 0, 1;
    %load/vec4 v0x5555fa3401c0_0;
    %inv;
    %store/vec4 v0x5555fa3409c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555fa33f8d0_0, 0, 1;
    %load/vec4 v0x5555fa33f8d0_0;
    %inv;
    %store/vec4 v0x5555fa340920_0, 0, 1;
    %delay 40000, 0;
    %end;
S_0x5555fa33dc50 .scope task, "usi_csr_setting" "usi_csr_setting" 2 95, 2 95 0, S_0x5555fa071680;
 .timescale -9 -12;
v0x5555fa33dde0_0 .var "adrs", 31 0;
v0x5555fa33de80_0 .var "wd", 31 0;
TD_UFIB_tb.usi_csr_setting ;
    %load/vec4 v0x5555fa33de80_0;
    %store/vec4 v0x5555fa33f180_0, 0, 32;
    %load/vec4 v0x5555fa33dde0_0;
    %store/vec4 v0x5555fa33f0e0_0, 0, 32;
    %delay 4000, 0;
    %end;
S_0x5555fa33df20 .scope task, "wait_flag" "wait_flag" 2 107, 2 107 0, S_0x5555fa071680;
 .timescale -9 -12;
v0x5555fa33e0b0_0 .var "adrs", 31 0;
v0x5555fa33e150_0 .var "flag", 31 0;
TD_UFIB_tb.wait_flag ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33de80_0, 0, 32;
    %load/vec4 v0x5555fa33e0b0_0;
    %store/vec4 v0x5555fa33dde0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x5555fa33dc50;
    %join;
T_73.225 ;
    %load/vec4 v0x5555fa340740_0;
    %load/vec4 v0x5555fa33e150_0;
    %cmp/e;
    %jmp/0xz T_73.226, 4;
    %delay 4000, 0;
    %jmp T_73.225;
T_73.226 ;
    %end;
    .scope S_0x5555fa33d4d0;
T_74 ;
    %wait E_0x5555f9e2e820;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555fa33fbf0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa33e650_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555fa33fb50, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa33e5b0_0, 4, 5;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x5555fa33d660;
T_75 ;
    %wait E_0x5555f9e2e820;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555fa33fbf0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa33e650_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555fa33fb50, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa33e5b0_0, 4, 5;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x5555fa33be00;
T_76 ;
    %wait E_0x5555f9e450a0;
    %load/vec4 v0x5555fa33c4e0_0;
    %load/vec4 v0x5555fa33cb20_0;
    %pad/u 3;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa33ca80_0, 4, 5;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x5555fa33bf90;
T_77 ;
    %wait E_0x5555f9e450a0;
    %load/vec4 v0x5555fa33c4e0_0;
    %load/vec4 v0x5555fa33cb20_0;
    %pad/u 3;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa33ca80_0, 4, 5;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x5555fa33b2c0;
T_78 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555fa33cb20_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5555fa33cf80, 4;
    %assign/vec4 v0x5555fa33cd00_0, 0;
    %load/vec4 v0x5555fa33c300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555fa33cc60_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x5555fa33cb20_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5555fa33cee0, 4;
    %assign/vec4 v0x5555fa33cc60_0, 0;
T_78.1 ;
    %load/vec4 v0x5555fa33c940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa33cb20_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x5555fa33c8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %load/vec4 v0x5555fa33cb20_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x5555fa33cb20_0, 0;
    %jmp T_78.5;
T_78.4 ;
    %load/vec4 v0x5555fa33cb20_0;
    %assign/vec4 v0x5555fa33cb20_0, 0;
T_78.5 ;
T_78.3 ;
    %load/vec4 v0x5555fa33c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.6, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555fa33cbc0_0, 0;
    %jmp T_78.7;
T_78.6 ;
    %load/vec4 v0x5555fa33cbc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5555fa33cbc0_0, 0;
T_78.7 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x5555fa33b2c0;
T_79 ;
    %wait E_0x5555f9e42270;
    %load/vec4 v0x5555fa33c300_0;
    %load/vec4 v0x5555fa33cb20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x5555fa33c940_0, 0;
    %load/vec4 v0x5555fa33ce40_0;
    %load/vec4 v0x5555fa33cb20_0;
    %part/u 1;
    %inv;
    %load/vec4 v0x5555fa33cbc0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x5555fa33c8a0_0, 0;
    %load/vec4 v0x5555fa33ce40_0;
    %load/vec4 v0x5555fa33cb20_0;
    %part/u 1;
    %load/vec4 v0x5555fa33c300_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x5555fa33c9e0_0, 0;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x5555fa2080d0;
T_80 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555f9c3b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555f9e9a440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555f9febd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f9eb8290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f9fee740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f9e8f100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f9eb1a10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555f9e9cb40_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x5555f9bd3730_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.2, 8;
    %load/vec4 v0x5555f9cad450_0;
    %parti/s 16, 0, 2;
    %jmp/1 T_80.3, 8;
T_80.2 ; End of true expr.
    %load/vec4 v0x5555f9e9a440_0;
    %jmp/0 T_80.3, 8;
 ; End of false expr.
    %blend;
T_80.3;
    %assign/vec4 v0x5555f9e9a440_0, 0;
    %load/vec4 v0x5555f9c13cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.4, 8;
    %load/vec4 v0x5555f9cad450_0;
    %jmp/1 T_80.5, 8;
T_80.4 ; End of true expr.
    %load/vec4 v0x5555f9febd40_0;
    %jmp/0 T_80.5, 8;
 ; End of false expr.
    %blend;
T_80.5;
    %assign/vec4 v0x5555f9febd40_0, 0;
    %load/vec4 v0x5555f9c136c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.6, 8;
    %load/vec4 v0x5555f9cad450_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_80.7, 8;
T_80.6 ; End of true expr.
    %load/vec4 v0x5555f9eb8290_0;
    %jmp/0 T_80.7, 8;
 ; End of false expr.
    %blend;
T_80.7;
    %assign/vec4 v0x5555f9eb8290_0, 0;
    %load/vec4 v0x5555f9ccc810_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.9, 8;
T_80.8 ; End of true expr.
    %load/vec4 v0x5555f9bfb1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.10, 9;
    %load/vec4 v0x5555f9cad450_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_80.11, 9;
T_80.10 ; End of true expr.
    %load/vec4 v0x5555f9fee740_0;
    %jmp/0 T_80.11, 9;
 ; End of false expr.
    %blend;
T_80.11;
    %jmp/0 T_80.9, 8;
 ; End of false expr.
    %blend;
T_80.9;
    %assign/vec4 v0x5555f9fee740_0, 0;
    %load/vec4 v0x5555f9b9d8b0_0;
    %assign/vec4 v0x5555f9e8f100_0, 0;
    %load/vec4 v0x5555f9bb4660_0;
    %assign/vec4 v0x5555f9eb1a10_0, 0;
    %load/vec4 v0x5555f9babbe0_0;
    %assign/vec4 v0x5555f9e9cb40_0, 0;
    %load/vec4 v0x5555f9c47b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_80.13, 8;
T_80.12 ; End of true expr.
    %load/vec4 v0x5555f9ca7f70_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.14, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.15, 9;
T_80.14 ; End of true expr.
    %load/vec4 v0x5555f9e92f90_0;
    %jmp/0 T_80.15, 9;
 ; End of false expr.
    %blend;
T_80.15;
    %jmp/0 T_80.13, 8;
 ; End of false expr.
    %blend;
T_80.13;
    %assign/vec4 v0x5555f9e92f90_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x5555fa2080d0;
T_81 ;
    %wait E_0x5555f9c01570;
    %load/vec4 v0x5555f9ca9920_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x5555f9ca9920_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65536, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5555f9bd3730_0, 0;
    %load/vec4 v0x5555f9ca9920_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x5555f9ca9920_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65540, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5555f9c13cd0_0, 0;
    %load/vec4 v0x5555f9ca9920_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x5555f9ca9920_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65544, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5555f9c136c0_0, 0;
    %load/vec4 v0x5555f9ca9920_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x5555f9ca9920_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65548, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5555f9bfb1c0_0, 0;
    %load/vec4 v0x5555f9ca9920_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x5555f9ca9920_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 65608, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5555f9ca7f70_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x5555fa2080d0;
T_82 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555f9ca9920_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_82.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_82.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_82.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_82.3, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_82.4, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_82.5, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_82.6, 6;
    %load/vec4 v0x5555f9cad450_0;
    %assign/vec4 v0x5555f9eaecd0_0, 0;
    %jmp T_82.8;
T_82.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5555f9e9a440_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555f9eaecd0_0, 0;
    %jmp T_82.8;
T_82.1 ;
    %load/vec4 v0x5555f9febd40_0;
    %assign/vec4 v0x5555f9eaecd0_0, 0;
    %jmp T_82.8;
T_82.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5555f9eb8290_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555f9eaecd0_0, 0;
    %jmp T_82.8;
T_82.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5555f9fee740_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555f9eaecd0_0, 0;
    %jmp T_82.8;
T_82.4 ;
    %pushi/vec4 0, 0, 24;
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x5555f9eb1a10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 3;
    %load/vec4 v0x5555f9e8f100_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555f9eaecd0_0, 0;
    %jmp T_82.8;
T_82.5 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5555f9e9cb40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555f9eaecd0_0, 0;
    %jmp T_82.8;
T_82.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5555f9e92f90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555f9eaecd0_0, 0;
    %jmp T_82.8;
T_82.8 ;
    %pop/vec4 1;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5555fa207ce0;
T_83 ;
    %wait E_0x5555f9bfac60;
    %jmp T_83;
    .thread T_83;
    .scope S_0x5555fa24c920;
T_84 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555fa1f9d30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555fa2025a0_0, 0, 8;
    %end;
    .thread T_84;
    .scope S_0x5555fa24c920;
T_85 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5555fa1fac60_0, 0, 32;
    %store/vec4 v0x5555fa1a18a0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa24cc10;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa3150f0, P_0x5555fa3152b0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_85.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa26b2b0_0, 0, 32;
T_85.2 ;
    %load/vec4 v0x5555fa26b2b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_85.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa26b2b0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555fa26b2b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d27980, 4, 0;
    %load/vec4 v0x5555fa26b2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa26b2b0_0, 0, 32;
    %jmp T_85.2;
T_85.3 ;
    %end;
    .thread T_85;
    .scope S_0x5555fa24c920;
T_86 ;
    %wait E_0x5555fa16c4c0;
    %load/vec4 v0x5555f9d2d170_0;
    %load/vec4 v0x5555fa3062a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555fa25da60_0;
    %store/vec4 v0x5555fa26af10_0, 0, 9;
    %load/vec4 v0x5555f9d2ce30_0;
    %store/vec4 v0x5555fa1fb190_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa16dad0;
    %join;
    %delay 0, 0;
T_86.0 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x5555fa24c920;
T_87 ;
    %wait E_0x5555fa169600;
    %load/vec4 v0x5555fa16aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x5555fa29c870_0;
    %store/vec4 v0x5555f9c83d00_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa16d780;
    %join;
    %load/vec4 v0x5555fa303570_0;
    %store/vec4 v0x5555fa1f60a0_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555fa29c870_0;
    %store/vec4 v0x5555f9c83d00_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa16d780;
    %join;
    %load/vec4 v0x5555fa303570_0;
    %store/vec4 v0x5555fa1f5af0_0, 0, 8;
    %load/vec4 v0x5555fa1f60a0_0;
    %store/vec4 v0x5555fa1f9d30_0, 0, 8;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x5555fa24c280;
T_88 ;
    %wait E_0x5555fa169ae0;
    %load/vec4 v0x5555fa1c88c0_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f9d2ecf0, 0, 4;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x5555fa23cde0;
T_89 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555f9bb4350_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555f9ba2a60_0, 0, 8;
    %end;
    .thread T_89;
    .scope S_0x5555fa23cde0;
T_90 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5555f9ec9df0_0, 0, 32;
    %store/vec4 v0x5555f9ec9f80_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa23d1d0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa315900, P_0x5555fa315ac0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_90.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9cbdc30_0, 0, 32;
T_90.2 ;
    %load/vec4 v0x5555f9cbdc30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_90.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbdc30_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555f9cbdc30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9c3b840, 4, 0;
    %load/vec4 v0x5555f9cbdc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9cbdc30_0, 0, 32;
    %jmp T_90.2;
T_90.3 ;
    %end;
    .thread T_90;
    .scope S_0x5555fa23cde0;
T_91 ;
    %wait E_0x5555fa310a50;
    %load/vec4 v0x5555f9c47820_0;
    %load/vec4 v0x5555f9cbdf10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555f9d32ae0_0;
    %store/vec4 v0x5555f9cc78d0_0, 0, 9;
    %load/vec4 v0x5555f9c3b3d0_0;
    %store/vec4 v0x5555f9cc7b30_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa23ddd0;
    %join;
    %delay 0, 0;
T_91.0 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x5555fa23cde0;
T_92 ;
    %wait E_0x5555fa16bb50;
    %load/vec4 v0x5555f9b4b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0x5555f9b9d460_0;
    %store/vec4 v0x5555f9ec9c60_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa23d9b0;
    %join;
    %load/vec4 v0x5555f9ec9ae0_0;
    %store/vec4 v0x5555f9b9d750_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555f9b9d460_0;
    %store/vec4 v0x5555f9ec9c60_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa23d9b0;
    %join;
    %load/vec4 v0x5555f9ec9ae0_0;
    %store/vec4 v0x5555f9bb44d0_0, 0, 8;
    %load/vec4 v0x5555f9b9d750_0;
    %store/vec4 v0x5555f9bb4350_0, 0, 8;
T_92.0 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x5555fa24bf30;
T_93 ;
    %wait E_0x5555fa169ae0;
    %load/vec4 v0x5555fa1c88c0_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f9d2ecf0, 0, 4;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x5555fa228e50;
T_94 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555f9bd3d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555f9bfb030_0, 0, 8;
    %end;
    .thread T_94;
    .scope S_0x5555fa228e50;
T_95 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5555f9bd3ed0_0, 0, 32;
    %store/vec4 v0x5555f9bd4050_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa229240;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa316110, P_0x5555fa3162d0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_95.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9f47220_0, 0, 32;
T_95.2 ;
    %load/vec4 v0x5555f9f47220_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_95.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f47220_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555f9f47220_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9fc6d30, 4, 0;
    %load/vec4 v0x5555f9f47220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9f47220_0, 0, 32;
    %jmp T_95.2;
T_95.3 ;
    %end;
    .thread T_95;
    .scope S_0x5555fa228e50;
T_96 ;
    %wait E_0x5555f9b8a7a0;
    %load/vec4 v0x5555f9f473a0_0;
    %load/vec4 v0x5555f9ca6470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555f9bfb7d0_0;
    %store/vec4 v0x5555f9be00b0_0, 0, 9;
    %load/vec4 v0x5555f9f47820_0;
    %store/vec4 v0x5555f9bdfd80_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa237bd0;
    %join;
    %delay 0, 0;
T_96.0 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x5555fa228e50;
T_97 ;
    %wait E_0x5555fa310ad0;
    %load/vec4 v0x5555f9bbebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %load/vec4 v0x5555f9c13b40_0;
    %store/vec4 v0x5555f9bd3420_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa229a50;
    %join;
    %load/vec4 v0x5555f9be0390_0;
    %store/vec4 v0x5555f9bd9560_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555f9c13b40_0;
    %store/vec4 v0x5555f9bd3420_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B2\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa229a50;
    %join;
    %load/vec4 v0x5555f9be0390_0;
    %store/vec4 v0x5555f9bd35b0_0, 0, 8;
    %load/vec4 v0x5555f9bd9560_0;
    %store/vec4 v0x5555f9bd3d50_0, 0, 8;
T_97.0 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x5555fa23e1c0;
T_98 ;
    %wait E_0x5555fa169ae0;
    %load/vec4 v0x5555fa1c88c0_0;
    %parti/s 8, 16, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f9d2ecf0, 0, 4;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x5555fa228a60;
T_99 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555f9f3e610_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555f9f3e310_0, 0, 8;
    %end;
    .thread T_99;
    .scope S_0x5555fa228a60;
T_100 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5555f9f3d410_0, 0, 32;
    %store/vec4 v0x5555f9f3d590_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa217d30;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa316920, P_0x5555fa316ae0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_100.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9f294d0_0, 0, 32;
T_100.2 ;
    %load/vec4 v0x5555f9f294d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_100.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9f294d0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555f9f294d0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e8f2a0, 4, 0;
    %load/vec4 v0x5555f9f294d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9f294d0_0, 0, 32;
    %jmp T_100.2;
T_100.3 ;
    %end;
    .thread T_100;
    .scope S_0x5555fa228a60;
T_101 ;
    %wait E_0x5555f9bf3110;
    %load/vec4 v0x5555f9f29950_0;
    %load/vec4 v0x5555f9f29650_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555f9f3e910_0;
    %store/vec4 v0x5555f9f4fc10_0, 0, 9;
    %load/vec4 v0x5555f9f29ad0_0;
    %store/vec4 v0x5555f9f4fd70_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa227bf0;
    %join;
    %delay 0, 0;
T_101.0 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x5555fa228a60;
T_102 ;
    %wait E_0x5555f9bf30d0;
    %load/vec4 v0x5555f9f31f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x5555f9f3e190_0;
    %store/vec4 v0x5555f9f83040_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa227870;
    %join;
    %load/vec4 v0x5555f9f4f6b0_0;
    %store/vec4 v0x5555f9f3d710_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555f9f3e190_0;
    %store/vec4 v0x5555f9f83040_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B3\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa227870;
    %join;
    %load/vec4 v0x5555f9f4f6b0_0;
    %store/vec4 v0x5555f9f3d890_0, 0, 8;
    %load/vec4 v0x5555f9f3d710_0;
    %store/vec4 v0x5555f9f3e610_0, 0, 8;
T_102.0 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x5555fa23bfe0;
T_103 ;
    %wait E_0x5555fa169ae0;
    %load/vec4 v0x5555fa1c88c0_0;
    %parti/s 8, 24, 6;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f9d2ecf0, 0, 4;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x5555fa228670;
T_104 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555f9e74830_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555f9eaefb0_0, 0, 8;
    %end;
    .thread T_104;
    .scope S_0x5555fa228670;
T_105 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5555f9e62890_0, 0, 32;
    %store/vec4 v0x5555f9e61100_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa2179e0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa317130, P_0x5555fa3172f0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_105.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9e43fa0_0, 0, 32;
T_105.2 ;
    %load/vec4 v0x5555f9e43fa0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_105.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e43fa0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555f9e43fa0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e34b90, 4, 0;
    %load/vec4 v0x5555f9e43fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9e43fa0_0, 0, 32;
    %jmp T_105.2;
T_105.3 ;
    %end;
    .thread T_105;
    .scope S_0x5555fa228670;
T_106 ;
    %wait E_0x5555f9bd5020;
    %load/vec4 v0x5555f9e4f850_0;
    %load/vec4 v0x5555f9e42c20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555f9e43300_0;
    %store/vec4 v0x5555f9e5b240_0, 0, 9;
    %load/vec4 v0x5555f9e38850_0;
    %store/vec4 v0x5555f9e5aa00_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa2090c0;
    %join;
    %delay 0, 0;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x5555fa228670;
T_107 ;
    %wait E_0x5555f9bd4fe0;
    %load/vec4 v0x5555f9e42ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %load/vec4 v0x5555f9e80460_0;
    %store/vec4 v0x5555f9e61400_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa208cd0;
    %join;
    %load/vec4 v0x5555f9e5af80_0;
    %store/vec4 v0x5555f9e76700_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555f9e80460_0;
    %store/vec4 v0x5555f9e61400_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B4\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa208cd0;
    %join;
    %load/vec4 v0x5555f9e5af80_0;
    %store/vec4 v0x5555f9e765a0_0, 0, 8;
    %load/vec4 v0x5555f9e76700_0;
    %store/vec4 v0x5555f9e74830_0, 0, 8;
T_107.0 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x5555fa227f70;
T_108 ;
    %wait E_0x5555fa169ae0;
    %load/vec4 v0x5555fa1c88c0_0;
    %parti/s 8, 32, 7;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f9d2ecf0, 0, 4;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x5555fa217300;
T_109 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555f9e03690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555f9de05a0_0, 0, 8;
    %end;
    .thread T_109;
    .scope S_0x5555fa217300;
T_110 ;
    %pushi/vec4 8, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5555f9e06380_0, 0, 32;
    %store/vec4 v0x5555f9e07350_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa2176d0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa317940, P_0x5555fa317b00 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_110.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9daa630_0, 0, 32;
T_110.2 ;
    %load/vec4 v0x5555f9daa630_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_110.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9daa630_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555f9daa630_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9d546b0, 4, 0;
    %load/vec4 v0x5555f9daa630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9daa630_0, 0, 32;
    %jmp T_110.2;
T_110.3 ;
    %end;
    .thread T_110;
    .scope S_0x5555fa217300;
T_111 ;
    %wait E_0x5555fa2ff3d0;
    %load/vec4 v0x5555f9daa2d0_0;
    %load/vec4 v0x5555f9da98b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555f9dee730_0;
    %store/vec4 v0x5555f9e1fbd0_0, 0, 9;
    %load/vec4 v0x5555f9daa9f0_0;
    %store/vec4 v0x5555f9e20050_0, 0, 8;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa206ee0;
    %join;
    %delay 0, 0;
T_111.0 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x5555fa217300;
T_112 ;
    %wait E_0x5555fa2229f0;
    %load/vec4 v0x5555f9da9730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x5555f9de0020_0;
    %store/vec4 v0x5555f9e1e7e0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa2028b0;
    %join;
    %load/vec4 v0x5555f9e1cc10_0;
    %store/vec4 v0x5555f9de0700_0, 0, 8;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555f9de0020_0;
    %store/vec4 v0x5555f9e1e7e0_0, 0, 9;
    %fork TD_UFIB_tb.MicroControllerBlock.McbCacheMemory.TrionSDPBRAM\x5B5\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa2028b0;
    %join;
    %load/vec4 v0x5555f9e1cc10_0;
    %store/vec4 v0x5555f9e03220_0, 0, 8;
    %load/vec4 v0x5555f9de0700_0;
    %store/vec4 v0x5555f9e03690_0, 0, 8;
T_112.0 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x5555fa218080;
T_113 ;
    %wait E_0x5555fa169ae0;
    %load/vec4 v0x5555fa1c88c0_0;
    %parti/s 8, 40, 7;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f9d2ecf0, 0, 4;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x5555fa16e200;
T_114 ;
    %wait E_0x5555fa168b40;
    %load/vec4 v0x5555f9d333f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5555f9cf6e10_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x5555f9d297a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x5555f9cdb510_0;
    %assign/vec4 v0x5555f9cf6e10_0, 0;
    %jmp T_114.3;
T_114.2 ;
    %load/vec4 v0x5555f9cf6e10_0;
    %assign/vec4 v0x5555f9cf6e10_0, 0;
T_114.3 ;
T_114.1 ;
    %load/vec4 v0x5555f9d333f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5555f9f16340_0, 0;
    %jmp T_114.5;
T_114.4 ;
    %load/vec4 v0x5555fa170f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.6, 8;
    %load/vec4 v0x5555f9f16340_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5555f9f16340_0, 0;
    %jmp T_114.7;
T_114.6 ;
    %load/vec4 v0x5555f9f16340_0;
    %assign/vec4 v0x5555f9f16340_0, 0;
T_114.7 ;
T_114.5 ;
    %load/vec4 v0x5555f9d333f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f9d07590_0, 0;
    %jmp T_114.9;
T_114.8 ;
    %load/vec4 v0x5555fa170f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555f9d07590_0, 0;
    %jmp T_114.11;
T_114.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f9d07590_0, 0;
T_114.11 ;
T_114.9 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x5555fa16e200;
T_115 ;
    %wait E_0x5555f9b6eb10;
    %load/vec4 v0x5555f9cdb510_0;
    %load/vec4 v0x5555f9f16340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa2ffb00_0, 0;
    %load/vec4 v0x5555f9cf6e10_0;
    %load/vec4 v0x5555f9f16340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa174340_0, 0;
    %load/vec4 v0x5555fa1b4a50_0;
    %load/vec4 v0x5555fa2ffb00_0;
    %inv;
    %and;
    %assign/vec4 v0x5555f9d297a0_0, 0;
    %load/vec4 v0x5555f9ca1180_0;
    %load/vec4 v0x5555fa174340_0;
    %inv;
    %and;
    %assign/vec4 v0x5555fa170f40_0, 0;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x5555fa16e200;
T_116 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x5555f9d8b950 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x5555f9d8b910 {0 0 0};
    %end;
    .thread T_116;
    .scope S_0x5555fa276600;
T_117 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555f9e061e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555fa169740_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x5555fa25eaf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x5555fa2cc490_0;
    %load/vec4 v0x5555fa285ca0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555fa169740_0, 0;
    %jmp T_117.3;
T_117.2 ;
    %load/vec4 v0x5555fa169740_0;
    %assign/vec4 v0x5555fa169740_0, 0;
T_117.3 ;
T_117.1 ;
    %load/vec4 v0x5555f9e061e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555fa0d7b40_0, 0;
    %jmp T_117.5;
T_117.4 ;
    %load/vec4 v0x5555fa1fbe90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.6, 8;
    %load/vec4 v0x5555fa2cc490_0;
    %load/vec4 v0x5555fa285ca0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555fa0d7b40_0, 0;
    %jmp T_117.7;
T_117.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555fa0d7b40_0, 0;
T_117.7 ;
T_117.5 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x5555fa276600;
T_118 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555f9e061e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa215f80_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x5555fa1265f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa215f80_0, 0;
    %jmp T_118.3;
T_118.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa215f80_0, 0;
T_118.3 ;
T_118.1 ;
    %load/vec4 v0x5555fa0d9710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa216020_0, 0;
    %jmp T_118.5;
T_118.4 ;
    %load/vec4 v0x5555fa1c9870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa216020_0, 0;
    %jmp T_118.7;
T_118.6 ;
    %load/vec4 v0x5555fa216020_0;
    %assign/vec4 v0x5555fa216020_0, 0;
T_118.7 ;
T_118.5 ;
    %load/vec4 v0x5555fa1697e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5555f9e2dda0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555fa1697e0_0, 0;
    %jmp T_118;
    .thread T_118;
    .scope S_0x5555fa276600;
T_119 ;
    %wait E_0x5555f9c81780;
    %load/vec4 v0x5555fa0d9670_0;
    %load/vec4 v0x5555fa126690_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555fa1b59e0_0, 0;
    %load/vec4 v0x5555fa2b2ee0_0;
    %inv;
    %load/vec4 v0x5555fa1265f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555fa215f80_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x5555fa1a1ad0_0, 0;
    %load/vec4 v0x5555f9e2dda0_0;
    %load/vec4 v0x5555fa2b2e40_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555fa216020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555fa0d9710_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x5555fa1b5940_0, 0;
    %load/vec4 v0x5555fa2b2ee0_0;
    %assign/vec4 v0x5555f9c68df0_0, 0;
    %load/vec4 v0x5555fa2b2e40_0;
    %assign/vec4 v0x5555f9c68d50_0, 0;
    %load/vec4 v0x5555fa1697e0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa1c9870_0, 0;
    %load/vec4 v0x5555fa2b2e40_0;
    %load/vec4 v0x5555fa0d9710_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x5555f9c68cb0_0, 0;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x5555fa276600;
T_120 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555fa1fbdd0_0, 0;
    %end;
    .thread T_120;
    .scope S_0x5555fa276600;
T_121 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555fa1a1b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x5555f9e376e0_0;
    %assign/vec4 v0x5555fa1fbdd0_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x5555fa1fbdd0_0;
    %assign/vec4 v0x5555fa1fbdd0_0, 0;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x5555fa276600;
T_122 ;
    %wait E_0x5555f9c82290;
    %load/vec4 v0x5555f9ec34d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5555f9ec34d0_0;
    %parti/s 4, 25, 6;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x5555fa1a1b70_0, 0;
    %load/vec4 v0x5555fa1a1b70_0;
    %assign/vec4 v0x5555f9c68e90_0, 0;
    %load/vec4 v0x5555fa1fbdd0_0;
    %assign/vec4 v0x5555fa0d7aa0_0, 0;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x5555fa322930;
T_123 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555fa322d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa3238b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555fa3235c0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5555fa323520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa323810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa323770_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x5555fa323200_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.2, 8;
    %load/vec4 v0x5555fa322e40_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_123.3, 8;
T_123.2 ; End of true expr.
    %load/vec4 v0x5555fa3238b0_0;
    %jmp/0 T_123.3, 8;
 ; End of false expr.
    %blend;
T_123.3;
    %assign/vec4 v0x5555fa3238b0_0, 0;
    %load/vec4 v0x5555fa3232a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.4, 8;
    %load/vec4 v0x5555fa322e40_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_123.5, 8;
T_123.4 ; End of true expr.
    %load/vec4 v0x5555fa3235c0_0;
    %jmp/0 T_123.5, 8;
 ; End of false expr.
    %blend;
T_123.5;
    %assign/vec4 v0x5555fa3235c0_0, 0;
    %load/vec4 v0x5555fa323340_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.6, 8;
    %load/vec4 v0x5555fa322e40_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_123.7, 8;
T_123.6 ; End of true expr.
    %load/vec4 v0x5555fa323520_0;
    %jmp/0 T_123.7, 8;
 ; End of false expr.
    %blend;
T_123.7;
    %assign/vec4 v0x5555fa323520_0, 0;
    %load/vec4 v0x5555fa322bc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.8, 8;
    %load/vec4 v0x5555fa323770_0;
    %jmp/1 T_123.9, 8;
T_123.8 ; End of true expr.
    %load/vec4 v0x5555fa3233e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_123.10, 9;
    %load/vec4 v0x5555fa322e40_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_123.11, 9;
T_123.10 ; End of true expr.
    %load/vec4 v0x5555fa323810_0;
    %jmp/0 T_123.11, 9;
 ; End of false expr.
    %blend;
T_123.11;
    %jmp/0 T_123.9, 8;
 ; End of false expr.
    %blend;
T_123.9;
    %assign/vec4 v0x5555fa323810_0, 0;
    %load/vec4 v0x5555fa323480_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.12, 8;
    %load/vec4 v0x5555fa322e40_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_123.13, 8;
T_123.12 ; End of true expr.
    %load/vec4 v0x5555fa323770_0;
    %jmp/0 T_123.13, 8;
 ; End of false expr.
    %blend;
T_123.13;
    %assign/vec4 v0x5555fa323770_0, 0;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x5555fa322930;
T_124 ;
    %wait E_0x5555f9c01570;
    %load/vec4 v0x5555fa322da0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x5555fa322da0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131072, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5555fa323200_0, 0;
    %load/vec4 v0x5555fa322da0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x5555fa322da0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131076, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5555fa3232a0_0, 0;
    %load/vec4 v0x5555fa322da0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x5555fa322da0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131080, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5555fa323340_0, 0;
    %load/vec4 v0x5555fa322da0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x5555fa322da0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131084, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5555fa3233e0_0, 0;
    %load/vec4 v0x5555fa322da0_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x5555fa322da0_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 131088, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5555fa323480_0, 0;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x5555fa322930;
T_125 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555fa322da0_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_125.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_125.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_125.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_125.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_125.4, 6;
    %load/vec4 v0x5555fa322e40_0;
    %assign/vec4 v0x5555fa323950_0, 0;
    %jmp T_125.6;
T_125.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5555fa3238b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555fa323950_0, 0;
    %jmp T_125.6;
T_125.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5555fa3235c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555fa323950_0, 0;
    %jmp T_125.6;
T_125.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5555fa323520_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555fa323950_0, 0;
    %jmp T_125.6;
T_125.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5555fa323810_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555fa323950_0, 0;
    %jmp T_125.6;
T_125.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5555fa323770_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555fa323950_0, 0;
    %jmp T_125.6;
T_125.6 ;
    %pop/vec4 1;
    %jmp T_125;
    .thread T_125;
    .scope S_0x5555fa325ef0;
T_126 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555fa328ec0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555fa328f60_0, 0, 16;
    %end;
    .thread T_126;
    .scope S_0x5555fa325ef0;
T_127 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5555fa328290_0, 0, 32;
    %store/vec4 v0x5555fa3281f0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa327fc0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa326680, P_0x5555fa326840 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_127.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa3298c0_0, 0, 32;
T_127.2 ;
    %load/vec4 v0x5555fa3298c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_127.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa3298c0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555fa3298c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa329960, 4, 0;
    %load/vec4 v0x5555fa3298c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa3298c0_0, 0, 32;
    %jmp T_127.2;
T_127.3 ;
    %end;
    .thread T_127;
    .scope S_0x5555fa325ef0;
T_128 ;
    %wait E_0x5555f9f40d20;
    %load/vec4 v0x5555fa329780_0;
    %load/vec4 v0x5555fa329460_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555fa329280_0;
    %store/vec4 v0x5555fa328920_0, 0, 8;
    %load/vec4 v0x5555fa329640_0;
    %store/vec4 v0x5555fa3289c0_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa328790;
    %join;
    %delay 0, 0;
T_128.0 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x5555fa325ef0;
T_129 ;
    %wait E_0x5555f9f40ce0;
    %load/vec4 v0x5555fa3290a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v0x5555fa328b00_0;
    %store/vec4 v0x5555fa328650_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa3284c0;
    %join;
    %load/vec4 v0x5555fa3286f0_0;
    %store/vec4 v0x5555fa328d80_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555fa328b00_0;
    %store/vec4 v0x5555fa328650_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.ASyncDmaDataReceiver.DmaDataReceiver.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa3284c0;
    %join;
    %load/vec4 v0x5555fa3286f0_0;
    %store/vec4 v0x5555fa328e20_0, 0, 16;
    %load/vec4 v0x5555fa328d80_0;
    %load/vec4 v0x5555fa328e20_0;
    %cmp/e;
    %flag_mov 8, 6;
    %jmp/0 T_129.2, 8;
    %load/vec4 v0x5555fa328d80_0;
    %jmp/1 T_129.3, 8;
T_129.2 ; End of true expr.
    %pushi/vec4 65535, 65535, 16;
    %jmp/0 T_129.3, 8;
 ; End of false expr.
    %blend;
T_129.3;
    %store/vec4 v0x5555fa328ec0_0, 0, 16;
T_129.0 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x5555fa3259f0;
T_130 ;
    %wait E_0x5555f9f641c0;
    %load/vec4 v0x5555fa32ac70_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32b750, 0, 4;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x5555fa325750;
T_131 ;
    %wait E_0x5555fa168b40;
    %load/vec4 v0x5555fa32adb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555fa32bb10_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x5555fa32b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x5555fa32bc50_0;
    %assign/vec4 v0x5555fa32bb10_0, 0;
    %jmp T_131.3;
T_131.2 ;
    %load/vec4 v0x5555fa32bb10_0;
    %assign/vec4 v0x5555fa32bb10_0, 0;
T_131.3 ;
T_131.1 ;
    %load/vec4 v0x5555fa32adb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32ba70, 0, 4;
    %jmp T_131.5;
T_131.4 ;
    %load/vec4 v0x5555fa32bb10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555fa32bb10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5555fa32bb10_0;
    %parti/s 7, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32ba70, 0, 4;
T_131.5 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x5555fa325750;
T_132 ;
    %wait E_0x5555f9f64600;
    %load/vec4 v0x5555fa32adb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32ba70, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32ba70, 0, 4;
    %jmp T_132.1;
T_132.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555fa32ba70, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555fa32ba70, 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32ba70, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32ba70, 0, 4;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x5555fa325750;
T_133 ;
    %wait E_0x5555f9f80fd0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5555fa32a9f0_0, 0, 32;
T_133.0 ;
    %load/vec4 v0x5555fa32a9f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_133.1, 5;
    %load/vec4 v0x5555fa32a9f0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_133.2, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555fa32ba70, 4;
    %load/vec4 v0x5555fa32a9f0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5555fa32a9f0_0;
    %assign/vec4/off/d v0x5555fa32b6b0_0, 4, 5;
    %jmp T_133.3;
T_133.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555fa32ba70, 4;
    %load/vec4 v0x5555fa32a9f0_0;
    %part/s 1;
    %load/vec4 v0x5555fa32b6b0_0;
    %load/vec4 v0x5555fa32a9f0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5555fa32a9f0_0;
    %assign/vec4/off/d v0x5555fa32b6b0_0, 4, 5;
T_133.3 ;
    %load/vec4 v0x5555fa32a9f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5555fa32a9f0_0, 0, 32;
    %jmp T_133.0;
T_133.1 ;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x5555fa325750;
T_134 ;
    %wait E_0x5555f9f64600;
    %load/vec4 v0x5555fa32adb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555fa32b930_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x5555fa32b460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %load/vec4 v0x5555fa32b930_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555fa32b930_0, 0;
    %jmp T_134.3;
T_134.2 ;
    %load/vec4 v0x5555fa32b930_0;
    %assign/vec4 v0x5555fa32b930_0, 0;
T_134.3 ;
T_134.1 ;
    %load/vec4 v0x5555fa32adb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.4, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32b890, 0, 4;
    %jmp T_134.5;
T_134.4 ;
    %load/vec4 v0x5555fa32b930_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5555fa32b930_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5555fa32b930_0;
    %parti/s 7, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32b890, 0, 4;
T_134.5 ;
    %load/vec4 v0x5555fa32adb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa32b9d0_0, 0;
    %jmp T_134.7;
T_134.6 ;
    %load/vec4 v0x5555fa32b460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa32b9d0_0, 0;
    %jmp T_134.9;
T_134.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa32b9d0_0, 0;
T_134.9 ;
T_134.7 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x5555fa325750;
T_135 ;
    %wait E_0x5555fa168b40;
    %load/vec4 v0x5555fa32adb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32b890, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32b890, 0, 4;
    %jmp T_135.1;
T_135.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555fa32b890, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555fa32b890, 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32b890, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa32b890, 0, 4;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x5555fa325750;
T_136 ;
    %wait E_0x5555f9f645c0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5555fa32a9f0_0, 0, 32;
T_136.0 ;
    %load/vec4 v0x5555fa32a9f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_136.1, 5;
    %load/vec4 v0x5555fa32a9f0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_136.2, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555fa32b890, 4;
    %load/vec4 v0x5555fa32a9f0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5555fa32a9f0_0;
    %assign/vec4/off/d v0x5555fa32b3c0_0, 4, 5;
    %jmp T_136.3;
T_136.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5555fa32b890, 4;
    %load/vec4 v0x5555fa32a9f0_0;
    %part/s 1;
    %load/vec4 v0x5555fa32b3c0_0;
    %load/vec4 v0x5555fa32a9f0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x5555fa32a9f0_0;
    %assign/vec4/off/d v0x5555fa32b3c0_0, 4, 5;
T_136.3 ;
    %load/vec4 v0x5555fa32a9f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5555fa32a9f0_0, 0, 32;
    %jmp T_136.0;
T_136.1 ;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x5555fa325750;
T_137 ;
    %wait E_0x5555f9f63930;
    %load/vec4 v0x5555fa32bb10_0;
    %load/vec4 v0x5555fa32b3c0_0;
    %sub;
    %cmpi/u 127, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %assign/vec4 v0x5555fa32b610_0, 0;
    %load/vec4 v0x5555fa32bc50_0;
    %load/vec4 v0x5555fa32b3c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa32b320_0, 0;
    %load/vec4 v0x5555fa32b6b0_0;
    %load/vec4 v0x5555fa32b930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa32b280_0, 0;
    %load/vec4 v0x5555fa32ad10_0;
    %load/vec4 v0x5555fa32b320_0;
    %inv;
    %and;
    %assign/vec4 v0x5555fa32b7f0_0, 0;
    %load/vec4 v0x5555fa32ab30_0;
    %load/vec4 v0x5555fa32b280_0;
    %inv;
    %and;
    %assign/vec4 v0x5555fa32b460_0, 0;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x5555fa325750;
T_138 ;
    %vpi_call 17 178 "$display", "--- Async Fifo lpDataWidth %d bit", P_0x5555f9b5ca40 {0 0 0};
    %vpi_call 17 179 "$display", "--- Async Fifo lpBramGenNum %d Block", P_0x5555f9b5ca00 {0 0 0};
    %end;
    .thread T_138;
    .scope S_0x5555fa335e10;
T_139 ;
    %wait E_0x5555f9e808b0;
    %jmp T_139;
    .thread T_139;
    .scope S_0x5555fa32c690;
T_140 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555fa32fe70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555fa32ff10_0, 0, 16;
    %end;
    .thread T_140;
    .scope S_0x5555fa32c690;
T_141 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5555fa32ea30_0, 0, 32;
    %store/vec4 v0x5555fa32e990_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa32e760;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa32ce20, P_0x5555fa32cfe0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_141.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa330870_0, 0, 32;
T_141.2 ;
    %load/vec4 v0x5555fa330870_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_141.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa330870_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555fa330870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa330910, 4, 0;
    %load/vec4 v0x5555fa330870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa330870_0, 0, 32;
    %jmp T_141.2;
T_141.3 ;
    %end;
    .thread T_141;
    .scope S_0x5555fa32c690;
T_142 ;
    %wait E_0x5555f9e5e290;
    %load/vec4 v0x5555fa330730_0;
    %load/vec4 v0x5555fa330410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555fa330230_0;
    %store/vec4 v0x5555fa32f0c0_0, 0, 8;
    %load/vec4 v0x5555fa3305f0_0;
    %store/vec4 v0x5555fa32f160_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa32ef30;
    %join;
    %delay 0, 0;
T_142.0 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x5555fa32c690;
T_143 ;
    %wait E_0x5555f9e5e250;
    %load/vec4 v0x5555fa330050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %load/vec4 v0x5555fa32f2a0_0;
    %store/vec4 v0x5555fa32edf0_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa32ec60;
    %join;
    %load/vec4 v0x5555fa32ee90_0;
    %store/vec4 v0x5555fa32fd30_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555fa32f2a0_0;
    %store/vec4 v0x5555fa32edf0_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa32ec60;
    %join;
    %load/vec4 v0x5555fa32ee90_0;
    %store/vec4 v0x5555fa32fdd0_0, 0, 16;
    %load/vec4 v0x5555fa32fd30_0;
    %store/vec4 v0x5555fa32fe70_0, 0, 16;
T_143.0 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x5555fa32c190;
T_144 ;
    %wait E_0x5555f9e902c0;
    %load/vec4 v0x5555fa336180_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa336900, 0, 4;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x5555fa3313b0;
T_145 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555fa334380_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555fa334420_0, 0, 16;
    %end;
    .thread T_145;
    .scope S_0x5555fa3313b0;
T_146 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5555fa333750_0, 0, 32;
    %store/vec4 v0x5555fa3336b0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa333480;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa331b40, P_0x5555fa331d00 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_146.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa334d80_0, 0, 32;
T_146.2 ;
    %load/vec4 v0x5555fa334d80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_146.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa334d80_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555fa334d80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa334e20, 4, 0;
    %load/vec4 v0x5555fa334d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa334d80_0, 0, 32;
    %jmp T_146.2;
T_146.3 ;
    %end;
    .thread T_146;
    .scope S_0x5555fa3313b0;
T_147 ;
    %wait E_0x5555f9e77c60;
    %load/vec4 v0x5555fa334c40_0;
    %load/vec4 v0x5555fa334920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555fa334740_0;
    %store/vec4 v0x5555fa333de0_0, 0, 8;
    %load/vec4 v0x5555fa334b00_0;
    %store/vec4 v0x5555fa333e80_0, 0, 16;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa333c50;
    %join;
    %delay 0, 0;
T_147.0 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x5555fa3313b0;
T_148 ;
    %wait E_0x5555f9e77c20;
    %load/vec4 v0x5555fa334560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x5555fa333fc0_0;
    %store/vec4 v0x5555fa333b10_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa333980;
    %join;
    %load/vec4 v0x5555fa333bb0_0;
    %store/vec4 v0x5555fa334240_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555fa333fc0_0;
    %store/vec4 v0x5555fa333b10_0, 0, 8;
    %fork TD_UFIB_tb.SynthesizerBlock.UfibReadDmaUnit.DmaDataTransfer.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa333980;
    %join;
    %load/vec4 v0x5555fa333bb0_0;
    %store/vec4 v0x5555fa3342e0_0, 0, 16;
    %load/vec4 v0x5555fa334240_0;
    %store/vec4 v0x5555fa334380_0, 0, 16;
T_148.0 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x5555fa330eb0;
T_149 ;
    %wait E_0x5555f9e902c0;
    %load/vec4 v0x5555fa336180_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa336900, 0, 4;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x5555fa32bcf0;
T_150 ;
    %wait E_0x5555fa168b40;
    %load/vec4 v0x5555fa3362c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555fa336c90_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x5555fa3369a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.2, 8;
    %load/vec4 v0x5555fa336dd0_0;
    %assign/vec4 v0x5555fa336c90_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x5555fa336c90_0;
    %assign/vec4 v0x5555fa336c90_0, 0;
T_150.3 ;
T_150.1 ;
    %load/vec4 v0x5555fa3362c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555fa336b50_0, 0;
    %jmp T_150.5;
T_150.4 ;
    %load/vec4 v0x5555fa3367c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.6, 8;
    %load/vec4 v0x5555fa336b50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555fa336b50_0, 0;
    %jmp T_150.7;
T_150.6 ;
    %load/vec4 v0x5555fa336b50_0;
    %assign/vec4 v0x5555fa336b50_0, 0;
T_150.7 ;
T_150.5 ;
    %load/vec4 v0x5555fa3362c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa336bf0_0, 0;
    %jmp T_150.9;
T_150.8 ;
    %load/vec4 v0x5555fa3367c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa336bf0_0, 0;
    %jmp T_150.11;
T_150.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa336bf0_0, 0;
T_150.11 ;
T_150.9 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x5555fa32bcf0;
T_151 ;
    %wait E_0x5555f9e8f840;
    %load/vec4 v0x5555fa336dd0_0;
    %load/vec4 v0x5555fa336b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa336720_0, 0;
    %load/vec4 v0x5555fa336c90_0;
    %load/vec4 v0x5555fa336b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa336680_0, 0;
    %load/vec4 v0x5555fa336220_0;
    %load/vec4 v0x5555fa336720_0;
    %inv;
    %and;
    %assign/vec4 v0x5555fa3369a0_0, 0;
    %load/vec4 v0x5555fa3360e0_0;
    %load/vec4 v0x5555fa336680_0;
    %inv;
    %and;
    %assign/vec4 v0x5555fa3367c0_0, 0;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x5555fa32bcf0;
T_152 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x5555fa32bec0 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x5555fa32be80 {0 0 0};
    %end;
    .thread T_152;
    .scope S_0x5555fa336e70;
T_153 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555fa3375f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa337ac0_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x5555fa3378e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x5555fa337ac0_0;
    %inv;
    %assign/vec4 v0x5555fa337ac0_0, 0;
    %jmp T_153.3;
T_153.2 ;
    %load/vec4 v0x5555fa337ac0_0;
    %assign/vec4 v0x5555fa337ac0_0, 0;
T_153.3 ;
T_153.1 ;
    %load/vec4 v0x5555fa3375f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5555fa337a20_0, 0;
    %jmp T_153.5;
T_153.4 ;
    %load/vec4 v0x5555fa337840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.6, 8;
    %load/vec4 v0x5555fa337a20_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5555fa337a20_0, 0;
    %jmp T_153.7;
T_153.6 ;
    %load/vec4 v0x5555fa337a20_0;
    %assign/vec4 v0x5555fa337a20_0, 0;
T_153.7 ;
T_153.5 ;
    %load/vec4 v0x5555fa3375f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555fa337b60_0, 0;
    %jmp T_153.9;
T_153.8 ;
    %load/vec4 v0x5555fa337980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.10, 8;
    %load/vec4 v0x5555fa337b60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5555fa337b60_0, 0;
    %jmp T_153.11;
T_153.10 ;
    %load/vec4 v0x5555fa337b60_0;
    %assign/vec4 v0x5555fa337b60_0, 0;
T_153.11 ;
T_153.9 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x5555fa336e70;
T_154 ;
    %wait E_0x5555f9e80160;
    %load/vec4 v0x5555fa337ac0_0;
    %load/vec4 v0x5555fa337b60_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555fa337a20_0;
    %pushi/vec4 127, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 7, 2, 3;
    %cmp/x;
    %jmp/1 T_154.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 3;
    %cmp/x;
    %jmp/1 T_154.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa3378e0_0, 0;
    %jmp T_154.3;
T_154.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa3378e0_0, 0;
    %jmp T_154.3;
T_154.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa3378e0_0, 0;
    %jmp T_154.3;
T_154.3 ;
    %pop/vec4 1;
    %load/vec4 v0x5555fa3374b0_0;
    %load/vec4 v0x5555fa337ac0_0;
    %and;
    %assign/vec4 v0x5555fa337840_0, 0;
    %load/vec4 v0x5555fa337ac0_0;
    %inv;
    %assign/vec4 v0x5555fa337980_0, 0;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x5555fa324f50;
T_155 ;
    %wait E_0x5555f9f4ee60;
    %load/vec4 v0x5555fa338510_0;
    %assign/vec4 v0x5555fa338d00_0, 0;
    %load/vec4 v0x5555fa338470_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x5555fa338470_0;
    %parti/s 4, 25, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555fa339910_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x5555fa338da0_0, 0;
    %load/vec4 v0x5555fa3383d0_0;
    %load/vec4 v0x5555fa339870_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x5555fa338c60_0, 0;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x5555fa324f50;
T_156 ;
    %wait E_0x5555f9f4f550;
    %load/vec4 v0x5555fa3385b0_0;
    %load/vec4 v0x5555fa339b90_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x5555fa338bc0_0, 0;
    %load/vec4 v0x5555fa3385b0_0;
    %load/vec4 v0x5555fa339b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555fa3397d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555fa339a50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_156.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa338e40_0, 0;
    %jmp T_156.2;
T_156.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa338e40_0, 0;
    %jmp T_156.2;
T_156.2 ;
    %pop/vec4 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x5555fa324f50;
T_157 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555fa338650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa339730_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x5555fa339200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x5555fa339730_0;
    %inv;
    %assign/vec4 v0x5555fa339730_0, 0;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v0x5555fa339730_0;
    %assign/vec4 v0x5555fa339730_0, 0;
T_157.3 ;
T_157.1 ;
    %load/vec4 v0x5555fa3390c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.4, 8;
    %load/vec4 v0x5555fa338290_0;
    %assign/vec4 v0x5555fa3392a0_0, 0;
    %jmp T_157.5;
T_157.4 ;
    %load/vec4 v0x5555fa339020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.6, 8;
    %load/vec4 v0x5555fa3392a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555fa3392a0_0, 0;
    %jmp T_157.7;
T_157.6 ;
    %load/vec4 v0x5555fa3392a0_0;
    %assign/vec4 v0x5555fa3392a0_0, 0;
T_157.7 ;
T_157.5 ;
    %load/vec4 v0x5555fa339480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555fa3393e0_0, 0;
    %jmp T_157.9;
T_157.8 ;
    %load/vec4 v0x5555fa338330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.10, 8;
    %load/vec4 v0x5555fa3393e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555fa3393e0_0, 0;
    %jmp T_157.11;
T_157.10 ;
    %load/vec4 v0x5555fa3393e0_0;
    %assign/vec4 v0x5555fa3393e0_0, 0;
T_157.11 ;
T_157.9 ;
    %load/vec4 v0x5555fa338650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa339340_0, 0;
    %jmp T_157.13;
T_157.12 ;
    %load/vec4 v0x5555fa339160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa339340_0, 0;
    %jmp T_157.15;
T_157.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa339340_0, 0;
T_157.15 ;
T_157.13 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x5555fa324f50;
T_158 ;
    %wait E_0x5555f9f5def0;
    %load/vec4 v0x5555fa339730_0;
    %inv;
    %assign/vec4 v0x5555fa3390c0_0, 0;
    %load/vec4 v0x5555fa338650_0;
    %load/vec4 v0x5555fa339730_0;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x5555fa339480_0, 0;
    %load/vec4 v0x5555fa3381f0_0;
    %load/vec4 v0x5555fa3392a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa339160_0, 0;
    %load/vec4 v0x5555fa339c30_0;
    %inv;
    %load/vec4 v0x5555fa339730_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x5555fa339020_0, 0;
    %load/vec4 v0x5555fa3393e0_0;
    %load/vec4 v0x5555fa339730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555fa339c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5555fa339160_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %dup/vec4;
    %pushi/vec4 27, 3, 32;
    %cmp/x;
    %jmp/1 T_158.0, 4;
    %dup/vec4;
    %pushi/vec4 4294967293, 4294967288, 32;
    %cmp/x;
    %jmp/1 T_158.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa339200_0, 0;
    %jmp T_158.3;
T_158.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa339200_0, 0;
    %jmp T_158.3;
T_158.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa339200_0, 0;
    %jmp T_158.3;
T_158.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5555fa3392a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa338ee0_0, 4, 5;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa338ee0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa338ee0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa338ee0_0, 4, 5;
    %load/vec4 v0x5555fa339c30_0;
    %inv;
    %load/vec4 v0x5555fa339730_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x5555fa338f80_0, 0;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x5555fa3239f0;
T_159 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555fa324620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555fa324e10_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x5555fa324e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_159.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_159.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_159.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555fa324e10_0, 0;
    %jmp T_159.6;
T_159.2 ;
    %load/vec4 v0x5555fa3246c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.7, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_159.8, 8;
T_159.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_159.8, 8;
 ; End of false expr.
    %blend;
T_159.8;
    %assign/vec4 v0x5555fa324e10_0, 0;
    %jmp T_159.6;
T_159.3 ;
    %load/vec4 v0x5555fa3249e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_159.10, 8;
T_159.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_159.10, 8;
 ; End of false expr.
    %blend;
T_159.10;
    %assign/vec4 v0x5555fa324e10_0, 0;
    %jmp T_159.6;
T_159.4 ;
    %load/vec4 v0x5555fa3248a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_159.12, 8;
T_159.11 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_159.12, 8;
 ; End of false expr.
    %blend;
T_159.12;
    %assign/vec4 v0x5555fa324e10_0, 0;
    %jmp T_159.6;
T_159.6 ;
    %pop/vec4 1;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x5555fa3239f0;
T_160 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555fa324940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %load/vec4 v0x5555fa324cd0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5555fa3246c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555fa324cd0_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x5555fa324cd0_0;
    %assign/vec4 v0x5555fa324cd0_0, 0;
T_160.1 ;
    %load/vec4 v0x5555fa324620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa324eb0_0, 0;
    %jmp T_160.3;
T_160.2 ;
    %load/vec4 v0x5555fa324a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa324eb0_0, 0;
    %jmp T_160.5;
T_160.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa324eb0_0, 0;
T_160.5 ;
T_160.3 ;
    %load/vec4 v0x5555fa324e10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_160.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5555fa324d70_0, 0;
    %jmp T_160.7;
T_160.6 ;
    %load/vec4 v0x5555fa3248a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.8, 8;
    %load/vec4 v0x5555fa324d70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5555fa324d70_0, 0;
    %jmp T_160.9;
T_160.8 ;
    %load/vec4 v0x5555fa324d70_0;
    %assign/vec4 v0x5555fa324d70_0, 0;
T_160.9 ;
T_160.7 ;
    %load/vec4 v0x5555fa324e10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_160.10, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5555fa324c30_0, 0;
    %jmp T_160.11;
T_160.10 ;
    %load/vec4 v0x5555fa3248a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.12, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5555fa324c30_0, 0;
    %jmp T_160.13;
T_160.12 ;
    %load/vec4 v0x5555fa324c30_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x5555fa324c30_0, 0;
T_160.13 ;
T_160.11 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x5555fa3239f0;
T_161 ;
    %wait E_0x5555f9f5a830;
    %load/vec4 v0x5555fa324c30_0;
    %pushi/vec4 3200, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa3248a0_0, 0;
    %load/vec4 v0x5555fa324d70_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa3249e0_0, 0;
    %load/vec4 v0x5555fa3248a0_0;
    %load/vec4 v0x5555fa324e10_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x5555fa324940_0, 0;
    %load/vec4 v0x5555fa3248a0_0;
    %load/vec4 v0x5555fa3249e0_0;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x5555fa324a80_0, 0;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x5555fa3219e0;
T_162 ;
    %wait E_0x5555f9fa6f60;
    %load/vec4 v0x5555fa321d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555fa3225a0_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x5555fa322140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555fa3225a0_0, 0;
    %jmp T_162.3;
T_162.2 ;
    %load/vec4 v0x5555fa3225a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5555fa3225a0_0, 0;
T_162.3 ;
T_162.1 ;
    %load/vec4 v0x5555fa321d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa322460_0, 0;
    %jmp T_162.5;
T_162.4 ;
    %load/vec4 v0x5555fa322140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.6, 8;
    %load/vec4 v0x5555fa322460_0;
    %inv;
    %assign/vec4 v0x5555fa322460_0, 0;
    %jmp T_162.7;
T_162.6 ;
    %load/vec4 v0x5555fa322460_0;
    %assign/vec4 v0x5555fa322460_0, 0;
T_162.7 ;
T_162.5 ;
    %load/vec4 v0x5555fa321d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.8, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555fa322640_0, 0;
    %jmp T_162.9;
T_162.8 ;
    %load/vec4 v0x5555fa322640_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555fa322640_0, 0;
T_162.9 ;
    %load/vec4 v0x5555fa321d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa322500_0, 0;
    %jmp T_162.11;
T_162.10 ;
    %load/vec4 v0x5555fa3221e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.12, 8;
    %load/vec4 v0x5555fa322500_0;
    %inv;
    %assign/vec4 v0x5555fa322500_0, 0;
    %jmp T_162.13;
T_162.12 ;
    %load/vec4 v0x5555fa322500_0;
    %assign/vec4 v0x5555fa322500_0, 0;
T_162.13 ;
T_162.11 ;
    %load/vec4 v0x5555fa3221e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.14, 8;
    %load/vec4 v0x5555fa322320_0;
    %assign/vec4 v0x5555fa322890_0, 0;
    %jmp T_162.15;
T_162.14 ;
    %load/vec4 v0x5555fa3223c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.16, 8;
    %load/vec4 v0x5555fa322890_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa322890_0, 0;
    %jmp T_162.17;
T_162.16 ;
    %load/vec4 v0x5555fa322890_0;
    %assign/vec4 v0x5555fa322890_0, 0;
T_162.17 ;
T_162.15 ;
    %load/vec4 v0x5555fa321d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa3227f0_0, 0;
    %jmp T_162.19;
T_162.18 ;
    %load/vec4 v0x5555fa322280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa3227f0_0, 0;
    %jmp T_162.21;
T_162.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa3227f0_0, 0;
T_162.21 ;
T_162.19 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x5555fa3219e0;
T_163 ;
    %wait E_0x5555f9fa6ad0;
    %load/vec4 v0x5555fa3225a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa322140_0, 0;
    %load/vec4 v0x5555fa322640_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa3221e0_0, 0;
    %load/vec4 v0x5555fa322140_0;
    %load/vec4 v0x5555fa322460_0;
    %and;
    %assign/vec4 v0x5555fa3223c0_0, 0;
    %load/vec4 v0x5555fa3221e0_0;
    %load/vec4 v0x5555fa322500_0;
    %inv;
    %and;
    %assign/vec4 v0x5555fa322280_0, 0;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x5555fa3219e0;
T_164 ;
    %wait E_0x5555f9fa6a90;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 17, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 18, 6;
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 19, 6;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 19, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 21, 6;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 22, 6;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 23, 6;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 25, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 26, 6;
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 27, 6;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 28, 6;
    %ix/load 4, 27, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 29, 6;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %load/vec4 v0x5555fa321c40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa322320_0, 4, 5;
    %jmp T_164;
    .thread T_164, $push;
    .scope S_0x5555fa3213d0;
T_165 ;
    %wait E_0x5555f9e9c820;
    %pushi/vec4 0, 0, 14;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa33aa90_0, 4, 5;
    %load/vec4 v0x5555fa33ae50_0;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa33aa90_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 30, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555fa33aa90_0, 4, 5;
    %load/vec4 v0x5555fa33b030_0;
    %assign/vec4 v0x5555fa33ab30_0, 0;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x5555fa1fc920;
T_166 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555fa1fbf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa283d10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5555fa2840c0_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x5555fa284020_0;
    %flag_set/vec4 8;
    %jmp/0 T_166.2, 8;
    %load/vec4 v0x5555fa26b600_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_166.3, 8;
T_166.2 ; End of true expr.
    %load/vec4 v0x5555fa283d10_0;
    %jmp/0 T_166.3, 8;
 ; End of false expr.
    %blend;
T_166.3;
    %assign/vec4 v0x5555fa283d10_0, 0;
    %load/vec4 v0x5555fa167f10_0;
    %assign/vec4 v0x5555fa2840c0_0, 0;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x5555fa1fc920;
T_167 ;
    %wait E_0x5555f9c01570;
    %load/vec4 v0x5555fa1fc060_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x5555fa1fc060_0;
    %parti/s 18, 0, 2;
    %pushi/vec4 196608, 0, 18;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5555fa284020_0, 0;
    %jmp T_167;
    .thread T_167, $push;
    .scope S_0x5555fa1fc920;
T_168 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555fa1fc060_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_168.0, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_168.1, 6;
    %load/vec4 v0x5555fa26b600_0;
    %assign/vec4 v0x5555fa283dd0_0, 0;
    %jmp T_168.3;
T_168.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5555fa283d10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555fa283dd0_0, 0;
    %jmp T_168.3;
T_168.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5555fa167f10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555fa283dd0_0, 0;
    %jmp T_168.3;
T_168.3 ;
    %pop/vec4 1;
    %jmp T_168;
    .thread T_168;
    .scope S_0x5555fa31d850;
T_169 ;
    %wait E_0x5555f9c47050;
    %jmp T_169;
    .thread T_169;
    .scope S_0x5555f9d06f10;
T_170 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555fa31bdc0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555fa31be60_0, 0, 16;
    %end;
    .thread T_170;
    .scope S_0x5555f9d06f10;
T_171 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5555f9d2cc70_0, 0, 32;
    %store/vec4 v0x5555f9c7f4f0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa31b1e0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa31a9a0, P_0x5555fa31ab60 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_171.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa31c7c0_0, 0, 32;
T_171.2 ;
    %load/vec4 v0x5555fa31c7c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_171.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa31c7c0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555fa31c7c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa31c860, 4, 0;
    %load/vec4 v0x5555fa31c7c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa31c7c0_0, 0, 32;
    %jmp T_171.2;
T_171.3 ;
    %end;
    .thread T_171;
    .scope S_0x5555f9d06f10;
T_172 ;
    %wait E_0x5555f9cbdaf0;
    %load/vec4 v0x5555fa31c680_0;
    %load/vec4 v0x5555fa31c360_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555fa31c180_0;
    %store/vec4 v0x5555fa31b820_0, 0, 8;
    %load/vec4 v0x5555fa31c540_0;
    %store/vec4 v0x5555fa31b8c0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa31b690;
    %join;
    %delay 0, 0;
T_172.0 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x5555f9d06f10;
T_173 ;
    %wait E_0x5555f9b91200;
    %load/vec4 v0x5555fa31bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %load/vec4 v0x5555fa31ba00_0;
    %store/vec4 v0x5555f9d27800_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa31b500;
    %join;
    %load/vec4 v0x5555f9f15f20_0;
    %store/vec4 v0x5555fa31bc80_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555fa31ba00_0;
    %store/vec4 v0x5555f9d27800_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa31b500;
    %join;
    %load/vec4 v0x5555f9f15f20_0;
    %store/vec4 v0x5555fa31bd20_0, 0, 16;
    %load/vec4 v0x5555fa31bc80_0;
    %store/vec4 v0x5555fa31bdc0_0, 0, 16;
T_173.0 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x5555f9ce2210;
T_174 ;
    %wait E_0x5555f9cc7810;
    %load/vec4 v0x5555fa31dbc0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa31e340, 0, 4;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x5555f9cd6210;
T_175 ;
    %wait E_0x5555fa168b40;
    %load/vec4 v0x5555fa31dd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555fa31e6d0_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x5555fa31e3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x5555fa31e810_0;
    %assign/vec4 v0x5555fa31e6d0_0, 0;
    %jmp T_175.3;
T_175.2 ;
    %load/vec4 v0x5555fa31e6d0_0;
    %assign/vec4 v0x5555fa31e6d0_0, 0;
T_175.3 ;
T_175.1 ;
    %load/vec4 v0x5555fa31dd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555fa31e590_0, 0;
    %jmp T_175.5;
T_175.4 ;
    %load/vec4 v0x5555fa31e200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.6, 8;
    %load/vec4 v0x5555fa31e590_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555fa31e590_0, 0;
    %jmp T_175.7;
T_175.6 ;
    %load/vec4 v0x5555fa31e590_0;
    %assign/vec4 v0x5555fa31e590_0, 0;
T_175.7 ;
T_175.5 ;
    %load/vec4 v0x5555fa31dd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa31e630_0, 0;
    %jmp T_175.9;
T_175.8 ;
    %load/vec4 v0x5555fa31e200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa31e630_0, 0;
    %jmp T_175.11;
T_175.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa31e630_0, 0;
T_175.11 ;
T_175.9 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x5555f9cd6210;
T_176 ;
    %wait E_0x5555f9eb15d0;
    %load/vec4 v0x5555fa31e810_0;
    %load/vec4 v0x5555fa31e590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa31e160_0, 0;
    %load/vec4 v0x5555fa31e6d0_0;
    %load/vec4 v0x5555fa31e590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa31e0c0_0, 0;
    %load/vec4 v0x5555fa31dc60_0;
    %load/vec4 v0x5555fa31e160_0;
    %inv;
    %and;
    %assign/vec4 v0x5555fa31e3e0_0, 0;
    %load/vec4 v0x5555fa31db20_0;
    %load/vec4 v0x5555fa31e0c0_0;
    %inv;
    %and;
    %assign/vec4 v0x5555fa31e200_0, 0;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x5555f9cd6210;
T_177 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x5555f9cd6430 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x5555f9cd63f0 {0 0 0};
    %end;
    .thread T_177;
    .scope S_0x5555f9f2f1d0;
T_178 ;
    %wait E_0x5555f9e02ea0;
    %jmp T_178;
    .thread T_178;
    .scope S_0x5555fa1ced80;
T_179 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555f9ddd520_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555f9ddd600_0, 0, 16;
    %end;
    .thread T_179;
    .scope S_0x5555fa1ced80;
T_180 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5555fa1787b0_0, 0, 32;
    %store/vec4 v0x5555fa25ab90_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa1cf170;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa319170, P_0x5555fa319330 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_180.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9dfff30_0, 0, 32;
T_180.2 ;
    %load/vec4 v0x5555f9dfff30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_180.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9dfff30_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555f9dfff30_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e00010, 4, 0;
    %load/vec4 v0x5555f9dfff30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9dfff30_0, 0, 32;
    %jmp T_180.2;
T_180.3 ;
    %end;
    .thread T_180;
    .scope S_0x5555fa1ced80;
T_181 ;
    %wait E_0x5555fa24e020;
    %load/vec4 v0x5555f9e02de0_0;
    %load/vec4 v0x5555f9e02a20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555f9e08480_0;
    %store/vec4 v0x5555fa16b830_0, 0, 8;
    %load/vec4 v0x5555f9e02c60_0;
    %store/vec4 v0x5555fa16b930_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa16de20;
    %join;
    %delay 0, 0;
T_181.0 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x5555fa1ced80;
T_182 ;
    %wait E_0x5555f9c257a0;
    %load/vec4 v0x5555f9e08220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %load/vec4 v0x5555f9da85c0_0;
    %store/vec4 v0x5555fa2fdae0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa1cf980;
    %join;
    %load/vec4 v0x5555fa2fdba0_0;
    %store/vec4 v0x5555f9ddd360_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555f9da85c0_0;
    %store/vec4 v0x5555fa2fdae0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa1cf980;
    %join;
    %load/vec4 v0x5555fa2fdba0_0;
    %store/vec4 v0x5555f9ddd440_0, 0, 16;
    %load/vec4 v0x5555f9ddd360_0;
    %store/vec4 v0x5555f9ddd520_0, 0, 16;
T_182.0 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x5555fa1ce290;
T_183 ;
    %wait E_0x5555f9bc0f60;
    %load/vec4 v0x5555f9f317c0_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f9f4cdd0, 0, 4;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x5555f9e39720;
T_184 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555f9e58210_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555f9e99910_0, 0, 16;
    %end;
    .thread T_184;
    .scope S_0x5555f9e39720;
T_185 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5555f9e400c0_0, 0, 32;
    %store/vec4 v0x5555f9ec2dd0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555f9ea5530;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa319980, P_0x5555fa319b40 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_185.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9e9c5c0_0, 0, 32;
T_185.2 ;
    %load/vec4 v0x5555f9e9c5c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_185.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9e9c5c0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555f9e9c5c0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9e9c6a0, 4, 0;
    %load/vec4 v0x5555f9e9c5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9e9c5c0_0, 0, 32;
    %jmp T_185.2;
T_185.3 ;
    %end;
    .thread T_185;
    .scope S_0x5555f9e39720;
T_186 ;
    %wait E_0x5555f9dfc1f0;
    %load/vec4 v0x5555f9e9c440_0;
    %load/vec4 v0x5555f9e92810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555f9e99d20_0;
    %store/vec4 v0x5555f9e31790_0, 0, 8;
    %load/vec4 v0x5555f9e92a50_0;
    %store/vec4 v0x5555f9e73900_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555f9e736c0;
    %join;
    %delay 0, 0;
T_186.0 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x5555f9e39720;
T_187 ;
    %wait E_0x5555fa24e060;
    %load/vec4 v0x5555f9e99a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %load/vec4 v0x5555f9e0eb90_0;
    %store/vec4 v0x5555f9e37210_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555f9eae5e0;
    %join;
    %load/vec4 v0x5555f9e2d690_0;
    %store/vec4 v0x5555f9e58050_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555f9e0eb90_0;
    %store/vec4 v0x5555f9e37210_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555f9eae5e0;
    %join;
    %load/vec4 v0x5555f9e2d690_0;
    %store/vec4 v0x5555f9e58130_0, 0, 16;
    %load/vec4 v0x5555f9e58050_0;
    %store/vec4 v0x5555f9e58210_0, 0, 16;
T_187.0 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x5555f9e058f0;
T_188 ;
    %wait E_0x5555f9bc0f60;
    %load/vec4 v0x5555f9f317c0_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f9f4cdd0, 0, 4;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_0x5555fa1cdf10;
T_189 ;
    %wait E_0x5555fa168b40;
    %load/vec4 v0x5555f9f31970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555f9f936a0_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x5555f9f4ceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x5555f9f93840_0;
    %assign/vec4 v0x5555f9f936a0_0, 0;
    %jmp T_189.3;
T_189.2 ;
    %load/vec4 v0x5555f9f936a0_0;
    %assign/vec4 v0x5555f9f936a0_0, 0;
T_189.3 ;
T_189.1 ;
    %load/vec4 v0x5555f9f31970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555f9f4d060_0, 0;
    %jmp T_189.5;
T_189.4 ;
    %load/vec4 v0x5555f9f4cc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.6, 8;
    %load/vec4 v0x5555f9f4d060_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555f9f4d060_0, 0;
    %jmp T_189.7;
T_189.6 ;
    %load/vec4 v0x5555f9f4d060_0;
    %assign/vec4 v0x5555f9f4d060_0, 0;
T_189.7 ;
T_189.5 ;
    %load/vec4 v0x5555f9f31970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f9f935e0_0, 0;
    %jmp T_189.9;
T_189.8 ;
    %load/vec4 v0x5555f9f4cc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555f9f935e0_0, 0;
    %jmp T_189.11;
T_189.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f9f935e0_0, 0;
T_189.11 ;
T_189.9 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x5555fa1cdf10;
T_190 ;
    %wait E_0x5555fa1a7590;
    %load/vec4 v0x5555f9f93840_0;
    %load/vec4 v0x5555f9f4d060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555f9f3c570_0, 0;
    %load/vec4 v0x5555f9f936a0_0;
    %load/vec4 v0x5555f9f4d060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555f9f3c4b0_0, 0;
    %load/vec4 v0x5555f9f31880_0;
    %load/vec4 v0x5555f9f3c570_0;
    %inv;
    %and;
    %assign/vec4 v0x5555f9f4ceb0_0, 0;
    %load/vec4 v0x5555f9f31720_0;
    %load/vec4 v0x5555f9f3c4b0_0;
    %inv;
    %and;
    %assign/vec4 v0x5555f9f4cc70_0, 0;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x5555fa1cdf10;
T_191 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x5555fa2b4ce0 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x5555fa2b4ca0 {0 0 0};
    %end;
    .thread T_191;
    .scope S_0x5555f9b9c9e0;
T_192 ;
    %wait E_0x5555f9f2f470;
    %jmp T_192;
    .thread T_192;
    .scope S_0x5555f9f46a60;
T_193 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555f9ca96f0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555f9c3a720_0, 0, 16;
    %end;
    .thread T_193;
    .scope S_0x5555f9f46a60;
T_194 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5555f9c12fd0_0, 0, 32;
    %store/vec4 v0x5555f9c6fa50_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555f9bdf540;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa31a190, P_0x5555fa31a350 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_194.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555f9cbd870_0, 0, 32;
T_194.2 ;
    %load/vec4 v0x5555f9cbd870_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_194.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555f9cbd870_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555f9cbd870_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555f9cbd950, 4, 0;
    %load/vec4 v0x5555f9cbd870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555f9cbd870_0, 0, 32;
    %jmp T_194.2;
T_194.3 ;
    %end;
    .thread T_194;
    .scope S_0x5555f9f46a60;
T_195 ;
    %wait E_0x5555f9f3c610;
    %load/vec4 v0x5555f9cbd710_0;
    %load/vec4 v0x5555f9c46d30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555f9c3ab20_0;
    %store/vec4 v0x5555f9c33120_0, 0, 8;
    %load/vec4 v0x5555f9c46f70_0;
    %store/vec4 v0x5555f9bf0260_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555f9bf0020;
    %join;
    %delay 0, 0;
T_195.0 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x5555f9f46a60;
T_196 ;
    %wait E_0x5555f9f93a60;
    %load/vec4 v0x5555f9c3a8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x5555f9bf0440_0;
    %store/vec4 v0x5555f9bfaaa0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555f9be70f0;
    %join;
    %load/vec4 v0x5555f9bbe900_0;
    %store/vec4 v0x5555f9ca9530_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555f9bf0440_0;
    %store/vec4 v0x5555f9bfaaa0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555f9be70f0;
    %join;
    %load/vec4 v0x5555f9bbe900_0;
    %store/vec4 v0x5555f9ca9610_0, 0, 16;
    %load/vec4 v0x5555f9ca9530_0;
    %store/vec4 v0x5555f9ca96f0_0, 0, 16;
T_196.0 ;
    %jmp T_196;
    .thread T_196;
    .scope S_0x5555f9feb220;
T_197 ;
    %wait E_0x5555f9fc60d0;
    %load/vec4 v0x5555f9bb3c10_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f9ec9050, 0, 4;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_0x5555f9fc5c50;
T_198 ;
    %wait E_0x5555fa168b40;
    %load/vec4 v0x5555f9bb3da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555f9cc7450_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x5555f9ec9110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %load/vec4 v0x5555f9cc7670_0;
    %assign/vec4 v0x5555f9cc7450_0, 0;
    %jmp T_198.3;
T_198.2 ;
    %load/vec4 v0x5555f9cc7450_0;
    %assign/vec4 v0x5555f9cc7450_0, 0;
T_198.3 ;
T_198.1 ;
    %load/vec4 v0x5555f9bb3da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555f9ec92c0_0, 0;
    %jmp T_198.5;
T_198.4 ;
    %load/vec4 v0x5555f9ec8ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.6, 8;
    %load/vec4 v0x5555f9ec92c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555f9ec92c0_0, 0;
    %jmp T_198.7;
T_198.6 ;
    %load/vec4 v0x5555f9ec92c0_0;
    %assign/vec4 v0x5555f9ec92c0_0, 0;
T_198.7 ;
T_198.5 ;
    %load/vec4 v0x5555f9bb3da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f9cc7390_0, 0;
    %jmp T_198.9;
T_198.8 ;
    %load/vec4 v0x5555f9ec8ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555f9cc7390_0, 0;
    %jmp T_198.11;
T_198.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f9cc7390_0, 0;
T_198.11 ;
T_198.9 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x5555f9fc5c50;
T_199 ;
    %wait E_0x5555f9e086a0;
    %load/vec4 v0x5555f9cc7670_0;
    %load/vec4 v0x5555f9ec92c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555f9c7c2c0_0, 0;
    %load/vec4 v0x5555f9cc7450_0;
    %load/vec4 v0x5555f9ec92c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555f9c7c200_0, 0;
    %load/vec4 v0x5555f9bb3cb0_0;
    %load/vec4 v0x5555f9c7c2c0_0;
    %inv;
    %and;
    %assign/vec4 v0x5555f9ec9110_0, 0;
    %load/vec4 v0x5555f9bb3b70_0;
    %load/vec4 v0x5555f9c7c200_0;
    %inv;
    %and;
    %assign/vec4 v0x5555f9ec8ef0_0, 0;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x5555f9fc5c50;
T_200 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x5555f9fc5e20 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x5555f9fc5de0 {0 0 0};
    %end;
    .thread T_200;
    .scope S_0x5555fa1cfd70;
T_201 ;
    %wait E_0x5555f9f48990;
    %jmp T_201;
    .thread T_201;
    .scope S_0x5555fa273cd0;
T_202 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555fa2a1e00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555fa2a19a0_0, 0, 16;
    %end;
    .thread T_202;
    .scope S_0x5555fa273cd0;
T_203 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5555fa2b11c0_0, 0, 32;
    %store/vec4 v0x5555fa2b15f0_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa274050;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa318150, P_0x5555fa318310 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_203.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa28e350_0, 0, 32;
T_203.2 ;
    %load/vec4 v0x5555fa28e350_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_203.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa28e350_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555fa28e350_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa28dea0, 4, 0;
    %load/vec4 v0x5555fa28e350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa28e350_0, 0, 32;
    %jmp T_203.2;
T_203.3 ;
    %end;
    .thread T_203;
    .scope S_0x5555fa273cd0;
T_204 ;
    %wait E_0x5555f9bc1220;
    %load/vec4 v0x5555fa28e750_0;
    %load/vec4 v0x5555fa29cb10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555fa2a1380_0;
    %store/vec4 v0x5555fa2a3100_0, 0, 8;
    %load/vec4 v0x5555fa28eb60_0;
    %store/vec4 v0x5555fa2a2d10_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa274bb0;
    %join;
    %delay 0, 0;
T_204.0 ;
    %jmp T_204;
    .thread T_204;
    .scope S_0x5555fa273cd0;
T_205 ;
    %wait E_0x5555f9bc0890;
    %load/vec4 v0x5555fa2a1620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %load/vec4 v0x5555fa2a28f0_0;
    %store/vec4 v0x5555fa2b0e70_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa2747c0;
    %join;
    %load/vec4 v0x5555fa2b0f50_0;
    %store/vec4 v0x5555fa2a21f0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555fa2a28f0_0;
    %store/vec4 v0x5555fa2b0e70_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa2747c0;
    %join;
    %load/vec4 v0x5555fa2b0f50_0;
    %store/vec4 v0x5555fa2a1d20_0, 0, 16;
    %load/vec4 v0x5555fa2a21f0_0;
    %store/vec4 v0x5555fa2a1e00_0, 0, 16;
T_205.0 ;
    %jmp T_205;
    .thread T_205;
    .scope S_0x5555fa1fd4c0;
T_206 ;
    %wait E_0x5555f9bc0f60;
    %load/vec4 v0x5555fa1bbb10_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa1ba0a0, 0, 4;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x5555fa288290;
T_207 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555fa171dc0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555fa171900_0, 0, 16;
    %end;
    .thread T_207;
    .scope S_0x5555fa288290;
T_208 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5555fa300c90_0, 0, 32;
    %store/vec4 v0x5555fa2ffd10_0, 0, 32;
    %callf/vec4 TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x5555fa2e9480;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x5555fa318960, P_0x5555fa318b20 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_208.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa1f14a0_0, 0, 32;
T_208.2 ;
    %load/vec4 v0x5555fa1f14a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_208.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x5555fa1f14a0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x5555fa1f14a0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5555fa1f1580, 4, 0;
    %load/vec4 v0x5555fa1f14a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa1f14a0_0, 0, 32;
    %jmp T_208.2;
T_208.3 ;
    %end;
    .thread T_208;
    .scope S_0x5555fa288290;
T_209 ;
    %wait E_0x5555f9ca6b00;
    %load/vec4 v0x5555fa1f1870_0;
    %load/vec4 v0x5555fa1f2300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.0, 8;
    %delay 0, 0;
    %load/vec4 v0x5555fa1f2550_0;
    %store/vec4 v0x5555fa3004d0_0, 0, 8;
    %load/vec4 v0x5555fa1f1bc0_0;
    %store/vec4 v0x5555fa3000f0_0, 0, 16;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x5555fa2f7890;
    %join;
    %delay 0, 0;
T_209.0 ;
    %jmp T_209;
    .thread T_209;
    .scope S_0x5555fa288290;
T_210 ;
    %wait E_0x5555fa162940;
    %load/vec4 v0x5555fa171520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.0, 8;
    %load/vec4 v0x5555fa178db0_0;
    %store/vec4 v0x5555fa3008b0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa2f7540;
    %join;
    %load/vec4 v0x5555fa300990_0;
    %store/vec4 v0x5555fa1721a0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x5555fa178db0_0;
    %store/vec4 v0x5555fa3008b0_0, 0, 8;
    %fork TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.TrionSDPBRAM\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x5555fa2f7540;
    %join;
    %load/vec4 v0x5555fa300990_0;
    %store/vec4 v0x5555fa171ce0_0, 0, 16;
    %load/vec4 v0x5555fa1721a0_0;
    %store/vec4 v0x5555fa171dc0_0, 0, 16;
T_210.0 ;
    %jmp T_210;
    .thread T_210;
    .scope S_0x5555fa274fa0;
T_211 ;
    %wait E_0x5555f9bc0f60;
    %load/vec4 v0x5555fa1bbb10_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa1ba0a0, 0, 4;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x5555fa1fd0e0;
T_212 ;
    %wait E_0x5555fa168b40;
    %load/vec4 v0x5555fa1bb6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555fa1a7d60_0, 0;
    %jmp T_212.1;
T_212.0 ;
    %load/vec4 v0x5555fa1b9d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.2, 8;
    %load/vec4 v0x5555fa1a7960_0;
    %assign/vec4 v0x5555fa1a7d60_0, 0;
    %jmp T_212.3;
T_212.2 ;
    %load/vec4 v0x5555fa1a7d60_0;
    %assign/vec4 v0x5555fa1a7d60_0, 0;
T_212.3 ;
T_212.1 ;
    %load/vec4 v0x5555fa1bb6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555fa1b9dc0_0, 0;
    %jmp T_212.5;
T_212.4 ;
    %load/vec4 v0x5555fa1ba420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.6, 8;
    %load/vec4 v0x5555fa1b9dc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555fa1b9dc0_0, 0;
    %jmp T_212.7;
T_212.6 ;
    %load/vec4 v0x5555fa1b9dc0_0;
    %assign/vec4 v0x5555fa1b9dc0_0, 0;
T_212.7 ;
T_212.5 ;
    %load/vec4 v0x5555fa1bb6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa1a7ca0_0, 0;
    %jmp T_212.9;
T_212.8 ;
    %load/vec4 v0x5555fa1ba420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa1a7ca0_0, 0;
    %jmp T_212.11;
T_212.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa1a7ca0_0, 0;
T_212.11 ;
T_212.9 ;
    %jmp T_212;
    .thread T_212;
    .scope S_0x5555fa1fd0e0;
T_213 ;
    %wait E_0x5555fa2847c0;
    %load/vec4 v0x5555fa1a7960_0;
    %load/vec4 v0x5555fa1b9dc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa1babe0_0, 0;
    %load/vec4 v0x5555fa1a7d60_0;
    %load/vec4 v0x5555fa1b9dc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5555fa1bab20_0, 0;
    %load/vec4 v0x5555fa1bbbd0_0;
    %load/vec4 v0x5555fa1babe0_0;
    %inv;
    %and;
    %assign/vec4 v0x5555fa1b9d20_0, 0;
    %load/vec4 v0x5555fa1bbfc0_0;
    %load/vec4 v0x5555fa1bab20_0;
    %inv;
    %and;
    %assign/vec4 v0x5555fa1ba420_0, 0;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x5555fa1fd0e0;
T_214 ;
    %vpi_call 4 154 "$display", "--- lpDataWidth %d bit", P_0x5555f9d41d50 {0 0 0};
    %vpi_call 4 155 "$display", "--- lpBramGenNum %d Depth", P_0x5555f9d41d10 {0 0 0};
    %end;
    .thread T_214;
    .scope S_0x5555fa1fcd00;
T_215 ;
    %wait E_0x5555fa284b00;
    %load/vec4 v0x5555fa31fd20_0;
    %inv;
    %assign/vec4 v0x5555fa31fa00_0, 0;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_0x5555fa1fcd00;
T_216 ;
    %wait E_0x5555f9c0b4a0;
    %load/vec4 v0x5555fa31f2b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5555fa31f2b0_0;
    %parti/s 1, 30, 6;
    %and;
    %assign/vec4 v0x5555fa31f960_0, 0;
    %load/vec4 v0x5555fa31fbe0_0;
    %inv;
    %assign/vec4 v0x5555fa31f8c0_0, 0;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x5555fa25ef40;
T_217 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555fa119b90_0;
    %assign/vec4 v0x5555fa1061c0_0, 0;
    %load/vec4 v0x5555fa14f6e0_0;
    %assign/vec4 v0x5555fa0f1ac0_0, 0;
    %load/vec4 v0x5555fa1fc560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %load/vec4 v0x5555fa13b250_0;
    %inv;
    %assign/vec4 v0x5555fa101030_0, 0;
    %load/vec4 v0x5555fa13b250_0;
    %assign/vec4 v0x5555fa0f6d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa100f70_0, 0;
    %jmp T_217.1;
T_217.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa101030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa0f6d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa100f70_0, 0;
T_217.1 ;
    %load/vec4 v0x5555fa0f6d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.2, 8;
    %load/vec4 v0x5555fa14f620_0;
    %assign/vec4 v0x5555fa0fbde0_0, 0;
    %jmp T_217.3;
T_217.2 ;
    %load/vec4 v0x5555fa0fbde0_0;
    %assign/vec4 v0x5555fa0fbde0_0, 0;
T_217.3 ;
    %load/vec4 v0x5555fa13b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa0f6c50_0, 0;
    %jmp T_217.5;
T_217.4 ;
    %load/vec4 v0x5555fa0f6d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555fa0f6c50_0, 0;
    %jmp T_217.7;
T_217.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555fa0f6c50_0, 0;
T_217.7 ;
T_217.5 ;
    %jmp T_217;
    .thread T_217;
    .scope S_0x5555fa2b5270;
T_218 ;
    %wait E_0x5555f9c07d10;
    %load/vec4 v0x5555fa321330_0;
    %assign/vec4 v0x5555fa321010_0, 0;
    %load/vec4 v0x5555fa321150_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5555fa320e30_0, 0;
    %load/vec4 v0x5555fa321150_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v0x5555fa320f70_0, 0;
    %load/vec4 v0x5555fa321150_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x5555fa320ed0_0, 0;
    %jmp T_218;
    .thread T_218, $push;
    .scope S_0x5555fa071680;
T_219 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555fa33ff10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555fa33f790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555fa3401c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555fa33f8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555fa3409c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555fa340920_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33f180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33f0e0_0, 0, 32;
    %end;
    .thread T_219;
    .scope S_0x5555fa071680;
T_220 ;
    %delay 2000, 0;
    %load/vec4 v0x5555fa33ff10_0;
    %inv;
    %store/vec4 v0x5555fa33ff10_0, 0, 1;
    %jmp T_220;
    .thread T_220;
    .scope S_0x5555fa071680;
T_221 ;
    %delay 3000, 0;
    %load/vec4 v0x5555fa33f790_0;
    %inv;
    %store/vec4 v0x5555fa33f790_0, 0, 1;
    %jmp T_221;
    .thread T_221;
    .scope S_0x5555fa071680;
T_222 ;
    %vpi_call 2 163 "$display", "--- lpRamAdrsWidth %d bit", P_0x5555fa313e80 {0 0 0};
    %vpi_call 2 164 "$display", "--- lpUfiBlockConnectNum %d bit", P_0x5555fa314080 {0 0 0};
    %end;
    .thread T_222;
    .scope S_0x5555fa071680;
T_223 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33e510_0, 0, 32;
T_223.0 ;
    %load/vec4 v0x5555fa33e510_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_223.1, 5;
    %load/vec4 v0x5555fa33e510_0;
    %pad/s 16;
    %ix/getv/s 3, v0x5555fa33e510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa33e830, 0, 4;
    %load/vec4 v0x5555fa33e510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555fa33e510_0, 0, 32;
    %jmp T_223.0;
T_223.1 ;
    %end;
    .thread T_223;
    .scope S_0x5555fa071680;
T_224 ;
    %wait E_0x5555f9c01530;
    %load/vec4 v0x5555fa33e6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_224.0, 8;
    %load/vec4 v0x5555fa340880_0;
    %load/vec4 v0x5555fa33f220_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa33e830, 0, 4;
    %jmp T_224.1;
T_224.0 ;
    %load/vec4 v0x5555fa33f220_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5555fa33e830, 4;
    %load/vec4 v0x5555fa33f220_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555fa33e830, 0, 4;
T_224.1 ;
    %jmp T_224;
    .thread T_224;
    .scope S_0x5555fa071680;
T_225 ;
    %wait E_0x5555fa178950;
    %load/vec4 v0x5555fa33f220_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5555fa33e830, 4;
    %assign/vec4 v0x5555fa33e790_0, 0;
    %load/vec4 v0x5555fa33f360_0;
    %inv;
    %load/vec4 v0x5555fa33f2c0_0;
    %inv;
    %and;
    %assign/vec4 v0x5555fa33e6f0_0, 0;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_0x5555fa071680;
T_226 ;
    %vpi_call 2 402 "$dumpfile", "UFIB_tb.vcd" {0 0 0};
    %vpi_call 2 403 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5555fa071680 {0 0 0};
    %vpi_call 2 404 "$display", " ----- SIM START !!" {0 0 0};
    %fork TD_UFIB_tb.reset_init, S_0x5555fa33dac0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555fa33de80_0, 0, 32;
    %pushi/vec4 1073938432, 0, 32;
    %store/vec4 v0x5555fa33dde0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x5555fa33dc50;
    %join;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v0x5555fa33de80_0, 0, 32;
    %pushi/vec4 1073872904, 0, 32;
    %store/vec4 v0x5555fa33dde0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x5555fa33dc50;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555fa33de80_0, 0, 32;
    %pushi/vec4 1073872912, 0, 32;
    %store/vec4 v0x5555fa33dde0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x5555fa33dc50;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555fa33de80_0, 0, 32;
    %pushi/vec4 1073872908, 0, 32;
    %store/vec4 v0x5555fa33dde0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x5555fa33dc50;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555fa33da20_0, 0, 1;
    %fork TD_UFIB_tb.mcb_flash_run, S_0x5555fa33d7f0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555fa33e150_0, 0, 32;
    %pushi/vec4 327692, 0, 32;
    %store/vec4 v0x5555fa33e0b0_0, 0, 32;
    %fork TD_UFIB_tb.wait_flag, S_0x5555fa33df20;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555fa33da20_0, 0, 1;
    %fork TD_UFIB_tb.mcb_flash_run, S_0x5555fa33d7f0;
    %join;
    %delay 400000, 0;
    %vpi_call 2 417 "$display", " ----- SIM END !!" {0 0 0};
    %vpi_call 2 418 "$finish" {0 0 0};
    %end;
    .thread T_226;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "UFIB_tb.v";
    "../../MicroControllerBlock/MicroControllerBlock.v";
    "../../common/fifo/SyncFifoController.v";
    "../../common/fifo/TrionSDPBRAM.v";
    "/tools/efinity/2023.1/sim_models/verilog/efx_ram_5k.v";
    "../../MicroControllerBlock/MicroControllerCsr.v";
    "../../RAMBlock/RAMBlock.v";
    "../../RAMBlock/RAMIfPortUnit.v";
    "../../RAMBlock/RAMCsr.v";
    "../../RAMBlock/RamReadWriteArbiter.v";
    "../../SynthesizerBlock/SynthesizerBlock.v";
    "../../SynthesizerBlock/I2SSignalGen.v";
    "../../SynthesizerBlock/SynthesizerCsr.v";
    "../../common/Serial/UartRX.v";
    "../UfibReadDmaUnit.v";
    "../../common/fifo/ASyncFifoController.v";
    "../UfibBurstCnt.v";
    "../UFIB.v";
