{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 06 18:19:39 2024 " "Info: Processing started: Sat Jul 06 18:19:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PUC1-24 -c PUC1-24 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PUC1-24 -c PUC1-24" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puc1-24.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file puc1-24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PUC1-24 " "Info: Found entity 1: PUC1-24" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "control_puc_241.vhd " "Warning: Can't analyze file -- file control_puc_241.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2k_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_2k_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_2k_16-SYN " "Info: Found design unit 1: rom_2k_16-SYN" {  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_2k_16 " "Info: Found entity 1: rom_2k_16" {  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PUC1-24 " "Info: Elaborating entity \"PUC1-24\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit.vhd 2 1 " "Warning: Using design file control_unit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-arch " "Info: Found design unit 1: control_unit-arch" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Info: Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/control_unit.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst3 " "Info: Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst3\"" {  } { { "PUC1-24.bdf" "inst3" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 768 1192 1400 1056 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_bank.vhd 2 1 " "Warning: Using design file reg_bank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-arch1 " "Info: Found design unit 1: reg_bank-arch1" {  } { { "reg_bank.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Info: Found entity 1: reg_bank" {  } { { "reg_bank.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/reg_bank.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank reg_bank:inst10 " "Info: Elaborating entity \"reg_bank\" for hierarchy \"reg_bank:inst10\"" {  } { { "PUC1-24.bdf" "inst10" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 224 792 1016 480 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu_3.vhd 2 1 " "Warning: Using design file alu_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_3-arch " "Info: Found design unit 1: alu_3-arch" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_3 " "Info: Found entity 1: alu_3" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_3 alu_3:inst " "Info: Elaborating entity \"alu_3\" for hierarchy \"alu_3:inst\"" {  } { { "PUC1-24.bdf" "inst" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 224 1520 1680 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux alu_3.vhd(73) " "Warning (10492): VHDL Process Statement warning at alu_3.vhd(73): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_internal alu_3.vhd(74) " "Warning (10492): VHDL Process Statement warning at alu_3.vhd(74): signal \"r_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux alu_3.vhd(75) " "Warning (10492): VHDL Process Statement warning at alu_3.vhd(75): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_internal alu_3.vhd(78) " "Warning (10492): VHDL Process Statement warning at alu_3.vhd(78): signal \"r_internal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux alu_3.vhd(86) " "Warning (10492): VHDL Process Statement warning at alu_3.vhd(86): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst2 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst2\"" {  } { { "PUC1-24.bdf" "inst2" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 344 1160 1272 432 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst2 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst2\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 344 1160 1272 432 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst2 " "Info: Instantiated megafunction \"BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 344 1160 1272 432 "inst2" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst2\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst2\|lpm_mux:\$00000 BUSMUX:inst2 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 344 1160 1272 432 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_2k_16 rom_2k_16:inst7 " "Info: Elaborating entity \"rom_2k_16\" for hierarchy \"rom_2k_16:inst7\"" {  } { { "PUC1-24.bdf" "inst7" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 608 1136 1352 744 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_2k_16:inst7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom_2k_16:inst7\|altsyncram:altsyncram_component\"" {  } { { "rom_2k_16.vhd" "altsyncram_component" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_2k_16:inst7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom_2k_16:inst7\|altsyncram:altsyncram_component\"" {  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_2k_16:inst7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom_2k_16:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../Documents/GitHub/VHDL_TP4/teste.mif " "Info: Parameter \"init_file\" = \"../../../../Documents/GitHub/VHDL_TP4/teste.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Info: Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom_2k_16.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/rom_2k_16.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lrb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrb1 " "Info: Found entity 1: altsyncram_lrb1" {  } { { "db/altsyncram_lrb1.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/altsyncram_lrb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lrb1 rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_lrb1:auto_generated " "Info: Elaborating entity \"altsyncram_lrb1\" for hierarchy \"rom_2k_16:inst7\|altsyncram:altsyncram_component\|altsyncram_lrb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/user/desktop/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 2048 0 2 2 " "Warning: 2 out of 2048 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "5 " "Warning: Memory Initialization File Address 5 is not initialized" {  } { { "C:/Users/User/Documents/GitHub/VHDL_TP4/teste.mif" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/teste.mif" 1 -1 0 } }  } 0 0 "Memory Initialization File Address %1!u! is not initialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "14 " "Warning: Memory Initialization File Address 14 is not initialized" {  } { { "C:/Users/User/Documents/GitHub/VHDL_TP4/teste.mif" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/teste.mif" 1 -1 0 } }  } 0 0 "Memory Initialization File Address %1!u! is not initialized" 0 0 "" 0 -1}  } { { "C:/Users/User/Documents/GitHub/VHDL_TP4/teste.mif" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/teste.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "prog_cnt.vhd 2 1 " "Warning: Using design file prog_cnt.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_cnt-arch1 " "Info: Found design unit 1: prog_cnt-arch1" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prog_cnt " "Info: Found entity 1: prog_cnt" {  } { { "prog_cnt.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/prog_cnt.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_cnt prog_cnt:inst4 " "Info: Elaborating entity \"prog_cnt\" for hierarchy \"prog_cnt:inst4\"" {  } { { "PUC1-24.bdf" "inst4" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 640 728 960 768 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "stack.vhd 2 1 " "Warning: Using design file stack.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stack-Behavioral " "Info: Found design unit 1: Stack-Behavioral" {  } { { "stack.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/stack.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Info: Found entity 1: Stack" {  } { { "stack.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/stack.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack Stack:inst14 " "Info: Elaborating entity \"Stack\" for hierarchy \"Stack:inst14\"" {  } { { "PUC1-24.bdf" "inst14" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 816 728 936 944 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ram_256x8.vhd 2 1 " "Warning: Using design file ram_256x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_256x8-mem_ram " "Info: Found design unit 1: ram_256x8-mem_ram" {  } { { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_256x8 " "Info: Found entity 1: ram_256x8" {  } { { "ram_256x8.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/ram_256x8.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_256x8 ram_256x8:inst11 " "Info: Elaborating entity \"ram_256x8\" for hierarchy \"ram_256x8:inst11\"" {  } { { "PUC1-24.bdf" "inst11" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 232 112 264 360 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "port_io.vhd 2 1 " "Warning: Using design file port_io.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_io-behavior " "Info: Found design unit 1: port_io-behavior" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 port_io " "Info: Found entity 1: port_io" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_io port_io:inst12 " "Info: Elaborating entity \"port_io\" for hierarchy \"port_io:inst12\"" {  } { { "PUC1-24.bdf" "inst12" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 448 104 264 576 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "latch port_io.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at port_io.vhd(29): object \"latch\" assigned a value but never read" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "port_io port_io.vhd(56) " "Warning (10631): VHDL Process Statement warning at port_io.vhd(56): inferring latch(es) for signal or variable \"port_io\", which holds its previous value in one or more paths through the process" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[0\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[0\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[1\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[1\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[2\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[2\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[3\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[3\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[4\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[4\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[5\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[5\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[6\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[6\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[7\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[7\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_io port_io:inst13 " "Info: Elaborating entity \"port_io\" for hierarchy \"port_io:inst13\"" {  } { { "PUC1-24.bdf" "inst13" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 632 104 264 760 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "latch port_io.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at port_io.vhd(29): object \"latch\" assigned a value but never read" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "port_io port_io.vhd(56) " "Warning (10631): VHDL Process Statement warning at port_io.vhd(56): inferring latch(es) for signal or variable \"port_io\", which holds its previous value in one or more paths through the process" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[0\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[0\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[1\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[1\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[2\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[2\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[3\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[3\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[4\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[4\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[5\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[5\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[6\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[6\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_io\[7\] port_io.vhd(56) " "Info (10041): Inferred latch for \"port_io\[7\]\" at port_io.vhd(56)" {  } { { "port_io.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/port_io.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu_3:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu_3:inst\|Add0\"" {  } { { "alu_3.vhd" "Add0" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 45 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_3:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu_3:inst\|lpm_add_sub:Add0\"" {  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 45 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_3:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu_3:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu_3.vhd" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/alu_3.vhd" 45 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rpi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rpi " "Info: Found entity 1: add_sub_rpi" {  } { { "db/add_sub_rpi.tdf" "" { Text "C:/Users/User/Documents/GitHub/VHDL_TP4/db/add_sub_rpi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"led\[7\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"led\[6\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"led\[5\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"led\[4\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"led\[3\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"led\[2\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"led\[1\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "led\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"led\[0\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sw\[7\] " "Warning: Inserted always-enabled tri-state buffer between \"sw\[7\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sw\[6\] " "Warning: Inserted always-enabled tri-state buffer between \"sw\[6\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sw\[5\] " "Warning: Inserted always-enabled tri-state buffer between \"sw\[5\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sw\[4\] " "Warning: Inserted always-enabled tri-state buffer between \"sw\[4\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sw\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"sw\[3\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sw\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"sw\[2\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sw\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"sw\[1\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sw\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"sw\[0\]\" and its non-tri-state driver." {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[7\] busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[7\]\" to the node \"busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]\" into an OR gate" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[6\] busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[6\]\" to the node \"busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]\" into an OR gate" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[5\] busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[5\]\" to the node \"busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]\" into an OR gate" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[4\] busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[4\]\" to the node \"busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]\" into an OR gate" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[3\] busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[3\]\" to the node \"busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]\" into an OR gate" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[2\] busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[2\]\" to the node \"busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]\" into an OR gate" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[1\] busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[1\]\" to the node \"busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]\" into an OR gate" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst6\[0\] busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst6\[0\]\" to the node \"busmux:inst1\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]\" into an OR gate" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 144 560 608 176 "inst6" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "led~synth " "Warning: Node \"led~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "led~synth " "Warning: Node \"led~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "led~synth " "Warning: Node \"led~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "led~synth " "Warning: Node \"led~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "led~synth " "Warning: Node \"led~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "led~synth " "Warning: Node \"led~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "led~synth " "Warning: Node \"led~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "led~synth " "Warning: Node \"led~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 576 408 584 592 "led\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "sw~synth " "Warning: Node \"sw~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "sw~synth " "Warning: Node \"sw~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "sw~synth " "Warning: Node \"sw~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "sw~synth " "Warning: Node \"sw~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "sw~synth " "Warning: Node \"sw~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "sw~synth " "Warning: Node \"sw~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "sw~synth " "Warning: Node \"sw~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "sw~synth " "Warning: Node \"sw~synth\"" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 672 408 584 688 "sw\[7..0\]" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "stack_pop GND " "Warning (13410): Pin \"stack_pop\" is stuck at GND" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 936 1504 1680 952 "stack_pop" "" } { 896 648 728 912 "stack_pop" "" } { 928 1400 1504 944 "stack_pop" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "v_flag_wr_ena GND " "Warning (13410): Pin \"v_flag_wr_ena\" is stuck at GND" {  } { { "PUC1-24.bdf" "" { Schematic "C:/Users/User/Documents/GitHub/VHDL_TP4/PUC1-24.bdf" { { 888 1504 1680 904 "v_flag_wr_ena" "" } { 432 720 794 448 "v_flag_wr_ena" "" } { 880 1400 1504 896 "v_flag_wr_ena" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "89 89 " "Info: 89 registers lost all their fanouts during netlist optimizations. The first 89 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[7\]\[10\] " "Info: Register \"Stack:inst14\|stack\[7\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[7\]\[9\] " "Info: Register \"Stack:inst14\|stack\[7\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[7\]\[8\] " "Info: Register \"Stack:inst14\|stack\[7\]\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[7\]\[7\] " "Info: Register \"Stack:inst14\|stack\[7\]\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[7\]\[6\] " "Info: Register \"Stack:inst14\|stack\[7\]\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[7\]\[5\] " "Info: Register \"Stack:inst14\|stack\[7\]\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[7\]\[4\] " "Info: Register \"Stack:inst14\|stack\[7\]\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[7\]\[3\] " "Info: Register \"Stack:inst14\|stack\[7\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[7\]\[2\] " "Info: Register \"Stack:inst14\|stack\[7\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[7\]\[1\] " "Info: Register \"Stack:inst14\|stack\[7\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[7\]\[0\] " "Info: Register \"Stack:inst14\|stack\[7\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[6\]\[10\] " "Info: Register \"Stack:inst14\|stack\[6\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[6\]\[9\] " "Info: Register \"Stack:inst14\|stack\[6\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[6\]\[8\] " "Info: Register \"Stack:inst14\|stack\[6\]\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[6\]\[7\] " "Info: Register \"Stack:inst14\|stack\[6\]\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[6\]\[6\] " "Info: Register \"Stack:inst14\|stack\[6\]\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[6\]\[5\] " "Info: Register \"Stack:inst14\|stack\[6\]\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[6\]\[4\] " "Info: Register \"Stack:inst14\|stack\[6\]\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[6\]\[3\] " "Info: Register \"Stack:inst14\|stack\[6\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[6\]\[2\] " "Info: Register \"Stack:inst14\|stack\[6\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[6\]\[1\] " "Info: Register \"Stack:inst14\|stack\[6\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[6\]\[0\] " "Info: Register \"Stack:inst14\|stack\[6\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[5\]\[10\] " "Info: Register \"Stack:inst14\|stack\[5\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[5\]\[9\] " "Info: Register \"Stack:inst14\|stack\[5\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[5\]\[8\] " "Info: Register \"Stack:inst14\|stack\[5\]\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[5\]\[7\] " "Info: Register \"Stack:inst14\|stack\[5\]\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[5\]\[6\] " "Info: Register \"Stack:inst14\|stack\[5\]\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[5\]\[5\] " "Info: Register \"Stack:inst14\|stack\[5\]\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[5\]\[4\] " "Info: Register \"Stack:inst14\|stack\[5\]\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[5\]\[3\] " "Info: Register \"Stack:inst14\|stack\[5\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[5\]\[2\] " "Info: Register \"Stack:inst14\|stack\[5\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[5\]\[1\] " "Info: Register \"Stack:inst14\|stack\[5\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[5\]\[0\] " "Info: Register \"Stack:inst14\|stack\[5\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[4\]\[10\] " "Info: Register \"Stack:inst14\|stack\[4\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[4\]\[9\] " "Info: Register \"Stack:inst14\|stack\[4\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[4\]\[8\] " "Info: Register \"Stack:inst14\|stack\[4\]\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[4\]\[7\] " "Info: Register \"Stack:inst14\|stack\[4\]\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[4\]\[6\] " "Info: Register \"Stack:inst14\|stack\[4\]\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[4\]\[5\] " "Info: Register \"Stack:inst14\|stack\[4\]\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[4\]\[4\] " "Info: Register \"Stack:inst14\|stack\[4\]\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[4\]\[3\] " "Info: Register \"Stack:inst14\|stack\[4\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[4\]\[2\] " "Info: Register \"Stack:inst14\|stack\[4\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[4\]\[1\] " "Info: Register \"Stack:inst14\|stack\[4\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[4\]\[0\] " "Info: Register \"Stack:inst14\|stack\[4\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[3\]\[10\] " "Info: Register \"Stack:inst14\|stack\[3\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[3\]\[9\] " "Info: Register \"Stack:inst14\|stack\[3\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[3\]\[8\] " "Info: Register \"Stack:inst14\|stack\[3\]\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[3\]\[7\] " "Info: Register \"Stack:inst14\|stack\[3\]\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[3\]\[6\] " "Info: Register \"Stack:inst14\|stack\[3\]\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[3\]\[5\] " "Info: Register \"Stack:inst14\|stack\[3\]\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[3\]\[4\] " "Info: Register \"Stack:inst14\|stack\[3\]\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[3\]\[3\] " "Info: Register \"Stack:inst14\|stack\[3\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[3\]\[2\] " "Info: Register \"Stack:inst14\|stack\[3\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[3\]\[1\] " "Info: Register \"Stack:inst14\|stack\[3\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[3\]\[0\] " "Info: Register \"Stack:inst14\|stack\[3\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[2\]\[10\] " "Info: Register \"Stack:inst14\|stack\[2\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[2\]\[9\] " "Info: Register \"Stack:inst14\|stack\[2\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[2\]\[8\] " "Info: Register \"Stack:inst14\|stack\[2\]\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[2\]\[7\] " "Info: Register \"Stack:inst14\|stack\[2\]\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[2\]\[6\] " "Info: Register \"Stack:inst14\|stack\[2\]\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[2\]\[5\] " "Info: Register \"Stack:inst14\|stack\[2\]\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[2\]\[4\] " "Info: Register \"Stack:inst14\|stack\[2\]\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[2\]\[3\] " "Info: Register \"Stack:inst14\|stack\[2\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[2\]\[2\] " "Info: Register \"Stack:inst14\|stack\[2\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[2\]\[1\] " "Info: Register \"Stack:inst14\|stack\[2\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[2\]\[0\] " "Info: Register \"Stack:inst14\|stack\[2\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[1\]\[10\] " "Info: Register \"Stack:inst14\|stack\[1\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[1\]\[9\] " "Info: Register \"Stack:inst14\|stack\[1\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[1\]\[8\] " "Info: Register \"Stack:inst14\|stack\[1\]\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[1\]\[7\] " "Info: Register \"Stack:inst14\|stack\[1\]\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[1\]\[6\] " "Info: Register \"Stack:inst14\|stack\[1\]\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[1\]\[5\] " "Info: Register \"Stack:inst14\|stack\[1\]\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[1\]\[4\] " "Info: Register \"Stack:inst14\|stack\[1\]\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[1\]\[3\] " "Info: Register \"Stack:inst14\|stack\[1\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[1\]\[2\] " "Info: Register \"Stack:inst14\|stack\[1\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[1\]\[1\] " "Info: Register \"Stack:inst14\|stack\[1\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[1\]\[0\] " "Info: Register \"Stack:inst14\|stack\[1\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[0\]\[0\] " "Info: Register \"Stack:inst14\|stack\[0\]\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[0\]\[1\] " "Info: Register \"Stack:inst14\|stack\[0\]\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[0\]\[2\] " "Info: Register \"Stack:inst14\|stack\[0\]\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[0\]\[3\] " "Info: Register \"Stack:inst14\|stack\[0\]\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[0\]\[4\] " "Info: Register \"Stack:inst14\|stack\[0\]\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[0\]\[5\] " "Info: Register \"Stack:inst14\|stack\[0\]\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[0\]\[6\] " "Info: Register \"Stack:inst14\|stack\[0\]\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[0\]\[7\] " "Info: Register \"Stack:inst14\|stack\[0\]\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[0\]\[8\] " "Info: Register \"Stack:inst14\|stack\[0\]\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[0\]\[9\] " "Info: Register \"Stack:inst14\|stack\[0\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Stack:inst14\|stack\[0\]\[10\] " "Info: Register \"Stack:inst14\|stack\[0\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control_unit:inst3\|pres_state.rst " "Info: Register \"control_unit:inst3\|pres_state.rst\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4235 " "Info: Implemented 4235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4158 " "Info: Implemented 4158 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 06 18:19:47 2024 " "Info: Processing ended: Sat Jul 06 18:19:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
