
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000800                       # Number of seconds simulated
sim_ticks                                   800386000                       # Number of ticks simulated
final_tick                                  800386000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155478                       # Simulator instruction rate (inst/s)
host_op_rate                                   301836                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               52966076                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449780                       # Number of bytes of host memory used
host_seconds                                    15.11                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    800386000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         103296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         433792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             537088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       103296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       129344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          129344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2021                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2021                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         129057730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         541978495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             671036225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    129057730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        129057730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      161602027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            161602027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      161602027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        129057730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        541978495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            832638252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000132958750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18732                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2707                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8393                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3122                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8393                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3122                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 515584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  183680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  537152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               199808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    337                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   230                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     800384000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8393                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3122                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.875208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.799638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.381817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          507     28.12%     28.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          421     23.35%     51.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          185     10.26%     61.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          137      7.60%     69.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           69      3.83%     73.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           83      4.60%     77.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      1.66%     79.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           58      3.22%     82.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          313     17.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1803                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             46                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.059598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.888608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            106     60.57%     60.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            43     24.57%     85.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            13      7.43%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      2.29%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.14%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      1.71%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      1.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           175                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.400000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.378242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.877562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              142     81.14%     81.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.14%     82.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               27     15.43%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.71%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           175                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        99328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       416256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       183680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 124100121.691283941269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 520069066.675329148769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 229489271.426536679268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3122                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59071500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    233654750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19057347000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36576.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34472.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6104211.08                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    141676250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               292726250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   40280000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17586.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36336.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       644.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       229.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    671.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6745                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2370                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      69507.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8953560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4732365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                35157360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               11395260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         60234720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             87990330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1579200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       249774000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         9153120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          9271020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              478346535                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            597.644805                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            602677500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1399000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      25480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     31491250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     23836000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     170426000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    547753750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3976980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2110020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                22355340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3586140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         58390800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             79734450                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2883360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       199054830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        47268000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         17882580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              437242500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            546.289540                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            618052000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3973000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     58402500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    123079000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     153661000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    436570500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    800386000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  244682                       # Number of BP lookups
system.cpu.branchPred.condPredicted            244682                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11386                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                96087                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   30446                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                293                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           96087                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              90972                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5115                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1504                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    800386000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      895135                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      168282                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1898                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           133                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    800386000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    800386000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      271525                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           401                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       800386000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1600773                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             316416                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2700571                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      244682                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             121418                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1187057                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23278                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  292                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2246                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          163                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          367                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    271234                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3173                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1518180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.431971                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.663769                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   740778     48.79%     48.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6721      0.44%     49.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52888      3.48%     52.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    51684      3.40%     56.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21169      1.39%     57.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    74460      4.90%     62.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18236      1.20%     63.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41543      2.74%     66.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   510701     33.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1518180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.152852                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.687042                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   288058                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                476395                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    718406                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 23682                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11639                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5096181                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11639                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   301707                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  214654                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5990                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    725999                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                258191                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5044567                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3414                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  18369                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 140498                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  94645                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5744814                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              11165173                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4862261                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3764819                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   567821                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                184                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            142                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    109273                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               893527                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              176353                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             57310                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18294                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4950147                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 344                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4829874                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3971                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          389353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       568096                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            280                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1518180                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.181358                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.879554                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              507625     33.44%     33.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               74656      4.92%     38.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              124615      8.21%     46.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109389      7.21%     53.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              158504     10.44%     64.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              144808      9.54%     73.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              132166      8.71%     82.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              104567      6.89%     89.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              161850     10.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1518180                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   18030     10.49%     10.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   925      0.54%     11.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    111      0.06%     11.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.01%     11.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   883      0.51%     11.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     11.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             75337     43.83%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            63190     36.76%     92.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     92.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     92.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     92.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     92.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     92.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     92.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     92.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     92.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     92.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     92.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1934      1.13%     93.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   930      0.54%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             10477      6.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               63      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11291      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2157063     44.66%     44.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12600      0.26%     45.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1616      0.03%     45.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566683     11.73%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  733      0.02%     56.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26778      0.55%     57.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1998      0.04%     57.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390491      8.08%     65.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                988      0.02%     65.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327404      6.78%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9981      0.21%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.51%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               313900      6.50%     84.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              128487      2.66%     87.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          572370     11.85%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41187      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4829874                       # Type of FU issued
system.cpu.iq.rate                           3.017214                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      171902                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035591                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5733097                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2585809                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2057746                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5620704                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2754118                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2724142                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2102631                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2887854                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           138629                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56847                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15935                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2571                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3088                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11639                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  135610                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 20854                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4950491                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1898                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                893527                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               176353                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1294                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 18585                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             89                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2135                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13036                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15171                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4805254                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                879522                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24620                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1047796                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   187438                       # Number of branches executed
system.cpu.iew.exec_stores                     168274                       # Number of stores executed
system.cpu.iew.exec_rate                     3.001833                       # Inst execution rate
system.cpu.iew.wb_sent                        4788884                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4781888                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3162450                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4991542                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.987237                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633562                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          389414                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11572                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1457122                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.130237                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.244374                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       549412     37.71%     37.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       134598      9.24%     46.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       112896      7.75%     54.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        62573      4.29%     58.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       107672      7.39%     66.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        55126      3.78%     70.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        57734      3.96%     74.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        56582      3.88%     78.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       320529     22.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1457122                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                320529                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6087144                       # The number of ROB reads
system.cpu.rob.rob_writes                     9963246                       # The number of ROB writes
system.cpu.timesIdled                             825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.681333                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.681333                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.467711                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.467711                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4455538                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1754617                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3740827                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2682717                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    788485                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   989156                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1435833                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    800386000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.382707                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              629824                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6266                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.514523                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.382707                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.967544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.967544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1825796                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1825796                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    800386000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       724017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          724017                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159051                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159051                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       883068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           883068                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       883068                       # number of overall hits
system.cpu.dcache.overall_hits::total          883068                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25071                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25071                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1370                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1370                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        26441                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26441                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26441                       # number of overall misses
system.cpu.dcache.overall_misses::total         26441                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1456446500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1456446500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     88387497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     88387497                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1544833997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1544833997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1544833997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1544833997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       749088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       749088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       909509                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       909509                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       909509                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       909509                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033469                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008540                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029072                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029072                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029072                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029072                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58092.876232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58092.876232                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64516.421168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64516.421168                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58425.702394                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58425.702394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58425.702394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58425.702394                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31076                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          694                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               458                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.851528                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    99.142857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2021                       # number of writebacks
system.cpu.dcache.writebacks::total              2021                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        19546                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19546                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        19663                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19663                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19663                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19663                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5525                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5525                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1253                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6778                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6778                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    362679000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    362679000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     83895497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     83895497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    446574497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    446574497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    446574497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    446574497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007452                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007452                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007452                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65643.257919                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65643.257919                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66955.703911                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66955.703911                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65885.880348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65885.880348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65885.880348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65885.880348                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6266                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    800386000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.199025                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              122451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1102                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            111.117060                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.199025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969139                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            544078                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           544078                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    800386000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       268916                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          268916                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       268916                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           268916                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       268916                       # number of overall hits
system.cpu.icache.overall_hits::total          268916                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2316                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2316                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2316                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2316                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2316                       # number of overall misses
system.cpu.icache.overall_misses::total          2316                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    145722499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145722499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    145722499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145722499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    145722499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145722499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       271232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       271232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       271232                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       271232                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       271232                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       271232                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008539                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008539                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008539                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008539                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008539                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008539                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62919.904577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62919.904577                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62919.904577                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62919.904577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62919.904577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62919.904577                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1892                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1102                       # number of writebacks
system.cpu.icache.writebacks::total              1102                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          701                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          701                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          701                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          701                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          701                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          701                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1615                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1615                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1615                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1615                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1615                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1615                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    110724999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110724999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    110724999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110724999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    110724999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110724999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005954                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005954                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005954                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005954                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005954                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68560.370898                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68560.370898                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68560.370898                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68560.370898                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68560.370898                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68560.370898                       # average overall mshr miss latency
system.cpu.icache.replacements                   1102                       # number of replacements
system.membus.snoop_filter.tot_requests         15761                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         7369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    800386000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7139                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2021                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1102                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4245                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1253                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1253                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1615                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5525                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        19822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       173824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       173824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       563136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       563136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  736960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8393                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000953                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030861                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8385     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8393                       # Request fanout histogram
system.membus.reqLayer2.occupancy            29796500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8548747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           35641499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
