INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:07:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 buffer54/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            buffer34/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 1.664ns (22.590%)  route 5.702ns (77.410%))
  Logic Levels:           19  (CARRY4=4 LUT3=3 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1132, unset)         0.508     0.508    buffer54/clk
                         FDSE                                         r  buffer54/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer54/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/buffer54_outs[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi1/out0_valid_INST_0_i_3/CO[3]
                         net (fo=30, unplaced)        0.658     2.311    init0/control/result[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     2.354 r  init0/control/transmitValue_i_3__0/O
                         net (fo=71, unplaced)        0.468     2.822    init0/control/fullReg_reg_3
                         LUT6 (Prop_lut6_I2_O)        0.043     2.865 r  init0/control/fullReg_i_2__2/O
                         net (fo=41, unplaced)        0.454     3.319    init0/control/transmitValue_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     3.362 r  init0/control/dataReg[5]_i_1__1/O
                         net (fo=2, unplaced)         0.255     3.617    buffer14/control/outs_reg[31]_0[5]
                         LUT3 (Prop_lut3_I0_O)        0.043     3.660 r  buffer14/control/outs[5]_i_1__1/O
                         net (fo=2, unplaced)         0.255     3.915    buffer14/control/D[5]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.958 r  buffer14/control/transmitValue_i_59/O
                         net (fo=1, unplaced)         0.244     4.202    cmpi4/transmitValue_i_21_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.245 r  cmpi4/transmitValue_i_41/O
                         net (fo=1, unplaced)         0.244     4.489    cmpi4/transmitValue_i_41_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.532 r  cmpi4/transmitValue_i_21/O
                         net (fo=1, unplaced)         0.000     4.532    cmpi4/transmitValue_i_21_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.778 r  cmpi4/transmitValue_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.007     4.785    cmpi4/transmitValue_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.835 r  cmpi4/transmitValue_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.835    cmpi4/transmitValue_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.957 r  cmpi4/transmitValue_reg_i_3/CO[2]
                         net (fo=8, unplaced)         0.282     5.239    buffer80/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.126     5.365 r  buffer80/fifo/fullReg_i_5__7/O
                         net (fo=3, unplaced)         0.262     5.627    fork31/control/generateBlocks[0].regblock/buffer80_outs
                         LUT6 (Prop_lut6_I4_O)        0.043     5.670 r  fork31/control/generateBlocks[0].regblock/transmitValue_i_2__64/O
                         net (fo=3, unplaced)         0.262     5.932    fork31/control/generateBlocks[1].regblock/transmitValue_i_3__31[0]
                         LUT5 (Prop_lut5_I4_O)        0.043     5.975 f  fork31/control/generateBlocks[1].regblock/transmitValue_i_5__17/O
                         net (fo=3, unplaced)         0.262     6.237    fork12/control/generateBlocks[0].regblock/transmitValue_reg_2
                         LUT4 (Prop_lut4_I3_O)        0.043     6.280 r  fork12/control/generateBlocks[0].regblock/i___1_i_6/O
                         net (fo=4, unplaced)         0.268     6.548    fork12/control/generateBlocks[1].regblock/blockStopArray[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     6.591 f  fork12/control/generateBlocks[1].regblock/i___1_i_3/O
                         net (fo=6, unplaced)         0.276     6.867    buffer50/control/buffer0_outs_ready
                         LUT5 (Prop_lut5_I2_O)        0.043     6.910 f  buffer50/control/outputValid_i_3__4/O
                         net (fo=8, unplaced)         0.282     7.192    fork18/control/generateBlocks[2].regblock/dataReg_reg[0]
                         LUT3 (Prop_lut3_I1_O)        0.043     7.235 r  fork18/control/generateBlocks[2].regblock/fullReg_i_3__15/O
                         net (fo=7, unplaced)         0.279     7.514    fork18/control/generateBlocks[3].regblock/dataReg_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.043     7.557 r  fork18/control/generateBlocks[3].regblock/dataReg[31]_i_1__2/O
                         net (fo=32, unplaced)        0.317     7.874    buffer34/E[0]
                         FDRE                                         r  buffer34/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1132, unset)         0.483     8.683    buffer34/clk
                         FDRE                                         r  buffer34/dataReg_reg[0]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.455    buffer34/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  0.581    




