-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity crypto_aead_decrypt is
port (
    ap_local_block : OUT STD_LOGIC;
    ap_local_deadlock : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_ap_vld : OUT STD_LOGIC;
    mlen : OUT STD_LOGIC_VECTOR (63 downto 0);
    mlen_ap_vld : OUT STD_LOGIC;
    nsec : IN STD_LOGIC_VECTOR (7 downto 0);
    c : IN STD_LOGIC_VECTOR (7 downto 0);
    clen : IN STD_LOGIC_VECTOR (63 downto 0);
    ad : IN STD_LOGIC_VECTOR (7 downto 0);
    adlen : IN STD_LOGIC_VECTOR (63 downto 0);
    npub : IN STD_LOGIC_VECTOR (7 downto 0);
    k : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of crypto_aead_decrypt is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "crypto_aead_decrypt_crypto_aead_decrypt,hls_ip_2021_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-2,HLS_INPUT_CLOCK=100.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=59.542000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3268,HLS_SYN_LUT=30964,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_80400C0600000000 : STD_LOGIC_VECTOR (63 downto 0) := "1000000001000000000011000000011000000000000000000000000000000000";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv8_96 : STD_LOGIC_VECTOR (7 downto 0) := "10010110";
    constant ap_const_lv8_E1 : STD_LOGIC_VECTOR (7 downto 0) := "11100001";
    constant ap_const_lv8_87 : STD_LOGIC_VECTOR (7 downto 0) := "10000111";
    constant ap_const_lv8_D2 : STD_LOGIC_VECTOR (7 downto 0) := "11010010";
    constant ap_const_lv8_78 : STD_LOGIC_VECTOR (7 downto 0) := "01111000";
    constant ap_const_lv8_C3 : STD_LOGIC_VECTOR (7 downto 0) := "11000011";
    constant ap_const_lv8_69 : STD_LOGIC_VECTOR (7 downto 0) := "01101001";
    constant ap_const_lv8_B4 : STD_LOGIC_VECTOR (7 downto 0) := "10110100";
    constant ap_const_lv8_5A : STD_LOGIC_VECTOR (7 downto 0) := "01011010";
    constant ap_const_lv8_A5 : STD_LOGIC_VECTOR (7 downto 0) := "10100101";
    constant ap_const_lv8_4B : STD_LOGIC_VECTOR (7 downto 0) := "01001011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_FFFFFFFFFFFFFFF0 : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111110000";
    constant ap_const_lv61_1FFFFFFFFFFFFFF0 : STD_LOGIC_VECTOR (60 downto 0) := "1111111111111111111111111111111111111111111111111111111110000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv61_0 : STD_LOGIC_VECTOR (60 downto 0) := "0000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_FFFFFFFFFFFFFFF8 : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv64_38 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111000";
    constant ap_const_lv64_80 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_LOADBYTES_1_1_fu_475_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_958 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal empty_fu_963_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal empty_reg_1545 : STD_LOGIC_VECTOR (60 downto 0);
    signal empty_16_fu_967_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_16_reg_1550 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_17_fu_971_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_17_reg_1555 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln248_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln248_reg_1560 : STD_LOGIC_VECTOR (0 downto 0);
    signal K1_reg_1576 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_LOADBYTES_1_1_fu_483_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal N1_reg_1584 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln251_fu_994_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln251_reg_1589 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln251_1_fu_1000_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal add_ln251_1_reg_1595 : STD_LOGIC_VECTOR (60 downto 0);
    signal s_x3_15_fu_1034_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x4_15_fu_1040_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln271_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_reg_1633 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln273_reg_1637 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln280_fu_1143_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln280_reg_1716 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln273_1_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_x4_61_fu_1212_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln290_fu_1227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_1726 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal trunc_ln300_fu_1300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln300_reg_1809 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln290_1_fu_1290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln230_1_fu_1305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln230_1_reg_1814 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln292_fu_1311_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln292_reg_1818 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln230_fu_1322_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal xor_ln301_fu_1395_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln301_reg_1831 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln230_fu_1402_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln230_reg_1836 : STD_LOGIC_VECTOR (30 downto 0);
    signal s_x3_fu_1465_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x3_reg_1842 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal s_x4_75_fu_1471_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x4_75_reg_1847 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal t_ce0 : STD_LOGIC;
    signal t_we0 : STD_LOGIC;
    signal t_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_start : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_done : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_idle : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_ready : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_x_4_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_x_4_out_ap_vld : STD_LOGIC;
    signal grp_LOADBYTES_1_1_fu_475_ap_start : STD_LOGIC;
    signal grp_LOADBYTES_1_1_fu_475_ap_done : STD_LOGIC;
    signal grp_LOADBYTES_1_1_fu_475_ap_idle : STD_LOGIC;
    signal grp_LOADBYTES_1_1_fu_475_ap_ready : STD_LOGIC;
    signal grp_LOADBYTES_1_1_fu_475_p_read : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_LOADBYTES_1_1_fu_475_n : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_LOADBYTES_1_1_fu_483_ap_start : STD_LOGIC;
    signal grp_LOADBYTES_1_1_fu_483_ap_done : STD_LOGIC;
    signal grp_LOADBYTES_1_1_fu_483_ap_idle : STD_LOGIC;
    signal grp_LOADBYTES_1_1_fu_483_ap_ready : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_start : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_done : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_idle : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_ready : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_x_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_x_out_ap_vld : STD_LOGIC;
    signal grp_ROUND_5_6_fu_498_ap_ready : STD_LOGIC;
    signal grp_ROUND_5_6_fu_498_s_x0_read : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_498_s_x1_read : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_498_s_x2_read : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_498_s_x3_read : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_498_s_x4_read : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_498_C : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ROUND_5_6_fu_498_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_498_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_498_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_498_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_498_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_510_ap_ready : STD_LOGIC;
    signal grp_ROUND_5_6_fu_510_C : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ROUND_5_6_fu_510_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_510_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_510_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_510_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_510_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_521_ap_ready : STD_LOGIC;
    signal grp_ROUND_5_6_fu_521_C : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ROUND_5_6_fu_521_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_521_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_521_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_521_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_521_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_532_ap_ready : STD_LOGIC;
    signal grp_ROUND_5_6_fu_532_C : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ROUND_5_6_fu_532_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_532_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_532_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_532_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_532_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_543_ap_ready : STD_LOGIC;
    signal grp_ROUND_5_6_fu_543_C : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ROUND_5_6_fu_543_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_543_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_543_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_543_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_543_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_554_ap_ready : STD_LOGIC;
    signal grp_ROUND_5_6_fu_554_C : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ROUND_5_6_fu_554_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_554_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_554_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_554_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_554_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_565_ap_ready : STD_LOGIC;
    signal grp_ROUND_5_6_fu_565_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_565_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_565_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_565_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_565_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_576_ap_ready : STD_LOGIC;
    signal grp_ROUND_5_6_fu_576_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_576_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_576_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_576_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_576_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_587_ap_ready : STD_LOGIC;
    signal grp_ROUND_5_6_fu_587_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_587_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_587_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_587_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_587_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_598_ap_ready : STD_LOGIC;
    signal grp_ROUND_5_6_fu_598_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_598_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_598_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_598_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_598_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_609_ap_ready : STD_LOGIC;
    signal grp_ROUND_5_6_fu_609_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_609_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_609_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_609_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_609_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_620_ap_ready : STD_LOGIC;
    signal grp_ROUND_5_6_fu_620_ap_return_0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_620_ap_return_1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_620_ap_return_2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_620_ap_return_3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ROUND_5_6_fu_620_ap_return_4 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_start : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_done : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_idle : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_ready : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_m : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_m_ap_vld : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_start : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_done : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_idle : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_ready : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_x_assign_3_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_x_assign_3_out_ap_vld : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_start : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_done : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_idle : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_ready : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_ce0 : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_we0 : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_start : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_done : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_idle : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_ready : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_ce0 : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_we0 : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_start : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_done : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_idle : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_ready : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_t_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_t_ce0 : STD_LOGIC;
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_result_1_out : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_result_1_out_ap_vld : STD_LOGIC;
    signal zext_ln280_fu_1139_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal ap_phi_mux_adlen_addr_0_lcssa_phi_fu_271_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal adlen_addr_0_lcssa_reg_268 : STD_LOGIC_VECTOR (60 downto 0);
    signal s_x4_1_reg_278 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x3_1_reg_287 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x2_1_reg_296 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x1_1_reg_305 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x0_1716_reg_314 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_s_x4_2723_phi_fu_326_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x4_2723_reg_323 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_phi_mux_s_x3_2721_phi_fu_335_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x3_2721_reg_332 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_s_x2_2720_phi_fu_345_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x2_2720_reg_342 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_s_x1_2719_phi_fu_355_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x1_2719_reg_352 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_s_x0_2717_phi_fu_365_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x0_2717_reg_362 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln300_fu_1296_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal ap_phi_mux_clen_addr_0_lcssa_phi_fu_375_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal clen_addr_0_lcssa_reg_372 : STD_LOGIC_VECTOR (60 downto 0);
    signal i_reg_382 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln230_fu_1316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_x4_4_reg_393 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x3_4722_reg_403 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x2_4_reg_414 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x1_4_reg_425 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_assign_1_reg_436 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_x_addr_0_lcssa_i_phi_fu_450_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_addr_0_lcssa_i_reg_447 : STD_LOGIC_VECTOR (63 downto 0);
    signal result_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_retval_0_phi_fu_461_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal retval_0_reg_457 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_start_reg : STD_LOGIC := '0';
    signal grp_LOADBYTES_1_1_fu_475_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_LOADBYTES_1_1_fu_483_ap_start_reg : STD_LOGIC := '0';
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_start_reg : STD_LOGIC := '0';
    signal s_x0_46_fu_1148_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x0_53_fu_1205_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x0_60_fu_1438_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x1_34_fu_1445_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x2_59_fu_1451_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_start_reg : STD_LOGIC := '0';
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal result_1_loc_fu_150 : STD_LOGIC_VECTOR (8 downto 0);
    signal adlen_assign_fu_170 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln277_fu_1128_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x0_27_fu_174 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x1_15_fu_178 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x2_46_fu_182 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x3_16_fu_186 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x4_48_fu_190 : STD_LOGIC_VECTOR (63 downto 0);
    signal clen_assign_1_fu_194 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln297_fu_1360_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x0_3_fu_198 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x1_3_fu_202 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x2_3_fu_206 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x3_3_fu_210 : STD_LOGIC_VECTOR (63 downto 0);
    signal s_x4_62_fu_214 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln230_5_fu_1355_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_975_p4 : STD_LOGIC_VECTOR (59 downto 0);
    signal trunc_ln251_fu_991_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_3_fu_1050_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_4_fu_1112_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal shl_ln1_fu_1179_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln281_fu_1187_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln281_fu_1193_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln281_fu_1199_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_1218_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal tmp_6_fu_1280_p4 : STD_LOGIC_VECTOR (60 downto 0);
    signal trunc_ln230_4_fu_1328_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln2_fu_1332_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln230_fu_1340_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln230_fu_1346_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln230_fu_1350_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln4_fu_1418_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln304_fu_1426_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln303_fu_1412_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln304_fu_1432_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln324_fu_1479_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_7_fu_1485_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_block_state11_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln224 : IN STD_LOGIC_VECTOR (7 downto 0);
        x_4_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        x_4_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crypto_aead_decrypt_LOADBYTES_1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        n : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln224_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        x_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        x_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crypto_aead_decrypt_ROUND_5_6 IS
    port (
        ap_ready : OUT STD_LOGIC;
        s_x0_read : IN STD_LOGIC_VECTOR (63 downto 0);
        s_x1_read : IN STD_LOGIC_VECTOR (63 downto 0);
        s_x2_read : IN STD_LOGIC_VECTOR (63 downto 0);
        s_x3_read : IN STD_LOGIC_VECTOR (63 downto 0);
        s_x4_read : IN STD_LOGIC_VECTOR (63 downto 0);
        C : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln230_5 : IN STD_LOGIC_VECTOR (30 downto 0);
        xor_ln301 : IN STD_LOGIC_VECTOR (63 downto 0);
        m : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_ap_vld : OUT STD_LOGIC );
    end component;


    component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_assign_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln230_5 : IN STD_LOGIC_VECTOR (30 downto 0);
        x_assign_3_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        x_assign_3_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_x3 : IN STD_LOGIC_VECTOR (63 downto 0);
        t_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_we0 : OUT STD_LOGIC;
        t_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_x4_47 : IN STD_LOGIC_VECTOR (63 downto 0);
        t_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_we0 : OUT STD_LOGIC;
        t_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        t_ce0 : OUT STD_LOGIC;
        t_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        c_load : IN STD_LOGIC_VECTOR (7 downto 0);
        result_1_out : OUT STD_LOGIC_VECTOR (8 downto 0);
        result_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crypto_aead_decrypt_t_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    t_U : component crypto_aead_decrypt_t_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t_address0,
        ce0 => t_ce0,
        we0 => t_we0,
        d0 => t_d0,
        q0 => t_q0);

    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468 : component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_start,
        ap_done => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_done,
        ap_idle => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_idle,
        ap_ready => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_ready,
        zext_ln224 => k,
        x_4_out => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_x_4_out,
        x_4_out_ap_vld => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_x_4_out_ap_vld);

    grp_LOADBYTES_1_1_fu_475 : component crypto_aead_decrypt_LOADBYTES_1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LOADBYTES_1_1_fu_475_ap_start,
        ap_done => grp_LOADBYTES_1_1_fu_475_ap_done,
        ap_idle => grp_LOADBYTES_1_1_fu_475_ap_idle,
        ap_ready => grp_LOADBYTES_1_1_fu_475_ap_ready,
        p_read => grp_LOADBYTES_1_1_fu_475_p_read,
        n => grp_LOADBYTES_1_1_fu_475_n,
        ap_return => grp_LOADBYTES_1_1_fu_475_ap_return);

    grp_LOADBYTES_1_1_fu_483 : component crypto_aead_decrypt_LOADBYTES_1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_LOADBYTES_1_1_fu_483_ap_start,
        ap_done => grp_LOADBYTES_1_1_fu_483_ap_done,
        ap_idle => grp_LOADBYTES_1_1_fu_483_ap_idle,
        ap_ready => grp_LOADBYTES_1_1_fu_483_ap_ready,
        p_read => npub,
        n => ap_const_lv32_8,
        ap_return => grp_LOADBYTES_1_1_fu_483_ap_return);

    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491 : component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_start,
        ap_done => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_done,
        ap_idle => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_idle,
        ap_ready => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_ready,
        zext_ln224_1 => npub,
        x_out => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_x_out,
        x_out_ap_vld => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_x_out_ap_vld);

    grp_ROUND_5_6_fu_498 : component crypto_aead_decrypt_ROUND_5_6
    port map (
        ap_ready => grp_ROUND_5_6_fu_498_ap_ready,
        s_x0_read => grp_ROUND_5_6_fu_498_s_x0_read,
        s_x1_read => grp_ROUND_5_6_fu_498_s_x1_read,
        s_x2_read => grp_ROUND_5_6_fu_498_s_x2_read,
        s_x3_read => grp_ROUND_5_6_fu_498_s_x3_read,
        s_x4_read => grp_ROUND_5_6_fu_498_s_x4_read,
        C => grp_ROUND_5_6_fu_498_C,
        ap_return_0 => grp_ROUND_5_6_fu_498_ap_return_0,
        ap_return_1 => grp_ROUND_5_6_fu_498_ap_return_1,
        ap_return_2 => grp_ROUND_5_6_fu_498_ap_return_2,
        ap_return_3 => grp_ROUND_5_6_fu_498_ap_return_3,
        ap_return_4 => grp_ROUND_5_6_fu_498_ap_return_4);

    grp_ROUND_5_6_fu_510 : component crypto_aead_decrypt_ROUND_5_6
    port map (
        ap_ready => grp_ROUND_5_6_fu_510_ap_ready,
        s_x0_read => grp_ROUND_5_6_fu_498_ap_return_0,
        s_x1_read => grp_ROUND_5_6_fu_498_ap_return_1,
        s_x2_read => grp_ROUND_5_6_fu_498_ap_return_2,
        s_x3_read => grp_ROUND_5_6_fu_498_ap_return_3,
        s_x4_read => grp_ROUND_5_6_fu_498_ap_return_4,
        C => grp_ROUND_5_6_fu_510_C,
        ap_return_0 => grp_ROUND_5_6_fu_510_ap_return_0,
        ap_return_1 => grp_ROUND_5_6_fu_510_ap_return_1,
        ap_return_2 => grp_ROUND_5_6_fu_510_ap_return_2,
        ap_return_3 => grp_ROUND_5_6_fu_510_ap_return_3,
        ap_return_4 => grp_ROUND_5_6_fu_510_ap_return_4);

    grp_ROUND_5_6_fu_521 : component crypto_aead_decrypt_ROUND_5_6
    port map (
        ap_ready => grp_ROUND_5_6_fu_521_ap_ready,
        s_x0_read => grp_ROUND_5_6_fu_510_ap_return_0,
        s_x1_read => grp_ROUND_5_6_fu_510_ap_return_1,
        s_x2_read => grp_ROUND_5_6_fu_510_ap_return_2,
        s_x3_read => grp_ROUND_5_6_fu_510_ap_return_3,
        s_x4_read => grp_ROUND_5_6_fu_510_ap_return_4,
        C => grp_ROUND_5_6_fu_521_C,
        ap_return_0 => grp_ROUND_5_6_fu_521_ap_return_0,
        ap_return_1 => grp_ROUND_5_6_fu_521_ap_return_1,
        ap_return_2 => grp_ROUND_5_6_fu_521_ap_return_2,
        ap_return_3 => grp_ROUND_5_6_fu_521_ap_return_3,
        ap_return_4 => grp_ROUND_5_6_fu_521_ap_return_4);

    grp_ROUND_5_6_fu_532 : component crypto_aead_decrypt_ROUND_5_6
    port map (
        ap_ready => grp_ROUND_5_6_fu_532_ap_ready,
        s_x0_read => grp_ROUND_5_6_fu_521_ap_return_0,
        s_x1_read => grp_ROUND_5_6_fu_521_ap_return_1,
        s_x2_read => grp_ROUND_5_6_fu_521_ap_return_2,
        s_x3_read => grp_ROUND_5_6_fu_521_ap_return_3,
        s_x4_read => grp_ROUND_5_6_fu_521_ap_return_4,
        C => grp_ROUND_5_6_fu_532_C,
        ap_return_0 => grp_ROUND_5_6_fu_532_ap_return_0,
        ap_return_1 => grp_ROUND_5_6_fu_532_ap_return_1,
        ap_return_2 => grp_ROUND_5_6_fu_532_ap_return_2,
        ap_return_3 => grp_ROUND_5_6_fu_532_ap_return_3,
        ap_return_4 => grp_ROUND_5_6_fu_532_ap_return_4);

    grp_ROUND_5_6_fu_543 : component crypto_aead_decrypt_ROUND_5_6
    port map (
        ap_ready => grp_ROUND_5_6_fu_543_ap_ready,
        s_x0_read => grp_ROUND_5_6_fu_532_ap_return_0,
        s_x1_read => grp_ROUND_5_6_fu_532_ap_return_1,
        s_x2_read => grp_ROUND_5_6_fu_532_ap_return_2,
        s_x3_read => grp_ROUND_5_6_fu_532_ap_return_3,
        s_x4_read => grp_ROUND_5_6_fu_532_ap_return_4,
        C => grp_ROUND_5_6_fu_543_C,
        ap_return_0 => grp_ROUND_5_6_fu_543_ap_return_0,
        ap_return_1 => grp_ROUND_5_6_fu_543_ap_return_1,
        ap_return_2 => grp_ROUND_5_6_fu_543_ap_return_2,
        ap_return_3 => grp_ROUND_5_6_fu_543_ap_return_3,
        ap_return_4 => grp_ROUND_5_6_fu_543_ap_return_4);

    grp_ROUND_5_6_fu_554 : component crypto_aead_decrypt_ROUND_5_6
    port map (
        ap_ready => grp_ROUND_5_6_fu_554_ap_ready,
        s_x0_read => grp_ROUND_5_6_fu_543_ap_return_0,
        s_x1_read => grp_ROUND_5_6_fu_543_ap_return_1,
        s_x2_read => grp_ROUND_5_6_fu_543_ap_return_2,
        s_x3_read => grp_ROUND_5_6_fu_543_ap_return_3,
        s_x4_read => grp_ROUND_5_6_fu_543_ap_return_4,
        C => grp_ROUND_5_6_fu_554_C,
        ap_return_0 => grp_ROUND_5_6_fu_554_ap_return_0,
        ap_return_1 => grp_ROUND_5_6_fu_554_ap_return_1,
        ap_return_2 => grp_ROUND_5_6_fu_554_ap_return_2,
        ap_return_3 => grp_ROUND_5_6_fu_554_ap_return_3,
        ap_return_4 => grp_ROUND_5_6_fu_554_ap_return_4);

    grp_ROUND_5_6_fu_565 : component crypto_aead_decrypt_ROUND_5_6
    port map (
        ap_ready => grp_ROUND_5_6_fu_565_ap_ready,
        s_x0_read => grp_ROUND_5_6_fu_554_ap_return_0,
        s_x1_read => grp_ROUND_5_6_fu_554_ap_return_1,
        s_x2_read => grp_ROUND_5_6_fu_554_ap_return_2,
        s_x3_read => grp_ROUND_5_6_fu_554_ap_return_3,
        s_x4_read => grp_ROUND_5_6_fu_554_ap_return_4,
        C => ap_const_lv8_96,
        ap_return_0 => grp_ROUND_5_6_fu_565_ap_return_0,
        ap_return_1 => grp_ROUND_5_6_fu_565_ap_return_1,
        ap_return_2 => grp_ROUND_5_6_fu_565_ap_return_2,
        ap_return_3 => grp_ROUND_5_6_fu_565_ap_return_3,
        ap_return_4 => grp_ROUND_5_6_fu_565_ap_return_4);

    grp_ROUND_5_6_fu_576 : component crypto_aead_decrypt_ROUND_5_6
    port map (
        ap_ready => grp_ROUND_5_6_fu_576_ap_ready,
        s_x0_read => grp_ROUND_5_6_fu_565_ap_return_0,
        s_x1_read => grp_ROUND_5_6_fu_565_ap_return_1,
        s_x2_read => grp_ROUND_5_6_fu_565_ap_return_2,
        s_x3_read => grp_ROUND_5_6_fu_565_ap_return_3,
        s_x4_read => grp_ROUND_5_6_fu_565_ap_return_4,
        C => ap_const_lv8_87,
        ap_return_0 => grp_ROUND_5_6_fu_576_ap_return_0,
        ap_return_1 => grp_ROUND_5_6_fu_576_ap_return_1,
        ap_return_2 => grp_ROUND_5_6_fu_576_ap_return_2,
        ap_return_3 => grp_ROUND_5_6_fu_576_ap_return_3,
        ap_return_4 => grp_ROUND_5_6_fu_576_ap_return_4);

    grp_ROUND_5_6_fu_587 : component crypto_aead_decrypt_ROUND_5_6
    port map (
        ap_ready => grp_ROUND_5_6_fu_587_ap_ready,
        s_x0_read => grp_ROUND_5_6_fu_576_ap_return_0,
        s_x1_read => grp_ROUND_5_6_fu_576_ap_return_1,
        s_x2_read => grp_ROUND_5_6_fu_576_ap_return_2,
        s_x3_read => grp_ROUND_5_6_fu_576_ap_return_3,
        s_x4_read => grp_ROUND_5_6_fu_576_ap_return_4,
        C => ap_const_lv8_78,
        ap_return_0 => grp_ROUND_5_6_fu_587_ap_return_0,
        ap_return_1 => grp_ROUND_5_6_fu_587_ap_return_1,
        ap_return_2 => grp_ROUND_5_6_fu_587_ap_return_2,
        ap_return_3 => grp_ROUND_5_6_fu_587_ap_return_3,
        ap_return_4 => grp_ROUND_5_6_fu_587_ap_return_4);

    grp_ROUND_5_6_fu_598 : component crypto_aead_decrypt_ROUND_5_6
    port map (
        ap_ready => grp_ROUND_5_6_fu_598_ap_ready,
        s_x0_read => grp_ROUND_5_6_fu_587_ap_return_0,
        s_x1_read => grp_ROUND_5_6_fu_587_ap_return_1,
        s_x2_read => grp_ROUND_5_6_fu_587_ap_return_2,
        s_x3_read => grp_ROUND_5_6_fu_587_ap_return_3,
        s_x4_read => grp_ROUND_5_6_fu_587_ap_return_4,
        C => ap_const_lv8_69,
        ap_return_0 => grp_ROUND_5_6_fu_598_ap_return_0,
        ap_return_1 => grp_ROUND_5_6_fu_598_ap_return_1,
        ap_return_2 => grp_ROUND_5_6_fu_598_ap_return_2,
        ap_return_3 => grp_ROUND_5_6_fu_598_ap_return_3,
        ap_return_4 => grp_ROUND_5_6_fu_598_ap_return_4);

    grp_ROUND_5_6_fu_609 : component crypto_aead_decrypt_ROUND_5_6
    port map (
        ap_ready => grp_ROUND_5_6_fu_609_ap_ready,
        s_x0_read => grp_ROUND_5_6_fu_598_ap_return_0,
        s_x1_read => grp_ROUND_5_6_fu_598_ap_return_1,
        s_x2_read => grp_ROUND_5_6_fu_598_ap_return_2,
        s_x3_read => grp_ROUND_5_6_fu_598_ap_return_3,
        s_x4_read => grp_ROUND_5_6_fu_598_ap_return_4,
        C => ap_const_lv8_5A,
        ap_return_0 => grp_ROUND_5_6_fu_609_ap_return_0,
        ap_return_1 => grp_ROUND_5_6_fu_609_ap_return_1,
        ap_return_2 => grp_ROUND_5_6_fu_609_ap_return_2,
        ap_return_3 => grp_ROUND_5_6_fu_609_ap_return_3,
        ap_return_4 => grp_ROUND_5_6_fu_609_ap_return_4);

    grp_ROUND_5_6_fu_620 : component crypto_aead_decrypt_ROUND_5_6
    port map (
        ap_ready => grp_ROUND_5_6_fu_620_ap_ready,
        s_x0_read => grp_ROUND_5_6_fu_609_ap_return_0,
        s_x1_read => grp_ROUND_5_6_fu_609_ap_return_1,
        s_x2_read => grp_ROUND_5_6_fu_609_ap_return_2,
        s_x3_read => grp_ROUND_5_6_fu_609_ap_return_3,
        s_x4_read => grp_ROUND_5_6_fu_609_ap_return_4,
        C => ap_const_lv8_4B,
        ap_return_0 => grp_ROUND_5_6_fu_620_ap_return_0,
        ap_return_1 => grp_ROUND_5_6_fu_620_ap_return_1,
        ap_return_2 => grp_ROUND_5_6_fu_620_ap_return_2,
        ap_return_3 => grp_ROUND_5_6_fu_620_ap_return_3,
        ap_return_4 => grp_ROUND_5_6_fu_620_ap_return_4);

    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643 : component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_start,
        ap_done => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_done,
        ap_idle => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_idle,
        ap_ready => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_ready,
        trunc_ln230_5 => trunc_ln230_reg_1836,
        xor_ln301 => xor_ln301_reg_1831,
        m => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_m,
        m_ap_vld => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_m_ap_vld);

    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651 : component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_start,
        ap_done => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_done,
        ap_idle => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_idle,
        ap_ready => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_ready,
        x_assign_1 => x_assign_1_reg_436,
        trunc_ln230_5 => trunc_ln230_reg_1836,
        x_assign_3_out => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_x_assign_3_out,
        x_assign_3_out_ap_vld => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_x_assign_3_out_ap_vld);

    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659 : component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_start,
        ap_done => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_done,
        ap_idle => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_idle,
        ap_ready => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_ready,
        s_x3 => s_x3_reg_1842,
        t_address0 => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_address0,
        t_ce0 => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_ce0,
        t_we0 => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_we0,
        t_d0 => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_d0);

    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665 : component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_start,
        ap_done => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_done,
        ap_idle => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_idle,
        ap_ready => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_ready,
        s_x4_47 => s_x4_75_reg_1847,
        t_address0 => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_address0,
        t_ce0 => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_ce0,
        t_we0 => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_we0,
        t_d0 => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_d0);

    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671 : component crypto_aead_decrypt_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_start,
        ap_done => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_done,
        ap_idle => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_idle,
        ap_ready => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_ready,
        t_address0 => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_t_address0,
        t_ce0 => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_t_ce0,
        t_q0 => t_q0,
        c_load => c,
        result_1_out => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_result_1_out,
        result_1_out_ap_vld => grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_result_1_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_LOADBYTES_1_1_fu_475_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LOADBYTES_1_1_fu_475_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln248_fu_985_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln290_1_fu_1290_p2 = ap_const_lv1_0) and (icmp_ln290_reg_1726 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and ((icmp_ln290_1_fu_1290_p2 = ap_const_lv1_1) or (icmp_ln290_reg_1726 = ap_const_lv1_1))) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln273_1_fu_1122_p2 = ap_const_lv1_0) and (icmp_ln273_reg_1637 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and ((icmp_ln273_1_fu_1122_p2 = ap_const_lv1_1) or (icmp_ln273_reg_1637 = ap_const_lv1_1))))) then 
                    grp_LOADBYTES_1_1_fu_475_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LOADBYTES_1_1_fu_475_ap_ready = ap_const_logic_1)) then 
                    grp_LOADBYTES_1_1_fu_475_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_LOADBYTES_1_1_fu_483_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_LOADBYTES_1_1_fu_483_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln248_fu_985_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_LOADBYTES_1_1_fu_483_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_LOADBYTES_1_1_fu_483_ap_ready = ap_const_logic_1)) then 
                    grp_LOADBYTES_1_1_fu_483_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln248_fu_985_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_ready = ap_const_logic_1)) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln248_fu_985_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_ready = ap_const_logic_1)) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_ready = ap_const_logic_1)) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_ready = ap_const_logic_1)) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1) and (icmp_ln230_1_reg_1814 = ap_const_lv1_1))) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_ready = ap_const_logic_1)) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1) and (icmp_ln230_1_reg_1814 = ap_const_lv1_1))) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_ready = ap_const_logic_1)) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_ready = ap_const_logic_1)) then 
                    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    adlen_addr_0_lcssa_reg_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln273_fu_1059_p2 = ap_const_lv1_1) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then 
                adlen_addr_0_lcssa_reg_268 <= empty_reg_1545;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln273_1_fu_1122_p2 = ap_const_lv1_1) and (icmp_ln273_reg_1637 = ap_const_lv1_0))) then 
                adlen_addr_0_lcssa_reg_268 <= zext_ln280_fu_1139_p1;
            end if; 
        end if;
    end process;

    adlen_assign_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln273_fu_1059_p2 = ap_const_lv1_0) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then 
                adlen_assign_fu_170 <= adlen;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln273_1_fu_1122_p2 = ap_const_lv1_0) and (icmp_ln273_reg_1637 = ap_const_lv1_0))) then 
                adlen_assign_fu_170 <= add_ln277_fu_1128_p2;
            end if; 
        end if;
    end process;

    clen_addr_0_lcssa_reg_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln290_fu_1227_p2 = ap_const_lv1_1))) then 
                clen_addr_0_lcssa_reg_372 <= add_ln251_1_reg_1595;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln290_1_fu_1290_p2 = ap_const_lv1_1) and (icmp_ln290_reg_1726 = ap_const_lv1_0))) then 
                clen_addr_0_lcssa_reg_372 <= zext_ln300_fu_1296_p1;
            end if; 
        end if;
    end process;

    clen_assign_1_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln290_fu_1227_p2 = ap_const_lv1_0))) then 
                clen_assign_1_fu_194 <= add_ln251_reg_1589;
            elsif (((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                clen_assign_1_fu_194 <= add_ln297_fu_1360_p2;
            end if; 
        end if;
    end process;

    i_reg_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1))) then 
                i_reg_382 <= ap_const_lv4_0;
            elsif (((icmp_ln230_fu_1316_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                i_reg_382 <= add_ln230_fu_1322_p2;
            end if; 
        end if;
    end process;

    retval_0_reg_457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln248_fu_985_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                retval_0_reg_457 <= ap_const_lv1_1;
            elsif (((icmp_ln248_reg_1560 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                retval_0_reg_457 <= result_fu_1493_p2;
            end if; 
        end if;
    end process;

    s_x0_1716_reg_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln273_fu_1059_p2 = ap_const_lv1_1) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then 
                s_x0_1716_reg_314 <= grp_ROUND_5_6_fu_620_ap_return_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln273_1_fu_1122_p2 = ap_const_lv1_1) and (icmp_ln273_reg_1637 = ap_const_lv1_0))) then 
                s_x0_1716_reg_314 <= s_x0_27_fu_174;
            end if; 
        end if;
    end process;

    s_x0_2717_reg_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_1))) then 
                s_x0_2717_reg_362 <= grp_ROUND_5_6_fu_620_ap_return_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
                s_x0_2717_reg_362 <= grp_ROUND_5_6_fu_554_ap_return_0;
            end if; 
        end if;
    end process;

    s_x0_27_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln273_fu_1059_p2 = ap_const_lv1_0) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then 
                s_x0_27_fu_174 <= grp_ROUND_5_6_fu_620_ap_return_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1))) then 
                s_x0_27_fu_174 <= grp_ROUND_5_6_fu_554_ap_return_0;
            end if; 
        end if;
    end process;

    s_x0_3_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln290_fu_1227_p2 = ap_const_lv1_0))) then 
                s_x0_3_fu_198 <= ap_phi_mux_s_x0_2717_phi_fu_365_p4;
            elsif (((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                s_x0_3_fu_198 <= grp_ROUND_5_6_fu_554_ap_return_0;
            end if; 
        end if;
    end process;

    s_x1_15_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln273_fu_1059_p2 = ap_const_lv1_0) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then 
                s_x1_15_fu_178 <= grp_ROUND_5_6_fu_620_ap_return_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1))) then 
                s_x1_15_fu_178 <= grp_ROUND_5_6_fu_554_ap_return_1;
            end if; 
        end if;
    end process;

    s_x1_1_reg_305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln273_fu_1059_p2 = ap_const_lv1_1) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then 
                s_x1_1_reg_305 <= grp_ROUND_5_6_fu_620_ap_return_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln273_1_fu_1122_p2 = ap_const_lv1_1) and (icmp_ln273_reg_1637 = ap_const_lv1_0))) then 
                s_x1_1_reg_305 <= s_x1_15_fu_178;
            end if; 
        end if;
    end process;

    s_x1_2719_reg_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_1))) then 
                s_x1_2719_reg_352 <= grp_ROUND_5_6_fu_620_ap_return_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
                s_x1_2719_reg_352 <= grp_ROUND_5_6_fu_554_ap_return_1;
            end if; 
        end if;
    end process;

    s_x1_3_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln290_fu_1227_p2 = ap_const_lv1_0))) then 
                s_x1_3_fu_202 <= ap_phi_mux_s_x1_2719_phi_fu_355_p4;
            elsif (((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                s_x1_3_fu_202 <= grp_ROUND_5_6_fu_554_ap_return_1;
            end if; 
        end if;
    end process;

    s_x1_4_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln290_fu_1227_p2 = ap_const_lv1_1))) then 
                s_x1_4_reg_425 <= ap_phi_mux_s_x1_2719_phi_fu_355_p4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln290_1_fu_1290_p2 = ap_const_lv1_1) and (icmp_ln290_reg_1726 = ap_const_lv1_0))) then 
                s_x1_4_reg_425 <= s_x1_3_fu_202;
            end if; 
        end if;
    end process;

    s_x2_1_reg_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln273_fu_1059_p2 = ap_const_lv1_1) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then 
                s_x2_1_reg_296 <= grp_ROUND_5_6_fu_620_ap_return_2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln273_1_fu_1122_p2 = ap_const_lv1_1) and (icmp_ln273_reg_1637 = ap_const_lv1_0))) then 
                s_x2_1_reg_296 <= s_x2_46_fu_182;
            end if; 
        end if;
    end process;

    s_x2_2720_reg_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_1))) then 
                s_x2_2720_reg_342 <= grp_ROUND_5_6_fu_620_ap_return_2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
                s_x2_2720_reg_342 <= grp_ROUND_5_6_fu_554_ap_return_2;
            end if; 
        end if;
    end process;

    s_x2_3_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln290_fu_1227_p2 = ap_const_lv1_0))) then 
                s_x2_3_fu_206 <= ap_phi_mux_s_x2_2720_phi_fu_345_p4;
            elsif (((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                s_x2_3_fu_206 <= grp_ROUND_5_6_fu_554_ap_return_2;
            end if; 
        end if;
    end process;

    s_x2_46_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln273_fu_1059_p2 = ap_const_lv1_0) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then 
                s_x2_46_fu_182 <= grp_ROUND_5_6_fu_620_ap_return_2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1))) then 
                s_x2_46_fu_182 <= grp_ROUND_5_6_fu_554_ap_return_2;
            end if; 
        end if;
    end process;

    s_x2_4_reg_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln290_fu_1227_p2 = ap_const_lv1_1))) then 
                s_x2_4_reg_414 <= ap_phi_mux_s_x2_2720_phi_fu_345_p4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln290_1_fu_1290_p2 = ap_const_lv1_1) and (icmp_ln290_reg_1726 = ap_const_lv1_0))) then 
                s_x2_4_reg_414 <= s_x2_3_fu_206;
            end if; 
        end if;
    end process;

    s_x3_16_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln273_fu_1059_p2 = ap_const_lv1_0) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then 
                s_x3_16_fu_186 <= s_x3_15_fu_1034_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1))) then 
                s_x3_16_fu_186 <= grp_ROUND_5_6_fu_554_ap_return_3;
            end if; 
        end if;
    end process;

    s_x3_1_reg_287_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln273_fu_1059_p2 = ap_const_lv1_1) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then 
                s_x3_1_reg_287 <= s_x3_15_fu_1034_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln273_1_fu_1122_p2 = ap_const_lv1_1) and (icmp_ln273_reg_1637 = ap_const_lv1_0))) then 
                s_x3_1_reg_287 <= s_x3_16_fu_186;
            end if; 
        end if;
    end process;

    s_x3_2721_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_1))) then 
                s_x3_2721_reg_332 <= s_x3_15_fu_1034_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
                s_x3_2721_reg_332 <= grp_ROUND_5_6_fu_554_ap_return_3;
            end if; 
        end if;
    end process;

    s_x3_3_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln290_fu_1227_p2 = ap_const_lv1_0))) then 
                s_x3_3_fu_210 <= ap_phi_mux_s_x3_2721_phi_fu_335_p4;
            elsif (((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                s_x3_3_fu_210 <= grp_ROUND_5_6_fu_554_ap_return_3;
            end if; 
        end if;
    end process;

    s_x3_4722_reg_403_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln290_fu_1227_p2 = ap_const_lv1_1))) then 
                s_x3_4722_reg_403 <= ap_phi_mux_s_x3_2721_phi_fu_335_p4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln290_1_fu_1290_p2 = ap_const_lv1_1) and (icmp_ln290_reg_1726 = ap_const_lv1_0))) then 
                s_x3_4722_reg_403 <= s_x3_3_fu_210;
            end if; 
        end if;
    end process;

    s_x4_1_reg_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln273_fu_1059_p2 = ap_const_lv1_1) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then 
                s_x4_1_reg_278 <= s_x4_15_fu_1040_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln273_1_fu_1122_p2 = ap_const_lv1_1) and (icmp_ln273_reg_1637 = ap_const_lv1_0))) then 
                s_x4_1_reg_278 <= s_x4_48_fu_190;
            end if; 
        end if;
    end process;

    s_x4_2723_reg_323_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_1))) then 
                s_x4_2723_reg_323 <= s_x4_15_fu_1040_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
                s_x4_2723_reg_323 <= grp_ROUND_5_6_fu_554_ap_return_4;
            end if; 
        end if;
    end process;

    s_x4_48_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln273_fu_1059_p2 = ap_const_lv1_0) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then 
                s_x4_48_fu_190 <= s_x4_15_fu_1040_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1))) then 
                s_x4_48_fu_190 <= grp_ROUND_5_6_fu_554_ap_return_4;
            end if; 
        end if;
    end process;

    s_x4_4_reg_393_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln290_fu_1227_p2 = ap_const_lv1_1))) then 
                s_x4_4_reg_393 <= s_x4_61_fu_1212_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln290_1_fu_1290_p2 = ap_const_lv1_1) and (icmp_ln290_reg_1726 = ap_const_lv1_0))) then 
                s_x4_4_reg_393 <= s_x4_62_fu_214;
            end if; 
        end if;
    end process;

    s_x4_62_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln290_fu_1227_p2 = ap_const_lv1_0))) then 
                s_x4_62_fu_214 <= s_x4_61_fu_1212_p2;
            elsif (((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                s_x4_62_fu_214 <= grp_ROUND_5_6_fu_554_ap_return_4;
            end if; 
        end if;
    end process;

    x_addr_0_lcssa_i_reg_447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1) and (icmp_ln230_1_reg_1814 = ap_const_lv1_0))) then 
                x_addr_0_lcssa_i_reg_447 <= x_assign_1_reg_436;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln230_1_reg_1814 = ap_const_lv1_1))) then 
                x_addr_0_lcssa_i_reg_447 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_x_assign_3_out;
            end if; 
        end if;
    end process;

    x_assign_1_reg_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (icmp_ln290_fu_1227_p2 = ap_const_lv1_1))) then 
                x_assign_1_reg_436 <= ap_phi_mux_s_x0_2717_phi_fu_365_p4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln290_1_fu_1290_p2 = ap_const_lv1_1) and (icmp_ln290_reg_1726 = ap_const_lv1_0))) then 
                x_assign_1_reg_436 <= s_x0_3_fu_198;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                K1_reg_1576 <= grp_LOADBYTES_1_1_fu_475_ap_return;
                N1_reg_1584 <= grp_LOADBYTES_1_1_fu_483_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln251_1_reg_1595 <= add_ln251_1_fu_1000_p2;
                add_ln251_reg_1589 <= add_ln251_fu_994_p2;
                icmp_ln271_reg_1633 <= icmp_ln271_fu_1045_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_16_reg_1550 <= empty_16_fu_967_p1;
                empty_17_reg_1555 <= empty_17_fu_971_p1;
                empty_reg_1545 <= empty_fu_963_p1;
                icmp_ln248_reg_1560 <= icmp_ln248_fu_985_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and ((icmp_ln290_1_fu_1290_p2 = ap_const_lv1_1) or (icmp_ln290_reg_1726 = ap_const_lv1_1)))) then
                icmp_ln230_1_reg_1814 <= icmp_ln230_1_fu_1305_p2;
                trunc_ln300_reg_1809 <= trunc_ln300_fu_1300_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then
                icmp_ln273_reg_1637 <= icmp_ln273_fu_1059_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                icmp_ln290_reg_1726 <= icmp_ln290_fu_1227_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8))) then
                reg_958 <= grp_LOADBYTES_1_1_fu_475_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_result_1_out_ap_vld = ap_const_logic_1))) then
                result_1_loc_fu_150 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_result_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                s_x3_reg_1842 <= s_x3_fu_1465_p2;
                s_x4_75_reg_1847 <= s_x4_75_fu_1471_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln230_1_reg_1814 = ap_const_lv1_1))) then
                trunc_ln230_reg_1836 <= trunc_ln230_fu_1402_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((icmp_ln273_1_fu_1122_p2 = ap_const_lv1_1) or (icmp_ln273_reg_1637 = ap_const_lv1_1)))) then
                trunc_ln280_reg_1716 <= trunc_ln280_fu_1143_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                xor_ln292_reg_1818 <= xor_ln292_fu_1311_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                xor_ln301_reg_1831 <= xor_ln301_fu_1395_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state8, ap_CS_fsm_state10, icmp_ln248_fu_985_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln271_fu_1045_p2, icmp_ln273_reg_1637, ap_CS_fsm_state4, icmp_ln273_1_fu_1122_p2, ap_CS_fsm_state6, icmp_ln290_reg_1726, ap_CS_fsm_state7, icmp_ln290_1_fu_1290_p2, icmp_ln230_1_reg_1814, ap_CS_fsm_state9, grp_LOADBYTES_1_1_fu_475_ap_done, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_done, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_done, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_done, ap_block_state6_on_subcall_done, icmp_ln230_fu_1316_p2, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_block_state2_on_subcall_done, ap_block_state11_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln248_fu_985_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                elsif (((icmp_ln248_fu_985_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln271_fu_1045_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((icmp_ln273_1_fu_1122_p2 = ap_const_lv1_1) or (icmp_ln273_reg_1637 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and ((icmp_ln290_1_fu_1290_p2 = ap_const_lv1_1) or (icmp_ln290_reg_1726 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1) and (icmp_ln230_1_reg_1814 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_1) and (icmp_ln230_1_reg_1814 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_0 = ap_block_state11_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln230_fu_1322_p2 <= std_logic_vector(unsigned(i_reg_382) + unsigned(ap_const_lv4_1));
    add_ln251_1_fu_1000_p2 <= std_logic_vector(unsigned(trunc_ln251_fu_991_p1) + unsigned(ap_const_lv61_1FFFFFFFFFFFFFF0));
    add_ln251_fu_994_p2 <= std_logic_vector(unsigned(clen) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFF0));
    add_ln277_fu_1128_p2 <= std_logic_vector(unsigned(adlen_assign_fu_170) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFF8));
    add_ln297_fu_1360_p2 <= std_logic_vector(unsigned(clen_assign_1_fu_194) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFF8));
    add_ln324_fu_1479_p2 <= std_logic_vector(unsigned(result_1_loc_fu_150) + unsigned(ap_const_lv9_1FF));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_LOADBYTES_1_1_fu_475_ap_done)
    begin
        if ((grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(ap_block_state11_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state11_on_subcall_done)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_done)
    begin
        if ((grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_done)
    begin
        if ((grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_done)
    begin
        if ((grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_LOADBYTES_1_1_fu_475_ap_done)
    begin
        if ((grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_LOADBYTES_1_1_fu_475_ap_done)
    begin
        if ((grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state11_on_subcall_done_assign_proc : process(grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_done, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_done)
    begin
                ap_block_state11_on_subcall_done <= ((grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_done = ap_const_logic_0) or (grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_done = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_done, grp_LOADBYTES_1_1_fu_475_ap_done, grp_LOADBYTES_1_1_fu_483_ap_done, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_done = ap_const_logic_0) or (grp_LOADBYTES_1_1_fu_483_ap_done = ap_const_logic_0) or (grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_0) or (grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_done = ap_const_logic_0));
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(icmp_ln271_reg_1633, grp_LOADBYTES_1_1_fu_475_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_LOADBYTES_1_1_fu_475_ap_done = ap_const_logic_0) and (icmp_ln271_reg_1633 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_logic_0;

    ap_phi_mux_adlen_addr_0_lcssa_phi_fu_271_p4_assign_proc : process(icmp_ln273_reg_1637, ap_CS_fsm_state4, icmp_ln273_1_fu_1122_p2, zext_ln280_fu_1139_p1, adlen_addr_0_lcssa_reg_268)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln273_1_fu_1122_p2 = ap_const_lv1_1) and (icmp_ln273_reg_1637 = ap_const_lv1_0))) then 
            ap_phi_mux_adlen_addr_0_lcssa_phi_fu_271_p4 <= zext_ln280_fu_1139_p1;
        else 
            ap_phi_mux_adlen_addr_0_lcssa_phi_fu_271_p4 <= adlen_addr_0_lcssa_reg_268;
        end if; 
    end process;


    ap_phi_mux_clen_addr_0_lcssa_phi_fu_375_p4_assign_proc : process(icmp_ln290_reg_1726, ap_CS_fsm_state7, icmp_ln290_1_fu_1290_p2, zext_ln300_fu_1296_p1, clen_addr_0_lcssa_reg_372)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln290_1_fu_1290_p2 = ap_const_lv1_1) and (icmp_ln290_reg_1726 = ap_const_lv1_0))) then 
            ap_phi_mux_clen_addr_0_lcssa_phi_fu_375_p4 <= zext_ln300_fu_1296_p1;
        else 
            ap_phi_mux_clen_addr_0_lcssa_phi_fu_375_p4 <= clen_addr_0_lcssa_reg_372;
        end if; 
    end process;


    ap_phi_mux_retval_0_phi_fu_461_p4_assign_proc : process(icmp_ln248_reg_1560, result_fu_1493_p2, retval_0_reg_457, ap_CS_fsm_state18)
    begin
        if (((icmp_ln248_reg_1560 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_phi_mux_retval_0_phi_fu_461_p4 <= result_fu_1493_p2;
        else 
            ap_phi_mux_retval_0_phi_fu_461_p4 <= retval_0_reg_457;
        end if; 
    end process;


    ap_phi_mux_s_x0_2717_phi_fu_365_p4_assign_proc : process(icmp_ln271_reg_1633, ap_CS_fsm_state6, grp_ROUND_5_6_fu_554_ap_return_0, s_x0_2717_reg_362)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
            ap_phi_mux_s_x0_2717_phi_fu_365_p4 <= grp_ROUND_5_6_fu_554_ap_return_0;
        else 
            ap_phi_mux_s_x0_2717_phi_fu_365_p4 <= s_x0_2717_reg_362;
        end if; 
    end process;


    ap_phi_mux_s_x1_2719_phi_fu_355_p4_assign_proc : process(icmp_ln271_reg_1633, ap_CS_fsm_state6, grp_ROUND_5_6_fu_554_ap_return_1, s_x1_2719_reg_352)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
            ap_phi_mux_s_x1_2719_phi_fu_355_p4 <= grp_ROUND_5_6_fu_554_ap_return_1;
        else 
            ap_phi_mux_s_x1_2719_phi_fu_355_p4 <= s_x1_2719_reg_352;
        end if; 
    end process;


    ap_phi_mux_s_x2_2720_phi_fu_345_p4_assign_proc : process(icmp_ln271_reg_1633, ap_CS_fsm_state6, grp_ROUND_5_6_fu_554_ap_return_2, s_x2_2720_reg_342)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
            ap_phi_mux_s_x2_2720_phi_fu_345_p4 <= grp_ROUND_5_6_fu_554_ap_return_2;
        else 
            ap_phi_mux_s_x2_2720_phi_fu_345_p4 <= s_x2_2720_reg_342;
        end if; 
    end process;


    ap_phi_mux_s_x3_2721_phi_fu_335_p4_assign_proc : process(icmp_ln271_reg_1633, ap_CS_fsm_state6, grp_ROUND_5_6_fu_554_ap_return_3, s_x3_2721_reg_332)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
            ap_phi_mux_s_x3_2721_phi_fu_335_p4 <= grp_ROUND_5_6_fu_554_ap_return_3;
        else 
            ap_phi_mux_s_x3_2721_phi_fu_335_p4 <= s_x3_2721_reg_332;
        end if; 
    end process;


    ap_phi_mux_s_x4_2723_phi_fu_326_p4_assign_proc : process(icmp_ln271_reg_1633, ap_CS_fsm_state6, grp_ROUND_5_6_fu_554_ap_return_4, s_x4_2723_reg_323)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
            ap_phi_mux_s_x4_2723_phi_fu_326_p4 <= grp_ROUND_5_6_fu_554_ap_return_4;
        else 
            ap_phi_mux_s_x4_2723_phi_fu_326_p4 <= s_x4_2723_reg_323;
        end if; 
    end process;


    ap_phi_mux_x_addr_0_lcssa_i_phi_fu_450_p4_assign_proc : process(icmp_ln230_1_reg_1814, ap_CS_fsm_state12, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_x_assign_3_out, x_addr_0_lcssa_i_reg_447)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln230_1_reg_1814 = ap_const_lv1_1))) then 
            ap_phi_mux_x_addr_0_lcssa_i_phi_fu_450_p4 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_x_assign_3_out;
        else 
            ap_phi_mux_x_addr_0_lcssa_i_phi_fu_450_p4 <= x_addr_0_lcssa_i_reg_447;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        ap_const_lv32_FFFFFFFF when (ap_phi_mux_retval_0_phi_fu_461_p4(0) = '1') else 
        ap_const_lv32_0;
    empty_16_fu_967_p1 <= adlen(3 - 1 downto 0);
    empty_17_fu_971_p1 <= clen(3 - 1 downto 0);
    empty_fu_963_p1 <= adlen(61 - 1 downto 0);
    grp_LOADBYTES_1_1_fu_475_ap_start <= grp_LOADBYTES_1_1_fu_475_ap_start_reg;

    grp_LOADBYTES_1_1_fu_475_n_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state2, icmp_ln271_reg_1633, trunc_ln280_reg_1716, ap_CS_fsm_state6, trunc_ln300_reg_1809, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_LOADBYTES_1_1_fu_475_n <= trunc_ln300_reg_1809;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
            grp_LOADBYTES_1_1_fu_475_n <= trunc_ln280_reg_1716;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_LOADBYTES_1_1_fu_475_n <= ap_const_lv32_8;
        else 
            grp_LOADBYTES_1_1_fu_475_n <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_LOADBYTES_1_1_fu_475_p_read_assign_proc : process(c, ad, k, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state2, icmp_ln271_reg_1633, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_LOADBYTES_1_1_fu_475_p_read <= c;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0)))) then 
            grp_LOADBYTES_1_1_fu_475_p_read <= ad;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_LOADBYTES_1_1_fu_475_p_read <= k;
        else 
            grp_LOADBYTES_1_1_fu_475_p_read <= "XXXXXXXX";
        end if; 
    end process;

    grp_LOADBYTES_1_1_fu_483_ap_start <= grp_LOADBYTES_1_1_fu_483_ap_start_reg;

    grp_ROUND_5_6_fu_498_C_assign_proc : process(ap_CS_fsm_state3, icmp_ln271_reg_1633, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, icmp_ln230_fu_1316_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0)))) then 
            grp_ROUND_5_6_fu_498_C <= ap_const_lv8_96;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_ROUND_5_6_fu_498_C <= ap_const_lv8_F0;
        else 
            grp_ROUND_5_6_fu_498_C <= "XXXXXXXX";
        end if; 
    end process;


    grp_ROUND_5_6_fu_498_s_x0_read_assign_proc : process(reg_958, ap_CS_fsm_state3, icmp_ln271_reg_1633, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, icmp_ln230_fu_1316_p2, ap_CS_fsm_state5, s_x0_46_fu_1148_p2, s_x0_53_fu_1205_p2, s_x0_60_fu_1438_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_ROUND_5_6_fu_498_s_x0_read <= s_x0_60_fu_1438_p2;
        elsif (((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_ROUND_5_6_fu_498_s_x0_read <= reg_958;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
            grp_ROUND_5_6_fu_498_s_x0_read <= s_x0_53_fu_1205_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_ROUND_5_6_fu_498_s_x0_read <= s_x0_46_fu_1148_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_ROUND_5_6_fu_498_s_x0_read <= ap_const_lv64_80400C0600000000;
        else 
            grp_ROUND_5_6_fu_498_s_x0_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_ROUND_5_6_fu_498_s_x1_read_assign_proc : process(ap_CS_fsm_state3, icmp_ln271_reg_1633, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_x_4_out, s_x1_1_reg_305, icmp_ln230_fu_1316_p2, ap_CS_fsm_state5, s_x1_34_fu_1445_p2, s_x1_15_fu_178, s_x1_3_fu_202)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_ROUND_5_6_fu_498_s_x1_read <= s_x1_34_fu_1445_p2;
        elsif (((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_ROUND_5_6_fu_498_s_x1_read <= s_x1_3_fu_202;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
            grp_ROUND_5_6_fu_498_s_x1_read <= s_x1_1_reg_305;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_ROUND_5_6_fu_498_s_x1_read <= s_x1_15_fu_178;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_ROUND_5_6_fu_498_s_x1_read <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_x_4_out;
        else 
            grp_ROUND_5_6_fu_498_s_x1_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_ROUND_5_6_fu_498_s_x2_read_assign_proc : process(K1_reg_1576, ap_CS_fsm_state3, icmp_ln271_reg_1633, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, s_x2_1_reg_296, icmp_ln230_fu_1316_p2, ap_CS_fsm_state5, s_x2_59_fu_1451_p2, s_x2_46_fu_182, s_x2_3_fu_206)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_ROUND_5_6_fu_498_s_x2_read <= s_x2_59_fu_1451_p2;
        elsif (((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_ROUND_5_6_fu_498_s_x2_read <= s_x2_3_fu_206;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
            grp_ROUND_5_6_fu_498_s_x2_read <= s_x2_1_reg_296;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_ROUND_5_6_fu_498_s_x2_read <= s_x2_46_fu_182;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_ROUND_5_6_fu_498_s_x2_read <= K1_reg_1576;
        else 
            grp_ROUND_5_6_fu_498_s_x2_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_ROUND_5_6_fu_498_s_x3_read_assign_proc : process(ap_CS_fsm_state3, icmp_ln271_reg_1633, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_x_out, s_x3_1_reg_287, icmp_ln230_fu_1316_p2, s_x3_4722_reg_403, ap_CS_fsm_state5, s_x3_16_fu_186, s_x3_3_fu_210)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_ROUND_5_6_fu_498_s_x3_read <= s_x3_4722_reg_403;
        elsif (((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_ROUND_5_6_fu_498_s_x3_read <= s_x3_3_fu_210;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
            grp_ROUND_5_6_fu_498_s_x3_read <= s_x3_1_reg_287;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_ROUND_5_6_fu_498_s_x3_read <= s_x3_16_fu_186;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_ROUND_5_6_fu_498_s_x3_read <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_x_out;
        else 
            grp_ROUND_5_6_fu_498_s_x3_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_ROUND_5_6_fu_498_s_x4_read_assign_proc : process(N1_reg_1584, ap_CS_fsm_state3, icmp_ln271_reg_1633, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, s_x4_1_reg_278, icmp_ln230_fu_1316_p2, s_x4_4_reg_393, ap_CS_fsm_state5, s_x4_48_fu_190, s_x4_62_fu_214)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_ROUND_5_6_fu_498_s_x4_read <= s_x4_4_reg_393;
        elsif (((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_ROUND_5_6_fu_498_s_x4_read <= s_x4_62_fu_214;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0))) then 
            grp_ROUND_5_6_fu_498_s_x4_read <= s_x4_1_reg_278;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_ROUND_5_6_fu_498_s_x4_read <= s_x4_48_fu_190;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_ROUND_5_6_fu_498_s_x4_read <= N1_reg_1584;
        else 
            grp_ROUND_5_6_fu_498_s_x4_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_ROUND_5_6_fu_510_C_assign_proc : process(ap_CS_fsm_state3, icmp_ln271_reg_1633, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, icmp_ln230_fu_1316_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0)))) then 
            grp_ROUND_5_6_fu_510_C <= ap_const_lv8_87;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_ROUND_5_6_fu_510_C <= ap_const_lv8_E1;
        else 
            grp_ROUND_5_6_fu_510_C <= "XXXXXXXX";
        end if; 
    end process;


    grp_ROUND_5_6_fu_521_C_assign_proc : process(ap_CS_fsm_state3, icmp_ln271_reg_1633, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, icmp_ln230_fu_1316_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0)))) then 
            grp_ROUND_5_6_fu_521_C <= ap_const_lv8_78;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_ROUND_5_6_fu_521_C <= ap_const_lv8_D2;
        else 
            grp_ROUND_5_6_fu_521_C <= "XXXXXXXX";
        end if; 
    end process;


    grp_ROUND_5_6_fu_532_C_assign_proc : process(ap_CS_fsm_state3, icmp_ln271_reg_1633, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, icmp_ln230_fu_1316_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0)))) then 
            grp_ROUND_5_6_fu_532_C <= ap_const_lv8_69;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_ROUND_5_6_fu_532_C <= ap_const_lv8_C3;
        else 
            grp_ROUND_5_6_fu_532_C <= "XXXXXXXX";
        end if; 
    end process;


    grp_ROUND_5_6_fu_543_C_assign_proc : process(ap_CS_fsm_state3, icmp_ln271_reg_1633, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, icmp_ln230_fu_1316_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0)))) then 
            grp_ROUND_5_6_fu_543_C <= ap_const_lv8_5A;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_ROUND_5_6_fu_543_C <= ap_const_lv8_B4;
        else 
            grp_ROUND_5_6_fu_543_C <= "XXXXXXXX";
        end if; 
    end process;


    grp_ROUND_5_6_fu_554_C_assign_proc : process(ap_CS_fsm_state3, icmp_ln271_reg_1633, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state12, icmp_ln230_fu_1316_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((icmp_ln230_fu_1316_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln271_reg_1633 = ap_const_lv1_0)))) then 
            grp_ROUND_5_6_fu_554_C <= ap_const_lv8_4B;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_ROUND_5_6_fu_554_C <= ap_const_lv8_A5;
        else 
            grp_ROUND_5_6_fu_554_C <= "XXXXXXXX";
        end if; 
    end process;

    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_start <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_11_fu_491_ap_start_reg;
    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_start <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_ap_start_reg;
    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_start <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_ap_start_reg;
    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_start <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_ap_start_reg;
    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_start <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_ap_start_reg;
    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_start <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_235_1_fu_651_ap_start_reg;
    grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_start <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_ap_start_reg;
    icmp_ln230_1_fu_1305_p2 <= "1" when (signed(trunc_ln300_fu_1300_p1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln230_fu_1316_p2 <= "1" when (i_reg_382 = ap_const_lv4_8) else "0";
    icmp_ln248_fu_985_p2 <= "1" when (tmp_2_fu_975_p4 = ap_const_lv60_0) else "0";
    icmp_ln271_fu_1045_p2 <= "1" when (adlen = ap_const_lv64_0) else "0";
    icmp_ln273_1_fu_1122_p2 <= "1" when (tmp_4_fu_1112_p4 = ap_const_lv61_0) else "0";
    icmp_ln273_fu_1059_p2 <= "1" when (tmp_3_fu_1050_p4 = ap_const_lv61_0) else "0";
    icmp_ln290_1_fu_1290_p2 <= "1" when (tmp_6_fu_1280_p4 = ap_const_lv61_0) else "0";
    icmp_ln290_fu_1227_p2 <= "1" when (tmp_5_fu_1218_p4 = ap_const_lv61_0) else "0";
    lshr_ln230_fu_1350_p2 <= std_logic_vector(shift_right(unsigned(xor_ln292_reg_1818),to_integer(unsigned('0' & zext_ln230_fu_1346_p1(31-1 downto 0)))));

    m_assign_proc : process(ap_CS_fsm_state9, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_m, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_m_ap_vld, icmp_ln230_fu_1316_p2, ap_CS_fsm_state11, trunc_ln230_5_fu_1355_p1)
    begin
        if (((icmp_ln230_fu_1316_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m <= trunc_ln230_5_fu_1355_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_m_ap_vld = ap_const_logic_1))) then 
            m <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_m;
        else 
            m <= "XXXXXXXX";
        end if; 
    end process;


    m_ap_vld_assign_proc : process(ap_CS_fsm_state9, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_m_ap_vld, icmp_ln230_fu_1316_p2, ap_CS_fsm_state11)
    begin
        if (((icmp_ln230_fu_1316_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_ap_vld <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            m_ap_vld <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_1_fu_643_m_ap_vld;
        else 
            m_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mlen <= std_logic_vector(unsigned(clen) + unsigned(ap_const_lv64_FFFFFFFFFFFFFFF0));

    mlen_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            mlen_ap_vld <= ap_const_logic_1;
        else 
            mlen_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln303_fu_1412_p2 <= (reg_958 or ap_phi_mux_x_addr_0_lcssa_i_phi_fu_450_p4);
    result_fu_1493_p2 <= (tmp_7_fu_1485_p3 xor ap_const_lv1_1);
    s_x0_46_fu_1148_p2 <= (s_x0_27_fu_174 xor grp_LOADBYTES_1_1_fu_475_ap_return);
    s_x0_53_fu_1205_p2 <= (xor_ln281_fu_1199_p2 xor s_x0_1716_reg_314);
    s_x0_60_fu_1438_p2 <= (shl_ln304_fu_1432_p2 xor or_ln303_fu_1412_p2);
    s_x1_34_fu_1445_p2 <= (s_x1_4_reg_425 xor grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_x_4_out);
    s_x2_59_fu_1451_p2 <= (s_x2_4_reg_414 xor K1_reg_1576);
    s_x3_15_fu_1034_p2 <= (grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_x_4_out xor grp_ROUND_5_6_fu_620_ap_return_3);
    s_x3_fu_1465_p2 <= (grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_224_1_fu_468_x_4_out xor grp_ROUND_5_6_fu_620_ap_return_3);
    s_x4_15_fu_1040_p2 <= (grp_ROUND_5_6_fu_620_ap_return_4 xor K1_reg_1576);
    s_x4_61_fu_1212_p2 <= (ap_phi_mux_s_x4_2723_phi_fu_326_p4 xor ap_const_lv64_1);
    s_x4_75_fu_1471_p2 <= (grp_ROUND_5_6_fu_620_ap_return_4 xor K1_reg_1576);
    shl_ln1_fu_1179_p3 <= (adlen_addr_0_lcssa_reg_268 & ap_const_lv3_0);
    shl_ln281_fu_1193_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_80),to_integer(unsigned('0' & sub_ln281_fu_1187_p2(31-1 downto 0)))));
    shl_ln2_fu_1332_p3 <= (trunc_ln230_4_fu_1328_p1 & ap_const_lv3_0);
    shl_ln304_fu_1432_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_80),to_integer(unsigned('0' & sub_ln304_fu_1426_p2(31-1 downto 0)))));
    shl_ln4_fu_1418_p3 <= (clen_addr_0_lcssa_reg_372 & ap_const_lv3_0);
    sub_ln230_fu_1340_p2 <= std_logic_vector(signed(ap_const_lv6_38) - signed(shl_ln2_fu_1332_p3));
    sub_ln281_fu_1187_p2 <= std_logic_vector(unsigned(ap_const_lv64_38) - unsigned(shl_ln1_fu_1179_p3));
    sub_ln304_fu_1426_p2 <= std_logic_vector(unsigned(ap_const_lv64_38) - unsigned(shl_ln4_fu_1418_p3));

    t_address0_assign_proc : process(grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_address0, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_address0, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_t_address0, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            t_address0 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_t_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            t_address0 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            t_address0 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_address0;
        else 
            t_address0 <= "XXXX";
        end if; 
    end process;


    t_ce0_assign_proc : process(grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_ce0, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_ce0, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_t_ce0, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            t_ce0 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_323_3_fu_671_t_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            t_ce0 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            t_ce0 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_ce0;
        else 
            t_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t_d0_assign_proc : process(grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_d0, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_d0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            t_d0 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            t_d0 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_d0;
        else 
            t_d0 <= "XXXXXXXX";
        end if; 
    end process;


    t_we0_assign_proc : process(grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_we0, grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_we0, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            t_we0 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_13_fu_665_t_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            t_we0 <= grp_crypto_aead_decrypt_Pipeline_VITIS_LOOP_230_12_fu_659_t_we0;
        else 
            t_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_fu_975_p4 <= clen(63 downto 4);
    tmp_3_fu_1050_p4 <= adlen(63 downto 3);
    tmp_4_fu_1112_p4 <= adlen_assign_fu_170(63 downto 3);
    tmp_5_fu_1218_p4 <= add_ln251_reg_1589(63 downto 3);
    tmp_6_fu_1280_p4 <= clen_assign_1_fu_194(63 downto 3);
    tmp_7_fu_1485_p3 <= add_ln324_fu_1479_p2(8 downto 8);
    trunc_ln230_4_fu_1328_p1 <= i_reg_382(3 - 1 downto 0);
    trunc_ln230_5_fu_1355_p1 <= lshr_ln230_fu_1350_p2(8 - 1 downto 0);
    trunc_ln230_fu_1402_p1 <= clen_addr_0_lcssa_reg_372(31 - 1 downto 0);
    trunc_ln251_fu_991_p1 <= clen(61 - 1 downto 0);
    trunc_ln280_fu_1143_p1 <= ap_phi_mux_adlen_addr_0_lcssa_phi_fu_271_p4(32 - 1 downto 0);
    trunc_ln300_fu_1300_p1 <= ap_phi_mux_clen_addr_0_lcssa_phi_fu_375_p4(32 - 1 downto 0);
    xor_ln281_fu_1199_p2 <= (shl_ln281_fu_1193_p2 xor grp_LOADBYTES_1_1_fu_475_ap_return);
    xor_ln292_fu_1311_p2 <= (s_x0_3_fu_198 xor grp_LOADBYTES_1_1_fu_475_ap_return);
    xor_ln301_fu_1395_p2 <= (x_assign_1_reg_436 xor grp_LOADBYTES_1_1_fu_475_ap_return);
    zext_ln230_fu_1346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln230_fu_1340_p2),64));
    zext_ln280_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_16_reg_1550),61));
    zext_ln300_fu_1296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_17_reg_1555),61));
end behav;
