
****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source axi_spi_engine_ip.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_ghdl_dir [file normalize [file join [file dirname [info script]] "../../../ghdl"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
# source $ad_hdl_dir/library/scripts/adi_ip_xilinx.tcl
## source $ad_hdl_dir/library/scripts/adi_xilinx_device_info_enc.tcl
### variable auto_set_param_list
### variable auto_set_param_list_overwritable
### variable fpga_series_list
### variable fpga_family_list
### variable speed_grade_list
### variable dev_package_list
### variable xcvr_type_list
### variable fpga_voltage_list
### set auto_set_param_list { \
###           DEV_PACKAGE \
###           SPEED_GRADE \
###           FPGA_FAMILY \
###           FPGA_TECHNOLOGY }
### set auto_set_param_list_overwritable { \
###           FPGA_VOLTAGE \
###           XCVR_TYPE }
### set fpga_technology_list { \
###         { Unknown     0 } \
###         { 7series     1 } \
###         { ultrascale  2 } \
###         { ultrascale+ 3 }}
### set fpga_family_list { \
###         { Unknown 0 } \
###         { artix   1 } \
###         { kintex  2 } \
###         { virtex  3 } \
###         { zynq    4 }}
### set speed_grade_list { \
###         { Unknown 0  } \
###         { -1      10 } \
###         { -1L     11 } \
###         { -1H     12 } \
###         { -1HV    13 } \
###         { -1LV    14 } \
###         { -2      20 } \
###         { -2L     21 } \
###         { -2LV    22 } \
###         { -3      30 }}
### set dev_package_list { \
###         { Unknown 0  } \
###         { rf      1  } \
###         { fl      2  } \
###         { ff      3  } \
###         { fb      4  } \
###         { hc      5  } \
###         { fh      6  } \
###         { cs      7  } \
###         { cp      8  } \
###         { ft      9  } \
###         { fg      10 } \
###         { sb      11 } \
###         { rb      12 } \
###         { rs      13 } \
###         { cl      14 } \
###         { sf      15 } \
###         { ba      16 } \
###         { fa      17 } \
###         { fs      18 } \
###         { fi      19 }}
### set xcvr_type_list { \
###         { Unknown             0 } \
###         { GTPE2_NOT_SUPPORTED 1 } \
###         { GTXE2               2 } \
###         { GTHE2_NOT_SUPPORTED 3 } \
###         { GTZE2_NOT_SUPPORTED 4 } \
###         { GTHE3               5 } \
###         { GTYE3_NOT_SUPPORTED 6 } \
###         { GTRE4_NOT_SUPPORTED 7 } \
###         { GTHE4               8 } \
###         { GTYE4               9 } \
###         { GTME4_NOT_SUPPORTED 10}}
### set fpga_voltage_list {0 5000} ;
### proc adi_device_spec {cellpath param} {
### 
###   set list_pointer [string tolower $param]
###   set list_pointer [append list_pointer "_list"]
### 
###   upvar 1 $list_pointer $list_pointer
### 
###   set ip [get_bd_cells $cellpath]
###   set part [get_property PART [current_project]]
### 
###   switch -regexp -- $param {
###       FPGA_TECHNOLOGY {
###           switch  -regexp -- $part {
###              ^xc7    {set series_name 7series}
###              ^xczu   {set series_name ultrascale+}
###              ^xc.u.p {set series_name ultrascale+}
###              ^xc.u   {set series_name ultrascale }
###              default {
###                  puts "Undefined fpga technology for \"$part\"!"
###                  exit -1
###              }
###           }
###           return "$series_name"
###       }
###       FPGA_FAMILY {
###           set fpga_family [get_property FAMILY $part]
###           foreach i $fpga_family_list {
###               regexp ^[lindex $i 0] $fpga_family matched
###           }
###           return "$matched"
###       }
###       SPEED_GRADE {
###           set speed_grade [get_property SPEED $part]
###           return "$speed_grade"
###       }
###       DEV_PACKAGE {
###           set dev_package [get_property PACKAGE $part]
###           foreach i $dev_package_list {
###               regexp ^[lindex $i 0] $dev_package matched
###           }
###           return "$matched"
###       }
###       XCVR_TYPE {
###           set matched ""
###           set dev_transcivers "none"
###           foreach x [list_property $part] {
###               regexp ^GT..._TRANSCEIVERS $x dev_transcivers
###           }
###           foreach i $xcvr_type_list {
###               regexp ^[lindex $i 0] $dev_transcivers matched
###           }
###           if { $matched eq "" } {
###                puts "CRITICAL WARNING: \"$dev_transcivers\" TYPE IS NOT SUPPORTED BY ADI!"
###           }
###           return "$matched"
###       }
###       FPGA_VOLTAGE {
###           set fpga_voltage [get_property REF_OPERATING_VOLTAGE $part]
### 	  set fpga_voltage [expr int([expr $fpga_voltage * 1000])] ;# // V to mV conversion(integer val)
### 
###           return "$fpga_voltage"
###       }
###       default {
###           puts "WARNING: UNDEFINED PARAMETER \"$param\" (adi_device_spec)!"
###       }
###   }
### }
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2019.1"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## proc adi_ip_ttcl {ip_name ip_constr_files} {
## 
##   set proj_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *synthesis*}]
##   set f [ipx::add_file $ip_constr_files $proj_filegroup]
##   set_property -dict [list \
##     type ttcl \
##   ] $f
##   ipx::reorder_files -front $ip_constr_files $proj_filegroup
## }
## proc adi_ip_sim_ttcl {ip_name ip_files} {
## 
##   set proj_filegroup [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *simulation*}]
##   set f [ipx::add_file $ip_files $proj_filegroup]
##   set_property -dict [list \
##     type ttcl \
##   ] $f
##   ipx::reorder_files -front $ip_files $proj_filegroup
## }
## proc adi_ip_bd {ip_name ip_bd_files} {
##   set proj_filegroup [ipx::get_file_groups xilinx_blockdiagram -of_objects [ipx::current_core]]
##   if {$proj_filegroup == {}} {
##     set proj_filegroup [ipx::add_file_group -type xilinx_blockdiagram "" [ipx::current_core]]
##   }
## 
##   foreach file $ip_bd_files {
##     set f [ipx::add_file $file $proj_filegroup]
##     set_property -dict [list \
##       type tclSource \
##     ] $f
##   }
## }
## proc adi_ip_infer_streaming_interfaces {ip_name} {
## 
##   ipx::infer_bus_interfaces xilinx.com:interface:axis_rtl:1.0 [ipx::current_core]
## 
## }
## proc adi_ip_infer_mm_interfaces {ip_name} {
## 
##   ipx::infer_bus_interfaces xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
## 
## }
## proc adi_set_ports_dependency {port_prefix dependency {driver_value {}}} {
##   foreach port [ipx::get_ports [format "%s%s" $port_prefix "*"]] {
##     set_property ENABLEMENT_DEPENDENCY $dependency $port
##     if {$driver_value != {}} {
##       set_property DRIVER_VALUE $driver_value $port
##     }
##   }
## }
## proc adi_set_bus_dependency {bus prefix dependency} {
##   set_property ENABLEMENT_DEPENDENCY $dependency [ipx::get_bus_interfaces $bus -of_objects [ipx::current_core]]
##   adi_set_ports_dependency $prefix $dependency 0
## }
## proc adi_add_port_map {bus phys logic} {
##   set map [ipx::add_port_map $phys $bus]
##   set_property "PHYSICAL_NAME" $phys $map
##   set_property "LOGICAL_NAME" $logic $map
## }
## proc adi_add_bus {bus_name mode abs_type bus_type port_maps} {
##   set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 
##   set_property "ABSTRACTION_TYPE_VLNV" $abs_type $bus
##   set_property "BUS_TYPE_VLNV" $bus_type $bus
##   set_property "INTERFACE_MODE" $mode $bus
## 
##   foreach port_map $port_maps {
##     adi_add_port_map $bus {*}$port_map
##   }
## }
## proc adi_add_multi_bus {num bus_name_prefix mode abs_type bus_type port_maps dependency} {
##   for {set i 0} {$i < $num} {incr i} {
##     set bus_name [format "%s%d" $bus_name_prefix $i]
##     set bus [ipx::add_bus_interface $bus_name [ipx::current_core]]
## 
##     set_property "ABSTRACTION_TYPE_VLNV" $abs_type $bus
##     set_property "BUS_TYPE_VLNV" $bus_type $bus
##     set_property "INTERFACE_MODE" $mode $bus
## 
##     if {$dependency ne ""} {
##       set bus_dependency [string map [list "{i}" $i] $dependency]
##       set_property ENABLEMENT_DEPENDENCY $bus_dependency $bus
##     }
## 
##     foreach port_map $port_maps {
##       lassign $port_map phys logic width width_dep
##       set map [ipx::add_port_map $phys $bus]
##       set_property "PHYSICAL_NAME" $phys $map
##       set_property "LOGICAL_NAME" $logic $map
##       set_property "PHYSICAL_RIGHT" [expr $i*$width] $map
##       set_property "PHYSICAL_LEFT" [expr ($i+1)*$width-1] $map
##       if {$width_dep ne ""} {
##         set_property "PHYSICAL_RIGHT_RESOLVE_TYPE" "dependent" $map
##         set_property "PHYSICAL_LEFT_RESOLVE_TYPE" "dependent" $map
##         set width_dep_r "(($width_dep) * $i)"
##         set width_dep_l "(($width_dep) * ($i + 1)-1)"
##         set_property "PHYSICAL_RIGHT_DEPENDENCY" $width_dep_r $map
##         set_property "PHYSICAL_LEFT_DEPENDENCY" $width_dep_l $map
##       }
##     }
##   }
## }
## proc adi_add_bus_clock {clock_signal_name bus_inf_name {reset_signal_name ""} {reset_signal_mode "slave"}} {
##   set bus_inf_name_clean [string map {":" "_"} $bus_inf_name]
##   set clock_inf_name [format "%s%s" $bus_inf_name_clean "_signal_clock"]
##   set clock_inf [ipx::add_bus_interface $clock_inf_name [ipx::current_core]]
##   set_property abstraction_type_vlnv "xilinx.com:signal:clock_rtl:1.0" $clock_inf
##   set_property bus_type_vlnv "xilinx.com:signal:clock:1.0" $clock_inf
##   set_property display_name $clock_inf_name $clock_inf
##   set clock_map [ipx::add_port_map "CLK" $clock_inf]
##   set_property physical_name $clock_signal_name $clock_map
## 
##   set assoc_busif [ipx::add_bus_parameter "ASSOCIATED_BUSIF" $clock_inf]
##   set_property value $bus_inf_name $assoc_busif
## 
##   if { $reset_signal_name != "" } {
##     set assoc_reset [ipx::add_bus_parameter "ASSOCIATED_RESET" $clock_inf]
##     set_property value $reset_signal_name $assoc_reset
## 
##     set reset_inf_name [format "%s%s" $bus_inf_name_clean "_signal_reset"]
##     set reset_inf [ipx::add_bus_interface $reset_inf_name [ipx::current_core]]
##     set_property abstraction_type_vlnv "xilinx.com:signal:reset_rtl:1.0" $reset_inf
##     set_property bus_type_vlnv "xilinx.com:signal:reset:1.0" $reset_inf
##     set_property display_name $reset_inf_name $reset_inf
##     set_property interface_mode $reset_signal_mode $reset_inf
##     set reset_map [ipx::add_port_map "RST" $reset_inf]
##     set_property physical_name $reset_signal_name $reset_map
## 
##     set reset_polarity [ipx::add_bus_parameter "POLARITY" $reset_inf]
##     if {[string match {*[Nn]} $reset_signal_name] == 1} {
##       set_property value "ACTIVE_LOW" $reset_polarity
##     } else {
##       set_property value "ACTIVE_HIGH" $reset_polarity
##     }
##   }
## }
## proc adi_ip_add_core_dependencies {vlnvs} {
##   foreach file_group [ipx::get_file_groups * -of_objects [ipx::current_core]] {
##     foreach vlnv $vlnvs {
##       ipx::add_subcore $vlnv $file_group
##     }
##   }
## }
## proc adi_ip_create {ip_name} {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##   create_project $ip_name . -force
## 
##   ## Load custom message severity definitions
##   source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_ghdl_dir} {
##     lappend lib_dirs $ad_ghdl_dir/library
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## }
## proc adi_ip_files {ip_name ip_files} {
##   set proj_fileset [get_filesets sources_1]
##   foreach m_file $ip_files {
##     if {[file extension $m_file] eq ".xdc"} {
##       add_files -norecurse -fileset constrs_1 $m_file
##     } else {
##       add_files -norecurse -scan_for_includes -fileset $proj_fileset $m_file
##     }
##   }
##   set_property "top" "$ip_name" $proj_fileset
## }
## proc adi_ip_properties_lite {ip_name} {
## 
##   global ad_hdl_dir
## 
##   ipx::package_project -root_dir . -vendor analog.com -library user -taxonomy /Analog_Devices
## 
##   set_property name $ip_name [ipx::current_core]
## 
##   set_property vendor_display_name {Analog Devices} [ipx::current_core]
##   set_property company_url {http://www.analog.com} [ipx::current_core]
## 
##   set i_families ""
##   foreach i_part [get_parts] {
##     lappend i_families [get_property FAMILY $i_part]
##   }
##   set i_families [lsort -unique $i_families]
##   set s_families [get_property supported_families [ipx::current_core]]
##   foreach i_family $i_families {
##     set s_families "$s_families $i_family Production"
##     set s_families "$s_families $i_family Beta"
##   }
##   set_property supported_families $s_families [ipx::current_core]
## 
##   ipx::save_core [ipx::current_core]
## 
##   ipx::remove_all_bus_interface [ipx::current_core]
##   set memory_maps [ipx::get_memory_maps * -of_objects [ipx::current_core]]
##   foreach map $memory_maps {
##     ipx::remove_memory_map [lindex $map 2] [ipx::current_core]
##   }
## 
##   ipx::update_checksums [ipx::current_core]
##   ipx::save_core [ipx::current_core]
## }
## proc adi_ip_properties {ip_name} {
## 
##   adi_ip_properties_lite $ip_name
## 
##   ipx::infer_bus_interface {\
##     s_axi_awvalid \
##     s_axi_awaddr \
##     s_axi_awprot \
##     s_axi_awready \
##     s_axi_wvalid \
##     s_axi_wdata \
##     s_axi_wstrb \
##     s_axi_wready \
##     s_axi_bvalid \
##     s_axi_bresp \
## 
##     s_axi_bready \
##     s_axi_arvalid \
##     s_axi_araddr \
##     s_axi_arprot \
##     s_axi_arready \
##     s_axi_rvalid \
##     s_axi_rdata \
##     s_axi_rresp \
##     s_axi_rready} \
##   xilinx.com:interface:aximm_rtl:1.0 [ipx::current_core]
## 
##   ipx::infer_bus_interface s_axi_aclk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
##   ipx::infer_bus_interface s_axi_aresetn xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
## 
##   set raddr_width [expr [get_property SIZE_LEFT [ipx::get_ports -nocase true s_axi_araddr -of_objects [ipx::current_core]]] + 1]
##   set waddr_width [expr [get_property SIZE_LEFT [ipx::get_ports -nocase true s_axi_awaddr -of_objects [ipx::current_core]]] + 1]
## 
##   if {$raddr_width != $waddr_width} {
##     puts [format "WARNING: AXI address width mismatch for %s (r=%d, w=%d)" $ip_name $raddr_width, $waddr_width]
##     set range 65536
##   } else {
##     if {$raddr_width >= 16} {
##       set range 65536
##     } else {
##       set range [expr 1 << $raddr_width]
##     }
##   }
## 
##   ipx::add_memory_map {s_axi} [ipx::current_core]
##   set_property slave_memory_map_ref {s_axi} [ipx::get_bus_interfaces s_axi -of_objects [ipx::current_core]]
##   ipx::add_address_block {axi_lite} [ipx::get_memory_maps s_axi -of_objects [ipx::current_core]]
##   set_property range $range [ipx::get_address_blocks axi_lite \
##     -of_objects [ipx::get_memory_maps s_axi -of_objects [ipx::current_core]]]
##   ipx::associate_bus_interfaces -clock s_axi_aclk -reset s_axi_aresetn [ipx::current_core]
##   ipx::save_core
## }
## proc adi_init_bd_tcl {} {
## 
##   global auto_set_param_list
##   global auto_set_param_list_overwritable
##   set cc [ipx::current_core]
## 
##   if { [file exists bd] } {
##     file delete -force bd
##   }
##   file mkdir bd
## 
##   set bd_tcl [open "bd/bd.tcl" w]
## 
##   puts $bd_tcl "# SCRIPT AUTO-GENERATED AT BUILD, DO NOT MODIFY!"
##   puts $bd_tcl "proc init {cellpath otherInfo} {"
##   puts $bd_tcl "  set ip \[get_bd_cells \$cellpath\]"
##   puts $bd_tcl ""
##   set auto_set_param ""
##   foreach i $auto_set_param_list {
##     if { [ipx::get_user_parameters $i -of_objects $cc -quiet] ne "" } {
##       append auto_set_param "    $i \\\n"
##     }
##   }
##   if { $auto_set_param ne "" } {
##     puts $bd_tcl "  bd::mark_propagate_only \$ip \" \\"
##     regsub "${i} \\\\" $auto_set_param "$i\"" auto_set_param
##     puts $bd_tcl $auto_set_param
##   }
## 
##   set auto_set_overwritable_param ""
##   foreach i $auto_set_param_list_overwritable {
##     if { [ipx::get_user_parameters $i -of_objects $cc -quiet] ne "" } {
##       append auto_set_overwritable_param "    $i \\\n"
##     }
##   }
##   if { $auto_set_overwritable_param ne "" } {
##     puts $bd_tcl "  bd::mark_propagate_override \$ip \" \\"
##     regsub "${i} \\\\" $auto_set_overwritable_param "$i\"" auto_set_overwritable_param
##     puts $bd_tcl $auto_set_overwritable_param
##   }
##   puts $bd_tcl "  adi_auto_assign_device_spec \$cellpath"
##   puts $bd_tcl "}"
##   puts $bd_tcl ""
##   puts $bd_tcl "# auto set parameters defined in auto_set_param_list (adi_xilinx_device_info_enc.tcl)"
##   puts $bd_tcl "proc adi_auto_assign_device_spec {cellpath} {"
##   puts $bd_tcl ""
##   puts $bd_tcl "  set ip \[get_bd_cells \$cellpath\]"
##   puts $bd_tcl "  set ip_param_list \[list_property \$ip\]"
##   puts $bd_tcl "  set ip_path \[bd::get_vlnv_dir \[get_property VLNV \$ip\]\]"
##   puts $bd_tcl ""
##   puts $bd_tcl "  set parent_dir \"../\""
##   puts $bd_tcl "  for {set x 1} {\$x<=4} {incr x} {"
##   puts $bd_tcl "    set linkname \${ip_path}\${parent_dir}scripts/adi_xilinx_device_info_enc.tcl"
##   puts $bd_tcl "    if { \[file exists \$linkname\] } {"
##   puts $bd_tcl "      source \${ip_path}\${parent_dir}/scripts/adi_xilinx_device_info_enc.tcl"
##   puts $bd_tcl "      break"
##   puts $bd_tcl "    }"
##   puts $bd_tcl "    append parent_dir \"../\""
##   puts $bd_tcl "  }"
##   puts $bd_tcl ""
##   puts $bd_tcl "  # Find predefindes auto assignable parameters"
##   puts $bd_tcl "  foreach i \$auto_set_param_list {"
##   puts $bd_tcl "    if { \[lsearch \$ip_param_list \"CONFIG.\$i\"\] > 0 } {"
##   puts $bd_tcl "      set val \[adi_device_spec \$cellpath \$i\]"
##   puts $bd_tcl "      set_property CONFIG.\$i \$val \$ip"
##   puts $bd_tcl "    }"
##   puts $bd_tcl "  }"
##   puts $bd_tcl ""
##   puts $bd_tcl "  # Find predefindes auto assignable/overwritable parameters"
##   puts $bd_tcl "  foreach i \$auto_set_param_list_overwritable {"
##   puts $bd_tcl "    if { \[lsearch \$ip_param_list \"CONFIG.\$i\"\] > 0 } {"
##   puts $bd_tcl "      set val \[adi_device_spec \$cellpath \$i\]"
##   puts $bd_tcl "      set_property CONFIG.\$i \$val \$ip"
##   puts $bd_tcl "    }"
##   puts $bd_tcl "  }"
##   puts $bd_tcl "}"
##   puts $bd_tcl ""
##   close $bd_tcl
## 
##   set proj_fileset [get_filesets sources_1]
##   add_files -norecurse -scan_for_includes -fileset $proj_fileset "bd/bd.tcl"
## 
##   set local_mk [open "temporary_case_dependencies.mk" w]
##   seek $local_mk 0 start
##   puts $local_mk "CLEAN_TARGET += bd"
##   puts $local_mk "CLEAN_TARGET += temporary_case_dependencies.mk"
##   close $local_mk
## }
## proc adi_add_auto_fpga_spec_params {} {
## 
##   global auto_set_param_list
##   global auto_set_param_list_overwritable
##   set cc [ipx::current_core]
## 
##   foreach i $auto_set_param_list {
##     if { [ipx::get_user_parameters $i -of_objects $cc -quiet] ne ""} {
##       adi_add_device_spec_param $i
##     }
##   }
##   foreach i $auto_set_param_list_overwritable {
##     if { [ipx::get_user_parameters $i -of_objects $cc -quiet] ne ""} {
##       adi_add_device_spec_param $i
##     }
##   }
## }
## proc adi_add_device_spec_param {ip_param} {
## 
##   set cc [ipx::current_core]
## 
##   set list_pointer [string tolower $ip_param]
##   set list_pointer [append list_pointer "_list"]
## 
##   global $list_pointer
## 
##   # set j 1D list from the original list
##   foreach i [subst $$list_pointer] {lappend j [lindex $i 0] [lindex $i 1]}
## 
##   # set ranges or validation pairs (show x in GUI assign the corresponding y to HDL)
##   if { [llength [subst $$list_pointer]] == 2 && [llength $j] == 4} {
##     set_property -dict [list \
##       "value_validation_type" "range_long" \
##       "value_validation_range_minimum" [lindex [subst $$list_pointer] 0] \
##       "value_validation_range_maximum" [lindex [subst $$list_pointer] 1] ] \
##     [ipx::get_user_parameters $ip_param -of_objects $cc]
##   } else {
##     set_property -dict [list \
##       "value_validation_type" "pairs" \
##       "value_validation_pairs" $j ] \
##     [ipx::get_user_parameters $ip_param -of_objects $cc]
##   }
## 
##   # FPGA info grup
##   set info_group_name "FPGA info"
##   set info_group [ipgui::get_groupspec -name $info_group_name -component $cc -quiet]
##   if { [string trim $info_group] eq "" } {
##     set page0 [ipgui::get_pagespec -name "Page 0" -component $cc]
##     set info_group [ipgui::add_group -name $info_group_name -component $cc \
##         -parent $page0 -display_name $info_group_name]
##   }
## 
##   set p [ipgui::get_guiparamspec -name $ip_param -component $cc]
##   set_property -dict [list "widget" "comboBox" ] $p
##   ipgui::move_param -component $cc -order 0 $p -parent $info_group
## }
## proc adi_if_define {name} {
## 
##   ipx::create_abstraction_definition analog.com interface ${name}_rtl 1.0
##   ipx::create_bus_definition analog.com interface $name 1.0
## 
##   set_property xml_file_name ${name}_rtl.xml [ipx::current_busabs]
##   set_property xml_file_name ${name}.xml [ipx::current_busdef]
##   set_property bus_type_vlnv analog.com:interface:${name}:1.0 [ipx::current_busabs]
## 
##   ipx::save_abstraction_definition [ipx::current_busabs]
##   ipx::save_bus_definition [ipx::current_busdef]
## }
## proc adi_if_ports {dir width name {type none}} {
## 
##   ipx::add_bus_abstraction_port $name [ipx::current_busabs]
##   set m_intf [ipx::get_bus_abstraction_ports $name -of_objects [ipx::current_busabs]]
##   set_property master_presence required $m_intf
##   set_property slave_presence  required $m_intf
##   set_property master_width $width $m_intf
##   set_property slave_width  $width $m_intf
## 
##   set m_dir "in"
##   set s_dir "out"
##   if {$dir eq "output"} {
##     set m_dir "out"
##     set s_dir "in"
##   }
## 
##   set_property master_direction $m_dir $m_intf
##   set_property slave_direction  $s_dir $m_intf
## 
##   if {$type ne "none"} {
##     set_property is_${type} true $m_intf
##   }
## 
##   ipx::save_bus_definition [ipx::current_busdef]
##   ipx::save_abstraction_definition [ipx::current_busabs]
## }
## proc adi_if_infer_bus {if_name mode name maps} {
## 
##   ipx::add_bus_interface $name [ipx::current_core]
##   set m_bus_if [ipx::get_bus_interfaces $name -of_objects [ipx::current_core]]
##   set_property abstraction_type_vlnv ${if_name}_rtl:1.0 $m_bus_if
##   set_property bus_type_vlnv ${if_name}:1.0 $m_bus_if
##   set_property interface_mode $mode $m_bus_if
## 
##   foreach map $maps  {
##     set m_maps [regexp -all -inline {\S+} $map]
##     lassign $m_maps p_name p_map
##     ipx::add_port_map $p_name $m_bus_if
##     set_property physical_name $p_map [ipx::get_port_maps $p_name -of_objects $m_bus_if]
##   }
## }
# adi_ip_create axi_spi_engine
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/SDR_Pluto/PlutoSDR_HDL/library'.
INFO: [IP_Flow 19-3656] If you move the project, the path for repository 'e:/SDR_Pluto/PlutoSDR_HDL/library' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'e:/SDR_Pluto/PlutoSDR_HDL/library/spi_engine/axi_spi_engine'.)
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/SDR_Pluto/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
# adi_ip_files axi_spi_engine [list \
#   "$ad_hdl_dir/library/common/up_axi.v" \
#   "$ad_hdl_dir/library/common/ad_rst.v" \
#   "$ad_hdl_dir/library/xilinx/common/ad_rst_constr.xdc" \
#   "axi_spi_engine_constr.ttcl" \
#   "axi_spi_engine.v" \
# ]
# adi_ip_properties axi_spi_engine
WARNING: [IP_Flow 19-5226] Project source file 'e:/SDR_Pluto/PlutoSDR_HDL/library/spi_engine/axi_spi_engine/axi_spi_engine_constr.ttcl' ignored by IP packager.
INFO: [IP_Flow 19-459] IP file 'e:/SDR_Pluto/PlutoSDR_HDL/library/xilinx/common/ad_rst_constr.xdc' appears to be outside of the project area 'e:/SDR_Pluto/PlutoSDR_HDL/library/spi_engine/axi_spi_engine'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'e:/SDR_Pluto/PlutoSDR_HDL/library/common/ad_rst.v' appears to be outside of the project area 'e:/SDR_Pluto/PlutoSDR_HDL/library/spi_engine/axi_spi_engine'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'e:/SDR_Pluto/PlutoSDR_HDL/library/common/up_axi.v' appears to be outside of the project area 'e:/SDR_Pluto/PlutoSDR_HDL/library/spi_engine/axi_spi_engine'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'e:/SDR_Pluto/PlutoSDR_HDL/library/common/ad_rst.v' appears to be outside of the project area 'e:/SDR_Pluto/PlutoSDR_HDL/library/spi_engine/axi_spi_engine'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
INFO: [IP_Flow 19-459] IP file 'e:/SDR_Pluto/PlutoSDR_HDL/library/common/up_axi.v' appears to be outside of the project area 'e:/SDR_Pluto/PlutoSDR_HDL/library/spi_engine/axi_spi_engine'. You can use the ipx::package_project -import_files option to copy remote files into the IP directory.
WARNING: [IP_Flow 19-5150] The Range '((NUM_OF_SDI * DATA_WIDTH) - 1):0' is present in all ports of the interface 'sdi'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(DATA_WIDTH - 1):0' is present in all ports of the interface 'sdo'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload0_cmd_wr' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload0_sdo_wr' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_sync' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdi' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port DATA on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdi_data' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdi_ready' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdi_valid' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdo' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port DATA on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdo_data' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdo_ready' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port VALID on bus interface abstraction fifo_rd_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdo_valid' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_rd_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sync' of definition 'analog.com:interface:fifo_rd:1.0' (from User Repositories).
INFO: [IP_Flow 19-5151] The Range '15:0' is present in all ports of the interface 'cmd'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '7:0' is present in all ports of the interface 'offload_data'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '7:0' is present in all ports of the interface 'offload_sync'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
WARNING: [IP_Flow 19-5150] The Range '((NUM_OF_SDI * DATA_WIDTH) - 1):0' is present in all ports of the interface 'sdi'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
WARNING: [IP_Flow 19-5150] The Range '(DATA_WIDTH - 1):0' is present in all ports of the interface 'sdo'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5151] The Range '7:0' is present in all ports of the interface 'sync'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_0' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_1' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_10' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_11' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_12' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_13' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_14' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_15' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_2' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_3' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_4' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_5' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_6' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_7' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_8' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'cmd_9' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port DATA on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_data_0' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port DATA on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_data_1' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port DATA on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_data_2' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port DATA on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_data_3' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port DATA on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_data_4' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port DATA on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_data_5' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port DATA on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_data_6' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port DATA on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_data_7' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port DATA on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_ready' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_sync_0' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_sync_1' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_sync_2' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_sync_3' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_sync_4' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_sync_5' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_sync_6' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_sync_7' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port DATA on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload_valid' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sync_0' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sync_1' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sync_2' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sync_3' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sync_4' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sync_5' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sync_6' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5464] No port map found for required logical port EN on bus interface abstraction fifo_wr_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'sync_7' of definition 'analog.com:interface:fifo_wr:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port SDO_READY on bus interface abstraction spi_engine_ctrl_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port SDO_VALID on bus interface abstraction spi_engine_ctrl_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port SDI_READY on bus interface abstraction spi_engine_ctrl_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port SDI_VALID on bus interface abstraction spi_engine_ctrl_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload' of definition 'analog.com:interface:spi_engine_ctrl:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'offload0' of definition 'analog.com:interface:spi_engine_offload_ctrl:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5150] The Range '(DATA_WIDTH - 1):0' is present in all ports of the interface 'offload0_wr_data'. It is assumed that this is meant to declare an array of interface. However, the IP Packager does not currently support Interface Arrays of variable length (based on a parameter). Please change the range to be a constant if you want IP Packager to infer this as an interface array.
INFO: [IP_Flow 19-5151] The Range '31:0' is present in all ports of the interface 'up'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'spi_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'spi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'up_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'spi_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'up_rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'spi_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'spi_resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'up_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'up_rstn'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'offload0_cmd_wr_en' and definition port 'EN'.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload0_cmd_wr': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'offload0_sdo_wr_en' and definition port 'EN'.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload0_sdo_wr': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'offload_sync_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'offload_sync_valid' and definition port 'VALID'.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_sync': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'sdi_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdi': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdi': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'sdi_data_valid' and definition port 'VALID'.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdi_data': A port map to the required logical port "DATA" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdi_data': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdi_ready': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdi_ready': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'sdi_data_valid' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdi_valid': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdi_valid': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdo': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdo': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdo_data': A port map to the required logical port "DATA" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdo_data': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'sdo_data_ready' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdo_ready': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdo_ready': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdo_valid': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sdo_valid': A port map to the required logical port "VALID" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'sync_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'sync_valid' and definition port 'VALID'.
WARNING: [IP_Flow 19-1965] Bus Interface 'sync': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_rd_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_10': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_11': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_12': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_13': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_14': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_15': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_8': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'cmd_9': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_0': A port map to the required logical port "DATA" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_1': A port map to the required logical port "DATA" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_2': A port map to the required logical port "DATA" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_3': A port map to the required logical port "DATA" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_4': A port map to the required logical port "DATA" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_5': A port map to the required logical port "DATA" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_6': A port map to the required logical port "DATA" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_7': A port map to the required logical port "DATA" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_data_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'offload_sync_ready' and definition port 'SYNC'.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_ready': A port map to the required logical port "DATA" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_ready': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_sync_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_sync_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_sync_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_sync_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_sync_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_sync_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_sync_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_sync_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_valid': A port map to the required logical port "DATA" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload_valid': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sync_0': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sync_1': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sync_2': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sync_3': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sync_4': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sync_5': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sync_6': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'sync_7': A port map to the required logical port "EN" of the bus abstraction "analog.com:interface:fifo_wr_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_ready' and definition port 'CMD_READY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_valid' and definition port 'CMD_VALID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'cmd_data' and definition port 'CMD_DATA'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'sdo_data' and definition port 'SDO_DATA'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'sdi_data' and definition port 'SDI_DATA'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'offload_sync_ready' and definition port 'SYNC_READY'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'offload_sync_valid' and definition port 'SYNC_VALID'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'offload_sync_data' and definition port 'SYNC_DATA'.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload': A port map to the required logical port "SDO_READY" of the bus abstraction "analog.com:interface:spi_engine_ctrl_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload': A port map to the required logical port "SDO_VALID" of the bus abstraction "analog.com:interface:spi_engine_ctrl_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload': A port map to the required logical port "SDI_READY" of the bus abstraction "analog.com:interface:spi_engine_ctrl_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'offload': A port map to the required logical port "SDI_VALID" of the bus abstraction "analog.com:interface:spi_engine_ctrl_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3157] Bus Interface 'up_rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'up_rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-3153] Bus Interface 'spi_clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'up_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-4623] Unrecognized family  azynquplus.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  azynquplus.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  qzynquplus.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-4623] Unrecognized family  qzynquplus.  Please verify spelling and reissue command to set the supported files.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_aresetn'.
# adi_ip_ttcl axi_spi_engine "axi_spi_engine_constr.ttcl"
# adi_ip_add_core_dependencies { \
# 	analog.com:user:util_axis_fifo:1.0 \
# 	analog.com:user:util_cdc:1.0 \
# }
# adi_add_bus "spi_engine_ctrl" "master" \
# 	"analog.com:interface:spi_engine_ctrl_rtl:1.0" \
# 	"analog.com:interface:spi_engine_ctrl:1.0" \
# 	{
# 		{"cmd_ready" "CMD_READY"} \
# 		{"cmd_valid" "CMD_VALID"} \
# 		{"cmd_data" "CMD_DATA"} \
# 		{"sdo_data_ready" "SDO_READY"} \
# 		{"sdo_data_valid" "SDO_VALID"} \
# 		{"sdo_data" "SDO_DATA"} \
# 		{"sdi_data_ready" "SDI_READY"} \
# 		{"sdi_data_valid" "SDI_VALID"} \
# 		{"sdi_data" "SDI_DATA"} \
# 		{"sync_ready" "SYNC_READY"} \
# 		{"sync_valid" "SYNC_VALID"} \
# 		{"sync_data" "SYNC_DATA"} \
# 	}
# adi_add_bus_clock "spi_clk" "spi_engine_ctrl" "spi_resetn" "master"
# adi_add_bus "spi_engine_offload_ctrl0" "master" \
# 	"analog.com:interface:spi_engine_offload_ctrl_rtl:1.0" \
# 	"analog.com:interface:spi_engine_offload_ctrl:1.0" \
# 	{ \
# 		{ "offload0_cmd_wr_en" "CMD_WR_EN"} \
# 		{ "offload0_cmd_wr_data" "CMD_WR_DATA"} \
# 		{ "offload0_sdo_wr_en" "SDO_WR_EN"} \
# 		{ "offload0_sdo_wr_data" "SDO_WR_DATA"} \
# 		{ "offload0_enable" "ENABLE"} \
# 		{ "offload0_enabled" "ENABLED"} \
# 		{ "offload0_mem_reset" "MEM_RESET"} \
# 		{ "offload_sync_ready" "SYNC_READY"} \
# 		{ "offload_sync_valid" "SYNC_VALID"} \
# 		{ "offload_sync_data" "SYNC_DATA"} \
# 	}
# adi_add_bus_clock "s_axi_aclk" "spi_engine_offload_ctrl0:s_axi" "s_axi_aresetn"
# foreach port {"up_clk" "up_rstn" "up_wreq" "up_waddr" "up_wdata" "up_rreq" "up_raddr"} {
#   set_property DRIVER_VALUE "0" [ipx::get_ports $port]
# }
# adi_set_bus_dependency "spi_engine_offload_ctrl0" "spi_engine_offload_ctrl0" \
# 	"(spirit:decode(id('MODELPARAM_VALUE.NUM_OFFLOAD')) > 0)"
# adi_set_bus_dependency "s_axi" "s_axi" \
#       "(spirit:decode(id('MODELPARAM_VALUE.MM_IF_TYPE')) = 0)"
# adi_set_ports_dependency "up_clk" \
#       "(spirit:decode(id('MODELPARAM_VALUE.MM_IF_TYPE')) = 1)"
# adi_set_ports_dependency "up_rstn" \
#       "(spirit:decode(id('MODELPARAM_VALUE.MM_IF_TYPE')) = 1)"
# adi_set_ports_dependency "up_wreq" \
#       "(spirit:decode(id('MODELPARAM_VALUE.MM_IF_TYPE')) = 1)"
# adi_set_ports_dependency "up_waddr" \
#       "(spirit:decode(id('MODELPARAM_VALUE.MM_IF_TYPE')) = 1)"
# adi_set_ports_dependency "up_wdata" \
#       "(spirit:decode(id('MODELPARAM_VALUE.MM_IF_TYPE')) = 1)"
# adi_set_ports_dependency "up_rreq" \
#       "(spirit:decode(id('MODELPARAM_VALUE.MM_IF_TYPE')) = 1)"
# adi_set_ports_dependency "up_raddr" \
#       "(spirit:decode(id('MODELPARAM_VALUE.MM_IF_TYPE')) = 1)"
# adi_set_ports_dependency "up_wack" \
#       "(spirit:decode(id('MODELPARAM_VALUE.MM_IF_TYPE')) = 1)"
# adi_set_ports_dependency "up_rdata" \
#       "(spirit:decode(id('MODELPARAM_VALUE.MM_IF_TYPE')) = 1)"
# adi_set_ports_dependency "up_rack" \
#       "(spirit:decode(id('MODELPARAM_VALUE.MM_IF_TYPE')) = 1)"
# set cc [ipx::current_core]
# set_property -dict [list \
#   "value_validation_type" "range_long" \
#   "value_validation_range_minimum" "0" \
#   "value_validation_range_maximum" "255" \
#  ] \
#  [ipx::get_user_parameters ID -of_objects $cc]
# set_property -dict [list \
#   "value_validation_type" "range_long" \
#   "value_validation_range_minimum" "1" \
#   "value_validation_range_maximum" "16" \
#  ] \
#  [ipx::get_user_parameters CMD_FIFO_ADDRESS_WIDTH -of_objects $cc]
# set_property -dict [list \
#   "value_validation_type" "range_long" \
#   "value_validation_range_minimum" "1" \
#   "value_validation_range_maximum" "16" \
#  ] \
#  [ipx::get_user_parameters SYNC_FIFO_ADDRESS_WIDTH -of_objects $cc]
# set_property -dict [list \
#   "value_validation_type" "range_long" \
#   "value_validation_range_minimum" "1" \
#   "value_validation_range_maximum" "16" \
#  ] \
#  [ipx::get_user_parameters SDO_FIFO_ADDRESS_WIDTH -of_objects $cc]
# set_property -dict [list \
#   "value_validation_type" "range_long" \
#   "value_validation_range_minimum" "1" \
#   "value_validation_range_maximum" "16" \
#  ] \
#  [ipx::get_user_parameters SDI_FIFO_ADDRESS_WIDTH -of_objects $cc]
# set_property -dict [list \
#   "value_validation_type" "pairs" \
#   "value_validation_pairs" { \
#       "AXI4 Memory Mapped" "0" \
#       "ADI uP FIFO" "1" \
#     } \
#  ] \
#  [ipx::get_user_parameters MM_IF_TYPE -of_objects $cc]
# set_property -dict [list \
#   "value_format" "bool" \
#   "value" "false" \
#  ] \
#  [ipx::get_user_parameters ASYNC_SPI_CLK -of_objects $cc]
# set_property -dict [list \
#   "value_format" "bool" \
#   "value" "false" \
#  ] \
#  [ipx::get_hdl_parameters ASYNC_SPI_CLK -of_objects $cc]
# set_property -dict [list \
#   "value_validation_type" "range_long" \
#   "value_validation_range_minimum" "0" \
#   "value_validation_range_maximum" "8" \
#  ] \
#  [ipx::get_user_parameters NUM_OFFLOAD -of_objects $cc]
# set_property -dict [list \
#   "value_validation_type" "range_long" \
#   "value_validation_range_minimum" "1" \
#   "value_validation_range_maximum" "16" \
#  ] \
#  [ipx::get_user_parameters OFFLOAD0_CMD_MEM_ADDRESS_WIDTH -of_objects $cc]
# set_property -dict [list \
#   "value_validation_type" "range_long" \
#   "value_validation_range_minimum" "1" \
#   "value_validation_range_maximum" "16" \
#  ] \
#  [ipx::get_user_parameters OFFLOAD0_SDO_MEM_ADDRESS_WIDTH -of_objects $cc]
# set_property -dict [list \
#   "value_validation_type" "range_long" \
#   "value_validation_range_minimum" "8" \
#   "value_validation_range_maximum" "256" \
#  ] \
#  [ipx::get_user_parameters DATA_WIDTH -of_objects $cc]
# set_property -dict [list \
#   "value_validation_type" "range_long" \
#   "value_validation_range_minimum" "1" \
#   "value_validation_range_maximum" "8" \
#  ] \
#  [ipx::get_user_parameters NUM_OF_SDI -of_objects $cc]
# ipgui::remove_page -component $cc [ipgui::get_pagespec -name "Page 0" -component $cc]
# ipx::save_core [ipx::current_core]
# ipgui::add_page -name {AXI SPI Engine soft-controller} -component [ipx::current_core] -display_name {AXI SPI Engine soft-controller}
# set page0 [ipgui::get_pagespec -name "AXI SPI Engine soft-controller" -component $cc]
# set general_group [ipgui::add_group -name "General Configuration" -component $cc \
#     -parent $page0 -display_name "General Configuration" ]
# ipgui::add_param -name "ID" -component $cc -parent $general_group
# set_property -dict [list \
#   "display_name" "Core ID" \
#   "tooltip" "\[ID\] Core instance ID" \
# ] [ipgui::get_guiparamspec -name "ID" -component $cc]
# ipgui::add_param -name "DATA_WIDTH" -component $cc -parent $general_group
# set_property -dict [list \
#   "display_name" "Parallel data width" \
#   "tooltip" "\[DATA_WIDTH\] Define the data interface width"
# ] [ipgui::get_guiparamspec -name "DATA_WIDTH" -component $cc]
# ipgui::add_param -name "NUM_OF_SDI" -component $cc -parent $general_group
# set_property -dict [list \
#   "display_name" "Number of MISO lines" \
#   "tooltip" "\[NUM_OF_SDI\] Define the number of MISO lines" \
# ] [ipgui::get_guiparamspec -name "NUM_OF_SDI" -component $cc]
# ipgui::add_param -name "MM_IF_TYPE" -component $cc -parent $general_group
# set_property -dict [list \
#   "display_name" "Memory Mapped Interface Type" \
#   "tooltip" "\[MM_IF_TYPE\] Define the memory mapped interface type" \
# ] [ipgui::get_guiparamspec -name "MM_IF_TYPE" -component $cc]
# ipgui::add_param -name "ASYNC_SPI_CLK" -component $cc -parent $general_group
# set_property -dict [list \
#   "display_name" "Asynchronous core clock" \
#   "tooltip" "\[ASYNC_SPI_CLK\] Define the relationship between the core clock and the memory mapped interface clock" \
# ] [ipgui::get_guiparamspec -name "ASYNC_SPI_CLK" -component $cc]
# set cmd_stream_fifo_group [ipgui::add_group -name "Command stream FIFO configuration" -component $cc \
#     -parent $page0 -display_name "Command stream FIFO configuration" ]
# ipgui::add_param -name "CMD_FIFO_ADDRESS_WIDTH" -component $cc -parent $cmd_stream_fifo_group
# set_property -dict [list \
#   "display_name" "Command FIFO address width" \
#   "tooltip" "\[CMD_FIFO_ADDRESS_WIDTH\] Define the depth of the FIFO" \
# ] [ipgui::get_guiparamspec -name "CMD_FIFO_ADDRESS_WIDTH" -component $cc]
# ipgui::add_param -name "SYNC_FIFO_ADDRESS_WIDTH" -component $cc -parent $cmd_stream_fifo_group
# set_property -dict [list \
#   "display_name" "SYNC FIFO address width" \
#   "tooltip" "\[SYNC_FIFO_ADDRESS_WIDTH\] Define the depth of the FIFO" \
# ] [ipgui::get_guiparamspec -name "SYNC_FIFO_ADDRESS_WIDTH" -component $cc]
# ipgui::add_param -name "SDO_FIFO_ADDRESS_WIDTH" -component $cc -parent $cmd_stream_fifo_group
# set_property -dict [list \
#   "display_name" "MOSI FIFO address width" \
#   "tooltip" "\[SDO_FIFO_ADDRESS_WIDTH\] Define the depth of the FIFO" \
# ] [ipgui::get_guiparamspec -name "SDO_FIFO_ADDRESS_WIDTH" -component $cc]
# ipgui::add_param -name "SDI_FIFO_ADDRESS_WIDTH" -component $cc -parent $cmd_stream_fifo_group
# set_property -dict [list \
#   "display_name" "MISO FIFO address width" \
#   "tooltip" "\[SDI_FIFO_ADDRESS_WIDTH\] Define the depth of the FIFO" \
# ] [ipgui::get_guiparamspec -name "SDI_FIFO_ADDRESS_WIDTH" -component $cc]
# set offload_group [ipgui::add_group -name "Offload module configuration" -component $cc \
#     -parent $page0 -display_name "Offload module configuration" ]
# ipgui::add_param -name "NUM_OFFLOAD" -component $cc -parent $offload_group
# set_property -dict [list \
#   "display_name" "Number of offloads" \
#   "tooltip" "\[NUM_OFFLOAD\] Number of offloads" \
# ] [ipgui::get_guiparamspec -name "NUM_OFFLOAD" -component $cc]
# ipgui::add_param -name "OFFLOAD0_CMD_MEM_ADDRESS_WIDTH" -component $cc -parent $offload_group
# set_property -dict [list \
#   "display_name" "Offload command FIFO address width" \
#   "tooltip" "\[OFFLOAD0_CMD_MEM_ADDRESS_WIDTH\] Define the depth of the FIFO" \
# ] [ipgui::get_guiparamspec -name "OFFLOAD0_CMD_MEM_ADDRESS_WIDTH" -component $cc]
# set_property enablement_tcl_expr {$NUM_OFFLOAD > 0} [ipx::get_user_parameters OFFLOAD0_CMD_MEM_ADDRESS_WIDTH -of_objects $cc]
# ipgui::add_param -name "OFFLOAD0_SDO_MEM_ADDRESS_WIDTH" -component $cc -parent $offload_group
# set_property -dict [list \
#   "display_name" "Offload MOSI FIFO address width" \
#   "tooltip" "\[OFFLOAD0_SDO_MEM_ADDRESS_WIDTH\] Define the depth of the FIFO" \
# ] [ipgui::get_guiparamspec -name "OFFLOAD0_SDO_MEM_ADDRESS_WIDTH" -component $cc]
# set_property enablement_tcl_expr {$NUM_OFFLOAD > 0} [ipx::get_user_parameters OFFLOAD0_SDO_MEM_ADDRESS_WIDTH -of_objects $cc]
# ipx::create_xgui_files $cc
# ipx::save_core [ipx::current_core]
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 03:35:26 2023...
