////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2008-2009 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
// MStar Semiconductor Inc. and be kept in strict confidence
// ("; MStar; Confidential; Information;") by the recipient.
// Any unauthorized act including without limitation unauthorized disclosure,
// copying, use, reproduction, sale, distribution, modification, disassembling,
// reverse engineering and compiling of the contents of MStar Confidential
// Information is unlawful and strictly prohibited. MStar hereby reserves the
// rights to any and all damages, losses, costs and expenses resulting therefrom.
//
////////////////////////////////////////////////////////////////////////////////

//****************************************************
// TGEN Drive Chip           : Uranus4_DAC_Driver
// TGEN Excel CodeGen Version: 1.04
// TGEN Excel SW      Version: 1.01
// TGEN Excel update date    : 2013/10/14 11:34
//****************************************************

#ifndef _MHAL_TGEN_TBL_C_
#define _MHAL_TGEN_TBL_C_

#include "mhal_tgen_tbl.h"

//****************************************************
// INIT_CLKGEN  VE_480I_60
//****************************************************
MS_U8 MST_TGEN_VE_480I_60_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_VE_480I_60_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x0C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  VE_480I_60
//****************************************************
MS_U8 MST_TGEN_VE_480I_60_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_VE_480I_60_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0xF3/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0xF6/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0xEF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0xEF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0x59/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x3D/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0x7A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x49/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0x7A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x49/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  VE_480I_60
//****************************************************
MS_U8 MST_TGEN_VE_480I_60_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_VE_480I_60_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x20/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  VE_480I_60
//****************************************************
MS_U8 MST_TGEN_VE_480I_60_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_VE_480I_60_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x4D/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x31/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x0B/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  VE_480I_60
//****************************************************
MS_U8 MST_TGEN_VE_480I_60_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_VE_480I_60_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x4D/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x31/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x0B/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  VE_576I_50
//****************************************************
MS_U8 MST_TGEN_VE_576I_50_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_VE_576I_50_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x0C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  VE_576I_50
//****************************************************
MS_U8 MST_TGEN_VE_576I_50_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_VE_576I_50_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0x22/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0x24/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0x1F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0x1F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0x5F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x53/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x53/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  VE_576I_50
//****************************************************
MS_U8 MST_TGEN_VE_576I_50_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_VE_576I_50_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x20/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  VE_576I_50
//****************************************************
MS_U8 MST_TGEN_VE_576I_50_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_VE_576I_50_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x4D/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x31/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x0B/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  VE_576I_50
//****************************************************
MS_U8 MST_TGEN_VE_576I_50_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_VE_576I_50_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x4D/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x31/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x0B/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  480I_60
//****************************************************
MS_U8 MST_TGEN_480I_60_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_480I_60_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  480I_60
//****************************************************
MS_U8 MST_TGEN_480I_60_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_480I_60_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0xFE/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0xF9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0xF9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0xB3/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x06/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x7B/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0xEE/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x8D/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x06/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0xEE/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x8D/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x06/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  480I_60
//****************************************************
MS_U8 MST_TGEN_480I_60_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_480I_60_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  480I_60
//****************************************************
MS_U8 MST_TGEN_480I_60_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_480I_60_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xAE/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x47/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x27/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  480I_60
//****************************************************
MS_U8 MST_TGEN_480I_60_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_480I_60_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x62/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x2F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x0C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x0C/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  576I_50
//****************************************************
MS_U8 MST_TGEN_576I_50_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_576I_50_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  576I_50
//****************************************************
MS_U8 MST_TGEN_576I_50_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_576I_50_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0x2C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0x2E/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0x29/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0x29/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0xBF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x06/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x7D/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0xA7/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x06/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0xA7/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x06/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  576I_50
//****************************************************
MS_U8 MST_TGEN_576I_50_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_576I_50_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  576I_50
//****************************************************
MS_U8 MST_TGEN_576I_50_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_576I_50_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xAE/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x47/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x27/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  576I_50
//****************************************************
MS_U8 MST_TGEN_576I_50_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_576I_50_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x62/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x2F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x0C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x0C/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  480P_60
//****************************************************
MS_U8 MST_TGEN_480P_60_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_480P_60_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  480P_60
//****************************************************
MS_U8 MST_TGEN_480P_60_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_480P_60_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x0C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0xE9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0xEE/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0xDF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0xDF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0x59/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x3D/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0x7A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x49/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0x7A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x49/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  480P_60
//****************************************************
MS_U8 MST_TGEN_480P_60_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_480P_60_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  480P_60
//****************************************************
MS_U8 MST_TGEN_480P_60_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_480P_60_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xAE/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x47/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x27/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  480P_60
//****************************************************
MS_U8 MST_TGEN_480P_60_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_480P_60_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x62/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x2F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x0C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x0C/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  576P_50
//****************************************************
MS_U8 MST_TGEN_576P_50_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_576P_50_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  576P_50
//****************************************************
MS_U8 MST_TGEN_576P_50_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_576P_50_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0x45/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0x49/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0x5F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x53/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x53/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  576P_50
//****************************************************
MS_U8 MST_TGEN_576P_50_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_576P_50_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  576P_50
//****************************************************
MS_U8 MST_TGEN_576P_50_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_576P_50_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xAE/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x47/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x27/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  576P_50
//****************************************************
MS_U8 MST_TGEN_576P_50_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_576P_50_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x62/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x2F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x0C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x0C/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  720P_50
//****************************************************
MS_U8 MST_TGEN_720P_50_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_720P_50_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  720P_50
//****************************************************
MS_U8 MST_TGEN_720P_50_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_720P_50_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0xED/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0xD9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0xCF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0xCF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0xBB/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x07/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x27/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x06/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x06/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  720P_50
//****************************************************
MS_U8 MST_TGEN_720P_50_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_720P_50_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  720P_50
//****************************************************
MS_U8 MST_TGEN_720P_50_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_720P_50_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x38/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x91/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  720P_50
//****************************************************
MS_U8 MST_TGEN_720P_50_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_720P_50_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x61/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xF6/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x16/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  720P_60
//****************************************************
MS_U8 MST_TGEN_720P_60_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_720P_60_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  720P_60
//****************************************************
MS_U8 MST_TGEN_720P_60_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_720P_60_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0xED/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0xD9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0xCF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0xCF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0x71/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x06/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x27/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x06/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x06/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  720P_60
//****************************************************
MS_U8 MST_TGEN_720P_60_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_720P_60_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  720P_60
//****************************************************
MS_U8 MST_TGEN_720P_60_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_720P_60_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x38/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x91/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  720P_60
//****************************************************
MS_U8 MST_TGEN_720P_60_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_720P_60_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x61/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xF6/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x16/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  1080I_50
//****************************************************
MS_U8 MST_TGEN_1080I_50_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080I_50_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  1080I_50
//****************************************************
MS_U8 MST_TGEN_1080I_50_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080I_50_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x31/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0x28/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0x2C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0x4F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x0A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x2B/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  1080I_50
//****************************************************
MS_U8 MST_TGEN_1080I_50_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080I_50_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  1080I_50
//****************************************************
MS_U8 MST_TGEN_1080I_50_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080I_50_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x38/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x91/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  1080I_50
//****************************************************
MS_U8 MST_TGEN_1080I_50_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080I_50_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x61/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xF6/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x16/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  1080I_60
//****************************************************
MS_U8 MST_TGEN_1080I_60_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080I_60_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  1080I_60
//****************************************************
MS_U8 MST_TGEN_1080I_60_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080I_60_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x31/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0x28/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0x2C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x02/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0x97/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x2B/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  1080I_60
//****************************************************
MS_U8 MST_TGEN_1080I_60_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080I_60_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  1080I_60
//****************************************************
MS_U8 MST_TGEN_1080I_60_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080I_60_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x38/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x91/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  1080I_60
//****************************************************
MS_U8 MST_TGEN_1080I_60_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080I_60_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x61/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xF6/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x16/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  1080P_50
//****************************************************
MS_U8 MST_TGEN_1080P_50_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_50_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  1080P_50
//****************************************************
MS_U8 MST_TGEN_1080P_50_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_50_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x64/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0x3C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0x4F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x0A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x2B/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  1080P_50
//****************************************************
MS_U8 MST_TGEN_1080P_50_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_50_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  1080P_50
//****************************************************
MS_U8 MST_TGEN_1080P_50_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_50_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x38/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x91/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  1080P_50
//****************************************************
MS_U8 MST_TGEN_1080P_50_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_50_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x61/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xF6/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x16/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  1080P_60
//****************************************************
MS_U8 MST_TGEN_1080P_60_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_60_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  1080P_60
//****************************************************
MS_U8 MST_TGEN_1080P_60_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_60_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x64/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0x3C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0x97/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x2B/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  1080P_60
//****************************************************
MS_U8 MST_TGEN_1080P_60_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_60_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  1080P_60
//****************************************************
MS_U8 MST_TGEN_1080P_60_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_60_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x38/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x91/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  1080P_60
//****************************************************
MS_U8 MST_TGEN_1080P_60_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_60_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x61/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xF6/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x16/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  1080P_30
//****************************************************
MS_U8 MST_TGEN_1080P_30_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_30_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  1080P_30
//****************************************************
MS_U8 MST_TGEN_1080P_30_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_30_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x64/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0x3C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0x97/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x2B/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  1080P_30
//****************************************************
MS_U8 MST_TGEN_1080P_30_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_30_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  1080P_30
//****************************************************
MS_U8 MST_TGEN_1080P_30_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_30_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x38/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x91/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  1080P_30
//****************************************************
MS_U8 MST_TGEN_1080P_30_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_30_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x61/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xF6/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x16/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  1080P_25
//****************************************************
MS_U8 MST_TGEN_1080P_25_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_25_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  1080P_25
//****************************************************
MS_U8 MST_TGEN_1080P_25_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_25_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x64/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0x3C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0x4F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x0A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x2B/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  1080P_25
//****************************************************
MS_U8 MST_TGEN_1080P_25_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_25_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  1080P_25
//****************************************************
MS_U8 MST_TGEN_1080P_25_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_25_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x38/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x91/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  1080P_25
//****************************************************
MS_U8 MST_TGEN_1080P_25_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_25_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x61/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xF6/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x16/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_CLKGEN  1080P_24
//****************************************************
MS_U8 MST_TGEN_1080P_24_INIT_CLKGEN_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_24_INIT_CLKGEN_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_H), 0x20, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_53_L), 0xC0, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_5F_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_34_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_H), 0x1C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_CLK_GEN0_24_L), 0x0C, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_SC1  1080P_24
//****************************************************
MS_U8 MST_TGEN_1080P_24_INIT_SC1_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_24_INIT_SC1_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_14_L), 0x01, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_1C_H), 0x01, 0x01/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_10_H), 0xFF, 0x8C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_L), 0xFF, 0x64/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0D_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_L), 0xFF, 0x3C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_02_H), 0x07, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_03_H), 0x07, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_06_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_07_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0A_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0B_H), 0x0F, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_L), 0xFF, 0xBD/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_0C_H), 0x0F, 0x0A/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_01_L), 0xFF, 0x2B/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_04_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_05_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_08_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_SC1_VOP_BK90_09_H), 0x0F, 0x08/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// INIT_HDMITx_MISC  1080P_24
//****************************************************
MS_U8 MST_TGEN_1080P_24_INIT_HDMITx_MISC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_24_INIT_HDMITx_MISC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_1C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_33_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_00_H), 0x0F, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_MISC_58_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_10  1080P_24
//****************************************************
MS_U8 MST_TGEN_1080P_24_INIT_HDMITx_SYNTH_10_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_24_INIT_HDMITx_SYNTH_10_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0xC9/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0x38/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x91/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x30/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// INIT_HDMITx_SYNTH_8  1080P_24
//****************************************************
MS_U8 MST_TGEN_1080P_24_INIT_HDMITx_SYNTH_8_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TGEN_TAB_1080P_24_INIT_HDMITx_SYNTH_8_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_L), 0xFF, 0x61/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_10_H), 0xFF, 0xF6/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_L), 0xFF, 0x16/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_11_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0xF0, 0x60/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_L), 0x0C, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TGEN_HDMITx_SYNTH_38_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TGEN_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

#if 0
TGEN_TAB_INFO DACMAP_Main[TGEN_PANEL_NUMS]=
{
{
*MST_TGEN_VE_480I_60_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_VE_480I_60_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_VE_480I_60_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_VE_480I_60_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_VE_480I_60_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_VE_576I_50_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_VE_576I_50_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_VE_576I_50_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_VE_576I_50_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_VE_576I_50_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_480I_60_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_480I_60_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_480I_60_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_480I_60_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_480I_60_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_576I_50_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_576I_50_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_576I_50_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_576I_50_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_576I_50_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_480P_60_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_480P_60_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_480P_60_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_480P_60_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_480P_60_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_576P_50_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_576P_50_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_576P_50_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_576P_50_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_576P_50_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_720P_50_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_720P_50_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_720P_50_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_720P_50_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_720P_50_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_720P_60_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_720P_60_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_720P_60_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_720P_60_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_720P_60_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_1080I_50_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_1080I_50_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_1080I_50_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_1080I_50_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_1080I_50_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_1080I_60_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_1080I_60_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_1080I_60_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_1080I_60_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_1080I_60_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_1080P_50_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_1080P_50_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_1080P_50_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_1080P_50_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_1080P_50_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_1080P_60_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_1080P_60_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_1080P_60_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_1080P_60_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_1080P_60_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_1080P_30_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_1080P_30_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_1080P_30_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_1080P_30_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_1080P_30_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_1080P_25_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_1080P_25_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_1080P_25_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_1080P_25_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_1080P_25_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
{
*MST_TGEN_1080P_24_INIT_CLKGEN_TBL, TGEN_TABTYPE_INIT_CLKGEN,
*MST_TGEN_1080P_24_INIT_SC1_TBL, TGEN_TABTYPE_INIT_SC1,
*MST_TGEN_1080P_24_INIT_HDMITx_MISC_TBL, TGEN_TABTYPE_INIT_HDMITx_MISC,
*MST_TGEN_1080P_24_INIT_HDMITx_SYNTH_10_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_10,
*MST_TGEN_1080P_24_INIT_HDMITx_SYNTH_8_TBL, TGEN_TABTYPE_INIT_HDMITx_SYNTH_8,
},
};
#endif

#endif
