/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [3:0] _01_;
  reg [9:0] _02_;
  reg [2:0] _03_;
  wire [7:0] celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [23:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [18:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [11:0] celloutsig_0_3z;
  wire [23:0] celloutsig_0_40z;
  wire [12:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_46z;
  wire [8:0] celloutsig_0_48z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [2:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire [2:0] celloutsig_0_69z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire [2:0] celloutsig_0_79z;
  wire [13:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_85z;
  wire [26:0] celloutsig_0_86z;
  wire [14:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 14'h0000;
    else _00_ <= { celloutsig_0_18z, celloutsig_0_2z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_0z[4:3], celloutsig_0_15z, celloutsig_0_63z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_0_21z[1:0], celloutsig_0_12z, celloutsig_0_16z };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_8z[3:1];
  assign celloutsig_0_56z = { in_data[44:34], celloutsig_0_29z } >= { _02_[2:1], celloutsig_0_20z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } >= { in_data[181:171], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = celloutsig_1_0z >= in_data[101:97];
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_12z } >= { celloutsig_1_11z[13:8], celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_29z = celloutsig_0_21z[7:3] >= { celloutsig_0_9z[6:5], celloutsig_0_6z };
  assign celloutsig_0_43z = { _00_[13:2], celloutsig_0_39z } % { 1'h1, in_data[12:1] };
  assign celloutsig_0_48z = { celloutsig_0_39z, celloutsig_0_0z } % { 1'h1, _02_[8:2], celloutsig_0_23z };
  assign celloutsig_0_7z = { celloutsig_0_4z[5:4], celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_3z[10:1], celloutsig_0_6z };
  assign celloutsig_1_6z = celloutsig_1_5z[8:6] % { 1'h1, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_0z % { 1'h1, celloutsig_1_0z[3:1], celloutsig_1_1z };
  assign celloutsig_0_33z = celloutsig_0_23z ? { celloutsig_0_17z, celloutsig_0_19z } : { celloutsig_0_10z[20:18], celloutsig_0_28z };
  assign celloutsig_0_35z = celloutsig_0_30z ? { celloutsig_0_7z[12:9], celloutsig_0_16z } : celloutsig_0_10z[21:15];
  assign celloutsig_0_38z = celloutsig_0_23z ? celloutsig_0_10z[12:10] : celloutsig_0_33z[3:1];
  assign celloutsig_0_40z = celloutsig_0_37z[4] ? { celloutsig_0_26z[6:3], celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_27z } : { celloutsig_0_8z[7:1], celloutsig_0_0z, 1'h0, celloutsig_0_37z[3:0], celloutsig_0_25z };
  assign celloutsig_0_8z = celloutsig_0_3z[8] ? { in_data[56:54], celloutsig_0_3z[11:9], 1'h1, celloutsig_0_3z[7:0] } : { celloutsig_0_7z[12:10], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_14z = celloutsig_1_0z[0] ? { celloutsig_1_0z[4:3], celloutsig_1_13z, celloutsig_1_13z } : celloutsig_1_11z[6:3];
  assign celloutsig_0_3z = celloutsig_0_1z ? { celloutsig_0_0z[7:4], celloutsig_0_0z } : in_data[13:2];
  assign celloutsig_0_4z = celloutsig_0_2z | celloutsig_0_0z[6:1];
  assign celloutsig_0_5z = celloutsig_0_4z[3:1] | celloutsig_0_4z[3:1];
  assign celloutsig_0_6z = celloutsig_0_5z | celloutsig_0_5z;
  assign celloutsig_1_0z = in_data[179:175] | in_data[133:129];
  assign celloutsig_0_13z = celloutsig_0_4z[3:0] | celloutsig_0_9z[6:3];
  assign celloutsig_0_18z = { celloutsig_0_9z[2:1], celloutsig_0_2z } | { celloutsig_0_6z[1], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_32z = { celloutsig_0_13z[2:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_30z, celloutsig_0_17z } | { celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_54z = celloutsig_0_8z[2] & _00_[6];
  assign celloutsig_0_78z = celloutsig_0_38z[2] & celloutsig_0_1z;
  assign celloutsig_0_15z = in_data[93] & celloutsig_0_14z[9];
  assign celloutsig_0_28z = celloutsig_0_7z[1] & celloutsig_0_0z[6];
  assign celloutsig_0_31z = celloutsig_0_3z[1] & celloutsig_0_0z[2];
  assign celloutsig_0_57z = ~^ celloutsig_0_35z[5:3];
  assign celloutsig_0_63z = ~^ { celloutsig_0_62z[6:3], celloutsig_0_32z };
  assign celloutsig_0_1z = ~^ celloutsig_0_0z[3:1];
  assign celloutsig_0_17z = ~^ celloutsig_0_7z[13:3];
  assign celloutsig_0_23z = ~^ { celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_0_39z = ^ { celloutsig_0_4z[4:1], celloutsig_0_31z };
  assign celloutsig_1_1z = ^ { in_data[145:130], celloutsig_1_0z };
  assign celloutsig_1_4z = ^ in_data[167:164];
  assign celloutsig_1_10z = ^ celloutsig_1_8z;
  assign celloutsig_0_30z = ^ { celloutsig_0_4z, celloutsig_0_27z, _03_, celloutsig_0_12z };
  assign celloutsig_0_36z = { celloutsig_0_13z[3], celloutsig_0_18z } >> { celloutsig_0_26z[5:0], _03_ };
  assign celloutsig_0_86z = { celloutsig_0_4z, celloutsig_0_39z, celloutsig_0_57z, celloutsig_0_17z, celloutsig_0_79z, celloutsig_0_56z, celloutsig_0_69z, celloutsig_0_18z, celloutsig_0_5z } >> { celloutsig_0_40z[18:5], celloutsig_0_54z, celloutsig_0_78z, _02_, celloutsig_0_17z };
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_1z } >> in_data[83:77];
  assign celloutsig_1_11z = { celloutsig_1_8z[3:1], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z } >> { celloutsig_1_5z[4:0], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_12z = celloutsig_1_6z >> celloutsig_1_11z[4:2];
  assign celloutsig_1_18z = { celloutsig_1_14z[2:1], celloutsig_1_2z } >> { celloutsig_1_0z[3], celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_5z[1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z } >> { celloutsig_0_2z[3:0], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_3z[8:6] >> celloutsig_0_6z;
  assign celloutsig_0_19z = celloutsig_0_0z[5:3] >> celloutsig_0_0z[5:3];
  assign celloutsig_0_2z = celloutsig_0_0z[5:0] >> celloutsig_0_0z[7:2];
  assign celloutsig_0_20z = { celloutsig_0_2z[3], celloutsig_0_13z, celloutsig_0_12z } >> { celloutsig_0_16z[1:0], celloutsig_0_18z };
  assign celloutsig_0_25z = { celloutsig_0_15z, celloutsig_0_6z } >> celloutsig_0_13z;
  assign celloutsig_0_26z = { celloutsig_0_3z[6], celloutsig_0_11z } >> { celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_0_27z = celloutsig_0_6z >> celloutsig_0_18z[6:4];
  assign celloutsig_0_46z = { celloutsig_0_0z[5], celloutsig_0_27z, celloutsig_0_39z } << celloutsig_0_18z[6:2];
  assign celloutsig_1_5z = { in_data[114:109], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z } << { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_7z = celloutsig_1_5z[5:0] << celloutsig_1_5z[7:2];
  assign celloutsig_0_21z = { celloutsig_0_19z[1:0], celloutsig_0_19z, celloutsig_0_6z } << { celloutsig_0_11z[4:0], celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[22:15] >>> in_data[31:24];
  assign celloutsig_0_37z = celloutsig_0_10z[12:8] >>> { celloutsig_0_7z[3:1], celloutsig_0_15z, celloutsig_0_31z };
  assign celloutsig_0_62z = { celloutsig_0_43z[4:1], celloutsig_0_23z, celloutsig_0_33z } >>> { celloutsig_0_48z[8:3], celloutsig_0_6z };
  assign celloutsig_0_79z = celloutsig_0_25z[2:0] >>> _03_;
  assign celloutsig_1_8z = celloutsig_1_5z[12:9] >>> { celloutsig_1_7z[5], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_12z = celloutsig_0_11z[5:1] >>> { celloutsig_0_6z[1:0], celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_3z[11:7], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z } >>> { celloutsig_0_8z[12:0], celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_69z = _01_[3:1] - celloutsig_0_10z[21:19];
  assign celloutsig_0_85z = { celloutsig_0_46z[0], celloutsig_0_33z } - celloutsig_0_35z[4:0];
  assign celloutsig_1_19z = celloutsig_1_14z[3:1] - celloutsig_1_18z;
  assign celloutsig_0_11z = celloutsig_0_0z[7:2] - celloutsig_0_9z[5:0];
  assign { out_data[130:128], out_data[98:96], out_data[36:32], out_data[26:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
