set_property DIRECTION IN [get_ports {csi_d_lp_p[0]}]
set_property IOSTANDARD HSUL_12 [get_ports {csi_d_lp_p[0]}]
set_property PULLDOWN true [get_ports {csi_d_lp_p[0]}]
set_property DIRECTION IN [get_ports {csi_d_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi_d_n[1]}]
set_property DIFF_TERM FALSE [get_ports {csi_d_n[1]}]
set_property DIRECTION IN [get_ports {csi_d_n[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi_d_n[0]}]
set_property DIFF_TERM FALSE [get_ports {csi_d_n[0]}]
set_property DIRECTION IN [get_ports {csi_d_p[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi_d_p[1]}]
set_property DIFF_TERM FALSE [get_ports {csi_d_p[1]}]
set_property DIRECTION IN [get_ports {csi_d_p[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {csi_d_p[0]}]
set_property DIFF_TERM FALSE [get_ports {csi_d_p[0]}]
set_property DIRECTION IN [get_ports {csi_d_lp_n[0]}]
set_property IOSTANDARD HSUL_12 [get_ports {csi_d_lp_n[0]}]
set_property PULLDOWN true [get_ports {csi_d_lp_n[0]}]
set_property DIRECTION OUT [get_ports {hdmi_data_n[2]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_n[2]}]
set_property DIRECTION OUT [get_ports {hdmi_data_n[1]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_n[1]}]
set_property DIRECTION OUT [get_ports {hdmi_data_n[0]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_n[0]}]
set_property DIRECTION OUT [get_ports {hdmi_data_p[2]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_p[2]}]
set_property DIRECTION OUT [get_ports {hdmi_data_p[1]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_p[1]}]
set_property DIRECTION OUT [get_ports {hdmi_data_p[0]}]
set_property IOSTANDARD TMDS_33 [get_ports {hdmi_data_p[0]}]
set_property DIRECTION OUT [get_ports hdmi_clk_p]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_clk_p]
set_property DIRECTION OUT [get_ports hdmi_clk_n]
set_property IOSTANDARD TMDS_33 [get_ports hdmi_clk_n]
set_property DIRECTION IN [get_ports csi_c_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports csi_c_clk_p]
set_property DIFF_TERM FALSE [get_ports csi_c_clk_p]
set_property DIRECTION IN [get_ports csi_c_clk_n]
set_property IOSTANDARD LVDS_25 [get_ports csi_c_clk_n]
set_property DIFF_TERM FALSE [get_ports csi_c_clk_n]
set_property DIRECTION IN [get_ports Vp_Vn_v_p]
set_property DIRECTION IN [get_ports Vp_Vn_v_n]
set_property DIRECTION OUT [get_ports PWM_R]
set_property IOSTANDARD LVCMOS33 [get_ports PWM_R]
set_property DRIVE 12 [get_ports PWM_R]
set_property SLEW SLOW [get_ports PWM_R]
set_property DIRECTION OUT [get_ports PWM_L]
set_property IOSTANDARD LVCMOS33 [get_ports PWM_L]
set_property DRIVE 12 [get_ports PWM_L]
set_property SLEW SLOW [get_ports PWM_L]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[23]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[23]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[23]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[22]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[22]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[22]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[21]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[21]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[21]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[20]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[20]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[20]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[19]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[19]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[19]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[18]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[18]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[18]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[17]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[17]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[17]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[16]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[16]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[16]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[15]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[15]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[15]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[14]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[14]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[14]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[13]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[13]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[13]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[12]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[12]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[12]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[11]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[11]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[11]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[10]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[10]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[10]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[9]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[9]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[9]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[8]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[8]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[8]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[7]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[7]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[7]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[6]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[6]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[6]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[5]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[5]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[5]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[4]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[4]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[4]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[3]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[3]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[3]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[2]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[2]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[2]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[1]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[1]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[1]}]
set_property DIRECTION INOUT [get_ports {gpio_1_tri_io[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {gpio_1_tri_io[0]}]
set_property DRIVE 12 [get_ports {gpio_1_tri_io[0]}]
set_property SLEW SLOW [get_ports {gpio_1_tri_io[0]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[31]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[31]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[31]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[31]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[30]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[30]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[30]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[30]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[29]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[29]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[29]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[29]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[28]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[28]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[28]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[28]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[27]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[27]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[27]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[27]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[26]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[26]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[26]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[25]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[25]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[25]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[24]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[24]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[24]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[23]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[23]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[23]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[22]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[22]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[22]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[21]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[21]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[21]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[20]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[20]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[20]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[19]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[19]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[19]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[18]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[18]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[18]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[17]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[17]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[17]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[16]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[16]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[16]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[15]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[15]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[15]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[14]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[14]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[14]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[13]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[13]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[13]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[12]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[12]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[12]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[11]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[11]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[11]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[10]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[10]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[10]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[9]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[9]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[9]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[8]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[8]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[8]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[7]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[7]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[7]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[6]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[6]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[6]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[5]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[5]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[5]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[4]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[4]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[4]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[3]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[3]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[3]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[2]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[2]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[2]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[1]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[1]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[1]}]
set_property DIRECTION INOUT [get_ports {FIXED_IO_mio[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_mio[0]}]
set_property DRIVE 12 [get_ports {FIXED_IO_mio[0]}]
set_property SLEW SLOW [get_ports {FIXED_IO_mio[0]}]
set_property DIRECTION INOUT [get_ports FIXED_IO_ddr_vrn]
set_property IOSTANDARD LVCMOS18 [get_ports FIXED_IO_ddr_vrn]
set_property DRIVE 12 [get_ports FIXED_IO_ddr_vrn]
set_property SLEW SLOW [get_ports FIXED_IO_ddr_vrn]
set_property DIRECTION INOUT [get_ports FIXED_IO_ddr_vrp]
set_property IOSTANDARD LVCMOS18 [get_ports FIXED_IO_ddr_vrp]
set_property DRIVE 12 [get_ports FIXED_IO_ddr_vrp]
set_property SLEW SLOW [get_ports FIXED_IO_ddr_vrp]
set_property DIRECTION INOUT [get_ports FIXED_IO_ps_clk]
set_property IOSTANDARD LVCMOS18 [get_ports FIXED_IO_ps_clk]
set_property DRIVE 12 [get_ports FIXED_IO_ps_clk]
set_property SLEW SLOW [get_ports FIXED_IO_ps_clk]
set_property DIRECTION INOUT [get_ports FIXED_IO_ps_porb]
set_property IOSTANDARD LVCMOS18 [get_ports FIXED_IO_ps_porb]
set_property DRIVE 12 [get_ports FIXED_IO_ps_porb]
set_property SLEW SLOW [get_ports FIXED_IO_ps_porb]
set_property DIRECTION INOUT [get_ports FIXED_IO_ps_srstb]
set_property IOSTANDARD LVCMOS18 [get_ports FIXED_IO_ps_srstb]
set_property DRIVE 12 [get_ports FIXED_IO_ps_srstb]
set_property SLEW SLOW [get_ports FIXED_IO_ps_srstb]
set_property DIRECTION INOUT [get_ports {DDR_dqs_p[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dqs_p[1]}]
set_property DRIVE 12 [get_ports {DDR_dqs_p[1]}]
set_property SLEW SLOW [get_ports {DDR_dqs_p[1]}]
set_property DIRECTION INOUT [get_ports {DDR_dqs_p[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dqs_p[0]}]
set_property DRIVE 12 [get_ports {DDR_dqs_p[0]}]
set_property SLEW SLOW [get_ports {DDR_dqs_p[0]}]
set_property DIRECTION INOUT [get_ports {DDR_dqs_n[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dqs_n[1]}]
set_property DRIVE 12 [get_ports {DDR_dqs_n[1]}]
set_property SLEW SLOW [get_ports {DDR_dqs_n[1]}]
set_property DIRECTION INOUT [get_ports {DDR_dqs_n[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dqs_n[0]}]
set_property DRIVE 12 [get_ports {DDR_dqs_n[0]}]
set_property SLEW SLOW [get_ports {DDR_dqs_n[0]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[15]}]
set_property DRIVE 12 [get_ports {DDR_dq[15]}]
set_property SLEW SLOW [get_ports {DDR_dq[15]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[14]}]
set_property DRIVE 12 [get_ports {DDR_dq[14]}]
set_property SLEW SLOW [get_ports {DDR_dq[14]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[13]}]
set_property DRIVE 12 [get_ports {DDR_dq[13]}]
set_property SLEW SLOW [get_ports {DDR_dq[13]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[12]}]
set_property DRIVE 12 [get_ports {DDR_dq[12]}]
set_property SLEW SLOW [get_ports {DDR_dq[12]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[11]}]
set_property DRIVE 12 [get_ports {DDR_dq[11]}]
set_property SLEW SLOW [get_ports {DDR_dq[11]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[10]}]
set_property DRIVE 12 [get_ports {DDR_dq[10]}]
set_property SLEW SLOW [get_ports {DDR_dq[10]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[9]}]
set_property DRIVE 12 [get_ports {DDR_dq[9]}]
set_property SLEW SLOW [get_ports {DDR_dq[9]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[8]}]
set_property DRIVE 12 [get_ports {DDR_dq[8]}]
set_property SLEW SLOW [get_ports {DDR_dq[8]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[7]}]
set_property DRIVE 12 [get_ports {DDR_dq[7]}]
set_property SLEW SLOW [get_ports {DDR_dq[7]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[6]}]
set_property DRIVE 12 [get_ports {DDR_dq[6]}]
set_property SLEW SLOW [get_ports {DDR_dq[6]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[5]}]
set_property DRIVE 12 [get_ports {DDR_dq[5]}]
set_property SLEW SLOW [get_ports {DDR_dq[5]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[4]}]
set_property DRIVE 12 [get_ports {DDR_dq[4]}]
set_property SLEW SLOW [get_ports {DDR_dq[4]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[3]}]
set_property DRIVE 12 [get_ports {DDR_dq[3]}]
set_property SLEW SLOW [get_ports {DDR_dq[3]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[2]}]
set_property DRIVE 12 [get_ports {DDR_dq[2]}]
set_property SLEW SLOW [get_ports {DDR_dq[2]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[1]}]
set_property DRIVE 12 [get_ports {DDR_dq[1]}]
set_property SLEW SLOW [get_ports {DDR_dq[1]}]
set_property DIRECTION INOUT [get_ports {DDR_dq[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dq[0]}]
set_property DRIVE 12 [get_ports {DDR_dq[0]}]
set_property SLEW SLOW [get_ports {DDR_dq[0]}]
set_property DIRECTION INOUT [get_ports {DDR_dm[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dm[1]}]
set_property DRIVE 12 [get_ports {DDR_dm[1]}]
set_property SLEW SLOW [get_ports {DDR_dm[1]}]
set_property DIRECTION INOUT [get_ports {DDR_dm[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_dm[0]}]
set_property DRIVE 12 [get_ports {DDR_dm[0]}]
set_property SLEW SLOW [get_ports {DDR_dm[0]}]
set_property DIRECTION INOUT [get_ports {DDR_ba[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_ba[2]}]
set_property DRIVE 12 [get_ports {DDR_ba[2]}]
set_property SLEW SLOW [get_ports {DDR_ba[2]}]
set_property DIRECTION INOUT [get_ports {DDR_ba[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_ba[1]}]
set_property DRIVE 12 [get_ports {DDR_ba[1]}]
set_property SLEW SLOW [get_ports {DDR_ba[1]}]
set_property DIRECTION INOUT [get_ports {DDR_ba[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_ba[0]}]
set_property DRIVE 12 [get_ports {DDR_ba[0]}]
set_property SLEW SLOW [get_ports {DDR_ba[0]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[14]}]
set_property DRIVE 12 [get_ports {DDR_addr[14]}]
set_property SLEW SLOW [get_ports {DDR_addr[14]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[13]}]
set_property DRIVE 12 [get_ports {DDR_addr[13]}]
set_property SLEW SLOW [get_ports {DDR_addr[13]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[12]}]
set_property DRIVE 12 [get_ports {DDR_addr[12]}]
set_property SLEW SLOW [get_ports {DDR_addr[12]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[11]}]
set_property DRIVE 12 [get_ports {DDR_addr[11]}]
set_property SLEW SLOW [get_ports {DDR_addr[11]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[10]}]
set_property DRIVE 12 [get_ports {DDR_addr[10]}]
set_property SLEW SLOW [get_ports {DDR_addr[10]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[9]}]
set_property DRIVE 12 [get_ports {DDR_addr[9]}]
set_property SLEW SLOW [get_ports {DDR_addr[9]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[8]}]
set_property DRIVE 12 [get_ports {DDR_addr[8]}]
set_property SLEW SLOW [get_ports {DDR_addr[8]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[7]}]
set_property DRIVE 12 [get_ports {DDR_addr[7]}]
set_property SLEW SLOW [get_ports {DDR_addr[7]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[6]}]
set_property DRIVE 12 [get_ports {DDR_addr[6]}]
set_property SLEW SLOW [get_ports {DDR_addr[6]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[5]}]
set_property DRIVE 12 [get_ports {DDR_addr[5]}]
set_property SLEW SLOW [get_ports {DDR_addr[5]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[4]}]
set_property DRIVE 12 [get_ports {DDR_addr[4]}]
set_property SLEW SLOW [get_ports {DDR_addr[4]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[3]}]
set_property DRIVE 12 [get_ports {DDR_addr[3]}]
set_property SLEW SLOW [get_ports {DDR_addr[3]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[2]}]
set_property DRIVE 12 [get_ports {DDR_addr[2]}]
set_property SLEW SLOW [get_ports {DDR_addr[2]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[1]}]
set_property DRIVE 12 [get_ports {DDR_addr[1]}]
set_property SLEW SLOW [get_ports {DDR_addr[1]}]
set_property DIRECTION INOUT [get_ports {DDR_addr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {DDR_addr[0]}]
set_property DRIVE 12 [get_ports {DDR_addr[0]}]
set_property SLEW SLOW [get_ports {DDR_addr[0]}]
set_property DIRECTION INOUT [get_ports DDR_cas_n]
set_property IOSTANDARD LVCMOS18 [get_ports DDR_cas_n]
set_property DRIVE 12 [get_ports DDR_cas_n]
set_property SLEW SLOW [get_ports DDR_cas_n]
set_property DIRECTION INOUT [get_ports DDR_ck_n]
set_property IOSTANDARD LVCMOS18 [get_ports DDR_ck_n]
set_property DRIVE 12 [get_ports DDR_ck_n]
set_property SLEW SLOW [get_ports DDR_ck_n]
set_property DIRECTION INOUT [get_ports DDR_ck_p]
set_property IOSTANDARD LVCMOS18 [get_ports DDR_ck_p]
set_property DRIVE 12 [get_ports DDR_ck_p]
set_property SLEW SLOW [get_ports DDR_ck_p]
set_property DIRECTION INOUT [get_ports DDR_cke]
set_property IOSTANDARD LVCMOS18 [get_ports DDR_cke]
set_property DRIVE 12 [get_ports DDR_cke]
set_property SLEW SLOW [get_ports DDR_cke]
set_property DIRECTION INOUT [get_ports DDR_cs_n]
set_property IOSTANDARD LVCMOS18 [get_ports DDR_cs_n]
set_property DRIVE 12 [get_ports DDR_cs_n]
set_property SLEW SLOW [get_ports DDR_cs_n]
set_property DIRECTION INOUT [get_ports DDR_odt]
set_property IOSTANDARD LVCMOS18 [get_ports DDR_odt]
set_property DRIVE 12 [get_ports DDR_odt]
set_property SLEW SLOW [get_ports DDR_odt]
set_property DIRECTION INOUT [get_ports DDR_ras_n]
set_property IOSTANDARD LVCMOS18 [get_ports DDR_ras_n]
set_property DRIVE 12 [get_ports DDR_ras_n]
set_property SLEW SLOW [get_ports DDR_ras_n]
set_property DIRECTION INOUT [get_ports DDR_reset_n]
set_property IOSTANDARD LVCMOS18 [get_ports DDR_reset_n]
set_property DRIVE 12 [get_ports DDR_reset_n]
set_property SLEW SLOW [get_ports DDR_reset_n]
set_property DIRECTION INOUT [get_ports DDR_we_n]
set_property IOSTANDARD LVCMOS18 [get_ports DDR_we_n]
set_property DRIVE 12 [get_ports DDR_we_n]
set_property SLEW SLOW [get_ports DDR_we_n]
set_property PACKAGE_PIN N12 [get_ports csi_c_clk_n]
set_property PACKAGE_PIN N11 [get_ports csi_c_clk_p]
set_property PACKAGE_PIN M9 [get_ports {csi_d_lp_n[0]}]
set_property PACKAGE_PIN N9 [get_ports {csi_d_lp_p[0]}]
set_property PACKAGE_PIN M10 [get_ports {csi_d_p[0]}]
set_property PACKAGE_PIN M11 [get_ports {csi_d_n[0]}]
set_property PACKAGE_PIN P14 [get_ports {csi_d_n[1]}]
set_property PACKAGE_PIN P13 [get_ports {csi_d_p[1]}]
set_property INTERNAL_VREF 0.6 [get_iobanks 34]
set_property PACKAGE_PIN R8 [get_ports hdmi_clk_n]
set_property PACKAGE_PIN R7 [get_ports hdmi_clk_p]
set_property PACKAGE_PIN P8 [get_ports {hdmi_data_p[0]}]
set_property PACKAGE_PIN P9 [get_ports {hdmi_data_n[0]}]
set_property PACKAGE_PIN P10 [get_ports {hdmi_data_p[1]}]
set_property PACKAGE_PIN R10 [get_ports {hdmi_data_n[1]}]
set_property PACKAGE_PIN R11 [get_ports {hdmi_data_n[2]}]
set_property PACKAGE_PIN P11 [get_ports {hdmi_data_p[2]}]
set_property PACKAGE_PIN K15 [get_ports {gpio_1_tri_io[0]}]
set_property PACKAGE_PIN J14 [get_ports {gpio_1_tri_io[1]}]
set_property PACKAGE_PIN H12 [get_ports {gpio_1_tri_io[2]}]
set_property PACKAGE_PIN N14 [get_ports {gpio_1_tri_io[3]}]
set_property PACKAGE_PIN R15 [get_ports {gpio_1_tri_io[4]}]
set_property PACKAGE_PIN L14 [get_ports {gpio_1_tri_io[5]}]
set_property PACKAGE_PIN L15 [get_ports {gpio_1_tri_io[6]}]
set_property PACKAGE_PIN J13 [get_ports {gpio_1_tri_io[7]}]
set_property PACKAGE_PIN H14 [get_ports {gpio_1_tri_io[8]}]
set_property PACKAGE_PIN J15 [get_ports {gpio_1_tri_io[9]}]
set_property PACKAGE_PIN M15 [get_ports {gpio_1_tri_io[10]}]
set_property PACKAGE_PIN R13 [get_ports {gpio_1_tri_io[11]}]
set_property PACKAGE_PIN L13 [get_ports {gpio_1_tri_io[12]}]
set_property PACKAGE_PIN G11 [get_ports {gpio_1_tri_io[13]}]
set_property PACKAGE_PIN H11 [get_ports {gpio_1_tri_io[14]}]
set_property PACKAGE_PIN R12 [get_ports {gpio_1_tri_io[15]}]
set_property PACKAGE_PIN M14 [get_ports {gpio_1_tri_io[16]}]
set_property PACKAGE_PIN P15 [get_ports {gpio_1_tri_io[17]}]
set_property PACKAGE_PIN H13 [get_ports {gpio_1_tri_io[18]}]
set_property PACKAGE_PIN J11 [get_ports {gpio_1_tri_io[19]}]
set_property PACKAGE_PIN K11 [get_ports {gpio_1_tri_io[20]}]
set_property PACKAGE_PIN K13 [get_ports {gpio_1_tri_io[21]}]
set_property PACKAGE_PIN L12 [get_ports {gpio_1_tri_io[22]}]
set_property PACKAGE_PIN G12 [get_ports {gpio_1_tri_io[23]}]
set_property PACKAGE_PIN N8 [get_ports PWM_R]
set_property PACKAGE_PIN N7 [get_ports PWM_L]
#revert back to original instance
current_instance -quiet
