# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #
######################################################################################
set_global_assignment -name FAMILY "Stratix 10"
set_global_assignment -name DEVICE 1SG280LU2F50E2VG
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.2.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:00:00  JULY 30, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "20.2.0 Pro Edition"
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
######################################################################################
# Refclk
set_instance_assignment -name IO_STANDARD "1.8 V" -to REF_CLK_PLL -entity top
set_location_assignment PIN_BH33 -to REF_CLK_PLL
######################################################################################
# RISC-V
######################################################################################
# SWITCHES
set_location_assignment PIN_H18 -to key1
set_instance_assignment -name IO_STANDARD "1.8 V" -to key1 -entity top
set_location_assignment PIN_G18 -to key2
set_instance_assignment -name IO_STANDARD "1.8 V" -to key2 -entity top
set_location_assignment PIN_H20 -to key3
set_instance_assignment -name IO_STANDARD "1.8 V" -to key3 -entity top
######################################################################################
# LEDS
set_location_assignment PIN_B19 -to led_0
set_instance_assignment -name IO_STANDARD "1.8 V" -to led_0 -entity top
set_location_assignment PIN_D18 -to led_1
set_instance_assignment -name IO_STANDARD "1.8 V" -to led_1 -entity top
set_location_assignment PIN_D19 -to led_2
set_instance_assignment -name IO_STANDARD "1.8 V" -to led_2 -entity top
set_location_assignment PIN_E17 -to led_3
set_instance_assignment -name IO_STANDARD "1.8 V" -to led_3 -entity top
set_location_assignment PIN_F17 -to led_4
set_instance_assignment -name IO_STANDARD "1.8 V" -to led_4 -entity top
######################################################################################
# Additional Files
set_global_assignment -name VERILOG_MACRO "SYNTHESIS=1"
set_global_assignment -name VERILOG_FILE "top.v"
set_global_assignment -name VERILOG_FILE "iobuf_wire.v"
set_global_assignment -name VERILOG_FILE "bootrom.v"
set_global_assignment -name VERILOG_FILE "plusarg_reader.v"
set_global_assignment -name VERILOG_FILE "AsyncResetReg.v"
set_global_assignment -name VERILOG_FILE "sifive.freedom.sgx.min.DefaultSGXConfig.v"
set_global_assignment -name IP_FILE rom.ip
set_global_assignment -name IP_FILE vJTAG.ip
set_global_assignment -name OPTIMIZATION_MODE "OPTIMIZE NETLIST FOR ROUTABILITY"
set_global_assignment -name FAST_PRESERVE OFF -entity top
