
../repos/sgerbino-table-2fdd8d0/bin/table_memtest:     file format elf32-littlearm


Disassembly of section .init:

00011ee8 <.init>:
   11ee8:	push	{r3, lr}
   11eec:	bl	11ff8 <_start@@Base+0x3c>
   11ef0:	pop	{r3, pc}

Disassembly of section .plt:

00011ef4 <strcmp@plt-0x14>:
   11ef4:	push	{lr}		; (str lr, [sp, #-4]!)
   11ef8:	ldr	lr, [pc, #4]	; 11f04 <strcmp@plt-0x4>
   11efc:	add	lr, pc, lr
   11f00:	ldr	pc, [lr, #8]!
   11f04:	strdeq	r7, [r1], -ip

00011f08 <strcmp@plt>:
   11f08:	add	ip, pc, #0, 12
   11f0c:	add	ip, ip, #94208	; 0x17000
   11f10:	ldr	pc, [ip, #252]!	; 0xfc

00011f14 <free@plt>:
   11f14:	add	ip, pc, #0, 12
   11f18:	add	ip, ip, #94208	; 0x17000
   11f1c:	ldr	pc, [ip, #244]!	; 0xf4

00011f20 <time@plt>:
   11f20:	add	ip, pc, #0, 12
   11f24:	add	ip, ip, #94208	; 0x17000
   11f28:	ldr	pc, [ip, #236]!	; 0xec

00011f2c <realloc@plt>:
   11f2c:	add	ip, pc, #0, 12
   11f30:	add	ip, ip, #94208	; 0x17000
   11f34:	ldr	pc, [ip, #228]!	; 0xe4

00011f38 <strcpy@plt>:
   11f38:	add	ip, pc, #0, 12
   11f3c:	add	ip, ip, #94208	; 0x17000
   11f40:	ldr	pc, [ip, #220]!	; 0xdc

00011f44 <malloc@plt>:
   11f44:	add	ip, pc, #0, 12
   11f48:	add	ip, ip, #94208	; 0x17000
   11f4c:	ldr	pc, [ip, #212]!	; 0xd4

00011f50 <__libc_start_main@plt>:
   11f50:	add	ip, pc, #0, 12
   11f54:	add	ip, ip, #94208	; 0x17000
   11f58:	ldr	pc, [ip, #204]!	; 0xcc

00011f5c <__gmon_start__@plt>:
   11f5c:	add	ip, pc, #0, 12
   11f60:	add	ip, ip, #94208	; 0x17000
   11f64:	ldr	pc, [ip, #196]!	; 0xc4

00011f68 <strlen@plt>:
   11f68:	add	ip, pc, #0, 12
   11f6c:	add	ip, ip, #94208	; 0x17000
   11f70:	ldr	pc, [ip, #188]!	; 0xbc

00011f74 <srand@plt>:
   11f74:	add	ip, pc, #0, 12
   11f78:	add	ip, ip, #94208	; 0x17000
   11f7c:	ldr	pc, [ip, #180]!	; 0xb4

00011f80 <snprintf@plt>:
   11f80:	add	ip, pc, #0, 12
   11f84:	add	ip, ip, #94208	; 0x17000
   11f88:	ldr	pc, [ip, #172]!	; 0xac

00011f8c <__isoc99_sscanf@plt>:
   11f8c:	add	ip, pc, #0, 12
   11f90:	add	ip, ip, #94208	; 0x17000
   11f94:	ldr	pc, [ip, #164]!	; 0xa4

00011f98 <memset@plt>:
   11f98:	add	ip, pc, #0, 12
   11f9c:	add	ip, ip, #94208	; 0x17000
   11fa0:	ldr	pc, [ip, #156]!	; 0x9c

00011fa4 <rand@plt>:
   11fa4:	add	ip, pc, #0, 12
   11fa8:	add	ip, ip, #94208	; 0x17000
   11fac:	ldr	pc, [ip, #148]!	; 0x94

00011fb0 <abort@plt>:
   11fb0:	add	ip, pc, #0, 12
   11fb4:	add	ip, ip, #94208	; 0x17000
   11fb8:	ldr	pc, [ip, #140]!	; 0x8c

Disassembly of section .text:

00011fbc <_start@@Base>:
   11fbc:	mov	fp, #0
   11fc0:	mov	lr, #0
   11fc4:	pop	{r1}		; (ldr r1, [sp], #4)
   11fc8:	mov	r2, sp
   11fcc:	push	{r2}		; (str r2, [sp, #-4]!)
   11fd0:	push	{r0}		; (str r0, [sp, #-4]!)
   11fd4:	ldr	ip, [pc, #16]	; 11fec <_start@@Base+0x30>
   11fd8:	push	{ip}		; (str ip, [sp, #-4]!)
   11fdc:	ldr	r0, [pc, #12]	; 11ff0 <_start@@Base+0x34>
   11fe0:	ldr	r3, [pc, #12]	; 11ff4 <_start@@Base+0x38>
   11fe4:	bl	11f50 <__libc_start_main@plt>
   11fe8:	bl	11fb0 <abort@plt>
   11fec:	andeq	r8, r1, r8, lsr r4
   11ff0:	andeq	r2, r1, ip, lsr #1
   11ff4:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   11ff8:	ldr	r3, [pc, #20]	; 12014 <_start@@Base+0x58>
   11ffc:	ldr	r2, [pc, #20]	; 12018 <_start@@Base+0x5c>
   12000:	add	r3, pc, r3
   12004:	ldr	r2, [r3, r2]
   12008:	cmp	r2, #0
   1200c:	bxeq	lr
   12010:	b	11f5c <__gmon_start__@plt>
   12014:	strdeq	r6, [r1], -r8
   12018:	andeq	r0, r0, ip, rrx
   1201c:	ldr	r0, [pc, #24]	; 1203c <_start@@Base+0x80>
   12020:	ldr	r3, [pc, #24]	; 12040 <_start@@Base+0x84>
   12024:	cmp	r3, r0
   12028:	bxeq	lr
   1202c:	ldr	r3, [pc, #16]	; 12044 <_start@@Base+0x88>
   12030:	cmp	r3, #0
   12034:	bxeq	lr
   12038:	bx	r3
   1203c:	strheq	r9, [r2], -r4
   12040:	strheq	r9, [r2], -r4
   12044:	andeq	r0, r0, r0
   12048:	ldr	r0, [pc, #36]	; 12074 <_start@@Base+0xb8>
   1204c:	ldr	r1, [pc, #36]	; 12078 <_start@@Base+0xbc>
   12050:	sub	r1, r1, r0
   12054:	asr	r1, r1, #2
   12058:	add	r1, r1, r1, lsr #31
   1205c:	asrs	r1, r1, #1
   12060:	bxeq	lr
   12064:	ldr	r3, [pc, #16]	; 1207c <_start@@Base+0xc0>
   12068:	cmp	r3, #0
   1206c:	bxeq	lr
   12070:	bx	r3
   12074:	strheq	r9, [r2], -r4
   12078:	strheq	r9, [r2], -r4
   1207c:	andeq	r0, r0, r0
   12080:	push	{r4, lr}
   12084:	ldr	r4, [pc, #24]	; 120a4 <_start@@Base+0xe8>
   12088:	ldrb	r3, [r4]
   1208c:	cmp	r3, #0
   12090:	popne	{r4, pc}
   12094:	bl	1201c <_start@@Base+0x60>
   12098:	mov	r3, #1
   1209c:	strb	r3, [r4]
   120a0:	pop	{r4, pc}
   120a4:	strheq	r9, [r2], -r4
   120a8:	b	12048 <_start@@Base+0x8c>

000120ac <main@@Base>:
   120ac:	push	{fp, lr}
   120b0:	mov	fp, sp
   120b4:	sub	sp, sp, #112	; 0x70
   120b8:	movw	r2, #0
   120bc:	str	r2, [fp, #-4]
   120c0:	str	r0, [fp, #-8]
   120c4:	str	r1, [fp, #-12]
   120c8:	movw	r0, #24
   120cc:	str	r0, [fp, #-16]
   120d0:	movw	r0, #500	; 0x1f4
   120d4:	str	r0, [fp, #-20]	; 0xffffffec
   120d8:	str	r2, [fp, #-24]	; 0xffffffe8
   120dc:	bl	12304 <table_new@@Base>
   120e0:	str	r0, [fp, #-32]	; 0xffffffe0
   120e4:	sub	r0, fp, #28
   120e8:	bl	11f20 <time@plt>
   120ec:	bl	11f74 <srand@plt>
   120f0:	ldr	r0, [pc, #464]	; 122c8 <main@@Base+0x21c>
   120f4:	add	r1, pc, r0
   120f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   120fc:	sub	r2, fp, #24
   12100:	mvn	r3, #0
   12104:	bl	12ca4 <table_register_callback@@Base>
   12108:	movw	r0, #0
   1210c:	str	r0, [fp, #-36]	; 0xffffffdc
   12110:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12114:	cmp	r0, #24
   12118:	bge	12168 <main@@Base+0xbc>
   1211c:	sub	r0, fp, #38	; 0x26
   12120:	mov	r1, r0
   12124:	str	r0, [sp, #44]	; 0x2c
   12128:	mov	r0, r1
   1212c:	movw	r1, #0
   12130:	and	r1, r1, #255	; 0xff
   12134:	movw	r2, #2
   12138:	bl	11f98 <memset@plt>
   1213c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12140:	strb	r0, [fp, #-38]	; 0xffffffda
   12144:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12148:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1214c:	ldr	r1, [sp, #44]	; 0x2c
   12150:	bl	13400 <table_add_column@@Base>
   12154:	str	r0, [sp, #40]	; 0x28
   12158:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1215c:	add	r0, r0, #1
   12160:	str	r0, [fp, #-36]	; 0xffffffdc
   12164:	b	12110 <main@@Base+0x64>
   12168:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1216c:	bl	132e4 <table_get_column_length@@Base>
   12170:	str	r0, [fp, #-44]	; 0xffffffd4
   12174:	movw	r0, #0
   12178:	str	r0, [fp, #-48]	; 0xffffffd0
   1217c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12180:	cmp	r0, #500	; 0x1f4
   12184:	bge	122b4 <main@@Base+0x208>
   12188:	movw	r0, #64	; 0x40
   1218c:	str	r0, [fp, #-52]	; 0xffffffcc
   12190:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12194:	bl	11f44 <malloc@plt>
   12198:	str	r0, [sp, #56]	; 0x38
   1219c:	movw	r0, #0
   121a0:	str	r0, [sp, #52]	; 0x34
   121a4:	ldr	r0, [sp, #52]	; 0x34
   121a8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   121ac:	sub	r1, r1, #1
   121b0:	cmp	r0, r1
   121b4:	bcs	121f4 <main@@Base+0x148>
   121b8:	bl	11fa4 <rand@plt>
   121bc:	mov	lr, r0
   121c0:	asr	r1, r0, #31
   121c4:	add	r1, r0, r1, lsr #25
   121c8:	bic	r1, r1, #127	; 0x7f
   121cc:	sub	r0, r0, r1
   121d0:	ldr	r1, [sp, #56]	; 0x38
   121d4:	ldr	r2, [sp, #52]	; 0x34
   121d8:	add	r1, r1, r2
   121dc:	strb	r0, [r1]
   121e0:	str	lr, [sp, #36]	; 0x24
   121e4:	ldr	r0, [sp, #52]	; 0x34
   121e8:	add	r0, r0, #1
   121ec:	str	r0, [sp, #52]	; 0x34
   121f0:	b	121a4 <main@@Base+0xf8>
   121f4:	ldr	r0, [sp, #56]	; 0x38
   121f8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   121fc:	sub	r1, r1, #1
   12200:	add	r0, r0, r1
   12204:	movw	r1, #0
   12208:	strb	r1, [r0]
   1220c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12210:	bl	15614 <table_add_row@@Base>
   12214:	movw	r1, #0
   12218:	str	r1, [sp, #48]	; 0x30
   1221c:	str	r0, [sp, #32]
   12220:	ldr	r0, [sp, #48]	; 0x30
   12224:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12228:	cmp	r0, r1
   1222c:	bge	1229c <main@@Base+0x1f0>
   12230:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12234:	ldr	r1, [fp, #-48]	; 0xffffffd0
   12238:	ldr	r2, [sp, #48]	; 0x30
   1223c:	ldr	r3, [sp, #56]	; 0x38
   12240:	ldr	ip, [fp, #-32]	; 0xffffffe0
   12244:	ldr	lr, [sp, #48]	; 0x30
   12248:	str	r0, [sp, #28]
   1224c:	mov	r0, ip
   12250:	str	r1, [sp, #24]
   12254:	mov	r1, lr
   12258:	str	r3, [sp, #20]
   1225c:	str	r2, [sp, #16]
   12260:	bl	133cc <table_get_column_data_type@@Base>
   12264:	ldr	r1, [sp, #28]
   12268:	str	r0, [sp, #12]
   1226c:	mov	r0, r1
   12270:	ldr	r1, [sp, #24]
   12274:	ldr	r2, [sp, #16]
   12278:	ldr	r3, [sp, #20]
   1227c:	ldr	ip, [sp, #12]
   12280:	str	ip, [sp]
   12284:	bl	159b8 <table_set@@Base>
   12288:	str	r0, [sp, #8]
   1228c:	ldr	r0, [sp, #48]	; 0x30
   12290:	add	r0, r0, #1
   12294:	str	r0, [sp, #48]	; 0x30
   12298:	b	12220 <main@@Base+0x174>
   1229c:	ldr	r0, [sp, #56]	; 0x38
   122a0:	bl	11f14 <free@plt>
   122a4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   122a8:	add	r0, r0, #1
   122ac:	str	r0, [fp, #-48]	; 0xffffffd0
   122b0:	b	1217c <main@@Base+0xd0>
   122b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   122b8:	bl	12360 <table_delete@@Base>
   122bc:	movw	r0, #0
   122c0:	mov	sp, fp
   122c4:	pop	{fp, pc}
   122c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   122cc:	sub	sp, sp, #20
   122d0:	ldr	ip, [sp, #20]
   122d4:	str	r0, [sp, #16]
   122d8:	str	r1, [sp, #12]
   122dc:	str	r2, [sp, #8]
   122e0:	str	r3, [sp, #4]
   122e4:	ldr	r0, [sp, #4]
   122e8:	ldr	r1, [sp, #20]
   122ec:	ldr	r2, [r1]
   122f0:	orr	r0, r2, r0
   122f4:	str	r0, [r1]
   122f8:	str	ip, [sp]
   122fc:	add	sp, sp, #20
   12300:	bx	lr

00012304 <table_new@@Base>:
   12304:	push	{fp, lr}
   12308:	mov	fp, sp
   1230c:	sub	sp, sp, #8
   12310:	movw	r0, #56	; 0x38
   12314:	bl	11f44 <malloc@plt>
   12318:	str	r0, [sp, #4]
   1231c:	ldr	r0, [sp, #4]
   12320:	bl	12330 <table_init@@Base>
   12324:	ldr	r0, [sp, #4]
   12328:	mov	sp, fp
   1232c:	pop	{fp, pc}

00012330 <table_init@@Base>:
   12330:	push	{fp, lr}
   12334:	mov	fp, sp
   12338:	sub	sp, sp, #8
   1233c:	str	r0, [sp, #4]
   12340:	ldr	r0, [sp, #4]
   12344:	bl	123e4 <table_destroy@@Base+0x5c>
   12348:	ldr	r0, [sp, #4]
   1234c:	bl	1241c <table_destroy@@Base+0x94>
   12350:	ldr	r0, [sp, #4]
   12354:	bl	12454 <table_destroy@@Base+0xcc>
   12358:	mov	sp, fp
   1235c:	pop	{fp, pc}

00012360 <table_delete@@Base>:
   12360:	push	{fp, lr}
   12364:	mov	fp, sp
   12368:	sub	sp, sp, #8
   1236c:	str	r0, [sp, #4]
   12370:	ldr	r0, [sp, #4]
   12374:	bl	12388 <table_destroy@@Base>
   12378:	ldr	r0, [sp, #4]
   1237c:	bl	11f14 <free@plt>
   12380:	mov	sp, fp
   12384:	pop	{fp, pc}

00012388 <table_destroy@@Base>:
   12388:	push	{fp, lr}
   1238c:	mov	fp, sp
   12390:	sub	sp, sp, #8
   12394:	str	r0, [sp, #4]
   12398:	ldr	r0, [sp, #4]
   1239c:	movw	r1, #0
   123a0:	cmp	r0, r1
   123a4:	bne	123ac <table_destroy@@Base+0x24>
   123a8:	b	123dc <table_destroy@@Base+0x54>
   123ac:	ldr	r0, [sp, #4]
   123b0:	mvn	r1, #0
   123b4:	str	r1, [sp]
   123b8:	ldr	r2, [sp]
   123bc:	movw	r3, #64	; 0x40
   123c0:	bl	13114 <table_notify@@Base>
   123c4:	ldr	r0, [sp, #4]
   123c8:	bl	1249c <table_destroy@@Base+0x114>
   123cc:	ldr	r0, [sp, #4]
   123d0:	bl	12514 <table_destroy@@Base+0x18c>
   123d4:	ldr	r0, [sp, #4]
   123d8:	bl	1258c <table_destroy@@Base+0x204>
   123dc:	mov	sp, fp
   123e0:	pop	{fp, pc}
   123e4:	sub	sp, sp, #4
   123e8:	str	r0, [sp]
   123ec:	ldr	r0, [sp]
   123f0:	movw	r1, #0
   123f4:	str	r1, [r0]
   123f8:	ldr	r0, [sp]
   123fc:	str	r1, [r0, #4]
   12400:	ldr	r0, [sp]
   12404:	str	r1, [r0, #12]
   12408:	ldr	r0, [sp]
   1240c:	movw	r1, #10
   12410:	str	r1, [r0, #8]
   12414:	add	sp, sp, #4
   12418:	bx	lr
   1241c:	sub	sp, sp, #4
   12420:	str	r0, [sp]
   12424:	ldr	r0, [sp]
   12428:	movw	r1, #0
   1242c:	str	r1, [r0, #16]
   12430:	ldr	r0, [sp]
   12434:	str	r1, [r0, #20]
   12438:	ldr	r0, [sp]
   1243c:	str	r1, [r0, #28]
   12440:	ldr	r0, [sp]
   12444:	movw	r1, #20
   12448:	str	r1, [r0, #24]
   1244c:	add	sp, sp, #4
   12450:	bx	lr
   12454:	sub	sp, sp, #4
   12458:	str	r0, [sp]
   1245c:	ldr	r0, [sp]
   12460:	movw	r1, #0
   12464:	str	r1, [r0, #36]	; 0x24
   12468:	ldr	r0, [sp]
   1246c:	str	r1, [r0, #40]	; 0x28
   12470:	ldr	r0, [sp]
   12474:	str	r1, [r0, #44]	; 0x2c
   12478:	ldr	r0, [sp]
   1247c:	str	r1, [r0, #32]
   12480:	ldr	r0, [sp]
   12484:	str	r1, [r0, #52]	; 0x34
   12488:	ldr	r0, [sp]
   1248c:	movw	r1, #10
   12490:	str	r1, [r0, #48]	; 0x30
   12494:	add	sp, sp, #4
   12498:	bx	lr
   1249c:	push	{fp, lr}
   124a0:	mov	fp, sp
   124a4:	sub	sp, sp, #16
   124a8:	str	r0, [fp, #-4]
   124ac:	ldr	r0, [fp, #-4]
   124b0:	bl	155fc <table_get_row_length@@Base>
   124b4:	str	r0, [sp, #8]
   124b8:	movw	r0, #0
   124bc:	str	r0, [sp, #4]
   124c0:	ldr	r0, [sp, #4]
   124c4:	ldr	r1, [sp, #8]
   124c8:	cmp	r0, r1
   124cc:	bge	124ec <table_destroy@@Base+0x164>
   124d0:	ldr	r0, [fp, #-4]
   124d4:	ldr	r1, [sp, #4]
   124d8:	bl	1556c <table_row_destroy@@Base>
   124dc:	ldr	r0, [sp, #4]
   124e0:	add	r0, r0, #1
   124e4:	str	r0, [sp, #4]
   124e8:	b	124c0 <table_destroy@@Base+0x138>
   124ec:	ldr	r0, [fp, #-4]
   124f0:	ldr	r0, [r0, #16]
   124f4:	movw	r1, #0
   124f8:	cmp	r0, r1
   124fc:	beq	1250c <table_destroy@@Base+0x184>
   12500:	ldr	r0, [fp, #-4]
   12504:	ldr	r0, [r0, #16]
   12508:	bl	11f14 <free@plt>
   1250c:	mov	sp, fp
   12510:	pop	{fp, pc}
   12514:	push	{fp, lr}
   12518:	mov	fp, sp
   1251c:	sub	sp, sp, #16
   12520:	str	r0, [fp, #-4]
   12524:	ldr	r0, [fp, #-4]
   12528:	bl	132e4 <table_get_column_length@@Base>
   1252c:	str	r0, [sp, #8]
   12530:	movw	r0, #0
   12534:	str	r0, [sp, #4]
   12538:	ldr	r0, [sp, #4]
   1253c:	ldr	r1, [sp, #8]
   12540:	cmp	r0, r1
   12544:	bge	12564 <table_destroy@@Base+0x1dc>
   12548:	ldr	r0, [fp, #-4]
   1254c:	ldr	r1, [sp, #4]
   12550:	bl	13298 <table_column_destroy@@Base>
   12554:	ldr	r0, [sp, #4]
   12558:	add	r0, r0, #1
   1255c:	str	r0, [sp, #4]
   12560:	b	12538 <table_destroy@@Base+0x1b0>
   12564:	ldr	r0, [fp, #-4]
   12568:	ldr	r0, [r0]
   1256c:	movw	r1, #0
   12570:	cmp	r0, r1
   12574:	beq	12584 <table_destroy@@Base+0x1fc>
   12578:	ldr	r0, [fp, #-4]
   1257c:	ldr	r0, [r0]
   12580:	bl	11f14 <free@plt>
   12584:	mov	sp, fp
   12588:	pop	{fp, pc}
   1258c:	push	{fp, lr}
   12590:	mov	fp, sp
   12594:	sub	sp, sp, #8
   12598:	str	r0, [sp, #4]
   1259c:	ldr	r0, [sp, #4]
   125a0:	ldr	r0, [r0, #36]	; 0x24
   125a4:	movw	r1, #0
   125a8:	cmp	r0, r1
   125ac:	beq	125bc <table_destroy@@Base+0x234>
   125b0:	ldr	r0, [sp, #4]
   125b4:	ldr	r0, [r0, #36]	; 0x24
   125b8:	bl	11f14 <free@plt>
   125bc:	ldr	r0, [sp, #4]
   125c0:	ldr	r0, [r0, #40]	; 0x28
   125c4:	movw	r1, #0
   125c8:	cmp	r0, r1
   125cc:	beq	125dc <table_destroy@@Base+0x254>
   125d0:	ldr	r0, [sp, #4]
   125d4:	ldr	r0, [r0, #40]	; 0x28
   125d8:	bl	11f14 <free@plt>
   125dc:	ldr	r0, [sp, #4]
   125e0:	ldr	r0, [r0, #44]	; 0x2c
   125e4:	movw	r1, #0
   125e8:	cmp	r0, r1
   125ec:	beq	125fc <table_destroy@@Base+0x274>
   125f0:	ldr	r0, [sp, #4]
   125f4:	ldr	r0, [r0, #44]	; 0x2c
   125f8:	bl	11f14 <free@plt>
   125fc:	mov	sp, fp
   12600:	pop	{fp, pc}

00012604 <table_dupe@@Base>:
   12604:	push	{r4, r5, fp, lr}
   12608:	add	fp, sp, #8
   1260c:	sub	sp, sp, #256	; 0x100
   12610:	str	r0, [fp, #-12]
   12614:	ldr	r0, [fp, #-12]
   12618:	bl	155fc <table_get_row_length@@Base>
   1261c:	str	r0, [fp, #-16]
   12620:	ldr	r0, [fp, #-12]
   12624:	bl	132e4 <table_get_column_length@@Base>
   12628:	str	r0, [fp, #-20]	; 0xffffffec
   1262c:	bl	12304 <table_new@@Base>
   12630:	str	r0, [fp, #-32]	; 0xffffffe0
   12634:	movw	r0, #0
   12638:	str	r0, [fp, #-24]	; 0xffffffe8
   1263c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12640:	ldr	r1, [fp, #-20]	; 0xffffffec
   12644:	cmp	r0, r1
   12648:	bge	12690 <table_dupe@@Base+0x8c>
   1264c:	ldr	r0, [fp, #-12]
   12650:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12654:	bl	13398 <table_get_column_name@@Base>
   12658:	str	r0, [fp, #-40]	; 0xffffffd8
   1265c:	ldr	r0, [fp, #-12]
   12660:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12664:	bl	133cc <table_get_column_data_type@@Base>
   12668:	str	r0, [fp, #-36]	; 0xffffffdc
   1266c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12670:	ldr	r1, [fp, #-40]	; 0xffffffd8
   12674:	ldr	r2, [fp, #-36]	; 0xffffffdc
   12678:	bl	13400 <table_add_column@@Base>
   1267c:	str	r0, [sp, #116]	; 0x74
   12680:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12684:	add	r0, r0, #1
   12688:	str	r0, [fp, #-24]	; 0xffffffe8
   1268c:	b	1263c <table_dupe@@Base+0x38>
   12690:	movw	r0, #0
   12694:	str	r0, [fp, #-24]	; 0xffffffe8
   12698:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1269c:	ldr	r1, [fp, #-16]
   126a0:	cmp	r0, r1
   126a4:	bge	12c58 <table_dupe@@Base+0x654>
   126a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   126ac:	bl	15614 <table_add_row@@Base>
   126b0:	movw	lr, #0
   126b4:	str	lr, [fp, #-28]	; 0xffffffe4
   126b8:	str	r0, [sp, #112]	; 0x70
   126bc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   126c0:	ldr	r1, [fp, #-20]	; 0xffffffec
   126c4:	cmp	r0, r1
   126c8:	bge	12c44 <table_dupe@@Base+0x640>
   126cc:	ldr	r0, [fp, #-12]
   126d0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   126d4:	bl	133cc <table_get_column_data_type@@Base>
   126d8:	mov	r1, r0
   126dc:	cmp	r0, #23
   126e0:	str	r1, [sp, #108]	; 0x6c
   126e4:	bhi	12c30 <table_dupe@@Base+0x62c>
   126e8:	add	r0, pc, #8
   126ec:	ldr	r1, [sp, #108]	; 0x6c
   126f0:	ldr	r2, [r0, r1, lsl #2]
   126f4:	add	pc, r0, r2
   126f8:	andeq	r0, r0, r0, rrx
   126fc:	muleq	r0, r0, r0
   12700:	andeq	r0, r0, r0, asr #1
   12704:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12708:	andeq	r0, r0, r0, lsr #2
   1270c:	andeq	r0, r0, r0, asr r1
   12710:	andeq	r0, r0, r0, lsl #3
   12714:			; <UNDEFINED> instruction: 0x000001b0
   12718:	andeq	r0, r0, r0, ror #3
   1271c:	andeq	r0, r0, r4, lsr #4
   12720:	andeq	r0, r0, r8, ror #4
   12724:	muleq	r0, r8, r2
   12728:	andeq	r0, r0, r8, asr #5
   1272c:	strdeq	r0, [r0], -r8
   12730:	andeq	r0, r0, r8, lsr #6
   12734:	andeq	r0, r0, ip, ror #6
   12738:	andeq	r0, r0, r0, ror #7
   1273c:	andeq	r0, r0, r0, lsl r4
   12740:	andeq	r0, r0, r0, asr #8
   12744:	andeq	r0, r0, r8, lsr #9
   12748:	ldrdeq	r0, [r0], -r8
   1274c:			; <UNDEFINED> instruction: 0x000003b0
   12750:	andeq	r0, r0, r0, ror r4
   12754:	andeq	r0, r0, r8, lsl #10
   12758:	ldr	r0, [fp, #-12]
   1275c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12760:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12764:	bl	15020 <table_get_int@@Base>
   12768:	str	r0, [fp, #-44]	; 0xffffffd4
   1276c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12770:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12774:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12778:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1277c:	bl	16754 <table_set_int@@Base>
   12780:	str	r0, [sp, #104]	; 0x68
   12784:	b	12c30 <table_dupe@@Base+0x62c>
   12788:	ldr	r0, [fp, #-12]
   1278c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12790:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12794:	bl	15054 <table_get_uint@@Base>
   12798:	str	r0, [fp, #-48]	; 0xffffffd0
   1279c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   127a0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   127a4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   127a8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   127ac:	bl	16794 <table_set_uint@@Base>
   127b0:	str	r0, [sp, #100]	; 0x64
   127b4:	b	12c30 <table_dupe@@Base+0x62c>
   127b8:	ldr	r0, [fp, #-12]
   127bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   127c0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   127c4:	bl	15088 <table_get_int8@@Base>
   127c8:	strb	r0, [fp, #-49]	; 0xffffffcf
   127cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   127d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   127d4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   127d8:	ldrsb	r3, [fp, #-49]	; 0xffffffcf
   127dc:	bl	167d4 <table_set_int8@@Base>
   127e0:	str	r0, [sp, #96]	; 0x60
   127e4:	b	12c30 <table_dupe@@Base+0x62c>
   127e8:	ldr	r0, [fp, #-12]
   127ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   127f0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   127f4:	bl	150bc <table_get_uint8@@Base>
   127f8:	strb	r0, [fp, #-50]	; 0xffffffce
   127fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12800:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12804:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12808:	ldrb	r3, [fp, #-50]	; 0xffffffce
   1280c:	bl	16814 <table_set_uint8@@Base>
   12810:	str	r0, [sp, #92]	; 0x5c
   12814:	b	12c30 <table_dupe@@Base+0x62c>
   12818:	ldr	r0, [fp, #-12]
   1281c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12820:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12824:	bl	150f0 <table_get_int16@@Base>
   12828:	strh	r0, [fp, #-52]	; 0xffffffcc
   1282c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12830:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12834:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12838:	ldrsh	r3, [fp, #-52]	; 0xffffffcc
   1283c:	bl	16854 <table_set_int16@@Base>
   12840:	str	r0, [sp, #88]	; 0x58
   12844:	b	12c30 <table_dupe@@Base+0x62c>
   12848:	ldr	r0, [fp, #-12]
   1284c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12850:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12854:	bl	15124 <table_get_uint16@@Base>
   12858:	strh	r0, [fp, #-54]	; 0xffffffca
   1285c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12860:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12864:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12868:	ldrh	r3, [fp, #-54]	; 0xffffffca
   1286c:	bl	16894 <table_set_uint16@@Base>
   12870:	str	r0, [sp, #84]	; 0x54
   12874:	b	12c30 <table_dupe@@Base+0x62c>
   12878:	ldr	r0, [fp, #-12]
   1287c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12880:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12884:	bl	15158 <table_get_int32@@Base>
   12888:	str	r0, [fp, #-60]	; 0xffffffc4
   1288c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12890:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12894:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12898:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1289c:	bl	168d4 <table_set_int32@@Base>
   128a0:	str	r0, [sp, #80]	; 0x50
   128a4:	b	12c30 <table_dupe@@Base+0x62c>
   128a8:	ldr	r0, [fp, #-12]
   128ac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   128b0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   128b4:	bl	1518c <table_get_uint32@@Base>
   128b8:	str	r0, [fp, #-64]	; 0xffffffc0
   128bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   128c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   128c4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   128c8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   128cc:	bl	16914 <table_set_uint32@@Base>
   128d0:	str	r0, [sp, #76]	; 0x4c
   128d4:	b	12c30 <table_dupe@@Base+0x62c>
   128d8:	ldr	r0, [fp, #-12]
   128dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   128e0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   128e4:	bl	151c0 <table_get_int64@@Base>
   128e8:	str	r1, [fp, #-68]	; 0xffffffbc
   128ec:	str	r0, [fp, #-72]	; 0xffffffb8
   128f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   128f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   128f8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   128fc:	ldr	lr, [fp, #-72]	; 0xffffffb8
   12900:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12904:	mov	ip, sp
   12908:	str	r3, [ip, #4]
   1290c:	str	lr, [ip]
   12910:	bl	16954 <table_set_int64@@Base>
   12914:	str	r0, [sp, #72]	; 0x48
   12918:	b	12c30 <table_dupe@@Base+0x62c>
   1291c:	ldr	r0, [fp, #-12]
   12920:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12924:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12928:	bl	15204 <table_get_uint64@@Base>
   1292c:	str	r1, [fp, #-76]	; 0xffffffb4
   12930:	str	r0, [fp, #-80]	; 0xffffffb0
   12934:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12938:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1293c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12940:	ldr	lr, [fp, #-80]	; 0xffffffb0
   12944:	ldr	r3, [fp, #-76]	; 0xffffffb4
   12948:	mov	ip, sp
   1294c:	str	r3, [ip, #4]
   12950:	str	lr, [ip]
   12954:	bl	169a0 <table_set_uint64@@Base>
   12958:	str	r0, [sp, #68]	; 0x44
   1295c:	b	12c30 <table_dupe@@Base+0x62c>
   12960:	ldr	r0, [fp, #-12]
   12964:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12968:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1296c:	bl	15248 <table_get_short@@Base>
   12970:	strh	r0, [fp, #-82]	; 0xffffffae
   12974:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12978:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1297c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12980:	ldrsh	r3, [fp, #-82]	; 0xffffffae
   12984:	bl	169ec <table_set_short@@Base>
   12988:	str	r0, [sp, #64]	; 0x40
   1298c:	b	12c30 <table_dupe@@Base+0x62c>
   12990:	ldr	r0, [fp, #-12]
   12994:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12998:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1299c:	bl	1527c <table_get_ushort@@Base>
   129a0:	strh	r0, [fp, #-84]	; 0xffffffac
   129a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   129a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   129ac:	ldr	r2, [fp, #-28]	; 0xffffffe4
   129b0:	ldrh	r3, [fp, #-84]	; 0xffffffac
   129b4:	bl	16a2c <table_set_ushort@@Base>
   129b8:	str	r0, [sp, #60]	; 0x3c
   129bc:	b	12c30 <table_dupe@@Base+0x62c>
   129c0:	ldr	r0, [fp, #-12]
   129c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   129c8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   129cc:	bl	152b0 <table_get_long@@Base>
   129d0:	str	r0, [fp, #-88]	; 0xffffffa8
   129d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   129d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   129dc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   129e0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   129e4:	bl	16a6c <table_set_long@@Base>
   129e8:	str	r0, [sp, #56]	; 0x38
   129ec:	b	12c30 <table_dupe@@Base+0x62c>
   129f0:	ldr	r0, [fp, #-12]
   129f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   129f8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   129fc:	bl	152e4 <table_get_ulong@@Base>
   12a00:	str	r0, [fp, #-92]	; 0xffffffa4
   12a04:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12a08:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12a0c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12a10:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12a14:	bl	16aac <table_set_ulong@@Base>
   12a18:	str	r0, [sp, #52]	; 0x34
   12a1c:	b	12c30 <table_dupe@@Base+0x62c>
   12a20:	ldr	r0, [fp, #-12]
   12a24:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12a28:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12a2c:	bl	15318 <table_get_llong@@Base>
   12a30:	str	r1, [fp, #-100]	; 0xffffff9c
   12a34:	str	r0, [fp, #-104]	; 0xffffff98
   12a38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12a3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12a40:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12a44:	ldr	lr, [fp, #-104]	; 0xffffff98
   12a48:	ldr	r3, [fp, #-100]	; 0xffffff9c
   12a4c:	mov	ip, sp
   12a50:	str	r3, [ip, #4]
   12a54:	str	lr, [ip]
   12a58:	bl	16aec <table_set_llong@@Base>
   12a5c:	str	r0, [sp, #48]	; 0x30
   12a60:	b	12c30 <table_dupe@@Base+0x62c>
   12a64:	ldr	r0, [fp, #-12]
   12a68:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12a6c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12a70:	bl	1535c <table_get_ullong@@Base>
   12a74:	str	r1, [fp, #-108]	; 0xffffff94
   12a78:	str	r0, [fp, #-112]	; 0xffffff90
   12a7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12a80:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12a84:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12a88:	ldr	lr, [fp, #-112]	; 0xffffff90
   12a8c:	ldr	r3, [fp, #-108]	; 0xffffff94
   12a90:	mov	ip, sp
   12a94:	str	r3, [ip, #4]
   12a98:	str	lr, [ip]
   12a9c:	bl	16b38 <table_set_ullong@@Base>
   12aa0:	str	r0, [sp, #44]	; 0x2c
   12aa4:	b	12c30 <table_dupe@@Base+0x62c>
   12aa8:	ldr	r0, [fp, #-12]
   12aac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12ab0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12ab4:	bl	154a4 <table_get_string@@Base>
   12ab8:	str	r0, [fp, #-116]	; 0xffffff8c
   12abc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12ac0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12ac4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12ac8:	ldr	r3, [fp, #-116]	; 0xffffff8c
   12acc:	bl	16c44 <table_set_string@@Base>
   12ad0:	str	r0, [sp, #40]	; 0x28
   12ad4:	b	12c30 <table_dupe@@Base+0x62c>
   12ad8:	ldr	r0, [fp, #-12]
   12adc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12ae0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12ae4:	bl	153a0 <table_get_float@@Base>
   12ae8:	vstr	s0, [fp, #-120]	; 0xffffff88
   12aec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12af0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12af4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12af8:	vldr	s0, [fp, #-120]	; 0xffffff88
   12afc:	bl	16b84 <table_set_float@@Base>
   12b00:	str	r0, [sp, #36]	; 0x24
   12b04:	b	12c30 <table_dupe@@Base+0x62c>
   12b08:	ldr	r0, [fp, #-12]
   12b0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12b10:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12b14:	bl	153d4 <table_get_double@@Base>
   12b18:	vstr	d0, [fp, #-128]	; 0xffffff80
   12b1c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12b20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12b24:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12b28:	vldr	d0, [fp, #-128]	; 0xffffff80
   12b2c:	bl	16bc4 <table_set_double@@Base>
   12b30:	str	r0, [sp, #32]
   12b34:	b	12c30 <table_dupe@@Base+0x62c>
   12b38:	ldr	r0, [fp, #-12]
   12b3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12b40:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12b44:	bl	15408 <table_get_ldouble@@Base>
   12b48:	vstr	d0, [sp, #128]	; 0x80
   12b4c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12b50:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12b54:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12b58:	vldr	d0, [sp, #128]	; 0x80
   12b5c:	bl	16c04 <table_set_ldouble@@Base>
   12b60:	str	r0, [sp, #28]
   12b64:	b	12c30 <table_dupe@@Base+0x62c>
   12b68:	ldr	r0, [fp, #-12]
   12b6c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12b70:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12b74:	bl	14fe8 <table_get_bool@@Base>
   12b78:	and	r0, r0, #1
   12b7c:	strb	r0, [sp, #127]	; 0x7f
   12b80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12b84:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12b88:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12b8c:	ldrb	lr, [sp, #127]	; 0x7f
   12b90:	and	r3, lr, #1
   12b94:	bl	16710 <table_set_bool@@Base>
   12b98:	str	r0, [sp, #24]
   12b9c:	b	12c30 <table_dupe@@Base+0x62c>
   12ba0:	ldr	r0, [fp, #-12]
   12ba4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12ba8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12bac:	bl	1543c <table_get_char@@Base>
   12bb0:	strb	r0, [sp, #126]	; 0x7e
   12bb4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12bb8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12bbc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12bc0:	ldrb	r3, [sp, #126]	; 0x7e
   12bc4:	bl	16c84 <table_set_char@@Base>
   12bc8:	str	r0, [sp, #20]
   12bcc:	b	12c30 <table_dupe@@Base+0x62c>
   12bd0:	ldr	r0, [fp, #-12]
   12bd4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12bd8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12bdc:	bl	15470 <table_get_uchar@@Base>
   12be0:	strb	r0, [sp, #125]	; 0x7d
   12be4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12be8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12bec:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12bf0:	ldrb	r3, [sp, #125]	; 0x7d
   12bf4:	bl	16cc4 <table_set_uchar@@Base>
   12bf8:	str	r0, [sp, #16]
   12bfc:	b	12c30 <table_dupe@@Base+0x62c>
   12c00:	ldr	r0, [fp, #-12]
   12c04:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12c08:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12c0c:	bl	154d4 <table_get_ptr@@Base>
   12c10:	str	r0, [sp, #120]	; 0x78
   12c14:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12c18:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12c1c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12c20:	add	lr, sp, #120	; 0x78
   12c24:	mov	r3, lr
   12c28:	bl	16d04 <table_set_ptr@@Base>
   12c2c:	str	r0, [sp, #12]
   12c30:	b	12c34 <table_dupe@@Base+0x630>
   12c34:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12c38:	add	r0, r0, #1
   12c3c:	str	r0, [fp, #-28]	; 0xffffffe4
   12c40:	b	126bc <table_dupe@@Base+0xb8>
   12c44:	b	12c48 <table_dupe@@Base+0x644>
   12c48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12c4c:	add	r0, r0, #1
   12c50:	str	r0, [fp, #-24]	; 0xffffffe8
   12c54:	b	12698 <table_dupe@@Base+0x94>
   12c58:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12c5c:	sub	sp, fp, #8
   12c60:	pop	{r4, r5, fp, pc}

00012c64 <table_get_major_version@@Base>:
   12c64:	movw	r0, #0
   12c68:	bx	lr

00012c6c <table_get_minor_version@@Base>:
   12c6c:	movw	r0, #0
   12c70:	bx	lr

00012c74 <table_get_patch_version@@Base>:
   12c74:	movw	r0, #0
   12c78:	bx	lr

00012c7c <table_get_version@@Base>:
   12c7c:	ldr	r0, [pc, #4]	; 12c88 <table_get_version@@Base+0xc>
   12c80:	add	r0, pc, r0
   12c84:	bx	lr
   12c88:	strdeq	r5, [r0], -r0

00012c8c <table_get_callback_length@@Base>:
   12c8c:	sub	sp, sp, #4
   12c90:	str	r0, [sp]
   12c94:	ldr	r0, [sp]
   12c98:	ldr	r0, [r0, #32]
   12c9c:	add	sp, sp, #4
   12ca0:	bx	lr

00012ca4 <table_register_callback@@Base>:
   12ca4:	push	{r4, sl, fp, lr}
   12ca8:	add	fp, sp, #8
   12cac:	sub	sp, sp, #40	; 0x28
   12cb0:	str	r0, [fp, #-12]
   12cb4:	str	r1, [fp, #-16]
   12cb8:	str	r2, [fp, #-20]	; 0xffffffec
   12cbc:	str	r3, [sp, #24]
   12cc0:	ldr	r0, [fp, #-12]
   12cc4:	ldr	r1, [fp, #-16]
   12cc8:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ccc:	bl	12d84 <table_register_callback@@Base+0xe0>
   12cd0:	str	r0, [sp, #20]
   12cd4:	ldr	r0, [sp, #20]
   12cd8:	cmp	r0, #0
   12cdc:	ble	12d04 <table_register_callback@@Base+0x60>
   12ce0:	ldr	r0, [sp, #24]
   12ce4:	ldr	r1, [fp, #-12]
   12ce8:	ldr	r1, [r1, #44]	; 0x2c
   12cec:	ldr	r2, [sp, #20]
   12cf0:	add	r1, r1, r2, lsl #2
   12cf4:	ldr	r2, [r1]
   12cf8:	orr	r0, r2, r0
   12cfc:	str	r0, [r1]
   12d00:	b	12d7c <table_register_callback@@Base+0xd8>
   12d04:	ldr	r0, [fp, #-12]
   12d08:	ldr	r1, [r0, #32]
   12d0c:	ldr	r0, [r0, #48]	; 0x30
   12d10:	udiv	r2, r1, r0
   12d14:	mls	r0, r2, r0, r1
   12d18:	cmp	r0, #0
   12d1c:	bne	12d28 <table_register_callback@@Base+0x84>
   12d20:	ldr	r0, [fp, #-12]
   12d24:	bl	12e24 <table_register_callback@@Base+0x180>
   12d28:	ldr	r0, [fp, #-12]
   12d2c:	ldr	r1, [fp, #-12]
   12d30:	str	r0, [sp, #16]
   12d34:	mov	r0, r1
   12d38:	bl	12c8c <table_get_callback_length@@Base>
   12d3c:	ldr	r2, [fp, #-16]
   12d40:	ldr	r3, [fp, #-20]	; 0xffffffec
   12d44:	ldr	r1, [sp, #24]
   12d48:	ldr	lr, [sp, #16]
   12d4c:	str	r0, [sp, #12]
   12d50:	mov	r0, lr
   12d54:	ldr	ip, [sp, #12]
   12d58:	str	r1, [sp, #8]
   12d5c:	mov	r1, ip
   12d60:	ldr	r4, [sp, #8]
   12d64:	str	r4, [sp]
   12d68:	bl	12ec8 <table_register_callback@@Base+0x224>
   12d6c:	ldr	r0, [fp, #-12]
   12d70:	ldr	r1, [r0, #32]
   12d74:	add	r1, r1, #1
   12d78:	str	r1, [r0, #32]
   12d7c:	sub	sp, fp, #8
   12d80:	pop	{r4, sl, fp, pc}
   12d84:	sub	sp, sp, #20
   12d88:	str	r0, [sp, #12]
   12d8c:	str	r1, [sp, #8]
   12d90:	str	r2, [sp, #4]
   12d94:	movw	r0, #0
   12d98:	str	r0, [sp]
   12d9c:	ldr	r0, [sp]
   12da0:	ldr	r1, [sp, #12]
   12da4:	ldr	r1, [r1, #32]
   12da8:	cmp	r0, r1
   12dac:	bge	12e10 <table_register_callback@@Base+0x16c>
   12db0:	ldr	r0, [sp, #12]
   12db4:	ldr	r0, [r0, #36]	; 0x24
   12db8:	ldr	r1, [sp]
   12dbc:	add	r0, r0, r1, lsl #2
   12dc0:	ldr	r0, [r0]
   12dc4:	ldr	r1, [sp, #8]
   12dc8:	cmp	r0, r1
   12dcc:	bne	12dfc <table_register_callback@@Base+0x158>
   12dd0:	ldr	r0, [sp, #12]
   12dd4:	ldr	r0, [r0, #40]	; 0x28
   12dd8:	ldr	r1, [sp]
   12ddc:	add	r0, r0, r1, lsl #2
   12de0:	ldr	r0, [r0]
   12de4:	ldr	r1, [sp, #4]
   12de8:	cmp	r0, r1
   12dec:	bne	12dfc <table_register_callback@@Base+0x158>
   12df0:	ldr	r0, [sp]
   12df4:	str	r0, [sp, #16]
   12df8:	b	12e18 <table_register_callback@@Base+0x174>
   12dfc:	b	12e00 <table_register_callback@@Base+0x15c>
   12e00:	ldr	r0, [sp]
   12e04:	add	r0, r0, #1
   12e08:	str	r0, [sp]
   12e0c:	b	12d9c <table_register_callback@@Base+0xf8>
   12e10:	mvn	r0, #0
   12e14:	str	r0, [sp, #16]
   12e18:	ldr	r0, [sp, #16]
   12e1c:	add	sp, sp, #20
   12e20:	bx	lr
   12e24:	push	{fp, lr}
   12e28:	mov	fp, sp
   12e2c:	sub	sp, sp, #16
   12e30:	str	r0, [fp, #-4]
   12e34:	ldr	r0, [fp, #-4]
   12e38:	ldr	r1, [r0, #48]	; 0x30
   12e3c:	ldr	r2, [r0, #52]	; 0x34
   12e40:	add	r1, r2, r1
   12e44:	str	r1, [r0, #52]	; 0x34
   12e48:	ldr	r0, [fp, #-4]
   12e4c:	ldr	r1, [r0, #36]	; 0x24
   12e50:	ldr	r0, [r0, #52]	; 0x34
   12e54:	lsl	r0, r0, #2
   12e58:	str	r0, [sp, #8]
   12e5c:	mov	r0, r1
   12e60:	ldr	r1, [sp, #8]
   12e64:	bl	11f2c <realloc@plt>
   12e68:	ldr	r1, [fp, #-4]
   12e6c:	str	r0, [r1, #36]	; 0x24
   12e70:	ldr	r0, [fp, #-4]
   12e74:	ldr	r1, [r0, #40]	; 0x28
   12e78:	ldr	r0, [r0, #52]	; 0x34
   12e7c:	lsl	r0, r0, #2
   12e80:	str	r0, [sp, #4]
   12e84:	mov	r0, r1
   12e88:	ldr	r1, [sp, #4]
   12e8c:	bl	11f2c <realloc@plt>
   12e90:	ldr	r1, [fp, #-4]
   12e94:	str	r0, [r1, #40]	; 0x28
   12e98:	ldr	r0, [fp, #-4]
   12e9c:	ldr	r1, [r0, #44]	; 0x2c
   12ea0:	ldr	r0, [r0, #52]	; 0x34
   12ea4:	lsl	r0, r0, #2
   12ea8:	str	r0, [sp]
   12eac:	mov	r0, r1
   12eb0:	ldr	r1, [sp]
   12eb4:	bl	11f2c <realloc@plt>
   12eb8:	ldr	r1, [fp, #-4]
   12ebc:	str	r0, [r1, #44]	; 0x2c
   12ec0:	mov	sp, fp
   12ec4:	pop	{fp, pc}
   12ec8:	sub	sp, sp, #20
   12ecc:	ldr	ip, [sp, #20]
   12ed0:	str	r0, [sp, #16]
   12ed4:	str	r1, [sp, #12]
   12ed8:	str	r2, [sp, #8]
   12edc:	str	r3, [sp, #4]
   12ee0:	ldr	r0, [sp, #8]
   12ee4:	ldr	r1, [sp, #16]
   12ee8:	ldr	r1, [r1, #36]	; 0x24
   12eec:	ldr	r2, [sp, #12]
   12ef0:	str	r0, [r1, r2, lsl #2]
   12ef4:	ldr	r0, [sp, #4]
   12ef8:	ldr	r1, [sp, #16]
   12efc:	ldr	r1, [r1, #40]	; 0x28
   12f00:	ldr	r2, [sp, #12]
   12f04:	str	r0, [r1, r2, lsl #2]
   12f08:	ldr	r0, [sp, #20]
   12f0c:	ldr	r1, [sp, #16]
   12f10:	ldr	r1, [r1, #44]	; 0x2c
   12f14:	ldr	r2, [sp, #12]
   12f18:	add	r1, r1, r2, lsl #2
   12f1c:	str	r0, [r1]
   12f20:	str	ip, [sp]
   12f24:	add	sp, sp, #20
   12f28:	bx	lr

00012f2c <table_unregister_callback@@Base>:
   12f2c:	push	{fp, lr}
   12f30:	mov	fp, sp
   12f34:	sub	sp, sp, #24
   12f38:	str	r0, [fp, #-4]
   12f3c:	str	r1, [fp, #-8]
   12f40:	str	r2, [sp, #12]
   12f44:	ldr	r0, [fp, #-4]
   12f48:	ldr	r1, [fp, #-8]
   12f4c:	ldr	r2, [sp, #12]
   12f50:	bl	12d84 <table_register_callback@@Base+0xe0>
   12f54:	str	r0, [sp, #4]
   12f58:	ldr	r0, [sp, #4]
   12f5c:	cmn	r0, #1
   12f60:	beq	13010 <table_unregister_callback@@Base+0xe4>
   12f64:	ldr	r0, [sp, #4]
   12f68:	str	r0, [sp, #8]
   12f6c:	ldr	r0, [sp, #8]
   12f70:	ldr	r1, [fp, #-4]
   12f74:	ldr	r1, [r1, #32]
   12f78:	sub	r1, r1, #1
   12f7c:	cmp	r0, r1
   12f80:	bge	12fdc <table_unregister_callback@@Base+0xb0>
   12f84:	ldr	r0, [fp, #-4]
   12f88:	ldr	r0, [r0, #36]	; 0x24
   12f8c:	ldr	r1, [sp, #8]
   12f90:	add	r2, r0, r1, lsl #2
   12f94:	ldr	r2, [r2, #4]
   12f98:	str	r2, [r0, r1, lsl #2]
   12f9c:	ldr	r0, [fp, #-4]
   12fa0:	ldr	r0, [r0, #40]	; 0x28
   12fa4:	ldr	r1, [sp, #8]
   12fa8:	add	r2, r0, r1, lsl #2
   12fac:	ldr	r2, [r2, #4]
   12fb0:	str	r2, [r0, r1, lsl #2]
   12fb4:	ldr	r0, [fp, #-4]
   12fb8:	ldr	r0, [r0, #44]	; 0x2c
   12fbc:	ldr	r1, [sp, #8]
   12fc0:	add	r0, r0, r1, lsl #2
   12fc4:	ldr	r1, [r0, #4]
   12fc8:	str	r1, [r0]
   12fcc:	ldr	r0, [sp, #8]
   12fd0:	add	r0, r0, #1
   12fd4:	str	r0, [sp, #8]
   12fd8:	b	12f6c <table_unregister_callback@@Base+0x40>
   12fdc:	ldr	r0, [fp, #-4]
   12fe0:	ldr	r1, [r0, #32]
   12fe4:	sub	r1, r1, #1
   12fe8:	str	r1, [r0, #32]
   12fec:	ldr	r0, [fp, #-4]
   12ff0:	ldr	r0, [r0, #48]	; 0x30
   12ff4:	udiv	r2, r1, r0
   12ff8:	mls	r0, r2, r0, r1
   12ffc:	cmp	r0, #0
   13000:	bne	1300c <table_unregister_callback@@Base+0xe0>
   13004:	ldr	r0, [fp, #-4]
   13008:	bl	13018 <table_unregister_callback@@Base+0xec>
   1300c:	b	13010 <table_unregister_callback@@Base+0xe4>
   13010:	mov	sp, fp
   13014:	pop	{fp, pc}
   13018:	push	{fp, lr}
   1301c:	mov	fp, sp
   13020:	sub	sp, sp, #16
   13024:	str	r0, [fp, #-4]
   13028:	ldr	r0, [fp, #-4]
   1302c:	ldr	r0, [r0, #48]	; 0x30
   13030:	ldr	r1, [fp, #-4]
   13034:	ldr	r2, [r1, #52]	; 0x34
   13038:	sub	r0, r2, r0
   1303c:	str	r0, [r1, #52]	; 0x34
   13040:	ldr	r0, [fp, #-4]
   13044:	ldr	r0, [r0, #52]	; 0x34
   13048:	cmp	r0, #0
   1304c:	beq	130cc <table_unregister_callback@@Base+0x1a0>
   13050:	ldr	r0, [fp, #-4]
   13054:	ldr	r1, [r0, #36]	; 0x24
   13058:	ldr	r0, [r0, #52]	; 0x34
   1305c:	lsl	r0, r0, #2
   13060:	str	r0, [sp, #8]
   13064:	mov	r0, r1
   13068:	ldr	r1, [sp, #8]
   1306c:	bl	11f2c <realloc@plt>
   13070:	ldr	r1, [fp, #-4]
   13074:	str	r0, [r1, #36]	; 0x24
   13078:	ldr	r0, [fp, #-4]
   1307c:	ldr	r1, [r0, #40]	; 0x28
   13080:	ldr	r0, [r0, #52]	; 0x34
   13084:	lsl	r0, r0, #2
   13088:	str	r0, [sp, #4]
   1308c:	mov	r0, r1
   13090:	ldr	r1, [sp, #4]
   13094:	bl	11f2c <realloc@plt>
   13098:	ldr	r1, [fp, #-4]
   1309c:	str	r0, [r1, #40]	; 0x28
   130a0:	ldr	r0, [fp, #-4]
   130a4:	ldr	r1, [r0, #44]	; 0x2c
   130a8:	ldr	r0, [r0, #52]	; 0x34
   130ac:	lsl	r0, r0, #2
   130b0:	str	r0, [sp]
   130b4:	mov	r0, r1
   130b8:	ldr	r1, [sp]
   130bc:	bl	11f2c <realloc@plt>
   130c0:	ldr	r1, [fp, #-4]
   130c4:	str	r0, [r1, #44]	; 0x2c
   130c8:	b	1310c <table_unregister_callback@@Base+0x1e0>
   130cc:	ldr	r0, [fp, #-4]
   130d0:	ldr	r0, [r0, #36]	; 0x24
   130d4:	bl	11f14 <free@plt>
   130d8:	ldr	r0, [fp, #-4]
   130dc:	ldr	r0, [r0, #40]	; 0x28
   130e0:	bl	11f14 <free@plt>
   130e4:	ldr	r0, [fp, #-4]
   130e8:	ldr	r0, [r0, #44]	; 0x2c
   130ec:	bl	11f14 <free@plt>
   130f0:	ldr	r0, [fp, #-4]
   130f4:	movw	lr, #0
   130f8:	str	lr, [r0, #36]	; 0x24
   130fc:	ldr	r0, [fp, #-4]
   13100:	str	lr, [r0, #40]	; 0x28
   13104:	ldr	r0, [fp, #-4]
   13108:	str	lr, [r0, #44]	; 0x2c
   1310c:	mov	sp, fp
   13110:	pop	{fp, pc}

00013114 <table_notify@@Base>:
   13114:	push	{r4, sl, fp, lr}
   13118:	add	fp, sp, #8
   1311c:	sub	sp, sp, #32
   13120:	str	r0, [fp, #-12]
   13124:	str	r1, [fp, #-16]
   13128:	str	r2, [sp, #20]
   1312c:	str	r3, [sp, #16]
   13130:	movw	r0, #0
   13134:	str	r0, [sp, #12]
   13138:	ldr	r0, [sp, #12]
   1313c:	ldr	r1, [fp, #-12]
   13140:	ldr	r1, [r1, #32]
   13144:	cmp	r0, r1
   13148:	bge	131d0 <table_notify@@Base+0xbc>
   1314c:	ldr	r0, [fp, #-12]
   13150:	ldr	r0, [r0, #44]	; 0x2c
   13154:	ldr	r1, [sp, #12]
   13158:	add	r0, r0, r1, lsl #2
   1315c:	ldr	r0, [r0]
   13160:	ldr	r1, [sp, #16]
   13164:	and	r0, r0, r1
   13168:	cmp	r0, #0
   1316c:	beq	131bc <table_notify@@Base+0xa8>
   13170:	ldr	r0, [fp, #-12]
   13174:	ldr	r1, [sp, #12]
   13178:	ldr	r2, [r0, #36]	; 0x24
   1317c:	ldr	r3, [r0, #40]	; 0x28
   13180:	ldr	r2, [r2, r1, lsl #2]
   13184:	ldr	ip, [fp, #-16]
   13188:	ldr	lr, [sp, #20]
   1318c:	ldr	r4, [sp, #16]
   13190:	add	r1, r3, r1, lsl #2
   13194:	ldr	r1, [r1]
   13198:	str	r1, [sp, #8]
   1319c:	mov	r1, ip
   131a0:	str	r2, [sp, #4]
   131a4:	mov	r2, lr
   131a8:	mov	r3, r4
   131ac:	ldr	ip, [sp, #8]
   131b0:	str	ip, [sp]
   131b4:	ldr	lr, [sp, #4]
   131b8:	blx	lr
   131bc:	b	131c0 <table_notify@@Base+0xac>
   131c0:	ldr	r0, [sp, #12]
   131c4:	add	r0, r0, #1
   131c8:	str	r0, [sp, #12]
   131cc:	b	13138 <table_notify@@Base+0x24>
   131d0:	sub	sp, fp, #8
   131d4:	pop	{r4, sl, fp, pc}

000131d8 <table_column_init@@Base>:
   131d8:	push	{fp, lr}
   131dc:	mov	fp, sp
   131e0:	sub	sp, sp, #32
   131e4:	ldr	ip, [fp, #8]
   131e8:	str	r0, [fp, #-4]
   131ec:	str	r1, [fp, #-8]
   131f0:	str	r2, [fp, #-12]
   131f4:	str	r3, [sp, #16]
   131f8:	ldr	r0, [fp, #-4]
   131fc:	ldr	r1, [fp, #-8]
   13200:	str	ip, [sp, #8]
   13204:	bl	1326c <table_get_col_ptr@@Base>
   13208:	str	r0, [sp, #12]
   1320c:	ldr	r0, [fp, #-12]
   13210:	bl	11f68 <strlen@plt>
   13214:	add	r0, r0, #1
   13218:	bl	11f44 <malloc@plt>
   1321c:	ldr	r1, [sp, #12]
   13220:	str	r0, [r1]
   13224:	ldr	r0, [sp, #12]
   13228:	ldr	r0, [r0]
   1322c:	movw	r1, #0
   13230:	cmp	r0, r1
   13234:	beq	1324c <table_column_init@@Base+0x74>
   13238:	ldr	r0, [sp, #12]
   1323c:	ldr	r0, [r0]
   13240:	ldr	r1, [fp, #-12]
   13244:	bl	11f38 <strcpy@plt>
   13248:	str	r0, [sp, #4]
   1324c:	ldr	r0, [sp, #16]
   13250:	ldr	r1, [sp, #12]
   13254:	str	r0, [r1, #4]
   13258:	ldr	r0, [fp, #8]
   1325c:	ldr	r1, [sp, #12]
   13260:	str	r0, [r1, #8]
   13264:	mov	sp, fp
   13268:	pop	{fp, pc}

0001326c <table_get_col_ptr@@Base>:
   1326c:	sub	sp, sp, #8
   13270:	str	r0, [sp, #4]
   13274:	str	r1, [sp]
   13278:	ldr	r0, [sp, #4]
   1327c:	ldr	r0, [r0]
   13280:	ldr	r1, [sp]
   13284:	movw	r2, #12
   13288:	mul	r1, r1, r2
   1328c:	add	r0, r0, r1
   13290:	add	sp, sp, #8
   13294:	bx	lr

00013298 <table_column_destroy@@Base>:
   13298:	push	{fp, lr}
   1329c:	mov	fp, sp
   132a0:	sub	sp, sp, #16
   132a4:	str	r0, [fp, #-4]
   132a8:	str	r1, [sp, #8]
   132ac:	ldr	r0, [fp, #-4]
   132b0:	ldr	r1, [sp, #8]
   132b4:	bl	1326c <table_get_col_ptr@@Base>
   132b8:	str	r0, [sp, #4]
   132bc:	ldr	r0, [sp, #4]
   132c0:	ldr	r0, [r0]
   132c4:	movw	r1, #0
   132c8:	cmp	r0, r1
   132cc:	beq	132dc <table_column_destroy@@Base+0x44>
   132d0:	ldr	r0, [sp, #4]
   132d4:	ldr	r0, [r0]
   132d8:	bl	11f14 <free@plt>
   132dc:	mov	sp, fp
   132e0:	pop	{fp, pc}

000132e4 <table_get_column_length@@Base>:
   132e4:	sub	sp, sp, #4
   132e8:	str	r0, [sp]
   132ec:	ldr	r0, [sp]
   132f0:	ldr	r0, [r0, #4]
   132f4:	add	sp, sp, #4
   132f8:	bx	lr

000132fc <table_get_column@@Base>:
   132fc:	push	{fp, lr}
   13300:	mov	fp, sp
   13304:	sub	sp, sp, #24
   13308:	str	r0, [fp, #-4]
   1330c:	str	r1, [fp, #-8]
   13310:	ldr	r0, [fp, #-4]
   13314:	bl	132e4 <table_get_column_length@@Base>
   13318:	str	r0, [sp, #8]
   1331c:	movw	r0, #0
   13320:	str	r0, [sp, #12]
   13324:	ldr	r0, [sp, #12]
   13328:	ldr	r1, [sp, #8]
   1332c:	cmp	r0, r1
   13330:	bge	13368 <table_get_column@@Base+0x6c>
   13334:	ldr	r0, [fp, #-4]
   13338:	ldr	r1, [sp, #12]
   1333c:	bl	13398 <table_get_column_name@@Base>
   13340:	ldr	r1, [fp, #-8]
   13344:	bl	11f08 <strcmp@plt>
   13348:	cmp	r0, #0
   1334c:	bne	13354 <table_get_column@@Base+0x58>
   13350:	b	13368 <table_get_column@@Base+0x6c>
   13354:	b	13358 <table_get_column@@Base+0x5c>
   13358:	ldr	r0, [sp, #12]
   1335c:	add	r0, r0, #1
   13360:	str	r0, [sp, #12]
   13364:	b	13324 <table_get_column@@Base+0x28>
   13368:	ldr	r0, [sp, #12]
   1336c:	ldr	r1, [sp, #8]
   13370:	cmp	r0, r1
   13374:	bne	13384 <table_get_column@@Base+0x88>
   13378:	mvn	r0, #0
   1337c:	str	r0, [sp, #4]
   13380:	b	1338c <table_get_column@@Base+0x90>
   13384:	ldr	r0, [sp, #12]
   13388:	str	r0, [sp, #4]
   1338c:	ldr	r0, [sp, #4]
   13390:	mov	sp, fp
   13394:	pop	{fp, pc}

00013398 <table_get_column_name@@Base>:
   13398:	push	{fp, lr}
   1339c:	mov	fp, sp
   133a0:	sub	sp, sp, #16
   133a4:	str	r0, [fp, #-4]
   133a8:	str	r1, [sp, #8]
   133ac:	ldr	r0, [fp, #-4]
   133b0:	ldr	r1, [sp, #8]
   133b4:	bl	1326c <table_get_col_ptr@@Base>
   133b8:	str	r0, [sp, #4]
   133bc:	ldr	r0, [sp, #4]
   133c0:	ldr	r0, [r0]
   133c4:	mov	sp, fp
   133c8:	pop	{fp, pc}

000133cc <table_get_column_data_type@@Base>:
   133cc:	push	{fp, lr}
   133d0:	mov	fp, sp
   133d4:	sub	sp, sp, #16
   133d8:	str	r0, [fp, #-4]
   133dc:	str	r1, [sp, #8]
   133e0:	ldr	r0, [fp, #-4]
   133e4:	ldr	r1, [sp, #8]
   133e8:	bl	1326c <table_get_col_ptr@@Base>
   133ec:	str	r0, [sp, #4]
   133f0:	ldr	r0, [sp, #4]
   133f4:	ldr	r0, [r0, #4]
   133f8:	mov	sp, fp
   133fc:	pop	{fp, pc}

00013400 <table_add_column@@Base>:
   13400:	push	{fp, lr}
   13404:	mov	fp, sp
   13408:	sub	sp, sp, #32
   1340c:	str	r0, [fp, #-4]
   13410:	str	r1, [fp, #-8]
   13414:	str	r2, [fp, #-12]
   13418:	ldr	r0, [fp, #-4]
   1341c:	bl	132e4 <table_get_column_length@@Base>
   13420:	mov	r1, r0
   13424:	ldr	r2, [fp, #-4]
   13428:	ldr	r2, [r2, #8]
   1342c:	udiv	lr, r0, r2
   13430:	mls	r0, lr, r2, r0
   13434:	cmp	r0, #0
   13438:	str	r1, [sp, #16]
   1343c:	bne	13448 <table_add_column@@Base+0x48>
   13440:	ldr	r0, [fp, #-4]
   13444:	bl	134a8 <table_add_column@@Base+0xa8>
   13448:	ldr	r0, [fp, #-4]
   1344c:	ldr	r1, [fp, #-8]
   13450:	ldr	r2, [fp, #-12]
   13454:	bl	13560 <table_add_column@@Base+0x160>
   13458:	ldr	r1, [fp, #-4]
   1345c:	ldr	r2, [fp, #-4]
   13460:	str	r0, [sp, #12]
   13464:	mov	r0, r2
   13468:	str	r1, [sp, #8]
   1346c:	bl	132e4 <table_get_column_length@@Base>
   13470:	ldr	r1, [sp, #8]
   13474:	str	r0, [sp, #4]
   13478:	mov	r0, r1
   1347c:	mvn	r1, #0
   13480:	ldr	r2, [sp, #4]
   13484:	movw	r3, #8
   13488:	bl	13114 <table_notify@@Base>
   1348c:	ldr	r0, [fp, #-4]
   13490:	ldr	r1, [r0, #4]
   13494:	add	r2, r1, #1
   13498:	str	r2, [r0, #4]
   1349c:	mov	r0, r1
   134a0:	mov	sp, fp
   134a4:	pop	{fp, pc}
   134a8:	push	{fp, lr}
   134ac:	mov	fp, sp
   134b0:	sub	sp, sp, #16
   134b4:	str	r0, [fp, #-4]
   134b8:	ldr	r0, [fp, #-4]
   134bc:	ldr	r0, [r0, #8]
   134c0:	ldr	r1, [fp, #-4]
   134c4:	ldr	r2, [r1, #12]
   134c8:	add	r0, r2, r0
   134cc:	str	r0, [r1, #12]
   134d0:	ldr	r0, [fp, #-4]
   134d4:	ldr	r0, [r0]
   134d8:	ldr	r1, [fp, #-4]
   134dc:	ldr	r1, [r1, #12]
   134e0:	movw	r2, #12
   134e4:	mul	r1, r1, r2
   134e8:	bl	11f2c <realloc@plt>
   134ec:	ldr	r1, [fp, #-4]
   134f0:	str	r0, [r1]
   134f4:	ldr	r0, [fp, #-4]
   134f8:	bl	155fc <table_get_row_length@@Base>
   134fc:	str	r0, [sp, #8]
   13500:	movw	r0, #0
   13504:	str	r0, [sp, #4]
   13508:	ldr	r0, [sp, #4]
   1350c:	ldr	r1, [sp, #8]
   13510:	cmp	r0, r1
   13514:	bge	13558 <table_add_column@@Base+0x158>
   13518:	ldr	r0, [fp, #-4]
   1351c:	ldr	r1, [sp, #4]
   13520:	bl	15548 <table_get_row_ptr@@Base>
   13524:	str	r0, [sp]
   13528:	ldr	r0, [sp]
   1352c:	ldr	r0, [r0]
   13530:	ldr	r1, [fp, #-4]
   13534:	ldr	r1, [r1, #12]
   13538:	lsl	r1, r1, #2
   1353c:	bl	11f2c <realloc@plt>
   13540:	ldr	r1, [sp]
   13544:	str	r0, [r1]
   13548:	ldr	r0, [sp, #4]
   1354c:	add	r0, r0, #1
   13550:	str	r0, [sp, #4]
   13554:	b	13508 <table_add_column@@Base+0x108>
   13558:	mov	sp, fp
   1355c:	pop	{fp, pc}
   13560:	push	{fp, lr}
   13564:	mov	fp, sp
   13568:	sub	sp, sp, #48	; 0x30
   1356c:	str	r0, [fp, #-4]
   13570:	str	r1, [fp, #-8]
   13574:	str	r2, [fp, #-12]
   13578:	ldr	r0, [fp, #-4]
   1357c:	bl	155fc <table_get_row_length@@Base>
   13580:	str	r0, [fp, #-16]
   13584:	ldr	r0, [fp, #-4]
   13588:	bl	132e4 <table_get_column_length@@Base>
   1358c:	str	r0, [fp, #-20]	; 0xffffffec
   13590:	ldr	r0, [fp, #-4]
   13594:	ldr	r1, [fp, #-20]	; 0xffffffec
   13598:	ldr	r2, [fp, #-8]
   1359c:	ldr	r3, [fp, #-12]
   135a0:	ldr	lr, [fp, #-12]
   135a4:	str	r0, [sp, #20]
   135a8:	mov	r0, lr
   135ac:	str	r3, [sp, #16]
   135b0:	str	r1, [sp, #12]
   135b4:	str	r2, [sp, #8]
   135b8:	bl	14d3c <table_get_default_compare_function_for_data_type@@Base>
   135bc:	ldr	r1, [sp, #20]
   135c0:	str	r0, [sp, #4]
   135c4:	mov	r0, r1
   135c8:	ldr	r1, [sp, #12]
   135cc:	ldr	r2, [sp, #8]
   135d0:	ldr	r3, [sp, #16]
   135d4:	ldr	lr, [sp, #4]
   135d8:	str	lr, [sp]
   135dc:	bl	131d8 <table_column_init@@Base>
   135e0:	movw	r0, #0
   135e4:	str	r0, [sp, #24]
   135e8:	ldr	r0, [sp, #24]
   135ec:	ldr	r1, [fp, #-16]
   135f0:	cmp	r0, r1
   135f4:	bge	13618 <table_add_column@@Base+0x218>
   135f8:	ldr	r0, [fp, #-4]
   135fc:	ldr	r1, [sp, #24]
   13600:	ldr	r2, [fp, #-20]	; 0xffffffec
   13604:	bl	16d44 <table_cell_init@@Base>
   13608:	ldr	r0, [sp, #24]
   1360c:	add	r0, r0, #1
   13610:	str	r0, [sp, #24]
   13614:	b	135e8 <table_add_column@@Base+0x1e8>
   13618:	movw	r0, #0
   1361c:	mov	sp, fp
   13620:	pop	{fp, pc}

00013624 <table_remove_column@@Base>:
   13624:	push	{fp, lr}
   13628:	mov	fp, sp
   1362c:	sub	sp, sp, #16
   13630:	str	r0, [fp, #-4]
   13634:	str	r1, [sp, #8]
   13638:	ldr	r0, [fp, #-4]
   1363c:	ldr	r1, [sp, #8]
   13640:	bl	136ac <table_remove_column@@Base+0x88>
   13644:	ldr	r1, [fp, #-4]
   13648:	ldr	lr, [r1, #4]
   1364c:	sub	lr, lr, #1
   13650:	str	lr, [r1, #4]
   13654:	ldr	r1, [fp, #-4]
   13658:	str	r0, [sp, #4]
   1365c:	mov	r0, r1
   13660:	bl	132e4 <table_get_column_length@@Base>
   13664:	mov	r1, r0
   13668:	ldr	lr, [fp, #-4]
   1366c:	ldr	lr, [lr, #8]
   13670:	udiv	r2, r0, lr
   13674:	mls	r0, r2, lr, r0
   13678:	cmp	r0, #0
   1367c:	str	r1, [sp]
   13680:	bne	1368c <table_remove_column@@Base+0x68>
   13684:	ldr	r0, [fp, #-4]
   13688:	bl	137f4 <table_remove_column@@Base+0x1d0>
   1368c:	ldr	r0, [fp, #-4]
   13690:	ldr	r2, [sp, #8]
   13694:	mvn	r1, #0
   13698:	movw	r3, #16
   1369c:	bl	13114 <table_notify@@Base>
   136a0:	movw	r0, #0
   136a4:	mov	sp, fp
   136a8:	pop	{fp, pc}
   136ac:	push	{fp, lr}
   136b0:	mov	fp, sp
   136b4:	sub	sp, sp, #32
   136b8:	str	r0, [fp, #-4]
   136bc:	str	r1, [fp, #-8]
   136c0:	ldr	r0, [fp, #-4]
   136c4:	ldr	r1, [fp, #-8]
   136c8:	bl	13298 <table_column_destroy@@Base>
   136cc:	ldr	r0, [fp, #-4]
   136d0:	bl	132e4 <table_get_column_length@@Base>
   136d4:	str	r0, [fp, #-12]
   136d8:	ldr	r0, [fp, #-8]
   136dc:	str	r0, [sp, #16]
   136e0:	ldr	r0, [sp, #16]
   136e4:	ldr	r1, [fp, #-12]
   136e8:	sub	r1, r1, #1
   136ec:	cmp	r0, r1
   136f0:	bge	13748 <table_remove_column@@Base+0x124>
   136f4:	ldr	r0, [fp, #-4]
   136f8:	ldr	r0, [r0]
   136fc:	ldr	r1, [sp, #16]
   13700:	movw	r2, #12
   13704:	mul	r1, r1, r2
   13708:	add	r0, r0, r1
   1370c:	ldr	r1, [fp, #-4]
   13710:	ldr	r1, [r1]
   13714:	ldr	r3, [sp, #16]
   13718:	mul	r2, r3, r2
   1371c:	add	r1, r1, r2
   13720:	ldr	r2, [r1, #12]
   13724:	str	r2, [r0]
   13728:	ldr	r2, [r1, #16]
   1372c:	str	r2, [r0, #4]
   13730:	ldr	r1, [r1, #20]
   13734:	str	r1, [r0, #8]
   13738:	ldr	r0, [sp, #16]
   1373c:	add	r0, r0, #1
   13740:	str	r0, [sp, #16]
   13744:	b	136e0 <table_remove_column@@Base+0xbc>
   13748:	ldr	r0, [fp, #-4]
   1374c:	bl	155fc <table_get_row_length@@Base>
   13750:	str	r0, [sp, #12]
   13754:	movw	r0, #0
   13758:	str	r0, [sp, #8]
   1375c:	ldr	r0, [sp, #8]
   13760:	ldr	r1, [sp, #12]
   13764:	cmp	r0, r1
   13768:	bge	137e8 <table_remove_column@@Base+0x1c4>
   1376c:	ldr	r0, [fp, #-4]
   13770:	ldr	r1, [sp, #8]
   13774:	ldr	r2, [fp, #-8]
   13778:	bl	16dc4 <table_cell_destroy@@Base>
   1377c:	ldr	r0, [fp, #-4]
   13780:	ldr	r1, [sp, #8]
   13784:	bl	15548 <table_get_row_ptr@@Base>
   13788:	str	r0, [sp, #4]
   1378c:	ldr	r0, [fp, #-8]
   13790:	str	r0, [sp]
   13794:	ldr	r0, [sp]
   13798:	ldr	r1, [fp, #-12]
   1379c:	sub	r1, r1, #1
   137a0:	cmp	r0, r1
   137a4:	bge	137d4 <table_remove_column@@Base+0x1b0>
   137a8:	ldr	r0, [sp, #4]
   137ac:	ldr	r0, [r0]
   137b0:	ldr	r1, [sp]
   137b4:	add	r0, r0, r1, lsl #2
   137b8:	mov	r1, r0
   137bc:	ldr	r0, [r0, #4]
   137c0:	str	r0, [r1]
   137c4:	ldr	r0, [sp]
   137c8:	add	r0, r0, #1
   137cc:	str	r0, [sp]
   137d0:	b	13794 <table_remove_column@@Base+0x170>
   137d4:	b	137d8 <table_remove_column@@Base+0x1b4>
   137d8:	ldr	r0, [sp, #8]
   137dc:	add	r0, r0, #1
   137e0:	str	r0, [sp, #8]
   137e4:	b	1375c <table_remove_column@@Base+0x138>
   137e8:	movw	r0, #0
   137ec:	mov	sp, fp
   137f0:	pop	{fp, pc}
   137f4:	push	{fp, lr}
   137f8:	mov	fp, sp
   137fc:	sub	sp, sp, #16
   13800:	str	r0, [fp, #-4]
   13804:	ldr	r0, [fp, #-4]
   13808:	ldr	r0, [r0, #8]
   1380c:	ldr	r1, [fp, #-4]
   13810:	ldr	r2, [r1, #12]
   13814:	sub	r0, r2, r0
   13818:	str	r0, [r1, #12]
   1381c:	ldr	r0, [fp, #-4]
   13820:	ldr	r0, [r0]
   13824:	ldr	r1, [fp, #-4]
   13828:	ldr	r1, [r1, #12]
   1382c:	movw	r2, #12
   13830:	mul	r1, r1, r2
   13834:	bl	11f2c <realloc@plt>
   13838:	ldr	r1, [fp, #-4]
   1383c:	str	r0, [r1]
   13840:	ldr	r0, [fp, #-4]
   13844:	bl	155fc <table_get_row_length@@Base>
   13848:	str	r0, [sp, #8]
   1384c:	movw	r0, #0
   13850:	str	r0, [sp, #4]
   13854:	ldr	r0, [sp, #4]
   13858:	ldr	r1, [sp, #8]
   1385c:	cmp	r0, r1
   13860:	bge	138a4 <table_remove_column@@Base+0x280>
   13864:	ldr	r0, [fp, #-4]
   13868:	ldr	r1, [sp, #4]
   1386c:	bl	15548 <table_get_row_ptr@@Base>
   13870:	str	r0, [sp]
   13874:	ldr	r0, [sp]
   13878:	ldr	r0, [r0]
   1387c:	ldr	r1, [fp, #-4]
   13880:	ldr	r1, [r1, #12]
   13884:	lsl	r1, r1, #2
   13888:	bl	11f2c <realloc@plt>
   1388c:	ldr	r1, [sp]
   13890:	str	r0, [r1]
   13894:	ldr	r0, [sp, #4]
   13898:	add	r0, r0, #1
   1389c:	str	r0, [sp, #4]
   138a0:	b	13854 <table_remove_column@@Base+0x230>
   138a4:	mov	sp, fp
   138a8:	pop	{fp, pc}

000138ac <table_get_column_compare_function@@Base>:
   138ac:	push	{fp, lr}
   138b0:	mov	fp, sp
   138b4:	sub	sp, sp, #16
   138b8:	str	r0, [fp, #-4]
   138bc:	str	r1, [sp, #8]
   138c0:	ldr	r0, [fp, #-4]
   138c4:	ldr	r1, [sp, #8]
   138c8:	bl	1326c <table_get_col_ptr@@Base>
   138cc:	str	r0, [sp, #4]
   138d0:	ldr	r0, [sp, #4]
   138d4:	ldr	r0, [r0, #8]
   138d8:	mov	sp, fp
   138dc:	pop	{fp, pc}

000138e0 <table_set_column_compare_function@@Base>:
   138e0:	push	{fp, lr}
   138e4:	mov	fp, sp
   138e8:	sub	sp, sp, #16
   138ec:	str	r0, [fp, #-4]
   138f0:	str	r1, [sp, #8]
   138f4:	str	r2, [sp, #4]
   138f8:	ldr	r0, [fp, #-4]
   138fc:	ldr	r1, [sp, #8]
   13900:	bl	1326c <table_get_col_ptr@@Base>
   13904:	str	r0, [sp]
   13908:	ldr	r0, [sp, #4]
   1390c:	ldr	r1, [sp]
   13910:	str	r0, [r1, #8]
   13914:	mov	sp, fp
   13918:	pop	{fp, pc}

0001391c <table_compare_bool@@Base>:
   1391c:	sub	sp, sp, #16
   13920:	str	r0, [sp, #8]
   13924:	str	r1, [sp, #4]
   13928:	ldr	r0, [sp, #8]
   1392c:	movw	r1, #0
   13930:	cmp	r0, r1
   13934:	bne	13960 <table_compare_bool@@Base+0x44>
   13938:	ldr	r0, [sp, #4]
   1393c:	movw	r1, #0
   13940:	cmp	r0, r1
   13944:	bne	13954 <table_compare_bool@@Base+0x38>
   13948:	movw	r0, #0
   1394c:	str	r0, [sp, #12]
   13950:	b	139fc <table_compare_bool@@Base+0xe0>
   13954:	mvn	r0, #0
   13958:	str	r0, [sp, #12]
   1395c:	b	139fc <table_compare_bool@@Base+0xe0>
   13960:	ldr	r0, [sp, #4]
   13964:	movw	r1, #0
   13968:	cmp	r0, r1
   1396c:	bne	1397c <table_compare_bool@@Base+0x60>
   13970:	movw	r0, #1
   13974:	str	r0, [sp, #12]
   13978:	b	139fc <table_compare_bool@@Base+0xe0>
   1397c:	b	13980 <table_compare_bool@@Base+0x64>
   13980:	b	13984 <table_compare_bool@@Base+0x68>
   13984:	ldr	r0, [sp, #8]
   13988:	ldrb	r0, [r0]
   1398c:	and	r0, r0, #1
   13990:	strb	r0, [sp, #3]
   13994:	ldr	r0, [sp, #4]
   13998:	ldrb	r0, [r0]
   1399c:	and	r0, r0, #1
   139a0:	strb	r0, [sp, #2]
   139a4:	ldrb	r0, [sp, #3]
   139a8:	and	r0, r0, #1
   139ac:	ldrb	r1, [sp, #2]
   139b0:	and	r1, r1, #1
   139b4:	cmp	r0, r1
   139b8:	ble	139c8 <table_compare_bool@@Base+0xac>
   139bc:	movw	r0, #1
   139c0:	str	r0, [sp, #12]
   139c4:	b	139fc <table_compare_bool@@Base+0xe0>
   139c8:	ldrb	r0, [sp, #3]
   139cc:	and	r0, r0, #1
   139d0:	ldrb	r1, [sp, #2]
   139d4:	and	r1, r1, #1
   139d8:	cmp	r0, r1
   139dc:	bge	139ec <table_compare_bool@@Base+0xd0>
   139e0:	mvn	r0, #0
   139e4:	str	r0, [sp, #12]
   139e8:	b	139fc <table_compare_bool@@Base+0xe0>
   139ec:	b	139f0 <table_compare_bool@@Base+0xd4>
   139f0:	b	139f4 <table_compare_bool@@Base+0xd8>
   139f4:	movw	r0, #0
   139f8:	str	r0, [sp, #12]
   139fc:	ldr	r0, [sp, #12]
   13a00:	add	sp, sp, #16
   13a04:	bx	lr

00013a08 <table_compare_int@@Base>:
   13a08:	sub	sp, sp, #20
   13a0c:	str	r0, [sp, #12]
   13a10:	str	r1, [sp, #8]
   13a14:	ldr	r0, [sp, #12]
   13a18:	movw	r1, #0
   13a1c:	cmp	r0, r1
   13a20:	bne	13a4c <table_compare_int@@Base+0x44>
   13a24:	ldr	r0, [sp, #8]
   13a28:	movw	r1, #0
   13a2c:	cmp	r0, r1
   13a30:	bne	13a40 <table_compare_int@@Base+0x38>
   13a34:	movw	r0, #0
   13a38:	str	r0, [sp, #16]
   13a3c:	b	13ad0 <table_compare_int@@Base+0xc8>
   13a40:	mvn	r0, #0
   13a44:	str	r0, [sp, #16]
   13a48:	b	13ad0 <table_compare_int@@Base+0xc8>
   13a4c:	ldr	r0, [sp, #8]
   13a50:	movw	r1, #0
   13a54:	cmp	r0, r1
   13a58:	bne	13a68 <table_compare_int@@Base+0x60>
   13a5c:	movw	r0, #1
   13a60:	str	r0, [sp, #16]
   13a64:	b	13ad0 <table_compare_int@@Base+0xc8>
   13a68:	b	13a6c <table_compare_int@@Base+0x64>
   13a6c:	b	13a70 <table_compare_int@@Base+0x68>
   13a70:	ldr	r0, [sp, #12]
   13a74:	ldr	r0, [r0]
   13a78:	str	r0, [sp, #4]
   13a7c:	ldr	r0, [sp, #8]
   13a80:	ldr	r0, [r0]
   13a84:	str	r0, [sp]
   13a88:	ldr	r0, [sp, #4]
   13a8c:	ldr	r1, [sp]
   13a90:	cmp	r0, r1
   13a94:	ble	13aa4 <table_compare_int@@Base+0x9c>
   13a98:	movw	r0, #1
   13a9c:	str	r0, [sp, #16]
   13aa0:	b	13ad0 <table_compare_int@@Base+0xc8>
   13aa4:	ldr	r0, [sp, #4]
   13aa8:	ldr	r1, [sp]
   13aac:	cmp	r0, r1
   13ab0:	bge	13ac0 <table_compare_int@@Base+0xb8>
   13ab4:	mvn	r0, #0
   13ab8:	str	r0, [sp, #16]
   13abc:	b	13ad0 <table_compare_int@@Base+0xc8>
   13ac0:	b	13ac4 <table_compare_int@@Base+0xbc>
   13ac4:	b	13ac8 <table_compare_int@@Base+0xc0>
   13ac8:	movw	r0, #0
   13acc:	str	r0, [sp, #16]
   13ad0:	ldr	r0, [sp, #16]
   13ad4:	add	sp, sp, #20
   13ad8:	bx	lr

00013adc <table_compare_uint@@Base>:
   13adc:	sub	sp, sp, #20
   13ae0:	str	r0, [sp, #12]
   13ae4:	str	r1, [sp, #8]
   13ae8:	ldr	r0, [sp, #12]
   13aec:	movw	r1, #0
   13af0:	cmp	r0, r1
   13af4:	bne	13b20 <table_compare_uint@@Base+0x44>
   13af8:	ldr	r0, [sp, #8]
   13afc:	movw	r1, #0
   13b00:	cmp	r0, r1
   13b04:	bne	13b14 <table_compare_uint@@Base+0x38>
   13b08:	movw	r0, #0
   13b0c:	str	r0, [sp, #16]
   13b10:	b	13ba4 <table_compare_uint@@Base+0xc8>
   13b14:	mvn	r0, #0
   13b18:	str	r0, [sp, #16]
   13b1c:	b	13ba4 <table_compare_uint@@Base+0xc8>
   13b20:	ldr	r0, [sp, #8]
   13b24:	movw	r1, #0
   13b28:	cmp	r0, r1
   13b2c:	bne	13b3c <table_compare_uint@@Base+0x60>
   13b30:	movw	r0, #1
   13b34:	str	r0, [sp, #16]
   13b38:	b	13ba4 <table_compare_uint@@Base+0xc8>
   13b3c:	b	13b40 <table_compare_uint@@Base+0x64>
   13b40:	b	13b44 <table_compare_uint@@Base+0x68>
   13b44:	ldr	r0, [sp, #12]
   13b48:	ldr	r0, [r0]
   13b4c:	str	r0, [sp, #4]
   13b50:	ldr	r0, [sp, #8]
   13b54:	ldr	r0, [r0]
   13b58:	str	r0, [sp]
   13b5c:	ldr	r0, [sp, #4]
   13b60:	ldr	r1, [sp]
   13b64:	cmp	r0, r1
   13b68:	bls	13b78 <table_compare_uint@@Base+0x9c>
   13b6c:	movw	r0, #1
   13b70:	str	r0, [sp, #16]
   13b74:	b	13ba4 <table_compare_uint@@Base+0xc8>
   13b78:	ldr	r0, [sp, #4]
   13b7c:	ldr	r1, [sp]
   13b80:	cmp	r0, r1
   13b84:	bcs	13b94 <table_compare_uint@@Base+0xb8>
   13b88:	mvn	r0, #0
   13b8c:	str	r0, [sp, #16]
   13b90:	b	13ba4 <table_compare_uint@@Base+0xc8>
   13b94:	b	13b98 <table_compare_uint@@Base+0xbc>
   13b98:	b	13b9c <table_compare_uint@@Base+0xc0>
   13b9c:	movw	r0, #0
   13ba0:	str	r0, [sp, #16]
   13ba4:	ldr	r0, [sp, #16]
   13ba8:	add	sp, sp, #20
   13bac:	bx	lr

00013bb0 <table_compare_int8@@Base>:
   13bb0:	sub	sp, sp, #16
   13bb4:	str	r0, [sp, #8]
   13bb8:	str	r1, [sp, #4]
   13bbc:	ldr	r0, [sp, #8]
   13bc0:	movw	r1, #0
   13bc4:	cmp	r0, r1
   13bc8:	bne	13bf4 <table_compare_int8@@Base+0x44>
   13bcc:	ldr	r0, [sp, #4]
   13bd0:	movw	r1, #0
   13bd4:	cmp	r0, r1
   13bd8:	bne	13be8 <table_compare_int8@@Base+0x38>
   13bdc:	movw	r0, #0
   13be0:	str	r0, [sp, #12]
   13be4:	b	13c78 <table_compare_int8@@Base+0xc8>
   13be8:	mvn	r0, #0
   13bec:	str	r0, [sp, #12]
   13bf0:	b	13c78 <table_compare_int8@@Base+0xc8>
   13bf4:	ldr	r0, [sp, #4]
   13bf8:	movw	r1, #0
   13bfc:	cmp	r0, r1
   13c00:	bne	13c10 <table_compare_int8@@Base+0x60>
   13c04:	movw	r0, #1
   13c08:	str	r0, [sp, #12]
   13c0c:	b	13c78 <table_compare_int8@@Base+0xc8>
   13c10:	b	13c14 <table_compare_int8@@Base+0x64>
   13c14:	b	13c18 <table_compare_int8@@Base+0x68>
   13c18:	ldr	r0, [sp, #8]
   13c1c:	ldrb	r0, [r0]
   13c20:	strb	r0, [sp, #3]
   13c24:	ldr	r0, [sp, #4]
   13c28:	ldrb	r0, [r0]
   13c2c:	strb	r0, [sp, #2]
   13c30:	ldrsb	r0, [sp, #3]
   13c34:	ldrsb	r1, [sp, #2]
   13c38:	cmp	r0, r1
   13c3c:	ble	13c4c <table_compare_int8@@Base+0x9c>
   13c40:	movw	r0, #1
   13c44:	str	r0, [sp, #12]
   13c48:	b	13c78 <table_compare_int8@@Base+0xc8>
   13c4c:	ldrsb	r0, [sp, #3]
   13c50:	ldrsb	r1, [sp, #2]
   13c54:	cmp	r0, r1
   13c58:	bge	13c68 <table_compare_int8@@Base+0xb8>
   13c5c:	mvn	r0, #0
   13c60:	str	r0, [sp, #12]
   13c64:	b	13c78 <table_compare_int8@@Base+0xc8>
   13c68:	b	13c6c <table_compare_int8@@Base+0xbc>
   13c6c:	b	13c70 <table_compare_int8@@Base+0xc0>
   13c70:	movw	r0, #0
   13c74:	str	r0, [sp, #12]
   13c78:	ldr	r0, [sp, #12]
   13c7c:	add	sp, sp, #16
   13c80:	bx	lr

00013c84 <table_compare_uint8@@Base>:
   13c84:	sub	sp, sp, #16
   13c88:	str	r0, [sp, #8]
   13c8c:	str	r1, [sp, #4]
   13c90:	ldr	r0, [sp, #8]
   13c94:	movw	r1, #0
   13c98:	cmp	r0, r1
   13c9c:	bne	13cc8 <table_compare_uint8@@Base+0x44>
   13ca0:	ldr	r0, [sp, #4]
   13ca4:	movw	r1, #0
   13ca8:	cmp	r0, r1
   13cac:	bne	13cbc <table_compare_uint8@@Base+0x38>
   13cb0:	movw	r0, #0
   13cb4:	str	r0, [sp, #12]
   13cb8:	b	13d4c <table_compare_uint8@@Base+0xc8>
   13cbc:	mvn	r0, #0
   13cc0:	str	r0, [sp, #12]
   13cc4:	b	13d4c <table_compare_uint8@@Base+0xc8>
   13cc8:	ldr	r0, [sp, #4]
   13ccc:	movw	r1, #0
   13cd0:	cmp	r0, r1
   13cd4:	bne	13ce4 <table_compare_uint8@@Base+0x60>
   13cd8:	movw	r0, #1
   13cdc:	str	r0, [sp, #12]
   13ce0:	b	13d4c <table_compare_uint8@@Base+0xc8>
   13ce4:	b	13ce8 <table_compare_uint8@@Base+0x64>
   13ce8:	b	13cec <table_compare_uint8@@Base+0x68>
   13cec:	ldr	r0, [sp, #8]
   13cf0:	ldrb	r0, [r0]
   13cf4:	strb	r0, [sp, #3]
   13cf8:	ldr	r0, [sp, #4]
   13cfc:	ldrb	r0, [r0]
   13d00:	strb	r0, [sp, #2]
   13d04:	ldrb	r0, [sp, #3]
   13d08:	ldrb	r1, [sp, #2]
   13d0c:	cmp	r0, r1
   13d10:	ble	13d20 <table_compare_uint8@@Base+0x9c>
   13d14:	movw	r0, #1
   13d18:	str	r0, [sp, #12]
   13d1c:	b	13d4c <table_compare_uint8@@Base+0xc8>
   13d20:	ldrb	r0, [sp, #3]
   13d24:	ldrb	r1, [sp, #2]
   13d28:	cmp	r0, r1
   13d2c:	bge	13d3c <table_compare_uint8@@Base+0xb8>
   13d30:	mvn	r0, #0
   13d34:	str	r0, [sp, #12]
   13d38:	b	13d4c <table_compare_uint8@@Base+0xc8>
   13d3c:	b	13d40 <table_compare_uint8@@Base+0xbc>
   13d40:	b	13d44 <table_compare_uint8@@Base+0xc0>
   13d44:	movw	r0, #0
   13d48:	str	r0, [sp, #12]
   13d4c:	ldr	r0, [sp, #12]
   13d50:	add	sp, sp, #16
   13d54:	bx	lr

00013d58 <table_compare_int16@@Base>:
   13d58:	sub	sp, sp, #16
   13d5c:	str	r0, [sp, #8]
   13d60:	str	r1, [sp, #4]
   13d64:	ldr	r0, [sp, #8]
   13d68:	movw	r1, #0
   13d6c:	cmp	r0, r1
   13d70:	bne	13d9c <table_compare_int16@@Base+0x44>
   13d74:	ldr	r0, [sp, #4]
   13d78:	movw	r1, #0
   13d7c:	cmp	r0, r1
   13d80:	bne	13d90 <table_compare_int16@@Base+0x38>
   13d84:	movw	r0, #0
   13d88:	str	r0, [sp, #12]
   13d8c:	b	13e20 <table_compare_int16@@Base+0xc8>
   13d90:	mvn	r0, #0
   13d94:	str	r0, [sp, #12]
   13d98:	b	13e20 <table_compare_int16@@Base+0xc8>
   13d9c:	ldr	r0, [sp, #4]
   13da0:	movw	r1, #0
   13da4:	cmp	r0, r1
   13da8:	bne	13db8 <table_compare_int16@@Base+0x60>
   13dac:	movw	r0, #1
   13db0:	str	r0, [sp, #12]
   13db4:	b	13e20 <table_compare_int16@@Base+0xc8>
   13db8:	b	13dbc <table_compare_int16@@Base+0x64>
   13dbc:	b	13dc0 <table_compare_int16@@Base+0x68>
   13dc0:	ldr	r0, [sp, #8]
   13dc4:	ldrh	r0, [r0]
   13dc8:	strh	r0, [sp, #2]
   13dcc:	ldr	r0, [sp, #4]
   13dd0:	ldrh	r0, [r0]
   13dd4:	strh	r0, [sp]
   13dd8:	ldrsh	r0, [sp, #2]
   13ddc:	ldrsh	r1, [sp]
   13de0:	cmp	r0, r1
   13de4:	ble	13df4 <table_compare_int16@@Base+0x9c>
   13de8:	movw	r0, #1
   13dec:	str	r0, [sp, #12]
   13df0:	b	13e20 <table_compare_int16@@Base+0xc8>
   13df4:	ldrsh	r0, [sp, #2]
   13df8:	ldrsh	r1, [sp]
   13dfc:	cmp	r0, r1
   13e00:	bge	13e10 <table_compare_int16@@Base+0xb8>
   13e04:	mvn	r0, #0
   13e08:	str	r0, [sp, #12]
   13e0c:	b	13e20 <table_compare_int16@@Base+0xc8>
   13e10:	b	13e14 <table_compare_int16@@Base+0xbc>
   13e14:	b	13e18 <table_compare_int16@@Base+0xc0>
   13e18:	movw	r0, #0
   13e1c:	str	r0, [sp, #12]
   13e20:	ldr	r0, [sp, #12]
   13e24:	add	sp, sp, #16
   13e28:	bx	lr

00013e2c <table_compare_uint16@@Base>:
   13e2c:	sub	sp, sp, #16
   13e30:	str	r0, [sp, #8]
   13e34:	str	r1, [sp, #4]
   13e38:	ldr	r0, [sp, #8]
   13e3c:	movw	r1, #0
   13e40:	cmp	r0, r1
   13e44:	bne	13e70 <table_compare_uint16@@Base+0x44>
   13e48:	ldr	r0, [sp, #4]
   13e4c:	movw	r1, #0
   13e50:	cmp	r0, r1
   13e54:	bne	13e64 <table_compare_uint16@@Base+0x38>
   13e58:	movw	r0, #0
   13e5c:	str	r0, [sp, #12]
   13e60:	b	13ef4 <table_compare_uint16@@Base+0xc8>
   13e64:	mvn	r0, #0
   13e68:	str	r0, [sp, #12]
   13e6c:	b	13ef4 <table_compare_uint16@@Base+0xc8>
   13e70:	ldr	r0, [sp, #4]
   13e74:	movw	r1, #0
   13e78:	cmp	r0, r1
   13e7c:	bne	13e8c <table_compare_uint16@@Base+0x60>
   13e80:	movw	r0, #1
   13e84:	str	r0, [sp, #12]
   13e88:	b	13ef4 <table_compare_uint16@@Base+0xc8>
   13e8c:	b	13e90 <table_compare_uint16@@Base+0x64>
   13e90:	b	13e94 <table_compare_uint16@@Base+0x68>
   13e94:	ldr	r0, [sp, #8]
   13e98:	ldrh	r0, [r0]
   13e9c:	strh	r0, [sp, #2]
   13ea0:	ldr	r0, [sp, #4]
   13ea4:	ldrh	r0, [r0]
   13ea8:	strh	r0, [sp]
   13eac:	ldrh	r0, [sp, #2]
   13eb0:	ldrh	r1, [sp]
   13eb4:	cmp	r0, r1
   13eb8:	ble	13ec8 <table_compare_uint16@@Base+0x9c>
   13ebc:	movw	r0, #1
   13ec0:	str	r0, [sp, #12]
   13ec4:	b	13ef4 <table_compare_uint16@@Base+0xc8>
   13ec8:	ldrh	r0, [sp, #2]
   13ecc:	ldrh	r1, [sp]
   13ed0:	cmp	r0, r1
   13ed4:	bge	13ee4 <table_compare_uint16@@Base+0xb8>
   13ed8:	mvn	r0, #0
   13edc:	str	r0, [sp, #12]
   13ee0:	b	13ef4 <table_compare_uint16@@Base+0xc8>
   13ee4:	b	13ee8 <table_compare_uint16@@Base+0xbc>
   13ee8:	b	13eec <table_compare_uint16@@Base+0xc0>
   13eec:	movw	r0, #0
   13ef0:	str	r0, [sp, #12]
   13ef4:	ldr	r0, [sp, #12]
   13ef8:	add	sp, sp, #16
   13efc:	bx	lr

00013f00 <table_compare_int32@@Base>:
   13f00:	sub	sp, sp, #20
   13f04:	str	r0, [sp, #12]
   13f08:	str	r1, [sp, #8]
   13f0c:	ldr	r0, [sp, #12]
   13f10:	movw	r1, #0
   13f14:	cmp	r0, r1
   13f18:	bne	13f44 <table_compare_int32@@Base+0x44>
   13f1c:	ldr	r0, [sp, #8]
   13f20:	movw	r1, #0
   13f24:	cmp	r0, r1
   13f28:	bne	13f38 <table_compare_int32@@Base+0x38>
   13f2c:	movw	r0, #0
   13f30:	str	r0, [sp, #16]
   13f34:	b	13fc8 <table_compare_int32@@Base+0xc8>
   13f38:	mvn	r0, #0
   13f3c:	str	r0, [sp, #16]
   13f40:	b	13fc8 <table_compare_int32@@Base+0xc8>
   13f44:	ldr	r0, [sp, #8]
   13f48:	movw	r1, #0
   13f4c:	cmp	r0, r1
   13f50:	bne	13f60 <table_compare_int32@@Base+0x60>
   13f54:	movw	r0, #1
   13f58:	str	r0, [sp, #16]
   13f5c:	b	13fc8 <table_compare_int32@@Base+0xc8>
   13f60:	b	13f64 <table_compare_int32@@Base+0x64>
   13f64:	b	13f68 <table_compare_int32@@Base+0x68>
   13f68:	ldr	r0, [sp, #12]
   13f6c:	ldr	r0, [r0]
   13f70:	str	r0, [sp, #4]
   13f74:	ldr	r0, [sp, #8]
   13f78:	ldr	r0, [r0]
   13f7c:	str	r0, [sp]
   13f80:	ldr	r0, [sp, #4]
   13f84:	ldr	r1, [sp]
   13f88:	cmp	r0, r1
   13f8c:	ble	13f9c <table_compare_int32@@Base+0x9c>
   13f90:	movw	r0, #1
   13f94:	str	r0, [sp, #16]
   13f98:	b	13fc8 <table_compare_int32@@Base+0xc8>
   13f9c:	ldr	r0, [sp, #4]
   13fa0:	ldr	r1, [sp]
   13fa4:	cmp	r0, r1
   13fa8:	bge	13fb8 <table_compare_int32@@Base+0xb8>
   13fac:	mvn	r0, #0
   13fb0:	str	r0, [sp, #16]
   13fb4:	b	13fc8 <table_compare_int32@@Base+0xc8>
   13fb8:	b	13fbc <table_compare_int32@@Base+0xbc>
   13fbc:	b	13fc0 <table_compare_int32@@Base+0xc0>
   13fc0:	movw	r0, #0
   13fc4:	str	r0, [sp, #16]
   13fc8:	ldr	r0, [sp, #16]
   13fcc:	add	sp, sp, #20
   13fd0:	bx	lr

00013fd4 <table_compare_uint32@@Base>:
   13fd4:	sub	sp, sp, #20
   13fd8:	str	r0, [sp, #12]
   13fdc:	str	r1, [sp, #8]
   13fe0:	ldr	r0, [sp, #12]
   13fe4:	movw	r1, #0
   13fe8:	cmp	r0, r1
   13fec:	bne	14018 <table_compare_uint32@@Base+0x44>
   13ff0:	ldr	r0, [sp, #8]
   13ff4:	movw	r1, #0
   13ff8:	cmp	r0, r1
   13ffc:	bne	1400c <table_compare_uint32@@Base+0x38>
   14000:	movw	r0, #0
   14004:	str	r0, [sp, #16]
   14008:	b	1409c <table_compare_uint32@@Base+0xc8>
   1400c:	mvn	r0, #0
   14010:	str	r0, [sp, #16]
   14014:	b	1409c <table_compare_uint32@@Base+0xc8>
   14018:	ldr	r0, [sp, #8]
   1401c:	movw	r1, #0
   14020:	cmp	r0, r1
   14024:	bne	14034 <table_compare_uint32@@Base+0x60>
   14028:	movw	r0, #1
   1402c:	str	r0, [sp, #16]
   14030:	b	1409c <table_compare_uint32@@Base+0xc8>
   14034:	b	14038 <table_compare_uint32@@Base+0x64>
   14038:	b	1403c <table_compare_uint32@@Base+0x68>
   1403c:	ldr	r0, [sp, #12]
   14040:	ldr	r0, [r0]
   14044:	str	r0, [sp, #4]
   14048:	ldr	r0, [sp, #8]
   1404c:	ldr	r0, [r0]
   14050:	str	r0, [sp]
   14054:	ldr	r0, [sp, #4]
   14058:	ldr	r1, [sp]
   1405c:	cmp	r0, r1
   14060:	bls	14070 <table_compare_uint32@@Base+0x9c>
   14064:	movw	r0, #1
   14068:	str	r0, [sp, #16]
   1406c:	b	1409c <table_compare_uint32@@Base+0xc8>
   14070:	ldr	r0, [sp, #4]
   14074:	ldr	r1, [sp]
   14078:	cmp	r0, r1
   1407c:	bcs	1408c <table_compare_uint32@@Base+0xb8>
   14080:	mvn	r0, #0
   14084:	str	r0, [sp, #16]
   14088:	b	1409c <table_compare_uint32@@Base+0xc8>
   1408c:	b	14090 <table_compare_uint32@@Base+0xbc>
   14090:	b	14094 <table_compare_uint32@@Base+0xc0>
   14094:	movw	r0, #0
   14098:	str	r0, [sp, #16]
   1409c:	ldr	r0, [sp, #16]
   140a0:	add	sp, sp, #20
   140a4:	bx	lr

000140a8 <table_compare_int64@@Base>:
   140a8:	sub	sp, sp, #48	; 0x30
   140ac:	str	r0, [sp, #40]	; 0x28
   140b0:	str	r1, [sp, #36]	; 0x24
   140b4:	ldr	r0, [sp, #40]	; 0x28
   140b8:	movw	r1, #0
   140bc:	cmp	r0, r1
   140c0:	bne	140ec <table_compare_int64@@Base+0x44>
   140c4:	ldr	r0, [sp, #36]	; 0x24
   140c8:	movw	r1, #0
   140cc:	cmp	r0, r1
   140d0:	bne	140e0 <table_compare_int64@@Base+0x38>
   140d4:	movw	r0, #0
   140d8:	str	r0, [sp, #44]	; 0x2c
   140dc:	b	141b0 <table_compare_int64@@Base+0x108>
   140e0:	mvn	r0, #0
   140e4:	str	r0, [sp, #44]	; 0x2c
   140e8:	b	141b0 <table_compare_int64@@Base+0x108>
   140ec:	ldr	r0, [sp, #36]	; 0x24
   140f0:	movw	r1, #0
   140f4:	cmp	r0, r1
   140f8:	bne	14108 <table_compare_int64@@Base+0x60>
   140fc:	movw	r0, #1
   14100:	str	r0, [sp, #44]	; 0x2c
   14104:	b	141b0 <table_compare_int64@@Base+0x108>
   14108:	b	1410c <table_compare_int64@@Base+0x64>
   1410c:	b	14110 <table_compare_int64@@Base+0x68>
   14110:	ldr	r0, [sp, #40]	; 0x28
   14114:	ldr	r1, [r0]
   14118:	ldr	r0, [r0, #4]
   1411c:	str	r0, [sp, #28]
   14120:	str	r1, [sp, #24]
   14124:	ldr	r0, [sp, #36]	; 0x24
   14128:	ldr	r1, [r0]
   1412c:	ldr	r0, [r0, #4]
   14130:	str	r0, [sp, #20]
   14134:	str	r1, [sp, #16]
   14138:	ldr	r0, [sp, #24]
   1413c:	ldr	r1, [sp, #28]
   14140:	ldr	r2, [sp, #16]
   14144:	ldr	r3, [sp, #20]
   14148:	subs	r0, r2, r0
   1414c:	sbcs	r1, r3, r1
   14150:	str	r0, [sp, #12]
   14154:	str	r1, [sp, #8]
   14158:	bge	1416c <table_compare_int64@@Base+0xc4>
   1415c:	b	14160 <table_compare_int64@@Base+0xb8>
   14160:	movw	r0, #1
   14164:	str	r0, [sp, #44]	; 0x2c
   14168:	b	141b0 <table_compare_int64@@Base+0x108>
   1416c:	ldr	r0, [sp, #24]
   14170:	ldr	r1, [sp, #28]
   14174:	ldr	r2, [sp, #16]
   14178:	ldr	r3, [sp, #20]
   1417c:	subs	r0, r0, r2
   14180:	sbcs	r1, r1, r3
   14184:	str	r0, [sp, #4]
   14188:	str	r1, [sp]
   1418c:	bge	141a0 <table_compare_int64@@Base+0xf8>
   14190:	b	14194 <table_compare_int64@@Base+0xec>
   14194:	mvn	r0, #0
   14198:	str	r0, [sp, #44]	; 0x2c
   1419c:	b	141b0 <table_compare_int64@@Base+0x108>
   141a0:	b	141a4 <table_compare_int64@@Base+0xfc>
   141a4:	b	141a8 <table_compare_int64@@Base+0x100>
   141a8:	movw	r0, #0
   141ac:	str	r0, [sp, #44]	; 0x2c
   141b0:	ldr	r0, [sp, #44]	; 0x2c
   141b4:	add	sp, sp, #48	; 0x30
   141b8:	bx	lr

000141bc <table_compare_uint64@@Base>:
   141bc:	sub	sp, sp, #48	; 0x30
   141c0:	str	r0, [sp, #40]	; 0x28
   141c4:	str	r1, [sp, #36]	; 0x24
   141c8:	ldr	r0, [sp, #40]	; 0x28
   141cc:	movw	r1, #0
   141d0:	cmp	r0, r1
   141d4:	bne	14200 <table_compare_uint64@@Base+0x44>
   141d8:	ldr	r0, [sp, #36]	; 0x24
   141dc:	movw	r1, #0
   141e0:	cmp	r0, r1
   141e4:	bne	141f4 <table_compare_uint64@@Base+0x38>
   141e8:	movw	r0, #0
   141ec:	str	r0, [sp, #44]	; 0x2c
   141f0:	b	142c4 <table_compare_uint64@@Base+0x108>
   141f4:	mvn	r0, #0
   141f8:	str	r0, [sp, #44]	; 0x2c
   141fc:	b	142c4 <table_compare_uint64@@Base+0x108>
   14200:	ldr	r0, [sp, #36]	; 0x24
   14204:	movw	r1, #0
   14208:	cmp	r0, r1
   1420c:	bne	1421c <table_compare_uint64@@Base+0x60>
   14210:	movw	r0, #1
   14214:	str	r0, [sp, #44]	; 0x2c
   14218:	b	142c4 <table_compare_uint64@@Base+0x108>
   1421c:	b	14220 <table_compare_uint64@@Base+0x64>
   14220:	b	14224 <table_compare_uint64@@Base+0x68>
   14224:	ldr	r0, [sp, #40]	; 0x28
   14228:	ldr	r1, [r0]
   1422c:	ldr	r0, [r0, #4]
   14230:	str	r0, [sp, #28]
   14234:	str	r1, [sp, #24]
   14238:	ldr	r0, [sp, #36]	; 0x24
   1423c:	ldr	r1, [r0]
   14240:	ldr	r0, [r0, #4]
   14244:	str	r0, [sp, #20]
   14248:	str	r1, [sp, #16]
   1424c:	ldr	r0, [sp, #24]
   14250:	ldr	r1, [sp, #28]
   14254:	ldr	r2, [sp, #16]
   14258:	ldr	r3, [sp, #20]
   1425c:	subs	r0, r2, r0
   14260:	sbcs	r1, r3, r1
   14264:	str	r0, [sp, #12]
   14268:	str	r1, [sp, #8]
   1426c:	bcs	14280 <table_compare_uint64@@Base+0xc4>
   14270:	b	14274 <table_compare_uint64@@Base+0xb8>
   14274:	movw	r0, #1
   14278:	str	r0, [sp, #44]	; 0x2c
   1427c:	b	142c4 <table_compare_uint64@@Base+0x108>
   14280:	ldr	r0, [sp, #24]
   14284:	ldr	r1, [sp, #28]
   14288:	ldr	r2, [sp, #16]
   1428c:	ldr	r3, [sp, #20]
   14290:	subs	r0, r0, r2
   14294:	sbcs	r1, r1, r3
   14298:	str	r0, [sp, #4]
   1429c:	str	r1, [sp]
   142a0:	bcs	142b4 <table_compare_uint64@@Base+0xf8>
   142a4:	b	142a8 <table_compare_uint64@@Base+0xec>
   142a8:	mvn	r0, #0
   142ac:	str	r0, [sp, #44]	; 0x2c
   142b0:	b	142c4 <table_compare_uint64@@Base+0x108>
   142b4:	b	142b8 <table_compare_uint64@@Base+0xfc>
   142b8:	b	142bc <table_compare_uint64@@Base+0x100>
   142bc:	movw	r0, #0
   142c0:	str	r0, [sp, #44]	; 0x2c
   142c4:	ldr	r0, [sp, #44]	; 0x2c
   142c8:	add	sp, sp, #48	; 0x30
   142cc:	bx	lr

000142d0 <table_compare_short@@Base>:
   142d0:	sub	sp, sp, #16
   142d4:	str	r0, [sp, #8]
   142d8:	str	r1, [sp, #4]
   142dc:	ldr	r0, [sp, #8]
   142e0:	movw	r1, #0
   142e4:	cmp	r0, r1
   142e8:	bne	14314 <table_compare_short@@Base+0x44>
   142ec:	ldr	r0, [sp, #4]
   142f0:	movw	r1, #0
   142f4:	cmp	r0, r1
   142f8:	bne	14308 <table_compare_short@@Base+0x38>
   142fc:	movw	r0, #0
   14300:	str	r0, [sp, #12]
   14304:	b	14398 <table_compare_short@@Base+0xc8>
   14308:	mvn	r0, #0
   1430c:	str	r0, [sp, #12]
   14310:	b	14398 <table_compare_short@@Base+0xc8>
   14314:	ldr	r0, [sp, #4]
   14318:	movw	r1, #0
   1431c:	cmp	r0, r1
   14320:	bne	14330 <table_compare_short@@Base+0x60>
   14324:	movw	r0, #1
   14328:	str	r0, [sp, #12]
   1432c:	b	14398 <table_compare_short@@Base+0xc8>
   14330:	b	14334 <table_compare_short@@Base+0x64>
   14334:	b	14338 <table_compare_short@@Base+0x68>
   14338:	ldr	r0, [sp, #8]
   1433c:	ldrh	r0, [r0]
   14340:	strh	r0, [sp, #2]
   14344:	ldr	r0, [sp, #4]
   14348:	ldrh	r0, [r0]
   1434c:	strh	r0, [sp]
   14350:	ldrsh	r0, [sp, #2]
   14354:	ldrsh	r1, [sp]
   14358:	cmp	r0, r1
   1435c:	ble	1436c <table_compare_short@@Base+0x9c>
   14360:	movw	r0, #1
   14364:	str	r0, [sp, #12]
   14368:	b	14398 <table_compare_short@@Base+0xc8>
   1436c:	ldrsh	r0, [sp, #2]
   14370:	ldrsh	r1, [sp]
   14374:	cmp	r0, r1
   14378:	bge	14388 <table_compare_short@@Base+0xb8>
   1437c:	mvn	r0, #0
   14380:	str	r0, [sp, #12]
   14384:	b	14398 <table_compare_short@@Base+0xc8>
   14388:	b	1438c <table_compare_short@@Base+0xbc>
   1438c:	b	14390 <table_compare_short@@Base+0xc0>
   14390:	movw	r0, #0
   14394:	str	r0, [sp, #12]
   14398:	ldr	r0, [sp, #12]
   1439c:	add	sp, sp, #16
   143a0:	bx	lr

000143a4 <table_compare_ushort@@Base>:
   143a4:	sub	sp, sp, #16
   143a8:	str	r0, [sp, #8]
   143ac:	str	r1, [sp, #4]
   143b0:	ldr	r0, [sp, #8]
   143b4:	movw	r1, #0
   143b8:	cmp	r0, r1
   143bc:	bne	143e8 <table_compare_ushort@@Base+0x44>
   143c0:	ldr	r0, [sp, #4]
   143c4:	movw	r1, #0
   143c8:	cmp	r0, r1
   143cc:	bne	143dc <table_compare_ushort@@Base+0x38>
   143d0:	movw	r0, #0
   143d4:	str	r0, [sp, #12]
   143d8:	b	1446c <table_compare_ushort@@Base+0xc8>
   143dc:	mvn	r0, #0
   143e0:	str	r0, [sp, #12]
   143e4:	b	1446c <table_compare_ushort@@Base+0xc8>
   143e8:	ldr	r0, [sp, #4]
   143ec:	movw	r1, #0
   143f0:	cmp	r0, r1
   143f4:	bne	14404 <table_compare_ushort@@Base+0x60>
   143f8:	movw	r0, #1
   143fc:	str	r0, [sp, #12]
   14400:	b	1446c <table_compare_ushort@@Base+0xc8>
   14404:	b	14408 <table_compare_ushort@@Base+0x64>
   14408:	b	1440c <table_compare_ushort@@Base+0x68>
   1440c:	ldr	r0, [sp, #8]
   14410:	ldrh	r0, [r0]
   14414:	strh	r0, [sp, #2]
   14418:	ldr	r0, [sp, #4]
   1441c:	ldrh	r0, [r0]
   14420:	strh	r0, [sp]
   14424:	ldrh	r0, [sp, #2]
   14428:	ldrh	r1, [sp]
   1442c:	cmp	r0, r1
   14430:	ble	14440 <table_compare_ushort@@Base+0x9c>
   14434:	movw	r0, #1
   14438:	str	r0, [sp, #12]
   1443c:	b	1446c <table_compare_ushort@@Base+0xc8>
   14440:	ldrh	r0, [sp, #2]
   14444:	ldrh	r1, [sp]
   14448:	cmp	r0, r1
   1444c:	bge	1445c <table_compare_ushort@@Base+0xb8>
   14450:	mvn	r0, #0
   14454:	str	r0, [sp, #12]
   14458:	b	1446c <table_compare_ushort@@Base+0xc8>
   1445c:	b	14460 <table_compare_ushort@@Base+0xbc>
   14460:	b	14464 <table_compare_ushort@@Base+0xc0>
   14464:	movw	r0, #0
   14468:	str	r0, [sp, #12]
   1446c:	ldr	r0, [sp, #12]
   14470:	add	sp, sp, #16
   14474:	bx	lr

00014478 <table_compare_long@@Base>:
   14478:	sub	sp, sp, #20
   1447c:	str	r0, [sp, #12]
   14480:	str	r1, [sp, #8]
   14484:	ldr	r0, [sp, #12]
   14488:	movw	r1, #0
   1448c:	cmp	r0, r1
   14490:	bne	144bc <table_compare_long@@Base+0x44>
   14494:	ldr	r0, [sp, #8]
   14498:	movw	r1, #0
   1449c:	cmp	r0, r1
   144a0:	bne	144b0 <table_compare_long@@Base+0x38>
   144a4:	movw	r0, #0
   144a8:	str	r0, [sp, #16]
   144ac:	b	14540 <table_compare_long@@Base+0xc8>
   144b0:	mvn	r0, #0
   144b4:	str	r0, [sp, #16]
   144b8:	b	14540 <table_compare_long@@Base+0xc8>
   144bc:	ldr	r0, [sp, #8]
   144c0:	movw	r1, #0
   144c4:	cmp	r0, r1
   144c8:	bne	144d8 <table_compare_long@@Base+0x60>
   144cc:	movw	r0, #1
   144d0:	str	r0, [sp, #16]
   144d4:	b	14540 <table_compare_long@@Base+0xc8>
   144d8:	b	144dc <table_compare_long@@Base+0x64>
   144dc:	b	144e0 <table_compare_long@@Base+0x68>
   144e0:	ldr	r0, [sp, #12]
   144e4:	ldr	r0, [r0]
   144e8:	str	r0, [sp, #4]
   144ec:	ldr	r0, [sp, #8]
   144f0:	ldr	r0, [r0]
   144f4:	str	r0, [sp]
   144f8:	ldr	r0, [sp, #4]
   144fc:	ldr	r1, [sp]
   14500:	cmp	r0, r1
   14504:	ble	14514 <table_compare_long@@Base+0x9c>
   14508:	movw	r0, #1
   1450c:	str	r0, [sp, #16]
   14510:	b	14540 <table_compare_long@@Base+0xc8>
   14514:	ldr	r0, [sp, #4]
   14518:	ldr	r1, [sp]
   1451c:	cmp	r0, r1
   14520:	bge	14530 <table_compare_long@@Base+0xb8>
   14524:	mvn	r0, #0
   14528:	str	r0, [sp, #16]
   1452c:	b	14540 <table_compare_long@@Base+0xc8>
   14530:	b	14534 <table_compare_long@@Base+0xbc>
   14534:	b	14538 <table_compare_long@@Base+0xc0>
   14538:	movw	r0, #0
   1453c:	str	r0, [sp, #16]
   14540:	ldr	r0, [sp, #16]
   14544:	add	sp, sp, #20
   14548:	bx	lr

0001454c <table_compare_ulong@@Base>:
   1454c:	sub	sp, sp, #20
   14550:	str	r0, [sp, #12]
   14554:	str	r1, [sp, #8]
   14558:	ldr	r0, [sp, #12]
   1455c:	movw	r1, #0
   14560:	cmp	r0, r1
   14564:	bne	14590 <table_compare_ulong@@Base+0x44>
   14568:	ldr	r0, [sp, #8]
   1456c:	movw	r1, #0
   14570:	cmp	r0, r1
   14574:	bne	14584 <table_compare_ulong@@Base+0x38>
   14578:	movw	r0, #0
   1457c:	str	r0, [sp, #16]
   14580:	b	14614 <table_compare_ulong@@Base+0xc8>
   14584:	mvn	r0, #0
   14588:	str	r0, [sp, #16]
   1458c:	b	14614 <table_compare_ulong@@Base+0xc8>
   14590:	ldr	r0, [sp, #8]
   14594:	movw	r1, #0
   14598:	cmp	r0, r1
   1459c:	bne	145ac <table_compare_ulong@@Base+0x60>
   145a0:	movw	r0, #1
   145a4:	str	r0, [sp, #16]
   145a8:	b	14614 <table_compare_ulong@@Base+0xc8>
   145ac:	b	145b0 <table_compare_ulong@@Base+0x64>
   145b0:	b	145b4 <table_compare_ulong@@Base+0x68>
   145b4:	ldr	r0, [sp, #12]
   145b8:	ldr	r0, [r0]
   145bc:	str	r0, [sp, #4]
   145c0:	ldr	r0, [sp, #8]
   145c4:	ldr	r0, [r0]
   145c8:	str	r0, [sp]
   145cc:	ldr	r0, [sp, #4]
   145d0:	ldr	r1, [sp]
   145d4:	cmp	r0, r1
   145d8:	bls	145e8 <table_compare_ulong@@Base+0x9c>
   145dc:	movw	r0, #1
   145e0:	str	r0, [sp, #16]
   145e4:	b	14614 <table_compare_ulong@@Base+0xc8>
   145e8:	ldr	r0, [sp, #4]
   145ec:	ldr	r1, [sp]
   145f0:	cmp	r0, r1
   145f4:	bcs	14604 <table_compare_ulong@@Base+0xb8>
   145f8:	mvn	r0, #0
   145fc:	str	r0, [sp, #16]
   14600:	b	14614 <table_compare_ulong@@Base+0xc8>
   14604:	b	14608 <table_compare_ulong@@Base+0xbc>
   14608:	b	1460c <table_compare_ulong@@Base+0xc0>
   1460c:	movw	r0, #0
   14610:	str	r0, [sp, #16]
   14614:	ldr	r0, [sp, #16]
   14618:	add	sp, sp, #20
   1461c:	bx	lr

00014620 <table_compare_llong@@Base>:
   14620:	sub	sp, sp, #48	; 0x30
   14624:	str	r0, [sp, #40]	; 0x28
   14628:	str	r1, [sp, #36]	; 0x24
   1462c:	ldr	r0, [sp, #40]	; 0x28
   14630:	movw	r1, #0
   14634:	cmp	r0, r1
   14638:	bne	14664 <table_compare_llong@@Base+0x44>
   1463c:	ldr	r0, [sp, #36]	; 0x24
   14640:	movw	r1, #0
   14644:	cmp	r0, r1
   14648:	bne	14658 <table_compare_llong@@Base+0x38>
   1464c:	movw	r0, #0
   14650:	str	r0, [sp, #44]	; 0x2c
   14654:	b	14728 <table_compare_llong@@Base+0x108>
   14658:	mvn	r0, #0
   1465c:	str	r0, [sp, #44]	; 0x2c
   14660:	b	14728 <table_compare_llong@@Base+0x108>
   14664:	ldr	r0, [sp, #36]	; 0x24
   14668:	movw	r1, #0
   1466c:	cmp	r0, r1
   14670:	bne	14680 <table_compare_llong@@Base+0x60>
   14674:	movw	r0, #1
   14678:	str	r0, [sp, #44]	; 0x2c
   1467c:	b	14728 <table_compare_llong@@Base+0x108>
   14680:	b	14684 <table_compare_llong@@Base+0x64>
   14684:	b	14688 <table_compare_llong@@Base+0x68>
   14688:	ldr	r0, [sp, #40]	; 0x28
   1468c:	ldr	r1, [r0]
   14690:	ldr	r0, [r0, #4]
   14694:	str	r0, [sp, #28]
   14698:	str	r1, [sp, #24]
   1469c:	ldr	r0, [sp, #36]	; 0x24
   146a0:	ldr	r1, [r0]
   146a4:	ldr	r0, [r0, #4]
   146a8:	str	r0, [sp, #20]
   146ac:	str	r1, [sp, #16]
   146b0:	ldr	r0, [sp, #24]
   146b4:	ldr	r1, [sp, #28]
   146b8:	ldr	r2, [sp, #16]
   146bc:	ldr	r3, [sp, #20]
   146c0:	subs	r0, r2, r0
   146c4:	sbcs	r1, r3, r1
   146c8:	str	r0, [sp, #12]
   146cc:	str	r1, [sp, #8]
   146d0:	bge	146e4 <table_compare_llong@@Base+0xc4>
   146d4:	b	146d8 <table_compare_llong@@Base+0xb8>
   146d8:	movw	r0, #1
   146dc:	str	r0, [sp, #44]	; 0x2c
   146e0:	b	14728 <table_compare_llong@@Base+0x108>
   146e4:	ldr	r0, [sp, #24]
   146e8:	ldr	r1, [sp, #28]
   146ec:	ldr	r2, [sp, #16]
   146f0:	ldr	r3, [sp, #20]
   146f4:	subs	r0, r0, r2
   146f8:	sbcs	r1, r1, r3
   146fc:	str	r0, [sp, #4]
   14700:	str	r1, [sp]
   14704:	bge	14718 <table_compare_llong@@Base+0xf8>
   14708:	b	1470c <table_compare_llong@@Base+0xec>
   1470c:	mvn	r0, #0
   14710:	str	r0, [sp, #44]	; 0x2c
   14714:	b	14728 <table_compare_llong@@Base+0x108>
   14718:	b	1471c <table_compare_llong@@Base+0xfc>
   1471c:	b	14720 <table_compare_llong@@Base+0x100>
   14720:	movw	r0, #0
   14724:	str	r0, [sp, #44]	; 0x2c
   14728:	ldr	r0, [sp, #44]	; 0x2c
   1472c:	add	sp, sp, #48	; 0x30
   14730:	bx	lr

00014734 <table_compare_ullong@@Base>:
   14734:	sub	sp, sp, #20
   14738:	str	r0, [sp, #12]
   1473c:	str	r1, [sp, #8]
   14740:	ldr	r0, [sp, #12]
   14744:	movw	r1, #0
   14748:	cmp	r0, r1
   1474c:	bne	14778 <table_compare_ullong@@Base+0x44>
   14750:	ldr	r0, [sp, #8]
   14754:	movw	r1, #0
   14758:	cmp	r0, r1
   1475c:	bne	1476c <table_compare_ullong@@Base+0x38>
   14760:	movw	r0, #0
   14764:	str	r0, [sp, #16]
   14768:	b	147fc <table_compare_ullong@@Base+0xc8>
   1476c:	mvn	r0, #0
   14770:	str	r0, [sp, #16]
   14774:	b	147fc <table_compare_ullong@@Base+0xc8>
   14778:	ldr	r0, [sp, #8]
   1477c:	movw	r1, #0
   14780:	cmp	r0, r1
   14784:	bne	14794 <table_compare_ullong@@Base+0x60>
   14788:	movw	r0, #1
   1478c:	str	r0, [sp, #16]
   14790:	b	147fc <table_compare_ullong@@Base+0xc8>
   14794:	b	14798 <table_compare_ullong@@Base+0x64>
   14798:	b	1479c <table_compare_ullong@@Base+0x68>
   1479c:	ldr	r0, [sp, #12]
   147a0:	ldr	r0, [r0]
   147a4:	str	r0, [sp, #4]
   147a8:	ldr	r0, [sp, #8]
   147ac:	ldr	r0, [r0]
   147b0:	str	r0, [sp]
   147b4:	ldr	r0, [sp, #4]
   147b8:	ldr	r1, [sp]
   147bc:	cmp	r0, r1
   147c0:	bls	147d0 <table_compare_ullong@@Base+0x9c>
   147c4:	movw	r0, #1
   147c8:	str	r0, [sp, #16]
   147cc:	b	147fc <table_compare_ullong@@Base+0xc8>
   147d0:	ldr	r0, [sp, #4]
   147d4:	ldr	r1, [sp]
   147d8:	cmp	r0, r1
   147dc:	bcs	147ec <table_compare_ullong@@Base+0xb8>
   147e0:	mvn	r0, #0
   147e4:	str	r0, [sp, #16]
   147e8:	b	147fc <table_compare_ullong@@Base+0xc8>
   147ec:	b	147f0 <table_compare_ullong@@Base+0xbc>
   147f0:	b	147f4 <table_compare_ullong@@Base+0xc0>
   147f4:	movw	r0, #0
   147f8:	str	r0, [sp, #16]
   147fc:	ldr	r0, [sp, #16]
   14800:	add	sp, sp, #20
   14804:	bx	lr

00014808 <table_compare_float@@Base>:
   14808:	sub	sp, sp, #20
   1480c:	str	r0, [sp, #12]
   14810:	str	r1, [sp, #8]
   14814:	ldr	r0, [sp, #12]
   14818:	movw	r1, #0
   1481c:	cmp	r0, r1
   14820:	bne	1484c <table_compare_float@@Base+0x44>
   14824:	ldr	r0, [sp, #8]
   14828:	movw	r1, #0
   1482c:	cmp	r0, r1
   14830:	bne	14840 <table_compare_float@@Base+0x38>
   14834:	movw	r0, #0
   14838:	str	r0, [sp, #16]
   1483c:	b	148d8 <table_compare_float@@Base+0xd0>
   14840:	mvn	r0, #0
   14844:	str	r0, [sp, #16]
   14848:	b	148d8 <table_compare_float@@Base+0xd0>
   1484c:	ldr	r0, [sp, #8]
   14850:	movw	r1, #0
   14854:	cmp	r0, r1
   14858:	bne	14868 <table_compare_float@@Base+0x60>
   1485c:	movw	r0, #1
   14860:	str	r0, [sp, #16]
   14864:	b	148d8 <table_compare_float@@Base+0xd0>
   14868:	b	1486c <table_compare_float@@Base+0x64>
   1486c:	b	14870 <table_compare_float@@Base+0x68>
   14870:	ldr	r0, [sp, #12]
   14874:	vldr	s0, [r0]
   14878:	vstr	s0, [sp, #4]
   1487c:	ldr	r0, [sp, #8]
   14880:	vldr	s0, [r0]
   14884:	vstr	s0, [sp]
   14888:	vldr	s0, [sp, #4]
   1488c:	vldr	s2, [sp]
   14890:	vcmpe.f32	s0, s2
   14894:	vmrs	APSR_nzcv, fpscr
   14898:	ble	148a8 <table_compare_float@@Base+0xa0>
   1489c:	movw	r0, #1
   148a0:	str	r0, [sp, #16]
   148a4:	b	148d8 <table_compare_float@@Base+0xd0>
   148a8:	vldr	s0, [sp, #4]
   148ac:	vldr	s2, [sp]
   148b0:	vcmpe.f32	s0, s2
   148b4:	vmrs	APSR_nzcv, fpscr
   148b8:	bpl	148c8 <table_compare_float@@Base+0xc0>
   148bc:	mvn	r0, #0
   148c0:	str	r0, [sp, #16]
   148c4:	b	148d8 <table_compare_float@@Base+0xd0>
   148c8:	b	148cc <table_compare_float@@Base+0xc4>
   148cc:	b	148d0 <table_compare_float@@Base+0xc8>
   148d0:	movw	r0, #0
   148d4:	str	r0, [sp, #16]
   148d8:	ldr	r0, [sp, #16]
   148dc:	add	sp, sp, #20
   148e0:	bx	lr

000148e4 <table_compare_double@@Base>:
   148e4:	sub	sp, sp, #32
   148e8:	str	r0, [sp, #24]
   148ec:	str	r1, [sp, #20]
   148f0:	ldr	r0, [sp, #24]
   148f4:	movw	r1, #0
   148f8:	cmp	r0, r1
   148fc:	bne	14928 <table_compare_double@@Base+0x44>
   14900:	ldr	r0, [sp, #20]
   14904:	movw	r1, #0
   14908:	cmp	r0, r1
   1490c:	bne	1491c <table_compare_double@@Base+0x38>
   14910:	movw	r0, #0
   14914:	str	r0, [sp, #28]
   14918:	b	149b4 <table_compare_double@@Base+0xd0>
   1491c:	mvn	r0, #0
   14920:	str	r0, [sp, #28]
   14924:	b	149b4 <table_compare_double@@Base+0xd0>
   14928:	ldr	r0, [sp, #20]
   1492c:	movw	r1, #0
   14930:	cmp	r0, r1
   14934:	bne	14944 <table_compare_double@@Base+0x60>
   14938:	movw	r0, #1
   1493c:	str	r0, [sp, #28]
   14940:	b	149b4 <table_compare_double@@Base+0xd0>
   14944:	b	14948 <table_compare_double@@Base+0x64>
   14948:	b	1494c <table_compare_double@@Base+0x68>
   1494c:	ldr	r0, [sp, #24]
   14950:	vldr	d16, [r0]
   14954:	vstr	d16, [sp, #8]
   14958:	ldr	r0, [sp, #20]
   1495c:	vldr	d16, [r0]
   14960:	vstr	d16, [sp]
   14964:	vldr	d16, [sp, #8]
   14968:	vldr	d17, [sp]
   1496c:	vcmpe.f64	d16, d17
   14970:	vmrs	APSR_nzcv, fpscr
   14974:	ble	14984 <table_compare_double@@Base+0xa0>
   14978:	movw	r0, #1
   1497c:	str	r0, [sp, #28]
   14980:	b	149b4 <table_compare_double@@Base+0xd0>
   14984:	vldr	d16, [sp, #8]
   14988:	vldr	d17, [sp]
   1498c:	vcmpe.f64	d16, d17
   14990:	vmrs	APSR_nzcv, fpscr
   14994:	bpl	149a4 <table_compare_double@@Base+0xc0>
   14998:	mvn	r0, #0
   1499c:	str	r0, [sp, #28]
   149a0:	b	149b4 <table_compare_double@@Base+0xd0>
   149a4:	b	149a8 <table_compare_double@@Base+0xc4>
   149a8:	b	149ac <table_compare_double@@Base+0xc8>
   149ac:	movw	r0, #0
   149b0:	str	r0, [sp, #28]
   149b4:	ldr	r0, [sp, #28]
   149b8:	add	sp, sp, #32
   149bc:	bx	lr

000149c0 <table_compare_ldouble@@Base>:
   149c0:	sub	sp, sp, #32
   149c4:	str	r0, [sp, #24]
   149c8:	str	r1, [sp, #20]
   149cc:	ldr	r0, [sp, #24]
   149d0:	movw	r1, #0
   149d4:	cmp	r0, r1
   149d8:	bne	14a04 <table_compare_ldouble@@Base+0x44>
   149dc:	ldr	r0, [sp, #20]
   149e0:	movw	r1, #0
   149e4:	cmp	r0, r1
   149e8:	bne	149f8 <table_compare_ldouble@@Base+0x38>
   149ec:	movw	r0, #0
   149f0:	str	r0, [sp, #28]
   149f4:	b	14a90 <table_compare_ldouble@@Base+0xd0>
   149f8:	mvn	r0, #0
   149fc:	str	r0, [sp, #28]
   14a00:	b	14a90 <table_compare_ldouble@@Base+0xd0>
   14a04:	ldr	r0, [sp, #20]
   14a08:	movw	r1, #0
   14a0c:	cmp	r0, r1
   14a10:	bne	14a20 <table_compare_ldouble@@Base+0x60>
   14a14:	movw	r0, #1
   14a18:	str	r0, [sp, #28]
   14a1c:	b	14a90 <table_compare_ldouble@@Base+0xd0>
   14a20:	b	14a24 <table_compare_ldouble@@Base+0x64>
   14a24:	b	14a28 <table_compare_ldouble@@Base+0x68>
   14a28:	ldr	r0, [sp, #24]
   14a2c:	vldr	d16, [r0]
   14a30:	vstr	d16, [sp, #8]
   14a34:	ldr	r0, [sp, #20]
   14a38:	vldr	d16, [r0]
   14a3c:	vstr	d16, [sp]
   14a40:	vldr	d16, [sp, #8]
   14a44:	vldr	d17, [sp]
   14a48:	vcmpe.f64	d16, d17
   14a4c:	vmrs	APSR_nzcv, fpscr
   14a50:	ble	14a60 <table_compare_ldouble@@Base+0xa0>
   14a54:	movw	r0, #1
   14a58:	str	r0, [sp, #28]
   14a5c:	b	14a90 <table_compare_ldouble@@Base+0xd0>
   14a60:	vldr	d16, [sp, #8]
   14a64:	vldr	d17, [sp]
   14a68:	vcmpe.f64	d16, d17
   14a6c:	vmrs	APSR_nzcv, fpscr
   14a70:	bpl	14a80 <table_compare_ldouble@@Base+0xc0>
   14a74:	mvn	r0, #0
   14a78:	str	r0, [sp, #28]
   14a7c:	b	14a90 <table_compare_ldouble@@Base+0xd0>
   14a80:	b	14a84 <table_compare_ldouble@@Base+0xc4>
   14a84:	b	14a88 <table_compare_ldouble@@Base+0xc8>
   14a88:	movw	r0, #0
   14a8c:	str	r0, [sp, #28]
   14a90:	ldr	r0, [sp, #28]
   14a94:	add	sp, sp, #32
   14a98:	bx	lr

00014a9c <table_compare_char@@Base>:
   14a9c:	sub	sp, sp, #16
   14aa0:	str	r0, [sp, #8]
   14aa4:	str	r1, [sp, #4]
   14aa8:	ldr	r0, [sp, #8]
   14aac:	movw	r1, #0
   14ab0:	cmp	r0, r1
   14ab4:	bne	14ae0 <table_compare_char@@Base+0x44>
   14ab8:	ldr	r0, [sp, #4]
   14abc:	movw	r1, #0
   14ac0:	cmp	r0, r1
   14ac4:	bne	14ad4 <table_compare_char@@Base+0x38>
   14ac8:	movw	r0, #0
   14acc:	str	r0, [sp, #12]
   14ad0:	b	14b64 <table_compare_char@@Base+0xc8>
   14ad4:	mvn	r0, #0
   14ad8:	str	r0, [sp, #12]
   14adc:	b	14b64 <table_compare_char@@Base+0xc8>
   14ae0:	ldr	r0, [sp, #4]
   14ae4:	movw	r1, #0
   14ae8:	cmp	r0, r1
   14aec:	bne	14afc <table_compare_char@@Base+0x60>
   14af0:	movw	r0, #1
   14af4:	str	r0, [sp, #12]
   14af8:	b	14b64 <table_compare_char@@Base+0xc8>
   14afc:	b	14b00 <table_compare_char@@Base+0x64>
   14b00:	b	14b04 <table_compare_char@@Base+0x68>
   14b04:	ldr	r0, [sp, #8]
   14b08:	ldrb	r0, [r0]
   14b0c:	strb	r0, [sp, #3]
   14b10:	ldr	r0, [sp, #4]
   14b14:	ldrb	r0, [r0]
   14b18:	strb	r0, [sp, #2]
   14b1c:	ldrb	r0, [sp, #3]
   14b20:	ldrb	r1, [sp, #2]
   14b24:	cmp	r0, r1
   14b28:	ble	14b38 <table_compare_char@@Base+0x9c>
   14b2c:	movw	r0, #1
   14b30:	str	r0, [sp, #12]
   14b34:	b	14b64 <table_compare_char@@Base+0xc8>
   14b38:	ldrb	r0, [sp, #3]
   14b3c:	ldrb	r1, [sp, #2]
   14b40:	cmp	r0, r1
   14b44:	bge	14b54 <table_compare_char@@Base+0xb8>
   14b48:	mvn	r0, #0
   14b4c:	str	r0, [sp, #12]
   14b50:	b	14b64 <table_compare_char@@Base+0xc8>
   14b54:	b	14b58 <table_compare_char@@Base+0xbc>
   14b58:	b	14b5c <table_compare_char@@Base+0xc0>
   14b5c:	movw	r0, #0
   14b60:	str	r0, [sp, #12]
   14b64:	ldr	r0, [sp, #12]
   14b68:	add	sp, sp, #16
   14b6c:	bx	lr

00014b70 <table_compare_uchar@@Base>:
   14b70:	sub	sp, sp, #16
   14b74:	str	r0, [sp, #8]
   14b78:	str	r1, [sp, #4]
   14b7c:	ldr	r0, [sp, #8]
   14b80:	movw	r1, #0
   14b84:	cmp	r0, r1
   14b88:	bne	14bb4 <table_compare_uchar@@Base+0x44>
   14b8c:	ldr	r0, [sp, #4]
   14b90:	movw	r1, #0
   14b94:	cmp	r0, r1
   14b98:	bne	14ba8 <table_compare_uchar@@Base+0x38>
   14b9c:	movw	r0, #0
   14ba0:	str	r0, [sp, #12]
   14ba4:	b	14c38 <table_compare_uchar@@Base+0xc8>
   14ba8:	mvn	r0, #0
   14bac:	str	r0, [sp, #12]
   14bb0:	b	14c38 <table_compare_uchar@@Base+0xc8>
   14bb4:	ldr	r0, [sp, #4]
   14bb8:	movw	r1, #0
   14bbc:	cmp	r0, r1
   14bc0:	bne	14bd0 <table_compare_uchar@@Base+0x60>
   14bc4:	movw	r0, #1
   14bc8:	str	r0, [sp, #12]
   14bcc:	b	14c38 <table_compare_uchar@@Base+0xc8>
   14bd0:	b	14bd4 <table_compare_uchar@@Base+0x64>
   14bd4:	b	14bd8 <table_compare_uchar@@Base+0x68>
   14bd8:	ldr	r0, [sp, #8]
   14bdc:	ldrb	r0, [r0]
   14be0:	strb	r0, [sp, #3]
   14be4:	ldr	r0, [sp, #4]
   14be8:	ldrb	r0, [r0]
   14bec:	strb	r0, [sp, #2]
   14bf0:	ldrb	r0, [sp, #3]
   14bf4:	ldrb	r1, [sp, #2]
   14bf8:	cmp	r0, r1
   14bfc:	ble	14c0c <table_compare_uchar@@Base+0x9c>
   14c00:	movw	r0, #1
   14c04:	str	r0, [sp, #12]
   14c08:	b	14c38 <table_compare_uchar@@Base+0xc8>
   14c0c:	ldrb	r0, [sp, #3]
   14c10:	ldrb	r1, [sp, #2]
   14c14:	cmp	r0, r1
   14c18:	bge	14c28 <table_compare_uchar@@Base+0xb8>
   14c1c:	mvn	r0, #0
   14c20:	str	r0, [sp, #12]
   14c24:	b	14c38 <table_compare_uchar@@Base+0xc8>
   14c28:	b	14c2c <table_compare_uchar@@Base+0xbc>
   14c2c:	b	14c30 <table_compare_uchar@@Base+0xc0>
   14c30:	movw	r0, #0
   14c34:	str	r0, [sp, #12]
   14c38:	ldr	r0, [sp, #12]
   14c3c:	add	sp, sp, #16
   14c40:	bx	lr

00014c44 <table_compare_string@@Base>:
   14c44:	push	{fp, lr}
   14c48:	mov	fp, sp
   14c4c:	sub	sp, sp, #24
   14c50:	str	r0, [fp, #-8]
   14c54:	str	r1, [sp, #12]
   14c58:	ldr	r0, [fp, #-8]
   14c5c:	movw	r1, #0
   14c60:	cmp	r0, r1
   14c64:	bne	14c90 <table_compare_string@@Base+0x4c>
   14c68:	ldr	r0, [sp, #12]
   14c6c:	movw	r1, #0
   14c70:	cmp	r0, r1
   14c74:	bne	14c84 <table_compare_string@@Base+0x40>
   14c78:	movw	r0, #0
   14c7c:	str	r0, [fp, #-4]
   14c80:	b	14cd4 <table_compare_string@@Base+0x90>
   14c84:	mvn	r0, #0
   14c88:	str	r0, [fp, #-4]
   14c8c:	b	14cd4 <table_compare_string@@Base+0x90>
   14c90:	ldr	r0, [sp, #12]
   14c94:	movw	r1, #0
   14c98:	cmp	r0, r1
   14c9c:	bne	14cac <table_compare_string@@Base+0x68>
   14ca0:	movw	r0, #1
   14ca4:	str	r0, [fp, #-4]
   14ca8:	b	14cd4 <table_compare_string@@Base+0x90>
   14cac:	b	14cb0 <table_compare_string@@Base+0x6c>
   14cb0:	b	14cb4 <table_compare_string@@Base+0x70>
   14cb4:	ldr	r0, [fp, #-8]
   14cb8:	str	r0, [sp, #8]
   14cbc:	ldr	r0, [sp, #12]
   14cc0:	str	r0, [sp, #4]
   14cc4:	ldr	r0, [sp, #8]
   14cc8:	ldr	r1, [sp, #4]
   14ccc:	bl	11f08 <strcmp@plt>
   14cd0:	str	r0, [fp, #-4]
   14cd4:	ldr	r0, [fp, #-4]
   14cd8:	mov	sp, fp
   14cdc:	pop	{fp, pc}

00014ce0 <table_compare_ptr@@Base>:
   14ce0:	sub	sp, sp, #12
   14ce4:	str	r0, [sp, #4]
   14ce8:	str	r1, [sp]
   14cec:	ldr	r0, [sp, #4]
   14cf0:	ldr	r1, [sp]
   14cf4:	cmp	r0, r1
   14cf8:	bls	14d08 <table_compare_ptr@@Base+0x28>
   14cfc:	movw	r0, #1
   14d00:	str	r0, [sp, #8]
   14d04:	b	14d30 <table_compare_ptr@@Base+0x50>
   14d08:	ldr	r0, [sp, #4]
   14d0c:	ldr	r1, [sp]
   14d10:	cmp	r0, r1
   14d14:	bcs	14d24 <table_compare_ptr@@Base+0x44>
   14d18:	mvn	r0, #0
   14d1c:	str	r0, [sp, #8]
   14d20:	b	14d30 <table_compare_ptr@@Base+0x50>
   14d24:	b	14d28 <table_compare_ptr@@Base+0x48>
   14d28:	movw	r0, #0
   14d2c:	str	r0, [sp, #8]
   14d30:	ldr	r0, [sp, #8]
   14d34:	add	sp, sp, #12
   14d38:	bx	lr

00014d3c <table_get_default_compare_function_for_data_type@@Base>:
   14d3c:	sub	sp, sp, #12
   14d40:	str	r0, [sp, #8]
   14d44:	mov	r0, #0
   14d48:	str	r0, [sp, #4]
   14d4c:	ldr	r0, [sp, #8]
   14d50:	cmp	r0, #23
   14d54:	str	r0, [sp]
   14d58:	bhi	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d5c:	add	r0, pc, #8
   14d60:	ldr	r1, [sp]
   14d64:	ldr	r2, [r0, r1, lsl #2]
   14d68:	add	pc, r0, r2
   14d6c:	andeq	r0, r0, r0, rrx
   14d70:	andeq	r0, r0, r0, ror r0
   14d74:	andeq	r0, r0, r0, lsl #1
   14d78:	muleq	r0, r0, r0
   14d7c:	andeq	r0, r0, r0, lsr #1
   14d80:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   14d84:	andeq	r0, r0, r0, asr #1
   14d88:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14d8c:	andeq	r0, r0, r0, ror #1
   14d90:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14d94:	andeq	r0, r0, r0, lsl #2
   14d98:	andeq	r0, r0, r0, lsl r1
   14d9c:	andeq	r0, r0, r0, lsr #2
   14da0:	andeq	r0, r0, r0, lsr r1
   14da4:	andeq	r0, r0, r0, asr #2
   14da8:	andeq	r0, r0, r0, asr r1
   14dac:	andeq	r0, r0, r0, ror r1
   14db0:	andeq	r0, r0, r0, lsl #3
   14db4:	muleq	r0, r0, r1
   14db8:			; <UNDEFINED> instruction: 0x000001b0
   14dbc:	andeq	r0, r0, r0, asr #3
   14dc0:	andeq	r0, r0, r0, ror #2
   14dc4:	andeq	r0, r0, r0, lsr #3
   14dc8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14dcc:	ldr	r0, [pc, #476]	; 14fb0 <table_get_default_compare_function_for_data_type@@Base+0x274>
   14dd0:	ldr	r0, [pc, r0]
   14dd4:	str	r0, [sp, #4]
   14dd8:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14ddc:	ldr	r0, [pc, #456]	; 14fac <table_get_default_compare_function_for_data_type@@Base+0x270>
   14de0:	ldr	r0, [pc, r0]
   14de4:	str	r0, [sp, #4]
   14de8:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14dec:	ldr	r0, [pc, #436]	; 14fa8 <table_get_default_compare_function_for_data_type@@Base+0x26c>
   14df0:	ldr	r0, [pc, r0]
   14df4:	str	r0, [sp, #4]
   14df8:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14dfc:	ldr	r0, [pc, #416]	; 14fa4 <table_get_default_compare_function_for_data_type@@Base+0x268>
   14e00:	ldr	r0, [pc, r0]
   14e04:	str	r0, [sp, #4]
   14e08:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e0c:	ldr	r0, [pc, #396]	; 14fa0 <table_get_default_compare_function_for_data_type@@Base+0x264>
   14e10:	ldr	r0, [pc, r0]
   14e14:	str	r0, [sp, #4]
   14e18:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e1c:	ldr	r0, [pc, #376]	; 14f9c <table_get_default_compare_function_for_data_type@@Base+0x260>
   14e20:	ldr	r0, [pc, r0]
   14e24:	str	r0, [sp, #4]
   14e28:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e2c:	ldr	r0, [pc, #356]	; 14f98 <table_get_default_compare_function_for_data_type@@Base+0x25c>
   14e30:	ldr	r0, [pc, r0]
   14e34:	str	r0, [sp, #4]
   14e38:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e3c:	ldr	r0, [pc, #336]	; 14f94 <table_get_default_compare_function_for_data_type@@Base+0x258>
   14e40:	ldr	r0, [pc, r0]
   14e44:	str	r0, [sp, #4]
   14e48:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e4c:	ldr	r0, [pc, #316]	; 14f90 <table_get_default_compare_function_for_data_type@@Base+0x254>
   14e50:	ldr	r0, [pc, r0]
   14e54:	str	r0, [sp, #4]
   14e58:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e5c:	ldr	r0, [pc, #296]	; 14f8c <table_get_default_compare_function_for_data_type@@Base+0x250>
   14e60:	ldr	r0, [pc, r0]
   14e64:	str	r0, [sp, #4]
   14e68:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e6c:	ldr	r0, [pc, #276]	; 14f88 <table_get_default_compare_function_for_data_type@@Base+0x24c>
   14e70:	ldr	r0, [pc, r0]
   14e74:	str	r0, [sp, #4]
   14e78:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e7c:	ldr	r0, [pc, #256]	; 14f84 <table_get_default_compare_function_for_data_type@@Base+0x248>
   14e80:	ldr	r0, [pc, r0]
   14e84:	str	r0, [sp, #4]
   14e88:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e8c:	ldr	r0, [pc, #236]	; 14f80 <table_get_default_compare_function_for_data_type@@Base+0x244>
   14e90:	ldr	r0, [pc, r0]
   14e94:	str	r0, [sp, #4]
   14e98:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e9c:	ldr	r0, [pc, #216]	; 14f7c <table_get_default_compare_function_for_data_type@@Base+0x240>
   14ea0:	ldr	r0, [pc, r0]
   14ea4:	str	r0, [sp, #4]
   14ea8:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14eac:	ldr	r0, [pc, #196]	; 14f78 <table_get_default_compare_function_for_data_type@@Base+0x23c>
   14eb0:	ldr	r0, [pc, r0]
   14eb4:	str	r0, [sp, #4]
   14eb8:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14ebc:	ldr	r0, [pc, #176]	; 14f74 <table_get_default_compare_function_for_data_type@@Base+0x238>
   14ec0:	ldr	r0, [pc, r0]
   14ec4:	str	r0, [sp, #4]
   14ec8:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14ecc:	ldr	r0, [pc, #156]	; 14f70 <table_get_default_compare_function_for_data_type@@Base+0x234>
   14ed0:	ldr	r0, [pc, r0]
   14ed4:	str	r0, [sp, #4]
   14ed8:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14edc:	ldr	r0, [pc, #136]	; 14f6c <table_get_default_compare_function_for_data_type@@Base+0x230>
   14ee0:	ldr	r0, [pc, r0]
   14ee4:	str	r0, [sp, #4]
   14ee8:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14eec:	ldr	r0, [pc, #116]	; 14f68 <table_get_default_compare_function_for_data_type@@Base+0x22c>
   14ef0:	ldr	r0, [pc, r0]
   14ef4:	str	r0, [sp, #4]
   14ef8:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14efc:	ldr	r0, [pc, #96]	; 14f64 <table_get_default_compare_function_for_data_type@@Base+0x228>
   14f00:	ldr	r0, [pc, r0]
   14f04:	str	r0, [sp, #4]
   14f08:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14f0c:	ldr	r0, [pc, #76]	; 14f60 <table_get_default_compare_function_for_data_type@@Base+0x224>
   14f10:	ldr	r0, [pc, r0]
   14f14:	str	r0, [sp, #4]
   14f18:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14f1c:	ldr	r0, [pc, #56]	; 14f5c <table_get_default_compare_function_for_data_type@@Base+0x220>
   14f20:	ldr	r0, [pc, r0]
   14f24:	str	r0, [sp, #4]
   14f28:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14f2c:	ldr	r0, [pc, #36]	; 14f58 <table_get_default_compare_function_for_data_type@@Base+0x21c>
   14f30:	ldr	r0, [pc, r0]
   14f34:	str	r0, [sp, #4]
   14f38:	b	14f48 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14f3c:	ldr	r0, [pc, #16]	; 14f54 <table_get_default_compare_function_for_data_type@@Base+0x218>
   14f40:	ldr	r0, [pc, r0]
   14f44:	str	r0, [sp, #4]
   14f48:	ldr	r0, [sp, #4]
   14f4c:	add	sp, sp, #12
   14f50:	bx	lr
   14f54:	andeq	r4, r1, ip, lsr #2
   14f58:	andeq	r4, r1, ip, ror #2
   14f5c:	andeq	r4, r1, ip, lsr #2
   14f60:	andeq	r4, r1, r8, lsr r1
   14f64:	andeq	r4, r1, r4, asr #2
   14f68:	andeq	r4, r1, r0, ror #2
   14f6c:	andeq	r4, r1, r4, ror r1
   14f70:	andeq	r4, r1, r4, asr #3
   14f74:	andeq	r4, r1, r4, asr #3
   14f78:	andeq	r4, r1, ip, asr #3
   14f7c:	andeq	r4, r1, r0, ror #3
   14f80:	andeq	r4, r1, r8, ror #3
   14f84:	ldrdeq	r4, [r1], -r8
   14f88:	strdeq	r4, [r1], -r0
   14f8c:	andeq	r4, r1, r0, lsl r2
   14f90:	andeq	r4, r1, r8, asr #4
   14f94:	andeq	r4, r1, ip, asr #4
   14f98:	andeq	r4, r1, r4, asr #4
   14f9c:	andeq	r4, r1, ip, lsr r2
   14fa0:	andeq	r4, r1, r0, lsl #5
   14fa4:	andeq	r4, r1, r8, lsl #5
   14fa8:	andeq	r4, r1, r0, asr r2
   14fac:	andeq	r4, r1, r0, asr #5
   14fb0:	muleq	r1, r8, r2

00014fb4 <table_get@@Base>:
   14fb4:	push	{fp, lr}
   14fb8:	mov	fp, sp
   14fbc:	sub	sp, sp, #16
   14fc0:	str	r0, [fp, #-4]
   14fc4:	str	r1, [sp, #8]
   14fc8:	str	r2, [sp, #4]
   14fcc:	ldr	r0, [fp, #-4]
   14fd0:	ldr	r1, [sp, #8]
   14fd4:	ldr	r2, [sp, #4]
   14fd8:	bl	16d84 <table_get_cell_ptr@@Base>
   14fdc:	ldr	r0, [r0]
   14fe0:	mov	sp, fp
   14fe4:	pop	{fp, pc}

00014fe8 <table_get_bool@@Base>:
   14fe8:	push	{fp, lr}
   14fec:	mov	fp, sp
   14ff0:	sub	sp, sp, #16
   14ff4:	str	r0, [fp, #-4]
   14ff8:	str	r1, [sp, #8]
   14ffc:	str	r2, [sp, #4]
   15000:	ldr	r0, [fp, #-4]
   15004:	ldr	r1, [sp, #8]
   15008:	ldr	r2, [sp, #4]
   1500c:	bl	14fb4 <table_get@@Base>
   15010:	ldrb	r0, [r0]
   15014:	and	r0, r0, #1
   15018:	mov	sp, fp
   1501c:	pop	{fp, pc}

00015020 <table_get_int@@Base>:
   15020:	push	{fp, lr}
   15024:	mov	fp, sp
   15028:	sub	sp, sp, #16
   1502c:	str	r0, [fp, #-4]
   15030:	str	r1, [sp, #8]
   15034:	str	r2, [sp, #4]
   15038:	ldr	r0, [fp, #-4]
   1503c:	ldr	r1, [sp, #8]
   15040:	ldr	r2, [sp, #4]
   15044:	bl	14fb4 <table_get@@Base>
   15048:	ldr	r0, [r0]
   1504c:	mov	sp, fp
   15050:	pop	{fp, pc}

00015054 <table_get_uint@@Base>:
   15054:	push	{fp, lr}
   15058:	mov	fp, sp
   1505c:	sub	sp, sp, #16
   15060:	str	r0, [fp, #-4]
   15064:	str	r1, [sp, #8]
   15068:	str	r2, [sp, #4]
   1506c:	ldr	r0, [fp, #-4]
   15070:	ldr	r1, [sp, #8]
   15074:	ldr	r2, [sp, #4]
   15078:	bl	14fb4 <table_get@@Base>
   1507c:	ldr	r0, [r0]
   15080:	mov	sp, fp
   15084:	pop	{fp, pc}

00015088 <table_get_int8@@Base>:
   15088:	push	{fp, lr}
   1508c:	mov	fp, sp
   15090:	sub	sp, sp, #16
   15094:	str	r0, [fp, #-4]
   15098:	str	r1, [sp, #8]
   1509c:	str	r2, [sp, #4]
   150a0:	ldr	r0, [fp, #-4]
   150a4:	ldr	r1, [sp, #8]
   150a8:	ldr	r2, [sp, #4]
   150ac:	bl	14fb4 <table_get@@Base>
   150b0:	ldrsb	r0, [r0]
   150b4:	mov	sp, fp
   150b8:	pop	{fp, pc}

000150bc <table_get_uint8@@Base>:
   150bc:	push	{fp, lr}
   150c0:	mov	fp, sp
   150c4:	sub	sp, sp, #16
   150c8:	str	r0, [fp, #-4]
   150cc:	str	r1, [sp, #8]
   150d0:	str	r2, [sp, #4]
   150d4:	ldr	r0, [fp, #-4]
   150d8:	ldr	r1, [sp, #8]
   150dc:	ldr	r2, [sp, #4]
   150e0:	bl	14fb4 <table_get@@Base>
   150e4:	ldrb	r0, [r0]
   150e8:	mov	sp, fp
   150ec:	pop	{fp, pc}

000150f0 <table_get_int16@@Base>:
   150f0:	push	{fp, lr}
   150f4:	mov	fp, sp
   150f8:	sub	sp, sp, #16
   150fc:	str	r0, [fp, #-4]
   15100:	str	r1, [sp, #8]
   15104:	str	r2, [sp, #4]
   15108:	ldr	r0, [fp, #-4]
   1510c:	ldr	r1, [sp, #8]
   15110:	ldr	r2, [sp, #4]
   15114:	bl	14fb4 <table_get@@Base>
   15118:	ldrsh	r0, [r0]
   1511c:	mov	sp, fp
   15120:	pop	{fp, pc}

00015124 <table_get_uint16@@Base>:
   15124:	push	{fp, lr}
   15128:	mov	fp, sp
   1512c:	sub	sp, sp, #16
   15130:	str	r0, [fp, #-4]
   15134:	str	r1, [sp, #8]
   15138:	str	r2, [sp, #4]
   1513c:	ldr	r0, [fp, #-4]
   15140:	ldr	r1, [sp, #8]
   15144:	ldr	r2, [sp, #4]
   15148:	bl	14fb4 <table_get@@Base>
   1514c:	ldrh	r0, [r0]
   15150:	mov	sp, fp
   15154:	pop	{fp, pc}

00015158 <table_get_int32@@Base>:
   15158:	push	{fp, lr}
   1515c:	mov	fp, sp
   15160:	sub	sp, sp, #16
   15164:	str	r0, [fp, #-4]
   15168:	str	r1, [sp, #8]
   1516c:	str	r2, [sp, #4]
   15170:	ldr	r0, [fp, #-4]
   15174:	ldr	r1, [sp, #8]
   15178:	ldr	r2, [sp, #4]
   1517c:	bl	14fb4 <table_get@@Base>
   15180:	ldr	r0, [r0]
   15184:	mov	sp, fp
   15188:	pop	{fp, pc}

0001518c <table_get_uint32@@Base>:
   1518c:	push	{fp, lr}
   15190:	mov	fp, sp
   15194:	sub	sp, sp, #16
   15198:	str	r0, [fp, #-4]
   1519c:	str	r1, [sp, #8]
   151a0:	str	r2, [sp, #4]
   151a4:	ldr	r0, [fp, #-4]
   151a8:	ldr	r1, [sp, #8]
   151ac:	ldr	r2, [sp, #4]
   151b0:	bl	14fb4 <table_get@@Base>
   151b4:	ldr	r0, [r0]
   151b8:	mov	sp, fp
   151bc:	pop	{fp, pc}

000151c0 <table_get_int64@@Base>:
   151c0:	push	{fp, lr}
   151c4:	mov	fp, sp
   151c8:	sub	sp, sp, #16
   151cc:	str	r0, [fp, #-4]
   151d0:	str	r1, [sp, #8]
   151d4:	str	r2, [sp, #4]
   151d8:	ldr	r0, [fp, #-4]
   151dc:	ldr	r1, [sp, #8]
   151e0:	ldr	r2, [sp, #4]
   151e4:	bl	14fb4 <table_get@@Base>
   151e8:	ldr	r1, [r0]
   151ec:	ldr	r0, [r0, #4]
   151f0:	str	r0, [sp]
   151f4:	mov	r0, r1
   151f8:	ldr	r1, [sp]
   151fc:	mov	sp, fp
   15200:	pop	{fp, pc}

00015204 <table_get_uint64@@Base>:
   15204:	push	{fp, lr}
   15208:	mov	fp, sp
   1520c:	sub	sp, sp, #16
   15210:	str	r0, [fp, #-4]
   15214:	str	r1, [sp, #8]
   15218:	str	r2, [sp, #4]
   1521c:	ldr	r0, [fp, #-4]
   15220:	ldr	r1, [sp, #8]
   15224:	ldr	r2, [sp, #4]
   15228:	bl	14fb4 <table_get@@Base>
   1522c:	ldr	r1, [r0]
   15230:	ldr	r0, [r0, #4]
   15234:	str	r0, [sp]
   15238:	mov	r0, r1
   1523c:	ldr	r1, [sp]
   15240:	mov	sp, fp
   15244:	pop	{fp, pc}

00015248 <table_get_short@@Base>:
   15248:	push	{fp, lr}
   1524c:	mov	fp, sp
   15250:	sub	sp, sp, #16
   15254:	str	r0, [fp, #-4]
   15258:	str	r1, [sp, #8]
   1525c:	str	r2, [sp, #4]
   15260:	ldr	r0, [fp, #-4]
   15264:	ldr	r1, [sp, #8]
   15268:	ldr	r2, [sp, #4]
   1526c:	bl	14fb4 <table_get@@Base>
   15270:	ldrsh	r0, [r0]
   15274:	mov	sp, fp
   15278:	pop	{fp, pc}

0001527c <table_get_ushort@@Base>:
   1527c:	push	{fp, lr}
   15280:	mov	fp, sp
   15284:	sub	sp, sp, #16
   15288:	str	r0, [fp, #-4]
   1528c:	str	r1, [sp, #8]
   15290:	str	r2, [sp, #4]
   15294:	ldr	r0, [fp, #-4]
   15298:	ldr	r1, [sp, #8]
   1529c:	ldr	r2, [sp, #4]
   152a0:	bl	14fb4 <table_get@@Base>
   152a4:	ldrh	r0, [r0]
   152a8:	mov	sp, fp
   152ac:	pop	{fp, pc}

000152b0 <table_get_long@@Base>:
   152b0:	push	{fp, lr}
   152b4:	mov	fp, sp
   152b8:	sub	sp, sp, #16
   152bc:	str	r0, [fp, #-4]
   152c0:	str	r1, [sp, #8]
   152c4:	str	r2, [sp, #4]
   152c8:	ldr	r0, [fp, #-4]
   152cc:	ldr	r1, [sp, #8]
   152d0:	ldr	r2, [sp, #4]
   152d4:	bl	14fb4 <table_get@@Base>
   152d8:	ldr	r0, [r0]
   152dc:	mov	sp, fp
   152e0:	pop	{fp, pc}

000152e4 <table_get_ulong@@Base>:
   152e4:	push	{fp, lr}
   152e8:	mov	fp, sp
   152ec:	sub	sp, sp, #16
   152f0:	str	r0, [fp, #-4]
   152f4:	str	r1, [sp, #8]
   152f8:	str	r2, [sp, #4]
   152fc:	ldr	r0, [fp, #-4]
   15300:	ldr	r1, [sp, #8]
   15304:	ldr	r2, [sp, #4]
   15308:	bl	14fb4 <table_get@@Base>
   1530c:	ldr	r0, [r0]
   15310:	mov	sp, fp
   15314:	pop	{fp, pc}

00015318 <table_get_llong@@Base>:
   15318:	push	{fp, lr}
   1531c:	mov	fp, sp
   15320:	sub	sp, sp, #16
   15324:	str	r0, [fp, #-4]
   15328:	str	r1, [sp, #8]
   1532c:	str	r2, [sp, #4]
   15330:	ldr	r0, [fp, #-4]
   15334:	ldr	r1, [sp, #8]
   15338:	ldr	r2, [sp, #4]
   1533c:	bl	14fb4 <table_get@@Base>
   15340:	ldr	r1, [r0]
   15344:	ldr	r0, [r0, #4]
   15348:	str	r0, [sp]
   1534c:	mov	r0, r1
   15350:	ldr	r1, [sp]
   15354:	mov	sp, fp
   15358:	pop	{fp, pc}

0001535c <table_get_ullong@@Base>:
   1535c:	push	{fp, lr}
   15360:	mov	fp, sp
   15364:	sub	sp, sp, #16
   15368:	str	r0, [fp, #-4]
   1536c:	str	r1, [sp, #8]
   15370:	str	r2, [sp, #4]
   15374:	ldr	r0, [fp, #-4]
   15378:	ldr	r1, [sp, #8]
   1537c:	ldr	r2, [sp, #4]
   15380:	bl	14fb4 <table_get@@Base>
   15384:	ldr	r1, [r0]
   15388:	ldr	r0, [r0, #4]
   1538c:	str	r0, [sp]
   15390:	mov	r0, r1
   15394:	ldr	r1, [sp]
   15398:	mov	sp, fp
   1539c:	pop	{fp, pc}

000153a0 <table_get_float@@Base>:
   153a0:	push	{fp, lr}
   153a4:	mov	fp, sp
   153a8:	sub	sp, sp, #16
   153ac:	str	r0, [fp, #-4]
   153b0:	str	r1, [sp, #8]
   153b4:	str	r2, [sp, #4]
   153b8:	ldr	r0, [fp, #-4]
   153bc:	ldr	r1, [sp, #8]
   153c0:	ldr	r2, [sp, #4]
   153c4:	bl	14fb4 <table_get@@Base>
   153c8:	vldr	s0, [r0]
   153cc:	mov	sp, fp
   153d0:	pop	{fp, pc}

000153d4 <table_get_double@@Base>:
   153d4:	push	{fp, lr}
   153d8:	mov	fp, sp
   153dc:	sub	sp, sp, #16
   153e0:	str	r0, [fp, #-4]
   153e4:	str	r1, [sp, #8]
   153e8:	str	r2, [sp, #4]
   153ec:	ldr	r0, [fp, #-4]
   153f0:	ldr	r1, [sp, #8]
   153f4:	ldr	r2, [sp, #4]
   153f8:	bl	14fb4 <table_get@@Base>
   153fc:	vldr	d0, [r0]
   15400:	mov	sp, fp
   15404:	pop	{fp, pc}

00015408 <table_get_ldouble@@Base>:
   15408:	push	{fp, lr}
   1540c:	mov	fp, sp
   15410:	sub	sp, sp, #16
   15414:	str	r0, [fp, #-4]
   15418:	str	r1, [sp, #8]
   1541c:	str	r2, [sp, #4]
   15420:	ldr	r0, [fp, #-4]
   15424:	ldr	r1, [sp, #8]
   15428:	ldr	r2, [sp, #4]
   1542c:	bl	14fb4 <table_get@@Base>
   15430:	vldr	d0, [r0]
   15434:	mov	sp, fp
   15438:	pop	{fp, pc}

0001543c <table_get_char@@Base>:
   1543c:	push	{fp, lr}
   15440:	mov	fp, sp
   15444:	sub	sp, sp, #16
   15448:	str	r0, [fp, #-4]
   1544c:	str	r1, [sp, #8]
   15450:	str	r2, [sp, #4]
   15454:	ldr	r0, [fp, #-4]
   15458:	ldr	r1, [sp, #8]
   1545c:	ldr	r2, [sp, #4]
   15460:	bl	14fb4 <table_get@@Base>
   15464:	ldrb	r0, [r0]
   15468:	mov	sp, fp
   1546c:	pop	{fp, pc}

00015470 <table_get_uchar@@Base>:
   15470:	push	{fp, lr}
   15474:	mov	fp, sp
   15478:	sub	sp, sp, #16
   1547c:	str	r0, [fp, #-4]
   15480:	str	r1, [sp, #8]
   15484:	str	r2, [sp, #4]
   15488:	ldr	r0, [fp, #-4]
   1548c:	ldr	r1, [sp, #8]
   15490:	ldr	r2, [sp, #4]
   15494:	bl	14fb4 <table_get@@Base>
   15498:	ldrb	r0, [r0]
   1549c:	mov	sp, fp
   154a0:	pop	{fp, pc}

000154a4 <table_get_string@@Base>:
   154a4:	push	{fp, lr}
   154a8:	mov	fp, sp
   154ac:	sub	sp, sp, #16
   154b0:	str	r0, [fp, #-4]
   154b4:	str	r1, [sp, #8]
   154b8:	str	r2, [sp, #4]
   154bc:	ldr	r0, [fp, #-4]
   154c0:	ldr	r1, [sp, #8]
   154c4:	ldr	r2, [sp, #4]
   154c8:	bl	14fb4 <table_get@@Base>
   154cc:	mov	sp, fp
   154d0:	pop	{fp, pc}

000154d4 <table_get_ptr@@Base>:
   154d4:	push	{fp, lr}
   154d8:	mov	fp, sp
   154dc:	sub	sp, sp, #16
   154e0:	str	r0, [fp, #-4]
   154e4:	str	r1, [sp, #8]
   154e8:	str	r2, [sp, #4]
   154ec:	ldr	r0, [fp, #-4]
   154f0:	ldr	r1, [sp, #8]
   154f4:	ldr	r2, [sp, #4]
   154f8:	bl	14fb4 <table_get@@Base>
   154fc:	mov	sp, fp
   15500:	pop	{fp, pc}

00015504 <table_row_init@@Base>:
   15504:	push	{fp, lr}
   15508:	mov	fp, sp
   1550c:	sub	sp, sp, #16
   15510:	str	r0, [fp, #-4]
   15514:	str	r1, [sp, #8]
   15518:	ldr	r0, [fp, #-4]
   1551c:	ldr	r1, [sp, #8]
   15520:	bl	15548 <table_get_row_ptr@@Base>
   15524:	str	r0, [sp, #4]
   15528:	ldr	r0, [fp, #-4]
   1552c:	ldr	r0, [r0, #12]
   15530:	lsl	r0, r0, #2
   15534:	bl	11f44 <malloc@plt>
   15538:	ldr	r1, [sp, #4]
   1553c:	str	r0, [r1]
   15540:	mov	sp, fp
   15544:	pop	{fp, pc}

00015548 <table_get_row_ptr@@Base>:
   15548:	sub	sp, sp, #8
   1554c:	str	r0, [sp, #4]
   15550:	str	r1, [sp]
   15554:	ldr	r0, [sp, #4]
   15558:	ldr	r0, [r0, #16]
   1555c:	ldr	r1, [sp]
   15560:	add	r0, r0, r1, lsl #2
   15564:	add	sp, sp, #8
   15568:	bx	lr

0001556c <table_row_destroy@@Base>:
   1556c:	push	{fp, lr}
   15570:	mov	fp, sp
   15574:	sub	sp, sp, #24
   15578:	str	r0, [fp, #-4]
   1557c:	str	r1, [fp, #-8]
   15580:	ldr	r0, [fp, #-4]
   15584:	bl	132e4 <table_get_column_length@@Base>
   15588:	str	r0, [sp, #12]
   1558c:	ldr	r0, [fp, #-4]
   15590:	ldr	r1, [fp, #-8]
   15594:	bl	15548 <table_get_row_ptr@@Base>
   15598:	str	r0, [sp, #8]
   1559c:	movw	r0, #0
   155a0:	str	r0, [sp, #4]
   155a4:	ldr	r0, [sp, #4]
   155a8:	ldr	r1, [sp, #12]
   155ac:	cmp	r0, r1
   155b0:	bge	155d4 <table_row_destroy@@Base+0x68>
   155b4:	ldr	r0, [fp, #-4]
   155b8:	ldr	r1, [fp, #-8]
   155bc:	ldr	r2, [sp, #4]
   155c0:	bl	16dc4 <table_cell_destroy@@Base>
   155c4:	ldr	r0, [sp, #4]
   155c8:	add	r0, r0, #1
   155cc:	str	r0, [sp, #4]
   155d0:	b	155a4 <table_row_destroy@@Base+0x38>
   155d4:	ldr	r0, [sp, #8]
   155d8:	ldr	r0, [r0]
   155dc:	movw	r1, #0
   155e0:	cmp	r0, r1
   155e4:	beq	155f4 <table_row_destroy@@Base+0x88>
   155e8:	ldr	r0, [sp, #8]
   155ec:	ldr	r0, [r0]
   155f0:	bl	11f14 <free@plt>
   155f4:	mov	sp, fp
   155f8:	pop	{fp, pc}

000155fc <table_get_row_length@@Base>:
   155fc:	sub	sp, sp, #4
   15600:	str	r0, [sp]
   15604:	ldr	r0, [sp]
   15608:	ldr	r0, [r0, #20]
   1560c:	add	sp, sp, #4
   15610:	bx	lr

00015614 <table_add_row@@Base>:
   15614:	push	{fp, lr}
   15618:	mov	fp, sp
   1561c:	sub	sp, sp, #24
   15620:	str	r0, [fp, #-4]
   15624:	ldr	r0, [fp, #-4]
   15628:	bl	155fc <table_get_row_length@@Base>
   1562c:	mov	lr, r0
   15630:	ldr	r1, [fp, #-4]
   15634:	ldr	r1, [r1, #24]
   15638:	udiv	r2, r0, r1
   1563c:	mls	r0, r2, r1, r0
   15640:	cmp	r0, #0
   15644:	str	lr, [fp, #-8]
   15648:	bne	15654 <table_add_row@@Base+0x40>
   1564c:	ldr	r0, [fp, #-4]
   15650:	bl	156ac <table_add_row@@Base+0x98>
   15654:	ldr	r0, [fp, #-4]
   15658:	bl	15700 <table_add_row@@Base+0xec>
   1565c:	ldr	lr, [fp, #-4]
   15660:	ldr	r1, [fp, #-4]
   15664:	str	r0, [sp, #12]
   15668:	mov	r0, r1
   1566c:	str	lr, [sp, #8]
   15670:	bl	155fc <table_get_row_length@@Base>
   15674:	ldr	r1, [sp, #8]
   15678:	str	r0, [sp, #4]
   1567c:	mov	r0, r1
   15680:	ldr	r1, [sp, #4]
   15684:	mvn	r2, #0
   15688:	movw	r3, #2
   1568c:	bl	13114 <table_notify@@Base>
   15690:	ldr	r0, [fp, #-4]
   15694:	ldr	r1, [r0, #20]
   15698:	add	r2, r1, #1
   1569c:	str	r2, [r0, #20]
   156a0:	mov	r0, r1
   156a4:	mov	sp, fp
   156a8:	pop	{fp, pc}
   156ac:	push	{fp, lr}
   156b0:	mov	fp, sp
   156b4:	sub	sp, sp, #8
   156b8:	str	r0, [sp, #4]
   156bc:	ldr	r0, [sp, #4]
   156c0:	ldr	r1, [r0, #24]
   156c4:	ldr	r2, [r0, #28]
   156c8:	add	r1, r2, r1
   156cc:	str	r1, [r0, #28]
   156d0:	ldr	r0, [sp, #4]
   156d4:	ldr	r1, [r0, #16]
   156d8:	ldr	r0, [r0, #28]
   156dc:	lsl	r0, r0, #2
   156e0:	str	r0, [sp]
   156e4:	mov	r0, r1
   156e8:	ldr	r1, [sp]
   156ec:	bl	11f2c <realloc@plt>
   156f0:	ldr	r1, [sp, #4]
   156f4:	str	r0, [r1, #16]
   156f8:	mov	sp, fp
   156fc:	pop	{fp, pc}
   15700:	push	{fp, lr}
   15704:	mov	fp, sp
   15708:	sub	sp, sp, #16
   1570c:	str	r0, [fp, #-4]
   15710:	ldr	r0, [fp, #-4]
   15714:	bl	155fc <table_get_row_length@@Base>
   15718:	str	r0, [sp, #8]
   1571c:	ldr	r0, [fp, #-4]
   15720:	bl	132e4 <table_get_column_length@@Base>
   15724:	str	r0, [sp, #4]
   15728:	ldr	r0, [fp, #-4]
   1572c:	ldr	r1, [sp, #8]
   15730:	bl	15504 <table_row_init@@Base>
   15734:	movw	r0, #0
   15738:	str	r0, [sp]
   1573c:	ldr	r0, [sp]
   15740:	ldr	r1, [sp, #4]
   15744:	cmp	r0, r1
   15748:	bge	1576c <table_add_row@@Base+0x158>
   1574c:	ldr	r0, [fp, #-4]
   15750:	ldr	r1, [sp, #8]
   15754:	ldr	r2, [sp]
   15758:	bl	16d44 <table_cell_init@@Base>
   1575c:	ldr	r0, [sp]
   15760:	add	r0, r0, #1
   15764:	str	r0, [sp]
   15768:	b	1573c <table_add_row@@Base+0x128>
   1576c:	movw	r0, #0
   15770:	mov	sp, fp
   15774:	pop	{fp, pc}

00015778 <table_remove_row@@Base>:
   15778:	push	{fp, lr}
   1577c:	mov	fp, sp
   15780:	sub	sp, sp, #16
   15784:	str	r0, [fp, #-4]
   15788:	str	r1, [sp, #8]
   1578c:	ldr	r0, [fp, #-4]
   15790:	ldr	r1, [sp, #8]
   15794:	bl	15800 <table_remove_row@@Base+0x88>
   15798:	ldr	r1, [fp, #-4]
   1579c:	ldr	lr, [r1, #20]
   157a0:	sub	lr, lr, #1
   157a4:	str	lr, [r1, #20]
   157a8:	ldr	r1, [fp, #-4]
   157ac:	str	r0, [sp, #4]
   157b0:	mov	r0, r1
   157b4:	bl	155fc <table_get_row_length@@Base>
   157b8:	mov	r1, r0
   157bc:	ldr	lr, [fp, #-4]
   157c0:	ldr	lr, [lr, #24]
   157c4:	udiv	r2, r0, lr
   157c8:	mls	r0, r2, lr, r0
   157cc:	cmp	r0, #0
   157d0:	str	r1, [sp]
   157d4:	bne	157e0 <table_remove_row@@Base+0x68>
   157d8:	ldr	r0, [fp, #-4]
   157dc:	bl	15930 <table_remove_row@@Base+0x1b8>
   157e0:	ldr	r0, [fp, #-4]
   157e4:	ldr	r1, [sp, #8]
   157e8:	mvn	r2, #0
   157ec:	movw	r3, #4
   157f0:	bl	13114 <table_notify@@Base>
   157f4:	movw	r0, #0
   157f8:	mov	sp, fp
   157fc:	pop	{fp, pc}
   15800:	push	{fp, lr}
   15804:	mov	fp, sp
   15808:	sub	sp, sp, #32
   1580c:	str	r0, [fp, #-4]
   15810:	str	r1, [fp, #-8]
   15814:	ldr	r0, [fp, #-4]
   15818:	bl	155fc <table_get_row_length@@Base>
   1581c:	str	r0, [sp, #16]
   15820:	ldr	r0, [fp, #-4]
   15824:	bl	132e4 <table_get_column_length@@Base>
   15828:	str	r0, [sp, #12]
   1582c:	movw	r0, #0
   15830:	str	r0, [sp, #8]
   15834:	ldr	r0, [sp, #8]
   15838:	ldr	r1, [sp, #12]
   1583c:	cmp	r0, r1
   15840:	bge	158ac <table_remove_row@@Base+0x134>
   15844:	ldr	r0, [fp, #-4]
   15848:	ldr	r1, [sp, #8]
   1584c:	bl	133cc <table_get_column_data_type@@Base>
   15850:	str	r0, [sp, #4]
   15854:	ldr	r0, [sp, #4]
   15858:	cmp	r0, #23
   1585c:	bne	15864 <table_remove_row@@Base+0xec>
   15860:	b	1589c <table_remove_row@@Base+0x124>
   15864:	ldr	r0, [fp, #-4]
   15868:	ldr	r1, [fp, #-8]
   1586c:	ldr	r2, [sp, #8]
   15870:	bl	16d84 <table_get_cell_ptr@@Base>
   15874:	str	r0, [sp]
   15878:	ldr	r0, [sp]
   1587c:	ldr	r0, [r0]
   15880:	movw	r1, #0
   15884:	cmp	r0, r1
   15888:	beq	15898 <table_remove_row@@Base+0x120>
   1588c:	ldr	r0, [sp]
   15890:	ldr	r0, [r0]
   15894:	bl	11f14 <free@plt>
   15898:	b	1589c <table_remove_row@@Base+0x124>
   1589c:	ldr	r0, [sp, #8]
   158a0:	add	r0, r0, #1
   158a4:	str	r0, [sp, #8]
   158a8:	b	15834 <table_remove_row@@Base+0xbc>
   158ac:	ldr	r0, [fp, #-4]
   158b0:	ldr	r1, [fp, #-8]
   158b4:	bl	15548 <table_get_row_ptr@@Base>
   158b8:	str	r0, [fp, #-12]
   158bc:	ldr	r0, [fp, #-12]
   158c0:	ldr	r0, [r0]
   158c4:	movw	r1, #0
   158c8:	cmp	r0, r1
   158cc:	beq	158dc <table_remove_row@@Base+0x164>
   158d0:	ldr	r0, [fp, #-12]
   158d4:	ldr	r0, [r0]
   158d8:	bl	11f14 <free@plt>
   158dc:	ldr	r0, [fp, #-8]
   158e0:	str	r0, [sp, #8]
   158e4:	ldr	r0, [sp, #8]
   158e8:	ldr	r1, [sp, #16]
   158ec:	sub	r1, r1, #1
   158f0:	cmp	r0, r1
   158f4:	bge	15924 <table_remove_row@@Base+0x1ac>
   158f8:	ldr	r0, [fp, #-4]
   158fc:	ldr	r0, [r0, #16]
   15900:	ldr	r1, [sp, #8]
   15904:	add	r0, r0, r1, lsl #2
   15908:	mov	r1, r0
   1590c:	ldr	r0, [r0, #4]
   15910:	str	r0, [r1]
   15914:	ldr	r0, [sp, #8]
   15918:	add	r0, r0, #1
   1591c:	str	r0, [sp, #8]
   15920:	b	158e4 <table_remove_row@@Base+0x16c>
   15924:	movw	r0, #0
   15928:	mov	sp, fp
   1592c:	pop	{fp, pc}
   15930:	push	{fp, lr}
   15934:	mov	fp, sp
   15938:	sub	sp, sp, #8
   1593c:	str	r0, [sp, #4]
   15940:	ldr	r0, [sp, #4]
   15944:	ldr	r1, [r0, #24]
   15948:	ldr	r2, [r0, #28]
   1594c:	sub	r1, r2, r1
   15950:	str	r1, [r0, #28]
   15954:	ldr	r0, [sp, #4]
   15958:	ldr	r1, [r0, #16]
   1595c:	ldr	r0, [r0, #28]
   15960:	lsl	r0, r0, #2
   15964:	str	r0, [sp]
   15968:	mov	r0, r1
   1596c:	ldr	r1, [sp]
   15970:	bl	11f2c <realloc@plt>
   15974:	ldr	r1, [sp, #4]
   15978:	str	r0, [r1, #16]
   1597c:	mov	sp, fp
   15980:	pop	{fp, pc}

00015984 <table_set_row_ptr@@Base>:
   15984:	sub	sp, sp, #12
   15988:	str	r0, [sp, #8]
   1598c:	str	r1, [sp, #4]
   15990:	str	r2, [sp]
   15994:	ldr	r0, [sp, #8]
   15998:	ldr	r0, [r0, #16]
   1599c:	ldr	r1, [sp, #4]
   159a0:	add	r0, r0, r1, lsl #2
   159a4:	ldr	r1, [sp]
   159a8:	ldr	r1, [r1]
   159ac:	str	r1, [r0]
   159b0:	add	sp, sp, #12
   159b4:	bx	lr

000159b8 <table_set@@Base>:
   159b8:	push	{fp, lr}
   159bc:	mov	fp, sp
   159c0:	sub	sp, sp, #48	; 0x30
   159c4:	ldr	ip, [fp, #8]
   159c8:	str	r0, [fp, #-4]
   159cc:	str	r1, [fp, #-8]
   159d0:	str	r2, [fp, #-12]
   159d4:	str	r3, [fp, #-16]
   159d8:	mvn	r0, #0
   159dc:	str	r0, [fp, #-20]	; 0xffffffec
   159e0:	ldr	r0, [fp, #-4]
   159e4:	ldr	r1, [fp, #-8]
   159e8:	ldr	r2, [fp, #-12]
   159ec:	str	ip, [sp, #12]
   159f0:	bl	16d84 <table_get_cell_ptr@@Base>
   159f4:	str	r0, [sp, #24]
   159f8:	ldr	r0, [fp, #-4]
   159fc:	ldr	r1, [fp, #-12]
   15a00:	bl	1326c <table_get_col_ptr@@Base>
   15a04:	str	r0, [sp, #20]
   15a08:	ldr	r0, [fp, #8]
   15a0c:	cmp	r0, #23
   15a10:	str	r0, [sp, #8]
   15a14:	bhi	166e0 <table_set@@Base+0xd28>
   15a18:	add	r0, pc, #8
   15a1c:	ldr	r1, [sp, #8]
   15a20:	ldr	r2, [r0, r1, lsl #2]
   15a24:	add	pc, r0, r2
   15a28:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15a2c:	andeq	r0, r0, r8, asr r1
   15a30:	andeq	r0, r0, r0, ror #3
   15a34:	andeq	r0, r0, r0, asr r2
   15a38:	andeq	r0, r0, r0, asr #5
   15a3c:	andeq	r0, r0, r8, lsr r3
   15a40:			; <UNDEFINED> instruction: 0x000003b0
   15a44:	andeq	r0, r0, r8, lsr r4
   15a48:	andeq	r0, r0, r0, asr #9
   15a4c:	andeq	r0, r0, r8, ror #10
   15a50:	andeq	r0, r0, r0, lsl r6
   15a54:	andeq	r0, r0, r8, lsl #13
   15a58:	andeq	r0, r0, r0, lsl #14
   15a5c:	andeq	r0, r0, r8, lsl #15
   15a60:	andeq	r0, r0, r0, lsl r8
   15a64:			; <UNDEFINED> instruction: 0x000008b8
   15a68:	andeq	r0, r0, r0, ror #18
   15a6c:	andeq	r0, r0, r8, ror #19
   15a70:	muleq	r0, r0, sl
   15a74:	andeq	r0, r0, ip, lsr #23
   15a78:	andeq	r0, r0, ip, lsl ip
   15a7c:	andeq	r0, r0, r8, lsr fp
   15a80:	andeq	r0, r0, r0, rrx
   15a84:	andeq	r0, r0, ip, lsl #25
   15a88:	ldr	r0, [sp, #20]
   15a8c:	ldr	r0, [r0, #4]
   15a90:	ldr	r1, [fp, #8]
   15a94:	cmp	r0, r1
   15a98:	bne	15af4 <table_set@@Base+0x13c>
   15a9c:	ldr	r0, [sp, #24]
   15aa0:	ldr	r0, [r0]
   15aa4:	movw	r1, #0
   15aa8:	cmp	r0, r1
   15aac:	bne	15ac0 <table_set@@Base+0x108>
   15ab0:	movw	r0, #1
   15ab4:	bl	11f44 <malloc@plt>
   15ab8:	ldr	lr, [sp, #24]
   15abc:	str	r0, [lr]
   15ac0:	ldr	r0, [sp, #24]
   15ac4:	ldr	r0, [r0]
   15ac8:	movw	r1, #0
   15acc:	cmp	r0, r1
   15ad0:	beq	15af0 <table_set@@Base+0x138>
   15ad4:	ldr	r0, [sp, #24]
   15ad8:	ldr	r0, [r0]
   15adc:	ldr	r1, [fp, #-16]
   15ae0:	ldrb	r1, [r1]
   15ae4:	strb	r1, [r0]
   15ae8:	movw	r0, #0
   15aec:	str	r0, [fp, #-20]	; 0xffffffec
   15af0:	b	15af4 <table_set@@Base+0x13c>
   15af4:	b	166e0 <table_set@@Base+0xd28>
   15af8:	ldr	r0, [sp, #20]
   15afc:	ldr	r0, [r0, #4]
   15b00:	ldr	r1, [fp, #8]
   15b04:	cmp	r0, r1
   15b08:	bne	15b7c <table_set@@Base+0x1c4>
   15b0c:	ldr	r0, [sp, #24]
   15b10:	ldr	r0, [r0]
   15b14:	movw	r1, #0
   15b18:	cmp	r0, r1
   15b1c:	bne	15b30 <table_set@@Base+0x178>
   15b20:	movw	r0, #4
   15b24:	bl	11f44 <malloc@plt>
   15b28:	ldr	lr, [sp, #24]
   15b2c:	str	r0, [lr]
   15b30:	ldr	r0, [sp, #24]
   15b34:	ldr	r0, [r0]
   15b38:	movw	r1, #0
   15b3c:	cmp	r0, r1
   15b40:	beq	15b78 <table_set@@Base+0x1c0>
   15b44:	ldr	r0, [sp, #24]
   15b48:	ldr	r0, [r0]
   15b4c:	ldr	r1, [fp, #-16]
   15b50:	ldrb	r2, [r1]
   15b54:	strb	r2, [r0]
   15b58:	ldrb	r2, [r1, #1]
   15b5c:	strb	r2, [r0, #1]
   15b60:	ldrb	r2, [r1, #2]
   15b64:	strb	r2, [r0, #2]
   15b68:	ldrb	r1, [r1, #3]
   15b6c:	strb	r1, [r0, #3]
   15b70:	movw	r0, #0
   15b74:	str	r0, [fp, #-20]	; 0xffffffec
   15b78:	b	15b7c <table_set@@Base+0x1c4>
   15b7c:	b	166e0 <table_set@@Base+0xd28>
   15b80:	ldr	r0, [sp, #20]
   15b84:	ldr	r0, [r0, #4]
   15b88:	ldr	r1, [fp, #8]
   15b8c:	cmp	r0, r1
   15b90:	bne	15c04 <table_set@@Base+0x24c>
   15b94:	ldr	r0, [sp, #24]
   15b98:	ldr	r0, [r0]
   15b9c:	movw	r1, #0
   15ba0:	cmp	r0, r1
   15ba4:	bne	15bb8 <table_set@@Base+0x200>
   15ba8:	movw	r0, #4
   15bac:	bl	11f44 <malloc@plt>
   15bb0:	ldr	lr, [sp, #24]
   15bb4:	str	r0, [lr]
   15bb8:	ldr	r0, [sp, #24]
   15bbc:	ldr	r0, [r0]
   15bc0:	movw	r1, #0
   15bc4:	cmp	r0, r1
   15bc8:	beq	15c00 <table_set@@Base+0x248>
   15bcc:	ldr	r0, [sp, #24]
   15bd0:	ldr	r0, [r0]
   15bd4:	ldr	r1, [fp, #-16]
   15bd8:	ldrb	r2, [r1]
   15bdc:	strb	r2, [r0]
   15be0:	ldrb	r2, [r1, #1]
   15be4:	strb	r2, [r0, #1]
   15be8:	ldrb	r2, [r1, #2]
   15bec:	strb	r2, [r0, #2]
   15bf0:	ldrb	r1, [r1, #3]
   15bf4:	strb	r1, [r0, #3]
   15bf8:	movw	r0, #0
   15bfc:	str	r0, [fp, #-20]	; 0xffffffec
   15c00:	b	15c04 <table_set@@Base+0x24c>
   15c04:	b	166e0 <table_set@@Base+0xd28>
   15c08:	ldr	r0, [sp, #20]
   15c0c:	ldr	r0, [r0, #4]
   15c10:	ldr	r1, [fp, #8]
   15c14:	cmp	r0, r1
   15c18:	bne	15c74 <table_set@@Base+0x2bc>
   15c1c:	ldr	r0, [sp, #24]
   15c20:	ldr	r0, [r0]
   15c24:	movw	r1, #0
   15c28:	cmp	r0, r1
   15c2c:	bne	15c40 <table_set@@Base+0x288>
   15c30:	movw	r0, #1
   15c34:	bl	11f44 <malloc@plt>
   15c38:	ldr	lr, [sp, #24]
   15c3c:	str	r0, [lr]
   15c40:	ldr	r0, [sp, #24]
   15c44:	ldr	r0, [r0]
   15c48:	movw	r1, #0
   15c4c:	cmp	r0, r1
   15c50:	beq	15c70 <table_set@@Base+0x2b8>
   15c54:	ldr	r0, [sp, #24]
   15c58:	ldr	r0, [r0]
   15c5c:	ldr	r1, [fp, #-16]
   15c60:	ldrb	r1, [r1]
   15c64:	strb	r1, [r0]
   15c68:	movw	r0, #0
   15c6c:	str	r0, [fp, #-20]	; 0xffffffec
   15c70:	b	15c74 <table_set@@Base+0x2bc>
   15c74:	b	166e0 <table_set@@Base+0xd28>
   15c78:	ldr	r0, [sp, #20]
   15c7c:	ldr	r0, [r0, #4]
   15c80:	ldr	r1, [fp, #8]
   15c84:	cmp	r0, r1
   15c88:	bne	15ce4 <table_set@@Base+0x32c>
   15c8c:	ldr	r0, [sp, #24]
   15c90:	ldr	r0, [r0]
   15c94:	movw	r1, #0
   15c98:	cmp	r0, r1
   15c9c:	bne	15cb0 <table_set@@Base+0x2f8>
   15ca0:	movw	r0, #1
   15ca4:	bl	11f44 <malloc@plt>
   15ca8:	ldr	lr, [sp, #24]
   15cac:	str	r0, [lr]
   15cb0:	ldr	r0, [sp, #24]
   15cb4:	ldr	r0, [r0]
   15cb8:	movw	r1, #0
   15cbc:	cmp	r0, r1
   15cc0:	beq	15ce0 <table_set@@Base+0x328>
   15cc4:	ldr	r0, [sp, #24]
   15cc8:	ldr	r0, [r0]
   15ccc:	ldr	r1, [fp, #-16]
   15cd0:	ldrb	r1, [r1]
   15cd4:	strb	r1, [r0]
   15cd8:	movw	r0, #0
   15cdc:	str	r0, [fp, #-20]	; 0xffffffec
   15ce0:	b	15ce4 <table_set@@Base+0x32c>
   15ce4:	b	166e0 <table_set@@Base+0xd28>
   15ce8:	ldr	r0, [sp, #20]
   15cec:	ldr	r0, [r0, #4]
   15cf0:	ldr	r1, [fp, #8]
   15cf4:	cmp	r0, r1
   15cf8:	bne	15d5c <table_set@@Base+0x3a4>
   15cfc:	ldr	r0, [sp, #24]
   15d00:	ldr	r0, [r0]
   15d04:	movw	r1, #0
   15d08:	cmp	r0, r1
   15d0c:	bne	15d20 <table_set@@Base+0x368>
   15d10:	movw	r0, #2
   15d14:	bl	11f44 <malloc@plt>
   15d18:	ldr	lr, [sp, #24]
   15d1c:	str	r0, [lr]
   15d20:	ldr	r0, [sp, #24]
   15d24:	ldr	r0, [r0]
   15d28:	movw	r1, #0
   15d2c:	cmp	r0, r1
   15d30:	beq	15d58 <table_set@@Base+0x3a0>
   15d34:	ldr	r0, [sp, #24]
   15d38:	ldr	r0, [r0]
   15d3c:	ldr	r1, [fp, #-16]
   15d40:	ldrb	r2, [r1]
   15d44:	strb	r2, [r0]
   15d48:	ldrb	r1, [r1, #1]
   15d4c:	strb	r1, [r0, #1]
   15d50:	movw	r0, #0
   15d54:	str	r0, [fp, #-20]	; 0xffffffec
   15d58:	b	15d5c <table_set@@Base+0x3a4>
   15d5c:	b	166e0 <table_set@@Base+0xd28>
   15d60:	ldr	r0, [sp, #20]
   15d64:	ldr	r0, [r0, #4]
   15d68:	ldr	r1, [fp, #8]
   15d6c:	cmp	r0, r1
   15d70:	bne	15dd4 <table_set@@Base+0x41c>
   15d74:	ldr	r0, [sp, #24]
   15d78:	ldr	r0, [r0]
   15d7c:	movw	r1, #0
   15d80:	cmp	r0, r1
   15d84:	bne	15d98 <table_set@@Base+0x3e0>
   15d88:	movw	r0, #2
   15d8c:	bl	11f44 <malloc@plt>
   15d90:	ldr	lr, [sp, #24]
   15d94:	str	r0, [lr]
   15d98:	ldr	r0, [sp, #24]
   15d9c:	ldr	r0, [r0]
   15da0:	movw	r1, #0
   15da4:	cmp	r0, r1
   15da8:	beq	15dd0 <table_set@@Base+0x418>
   15dac:	ldr	r0, [sp, #24]
   15db0:	ldr	r0, [r0]
   15db4:	ldr	r1, [fp, #-16]
   15db8:	ldrb	r2, [r1]
   15dbc:	strb	r2, [r0]
   15dc0:	ldrb	r1, [r1, #1]
   15dc4:	strb	r1, [r0, #1]
   15dc8:	movw	r0, #0
   15dcc:	str	r0, [fp, #-20]	; 0xffffffec
   15dd0:	b	15dd4 <table_set@@Base+0x41c>
   15dd4:	b	166e0 <table_set@@Base+0xd28>
   15dd8:	ldr	r0, [sp, #20]
   15ddc:	ldr	r0, [r0, #4]
   15de0:	ldr	r1, [fp, #8]
   15de4:	cmp	r0, r1
   15de8:	bne	15e5c <table_set@@Base+0x4a4>
   15dec:	ldr	r0, [sp, #24]
   15df0:	ldr	r0, [r0]
   15df4:	movw	r1, #0
   15df8:	cmp	r0, r1
   15dfc:	bne	15e10 <table_set@@Base+0x458>
   15e00:	movw	r0, #4
   15e04:	bl	11f44 <malloc@plt>
   15e08:	ldr	lr, [sp, #24]
   15e0c:	str	r0, [lr]
   15e10:	ldr	r0, [sp, #24]
   15e14:	ldr	r0, [r0]
   15e18:	movw	r1, #0
   15e1c:	cmp	r0, r1
   15e20:	beq	15e58 <table_set@@Base+0x4a0>
   15e24:	ldr	r0, [sp, #24]
   15e28:	ldr	r0, [r0]
   15e2c:	ldr	r1, [fp, #-16]
   15e30:	ldrb	r2, [r1]
   15e34:	strb	r2, [r0]
   15e38:	ldrb	r2, [r1, #1]
   15e3c:	strb	r2, [r0, #1]
   15e40:	ldrb	r2, [r1, #2]
   15e44:	strb	r2, [r0, #2]
   15e48:	ldrb	r1, [r1, #3]
   15e4c:	strb	r1, [r0, #3]
   15e50:	movw	r0, #0
   15e54:	str	r0, [fp, #-20]	; 0xffffffec
   15e58:	b	15e5c <table_set@@Base+0x4a4>
   15e5c:	b	166e0 <table_set@@Base+0xd28>
   15e60:	ldr	r0, [sp, #20]
   15e64:	ldr	r0, [r0, #4]
   15e68:	ldr	r1, [fp, #8]
   15e6c:	cmp	r0, r1
   15e70:	bne	15ee4 <table_set@@Base+0x52c>
   15e74:	ldr	r0, [sp, #24]
   15e78:	ldr	r0, [r0]
   15e7c:	movw	r1, #0
   15e80:	cmp	r0, r1
   15e84:	bne	15e98 <table_set@@Base+0x4e0>
   15e88:	movw	r0, #4
   15e8c:	bl	11f44 <malloc@plt>
   15e90:	ldr	lr, [sp, #24]
   15e94:	str	r0, [lr]
   15e98:	ldr	r0, [sp, #24]
   15e9c:	ldr	r0, [r0]
   15ea0:	movw	r1, #0
   15ea4:	cmp	r0, r1
   15ea8:	beq	15ee0 <table_set@@Base+0x528>
   15eac:	ldr	r0, [sp, #24]
   15eb0:	ldr	r0, [r0]
   15eb4:	ldr	r1, [fp, #-16]
   15eb8:	ldrb	r2, [r1]
   15ebc:	strb	r2, [r0]
   15ec0:	ldrb	r2, [r1, #1]
   15ec4:	strb	r2, [r0, #1]
   15ec8:	ldrb	r2, [r1, #2]
   15ecc:	strb	r2, [r0, #2]
   15ed0:	ldrb	r1, [r1, #3]
   15ed4:	strb	r1, [r0, #3]
   15ed8:	movw	r0, #0
   15edc:	str	r0, [fp, #-20]	; 0xffffffec
   15ee0:	b	15ee4 <table_set@@Base+0x52c>
   15ee4:	b	166e0 <table_set@@Base+0xd28>
   15ee8:	ldr	r0, [sp, #20]
   15eec:	ldr	r0, [r0, #4]
   15ef0:	ldr	r1, [fp, #8]
   15ef4:	cmp	r0, r1
   15ef8:	bne	15f8c <table_set@@Base+0x5d4>
   15efc:	ldr	r0, [sp, #24]
   15f00:	ldr	r0, [r0]
   15f04:	movw	r1, #0
   15f08:	cmp	r0, r1
   15f0c:	bne	15f20 <table_set@@Base+0x568>
   15f10:	movw	r0, #8
   15f14:	bl	11f44 <malloc@plt>
   15f18:	ldr	lr, [sp, #24]
   15f1c:	str	r0, [lr]
   15f20:	ldr	r0, [sp, #24]
   15f24:	ldr	r0, [r0]
   15f28:	movw	r1, #0
   15f2c:	cmp	r0, r1
   15f30:	beq	15f88 <table_set@@Base+0x5d0>
   15f34:	ldr	r0, [sp, #24]
   15f38:	ldr	r0, [r0]
   15f3c:	ldr	r1, [fp, #-16]
   15f40:	ldrb	r2, [r1]
   15f44:	strb	r2, [r0]
   15f48:	ldrb	r2, [r1, #1]
   15f4c:	strb	r2, [r0, #1]
   15f50:	ldrb	r2, [r1, #2]
   15f54:	strb	r2, [r0, #2]
   15f58:	ldrb	r2, [r1, #3]
   15f5c:	strb	r2, [r0, #3]
   15f60:	ldrb	r2, [r1, #4]
   15f64:	strb	r2, [r0, #4]
   15f68:	ldrb	r2, [r1, #5]
   15f6c:	strb	r2, [r0, #5]
   15f70:	ldrb	r2, [r1, #6]
   15f74:	strb	r2, [r0, #6]
   15f78:	ldrb	r1, [r1, #7]
   15f7c:	strb	r1, [r0, #7]
   15f80:	movw	r0, #0
   15f84:	str	r0, [fp, #-20]	; 0xffffffec
   15f88:	b	15f8c <table_set@@Base+0x5d4>
   15f8c:	b	166e0 <table_set@@Base+0xd28>
   15f90:	ldr	r0, [sp, #20]
   15f94:	ldr	r0, [r0, #4]
   15f98:	ldr	r1, [fp, #8]
   15f9c:	cmp	r0, r1
   15fa0:	bne	16034 <table_set@@Base+0x67c>
   15fa4:	ldr	r0, [sp, #24]
   15fa8:	ldr	r0, [r0]
   15fac:	movw	r1, #0
   15fb0:	cmp	r0, r1
   15fb4:	bne	15fc8 <table_set@@Base+0x610>
   15fb8:	movw	r0, #8
   15fbc:	bl	11f44 <malloc@plt>
   15fc0:	ldr	lr, [sp, #24]
   15fc4:	str	r0, [lr]
   15fc8:	ldr	r0, [sp, #24]
   15fcc:	ldr	r0, [r0]
   15fd0:	movw	r1, #0
   15fd4:	cmp	r0, r1
   15fd8:	beq	16030 <table_set@@Base+0x678>
   15fdc:	ldr	r0, [sp, #24]
   15fe0:	ldr	r0, [r0]
   15fe4:	ldr	r1, [fp, #-16]
   15fe8:	ldrb	r2, [r1]
   15fec:	strb	r2, [r0]
   15ff0:	ldrb	r2, [r1, #1]
   15ff4:	strb	r2, [r0, #1]
   15ff8:	ldrb	r2, [r1, #2]
   15ffc:	strb	r2, [r0, #2]
   16000:	ldrb	r2, [r1, #3]
   16004:	strb	r2, [r0, #3]
   16008:	ldrb	r2, [r1, #4]
   1600c:	strb	r2, [r0, #4]
   16010:	ldrb	r2, [r1, #5]
   16014:	strb	r2, [r0, #5]
   16018:	ldrb	r2, [r1, #6]
   1601c:	strb	r2, [r0, #6]
   16020:	ldrb	r1, [r1, #7]
   16024:	strb	r1, [r0, #7]
   16028:	movw	r0, #0
   1602c:	str	r0, [fp, #-20]	; 0xffffffec
   16030:	b	16034 <table_set@@Base+0x67c>
   16034:	b	166e0 <table_set@@Base+0xd28>
   16038:	ldr	r0, [sp, #20]
   1603c:	ldr	r0, [r0, #4]
   16040:	ldr	r1, [fp, #8]
   16044:	cmp	r0, r1
   16048:	bne	160ac <table_set@@Base+0x6f4>
   1604c:	ldr	r0, [sp, #24]
   16050:	ldr	r0, [r0]
   16054:	movw	r1, #0
   16058:	cmp	r0, r1
   1605c:	bne	16070 <table_set@@Base+0x6b8>
   16060:	movw	r0, #2
   16064:	bl	11f44 <malloc@plt>
   16068:	ldr	lr, [sp, #24]
   1606c:	str	r0, [lr]
   16070:	ldr	r0, [sp, #24]
   16074:	ldr	r0, [r0]
   16078:	movw	r1, #0
   1607c:	cmp	r0, r1
   16080:	beq	160a8 <table_set@@Base+0x6f0>
   16084:	ldr	r0, [sp, #24]
   16088:	ldr	r0, [r0]
   1608c:	ldr	r1, [fp, #-16]
   16090:	ldrb	r2, [r1]
   16094:	strb	r2, [r0]
   16098:	ldrb	r1, [r1, #1]
   1609c:	strb	r1, [r0, #1]
   160a0:	movw	r0, #0
   160a4:	str	r0, [fp, #-20]	; 0xffffffec
   160a8:	b	160ac <table_set@@Base+0x6f4>
   160ac:	b	166e0 <table_set@@Base+0xd28>
   160b0:	ldr	r0, [sp, #20]
   160b4:	ldr	r0, [r0, #4]
   160b8:	ldr	r1, [fp, #8]
   160bc:	cmp	r0, r1
   160c0:	bne	16124 <table_set@@Base+0x76c>
   160c4:	ldr	r0, [sp, #24]
   160c8:	ldr	r0, [r0]
   160cc:	movw	r1, #0
   160d0:	cmp	r0, r1
   160d4:	bne	160e8 <table_set@@Base+0x730>
   160d8:	movw	r0, #2
   160dc:	bl	11f44 <malloc@plt>
   160e0:	ldr	lr, [sp, #24]
   160e4:	str	r0, [lr]
   160e8:	ldr	r0, [sp, #24]
   160ec:	ldr	r0, [r0]
   160f0:	movw	r1, #0
   160f4:	cmp	r0, r1
   160f8:	beq	16120 <table_set@@Base+0x768>
   160fc:	ldr	r0, [sp, #24]
   16100:	ldr	r0, [r0]
   16104:	ldr	r1, [fp, #-16]
   16108:	ldrb	r2, [r1]
   1610c:	strb	r2, [r0]
   16110:	ldrb	r1, [r1, #1]
   16114:	strb	r1, [r0, #1]
   16118:	movw	r0, #0
   1611c:	str	r0, [fp, #-20]	; 0xffffffec
   16120:	b	16124 <table_set@@Base+0x76c>
   16124:	b	166e0 <table_set@@Base+0xd28>
   16128:	ldr	r0, [sp, #20]
   1612c:	ldr	r0, [r0, #4]
   16130:	ldr	r1, [fp, #8]
   16134:	cmp	r0, r1
   16138:	bne	161ac <table_set@@Base+0x7f4>
   1613c:	ldr	r0, [sp, #24]
   16140:	ldr	r0, [r0]
   16144:	movw	r1, #0
   16148:	cmp	r0, r1
   1614c:	bne	16160 <table_set@@Base+0x7a8>
   16150:	movw	r0, #4
   16154:	bl	11f44 <malloc@plt>
   16158:	ldr	lr, [sp, #24]
   1615c:	str	r0, [lr]
   16160:	ldr	r0, [sp, #24]
   16164:	ldr	r0, [r0]
   16168:	movw	r1, #0
   1616c:	cmp	r0, r1
   16170:	beq	161a8 <table_set@@Base+0x7f0>
   16174:	ldr	r0, [sp, #24]
   16178:	ldr	r0, [r0]
   1617c:	ldr	r1, [fp, #-16]
   16180:	ldrb	r2, [r1]
   16184:	strb	r2, [r0]
   16188:	ldrb	r2, [r1, #1]
   1618c:	strb	r2, [r0, #1]
   16190:	ldrb	r2, [r1, #2]
   16194:	strb	r2, [r0, #2]
   16198:	ldrb	r1, [r1, #3]
   1619c:	strb	r1, [r0, #3]
   161a0:	movw	r0, #0
   161a4:	str	r0, [fp, #-20]	; 0xffffffec
   161a8:	b	161ac <table_set@@Base+0x7f4>
   161ac:	b	166e0 <table_set@@Base+0xd28>
   161b0:	ldr	r0, [sp, #20]
   161b4:	ldr	r0, [r0, #4]
   161b8:	ldr	r1, [fp, #8]
   161bc:	cmp	r0, r1
   161c0:	bne	16234 <table_set@@Base+0x87c>
   161c4:	ldr	r0, [sp, #24]
   161c8:	ldr	r0, [r0]
   161cc:	movw	r1, #0
   161d0:	cmp	r0, r1
   161d4:	bne	161e8 <table_set@@Base+0x830>
   161d8:	movw	r0, #4
   161dc:	bl	11f44 <malloc@plt>
   161e0:	ldr	lr, [sp, #24]
   161e4:	str	r0, [lr]
   161e8:	ldr	r0, [sp, #24]
   161ec:	ldr	r0, [r0]
   161f0:	movw	r1, #0
   161f4:	cmp	r0, r1
   161f8:	beq	16230 <table_set@@Base+0x878>
   161fc:	ldr	r0, [sp, #24]
   16200:	ldr	r0, [r0]
   16204:	ldr	r1, [fp, #-16]
   16208:	ldrb	r2, [r1]
   1620c:	strb	r2, [r0]
   16210:	ldrb	r2, [r1, #1]
   16214:	strb	r2, [r0, #1]
   16218:	ldrb	r2, [r1, #2]
   1621c:	strb	r2, [r0, #2]
   16220:	ldrb	r1, [r1, #3]
   16224:	strb	r1, [r0, #3]
   16228:	movw	r0, #0
   1622c:	str	r0, [fp, #-20]	; 0xffffffec
   16230:	b	16234 <table_set@@Base+0x87c>
   16234:	b	166e0 <table_set@@Base+0xd28>
   16238:	ldr	r0, [sp, #20]
   1623c:	ldr	r0, [r0, #4]
   16240:	ldr	r1, [fp, #8]
   16244:	cmp	r0, r1
   16248:	bne	162dc <table_set@@Base+0x924>
   1624c:	ldr	r0, [sp, #24]
   16250:	ldr	r0, [r0]
   16254:	movw	r1, #0
   16258:	cmp	r0, r1
   1625c:	bne	16270 <table_set@@Base+0x8b8>
   16260:	movw	r0, #8
   16264:	bl	11f44 <malloc@plt>
   16268:	ldr	lr, [sp, #24]
   1626c:	str	r0, [lr]
   16270:	ldr	r0, [sp, #24]
   16274:	ldr	r0, [r0]
   16278:	movw	r1, #0
   1627c:	cmp	r0, r1
   16280:	beq	162d8 <table_set@@Base+0x920>
   16284:	ldr	r0, [sp, #24]
   16288:	ldr	r0, [r0]
   1628c:	ldr	r1, [fp, #-16]
   16290:	ldrb	r2, [r1]
   16294:	strb	r2, [r0]
   16298:	ldrb	r2, [r1, #1]
   1629c:	strb	r2, [r0, #1]
   162a0:	ldrb	r2, [r1, #2]
   162a4:	strb	r2, [r0, #2]
   162a8:	ldrb	r2, [r1, #3]
   162ac:	strb	r2, [r0, #3]
   162b0:	ldrb	r2, [r1, #4]
   162b4:	strb	r2, [r0, #4]
   162b8:	ldrb	r2, [r1, #5]
   162bc:	strb	r2, [r0, #5]
   162c0:	ldrb	r2, [r1, #6]
   162c4:	strb	r2, [r0, #6]
   162c8:	ldrb	r1, [r1, #7]
   162cc:	strb	r1, [r0, #7]
   162d0:	movw	r0, #0
   162d4:	str	r0, [fp, #-20]	; 0xffffffec
   162d8:	b	162dc <table_set@@Base+0x924>
   162dc:	b	166e0 <table_set@@Base+0xd28>
   162e0:	ldr	r0, [sp, #20]
   162e4:	ldr	r0, [r0, #4]
   162e8:	ldr	r1, [fp, #8]
   162ec:	cmp	r0, r1
   162f0:	bne	16384 <table_set@@Base+0x9cc>
   162f4:	ldr	r0, [sp, #24]
   162f8:	ldr	r0, [r0]
   162fc:	movw	r1, #0
   16300:	cmp	r0, r1
   16304:	bne	16318 <table_set@@Base+0x960>
   16308:	movw	r0, #8
   1630c:	bl	11f44 <malloc@plt>
   16310:	ldr	lr, [sp, #24]
   16314:	str	r0, [lr]
   16318:	ldr	r0, [sp, #24]
   1631c:	ldr	r0, [r0]
   16320:	movw	r1, #0
   16324:	cmp	r0, r1
   16328:	beq	16380 <table_set@@Base+0x9c8>
   1632c:	ldr	r0, [sp, #24]
   16330:	ldr	r0, [r0]
   16334:	ldr	r1, [fp, #-16]
   16338:	ldrb	r2, [r1]
   1633c:	strb	r2, [r0]
   16340:	ldrb	r2, [r1, #1]
   16344:	strb	r2, [r0, #1]
   16348:	ldrb	r2, [r1, #2]
   1634c:	strb	r2, [r0, #2]
   16350:	ldrb	r2, [r1, #3]
   16354:	strb	r2, [r0, #3]
   16358:	ldrb	r2, [r1, #4]
   1635c:	strb	r2, [r0, #4]
   16360:	ldrb	r2, [r1, #5]
   16364:	strb	r2, [r0, #5]
   16368:	ldrb	r2, [r1, #6]
   1636c:	strb	r2, [r0, #6]
   16370:	ldrb	r1, [r1, #7]
   16374:	strb	r1, [r0, #7]
   16378:	movw	r0, #0
   1637c:	str	r0, [fp, #-20]	; 0xffffffec
   16380:	b	16384 <table_set@@Base+0x9cc>
   16384:	b	166e0 <table_set@@Base+0xd28>
   16388:	ldr	r0, [sp, #20]
   1638c:	ldr	r0, [r0, #4]
   16390:	ldr	r1, [fp, #8]
   16394:	cmp	r0, r1
   16398:	bne	1640c <table_set@@Base+0xa54>
   1639c:	ldr	r0, [sp, #24]
   163a0:	ldr	r0, [r0]
   163a4:	movw	r1, #0
   163a8:	cmp	r0, r1
   163ac:	bne	163c0 <table_set@@Base+0xa08>
   163b0:	movw	r0, #4
   163b4:	bl	11f44 <malloc@plt>
   163b8:	ldr	lr, [sp, #24]
   163bc:	str	r0, [lr]
   163c0:	ldr	r0, [sp, #24]
   163c4:	ldr	r0, [r0]
   163c8:	movw	r1, #0
   163cc:	cmp	r0, r1
   163d0:	beq	16408 <table_set@@Base+0xa50>
   163d4:	ldr	r0, [sp, #24]
   163d8:	ldr	r0, [r0]
   163dc:	ldr	r1, [fp, #-16]
   163e0:	ldrb	r2, [r1]
   163e4:	strb	r2, [r0]
   163e8:	ldrb	r2, [r1, #1]
   163ec:	strb	r2, [r0, #1]
   163f0:	ldrb	r2, [r1, #2]
   163f4:	strb	r2, [r0, #2]
   163f8:	ldrb	r1, [r1, #3]
   163fc:	strb	r1, [r0, #3]
   16400:	movw	r0, #0
   16404:	str	r0, [fp, #-20]	; 0xffffffec
   16408:	b	1640c <table_set@@Base+0xa54>
   1640c:	b	166e0 <table_set@@Base+0xd28>
   16410:	ldr	r0, [sp, #20]
   16414:	ldr	r0, [r0, #4]
   16418:	ldr	r1, [fp, #8]
   1641c:	cmp	r0, r1
   16420:	bne	164b4 <table_set@@Base+0xafc>
   16424:	ldr	r0, [sp, #24]
   16428:	ldr	r0, [r0]
   1642c:	movw	r1, #0
   16430:	cmp	r0, r1
   16434:	bne	16448 <table_set@@Base+0xa90>
   16438:	movw	r0, #8
   1643c:	bl	11f44 <malloc@plt>
   16440:	ldr	lr, [sp, #24]
   16444:	str	r0, [lr]
   16448:	ldr	r0, [sp, #24]
   1644c:	ldr	r0, [r0]
   16450:	movw	r1, #0
   16454:	cmp	r0, r1
   16458:	beq	164b0 <table_set@@Base+0xaf8>
   1645c:	ldr	r0, [sp, #24]
   16460:	ldr	r0, [r0]
   16464:	ldr	r1, [fp, #-16]
   16468:	ldrb	r2, [r1]
   1646c:	strb	r2, [r0]
   16470:	ldrb	r2, [r1, #1]
   16474:	strb	r2, [r0, #1]
   16478:	ldrb	r2, [r1, #2]
   1647c:	strb	r2, [r0, #2]
   16480:	ldrb	r2, [r1, #3]
   16484:	strb	r2, [r0, #3]
   16488:	ldrb	r2, [r1, #4]
   1648c:	strb	r2, [r0, #4]
   16490:	ldrb	r2, [r1, #5]
   16494:	strb	r2, [r0, #5]
   16498:	ldrb	r2, [r1, #6]
   1649c:	strb	r2, [r0, #6]
   164a0:	ldrb	r1, [r1, #7]
   164a4:	strb	r1, [r0, #7]
   164a8:	movw	r0, #0
   164ac:	str	r0, [fp, #-20]	; 0xffffffec
   164b0:	b	164b4 <table_set@@Base+0xafc>
   164b4:	b	166e0 <table_set@@Base+0xd28>
   164b8:	ldr	r0, [sp, #20]
   164bc:	ldr	r0, [r0, #4]
   164c0:	ldr	r1, [fp, #8]
   164c4:	cmp	r0, r1
   164c8:	bne	1655c <table_set@@Base+0xba4>
   164cc:	ldr	r0, [sp, #24]
   164d0:	ldr	r0, [r0]
   164d4:	movw	r1, #0
   164d8:	cmp	r0, r1
   164dc:	bne	164f0 <table_set@@Base+0xb38>
   164e0:	movw	r0, #8
   164e4:	bl	11f44 <malloc@plt>
   164e8:	ldr	lr, [sp, #24]
   164ec:	str	r0, [lr]
   164f0:	ldr	r0, [sp, #24]
   164f4:	ldr	r0, [r0]
   164f8:	movw	r1, #0
   164fc:	cmp	r0, r1
   16500:	beq	16558 <table_set@@Base+0xba0>
   16504:	ldr	r0, [sp, #24]
   16508:	ldr	r0, [r0]
   1650c:	ldr	r1, [fp, #-16]
   16510:	ldrb	r2, [r1]
   16514:	strb	r2, [r0]
   16518:	ldrb	r2, [r1, #1]
   1651c:	strb	r2, [r0, #1]
   16520:	ldrb	r2, [r1, #2]
   16524:	strb	r2, [r0, #2]
   16528:	ldrb	r2, [r1, #3]
   1652c:	strb	r2, [r0, #3]
   16530:	ldrb	r2, [r1, #4]
   16534:	strb	r2, [r0, #4]
   16538:	ldrb	r2, [r1, #5]
   1653c:	strb	r2, [r0, #5]
   16540:	ldrb	r2, [r1, #6]
   16544:	strb	r2, [r0, #6]
   16548:	ldrb	r1, [r1, #7]
   1654c:	strb	r1, [r0, #7]
   16550:	movw	r0, #0
   16554:	str	r0, [fp, #-20]	; 0xffffffec
   16558:	b	1655c <table_set@@Base+0xba4>
   1655c:	b	166e0 <table_set@@Base+0xd28>
   16560:	ldr	r0, [sp, #20]
   16564:	ldr	r0, [r0, #4]
   16568:	ldr	r1, [fp, #8]
   1656c:	cmp	r0, r1
   16570:	bne	165d0 <table_set@@Base+0xc18>
   16574:	ldr	r0, [fp, #-16]
   16578:	bl	11f68 <strlen@plt>
   1657c:	str	r0, [sp, #16]
   16580:	ldr	r0, [sp, #24]
   16584:	ldr	r0, [r0]
   16588:	ldr	lr, [sp, #16]
   1658c:	add	r1, lr, #1
   16590:	bl	11f2c <realloc@plt>
   16594:	ldr	r1, [sp, #24]
   16598:	str	r0, [r1]
   1659c:	ldr	r0, [sp, #24]
   165a0:	ldr	r0, [r0]
   165a4:	movw	r1, #0
   165a8:	cmp	r0, r1
   165ac:	beq	165cc <table_set@@Base+0xc14>
   165b0:	ldr	r0, [sp, #24]
   165b4:	ldr	r0, [r0]
   165b8:	ldr	r1, [fp, #-16]
   165bc:	bl	11f38 <strcpy@plt>
   165c0:	movw	r1, #0
   165c4:	str	r1, [fp, #-20]	; 0xffffffec
   165c8:	str	r0, [sp, #4]
   165cc:	b	165d0 <table_set@@Base+0xc18>
   165d0:	b	166e0 <table_set@@Base+0xd28>
   165d4:	ldr	r0, [sp, #20]
   165d8:	ldr	r0, [r0, #4]
   165dc:	ldr	r1, [fp, #8]
   165e0:	cmp	r0, r1
   165e4:	bne	16640 <table_set@@Base+0xc88>
   165e8:	ldr	r0, [sp, #24]
   165ec:	ldr	r0, [r0]
   165f0:	movw	r1, #0
   165f4:	cmp	r0, r1
   165f8:	bne	1660c <table_set@@Base+0xc54>
   165fc:	movw	r0, #1
   16600:	bl	11f44 <malloc@plt>
   16604:	ldr	lr, [sp, #24]
   16608:	str	r0, [lr]
   1660c:	ldr	r0, [sp, #24]
   16610:	ldr	r0, [r0]
   16614:	movw	r1, #0
   16618:	cmp	r0, r1
   1661c:	beq	1663c <table_set@@Base+0xc84>
   16620:	ldr	r0, [sp, #24]
   16624:	ldr	r0, [r0]
   16628:	ldr	r1, [fp, #-16]
   1662c:	ldrb	r1, [r1]
   16630:	strb	r1, [r0]
   16634:	movw	r0, #0
   16638:	str	r0, [fp, #-20]	; 0xffffffec
   1663c:	b	16640 <table_set@@Base+0xc88>
   16640:	b	166e0 <table_set@@Base+0xd28>
   16644:	ldr	r0, [sp, #20]
   16648:	ldr	r0, [r0, #4]
   1664c:	ldr	r1, [fp, #8]
   16650:	cmp	r0, r1
   16654:	bne	166b0 <table_set@@Base+0xcf8>
   16658:	ldr	r0, [sp, #24]
   1665c:	ldr	r0, [r0]
   16660:	movw	r1, #0
   16664:	cmp	r0, r1
   16668:	bne	1667c <table_set@@Base+0xcc4>
   1666c:	movw	r0, #1
   16670:	bl	11f44 <malloc@plt>
   16674:	ldr	lr, [sp, #24]
   16678:	str	r0, [lr]
   1667c:	ldr	r0, [sp, #24]
   16680:	ldr	r0, [r0]
   16684:	movw	r1, #0
   16688:	cmp	r0, r1
   1668c:	beq	166ac <table_set@@Base+0xcf4>
   16690:	ldr	r0, [sp, #24]
   16694:	ldr	r0, [r0]
   16698:	ldr	r1, [fp, #-16]
   1669c:	ldrb	r1, [r1]
   166a0:	strb	r1, [r0]
   166a4:	movw	r0, #0
   166a8:	str	r0, [fp, #-20]	; 0xffffffec
   166ac:	b	166b0 <table_set@@Base+0xcf8>
   166b0:	b	166e0 <table_set@@Base+0xd28>
   166b4:	ldr	r0, [sp, #20]
   166b8:	ldr	r0, [r0, #4]
   166bc:	ldr	r1, [fp, #8]
   166c0:	cmp	r0, r1
   166c4:	bne	166dc <table_set@@Base+0xd24>
   166c8:	ldr	r0, [fp, #-16]
   166cc:	ldr	r1, [sp, #24]
   166d0:	str	r0, [r1]
   166d4:	movw	r0, #0
   166d8:	str	r0, [fp, #-20]	; 0xffffffec
   166dc:	b	166e0 <table_set@@Base+0xd28>
   166e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   166e4:	movw	r1, #0
   166e8:	cmp	r1, r0
   166ec:	bne	16704 <table_set@@Base+0xd4c>
   166f0:	ldr	r0, [fp, #-4]
   166f4:	ldr	r1, [fp, #-8]
   166f8:	ldr	r2, [fp, #-12]
   166fc:	movw	r3, #1
   16700:	bl	13114 <table_notify@@Base>
   16704:	ldr	r0, [fp, #-20]	; 0xffffffec
   16708:	mov	sp, fp
   1670c:	pop	{fp, pc}

00016710 <table_set_bool@@Base>:
   16710:	push	{fp, lr}
   16714:	mov	fp, sp
   16718:	sub	sp, sp, #24
   1671c:	str	r0, [fp, #-4]
   16720:	str	r1, [fp, #-8]
   16724:	str	r2, [sp, #12]
   16728:	and	r0, r3, #1
   1672c:	strb	r0, [sp, #11]
   16730:	ldr	r0, [fp, #-4]
   16734:	ldr	r1, [fp, #-8]
   16738:	ldr	r2, [sp, #12]
   1673c:	add	r3, sp, #11
   16740:	movw	ip, #22
   16744:	str	ip, [sp]
   16748:	bl	159b8 <table_set@@Base>
   1674c:	mov	sp, fp
   16750:	pop	{fp, pc}

00016754 <table_set_int@@Base>:
   16754:	push	{fp, lr}
   16758:	mov	fp, sp
   1675c:	sub	sp, sp, #24
   16760:	str	r0, [fp, #-4]
   16764:	str	r1, [fp, #-8]
   16768:	str	r2, [sp, #12]
   1676c:	str	r3, [sp, #8]
   16770:	ldr	r0, [fp, #-4]
   16774:	ldr	r1, [fp, #-8]
   16778:	ldr	r2, [sp, #12]
   1677c:	add	r3, sp, #8
   16780:	movw	ip, #0
   16784:	str	ip, [sp]
   16788:	bl	159b8 <table_set@@Base>
   1678c:	mov	sp, fp
   16790:	pop	{fp, pc}

00016794 <table_set_uint@@Base>:
   16794:	push	{fp, lr}
   16798:	mov	fp, sp
   1679c:	sub	sp, sp, #24
   167a0:	str	r0, [fp, #-4]
   167a4:	str	r1, [fp, #-8]
   167a8:	str	r2, [sp, #12]
   167ac:	str	r3, [sp, #8]
   167b0:	ldr	r0, [fp, #-4]
   167b4:	ldr	r1, [fp, #-8]
   167b8:	ldr	r2, [sp, #12]
   167bc:	add	r3, sp, #8
   167c0:	movw	ip, #1
   167c4:	str	ip, [sp]
   167c8:	bl	159b8 <table_set@@Base>
   167cc:	mov	sp, fp
   167d0:	pop	{fp, pc}

000167d4 <table_set_int8@@Base>:
   167d4:	push	{fp, lr}
   167d8:	mov	fp, sp
   167dc:	sub	sp, sp, #24
   167e0:	str	r0, [fp, #-4]
   167e4:	str	r1, [fp, #-8]
   167e8:	str	r2, [sp, #12]
   167ec:	strb	r3, [sp, #11]
   167f0:	ldr	r0, [fp, #-4]
   167f4:	ldr	r1, [fp, #-8]
   167f8:	ldr	r2, [sp, #12]
   167fc:	add	r3, sp, #11
   16800:	movw	ip, #2
   16804:	str	ip, [sp]
   16808:	bl	159b8 <table_set@@Base>
   1680c:	mov	sp, fp
   16810:	pop	{fp, pc}

00016814 <table_set_uint8@@Base>:
   16814:	push	{fp, lr}
   16818:	mov	fp, sp
   1681c:	sub	sp, sp, #24
   16820:	str	r0, [fp, #-4]
   16824:	str	r1, [fp, #-8]
   16828:	str	r2, [sp, #12]
   1682c:	strb	r3, [sp, #11]
   16830:	ldr	r0, [fp, #-4]
   16834:	ldr	r1, [fp, #-8]
   16838:	ldr	r2, [sp, #12]
   1683c:	add	r3, sp, #11
   16840:	movw	ip, #3
   16844:	str	ip, [sp]
   16848:	bl	159b8 <table_set@@Base>
   1684c:	mov	sp, fp
   16850:	pop	{fp, pc}

00016854 <table_set_int16@@Base>:
   16854:	push	{fp, lr}
   16858:	mov	fp, sp
   1685c:	sub	sp, sp, #24
   16860:	str	r0, [fp, #-4]
   16864:	str	r1, [fp, #-8]
   16868:	str	r2, [sp, #12]
   1686c:	strh	r3, [sp, #10]
   16870:	ldr	r0, [fp, #-4]
   16874:	ldr	r1, [fp, #-8]
   16878:	ldr	r2, [sp, #12]
   1687c:	add	r3, sp, #10
   16880:	movw	ip, #4
   16884:	str	ip, [sp]
   16888:	bl	159b8 <table_set@@Base>
   1688c:	mov	sp, fp
   16890:	pop	{fp, pc}

00016894 <table_set_uint16@@Base>:
   16894:	push	{fp, lr}
   16898:	mov	fp, sp
   1689c:	sub	sp, sp, #24
   168a0:	str	r0, [fp, #-4]
   168a4:	str	r1, [fp, #-8]
   168a8:	str	r2, [sp, #12]
   168ac:	strh	r3, [sp, #10]
   168b0:	ldr	r0, [fp, #-4]
   168b4:	ldr	r1, [fp, #-8]
   168b8:	ldr	r2, [sp, #12]
   168bc:	add	r3, sp, #10
   168c0:	movw	ip, #5
   168c4:	str	ip, [sp]
   168c8:	bl	159b8 <table_set@@Base>
   168cc:	mov	sp, fp
   168d0:	pop	{fp, pc}

000168d4 <table_set_int32@@Base>:
   168d4:	push	{fp, lr}
   168d8:	mov	fp, sp
   168dc:	sub	sp, sp, #24
   168e0:	str	r0, [fp, #-4]
   168e4:	str	r1, [fp, #-8]
   168e8:	str	r2, [sp, #12]
   168ec:	str	r3, [sp, #8]
   168f0:	ldr	r0, [fp, #-4]
   168f4:	ldr	r1, [fp, #-8]
   168f8:	ldr	r2, [sp, #12]
   168fc:	add	r3, sp, #8
   16900:	movw	ip, #6
   16904:	str	ip, [sp]
   16908:	bl	159b8 <table_set@@Base>
   1690c:	mov	sp, fp
   16910:	pop	{fp, pc}

00016914 <table_set_uint32@@Base>:
   16914:	push	{fp, lr}
   16918:	mov	fp, sp
   1691c:	sub	sp, sp, #24
   16920:	str	r0, [fp, #-4]
   16924:	str	r1, [fp, #-8]
   16928:	str	r2, [sp, #12]
   1692c:	str	r3, [sp, #8]
   16930:	ldr	r0, [fp, #-4]
   16934:	ldr	r1, [fp, #-8]
   16938:	ldr	r2, [sp, #12]
   1693c:	add	r3, sp, #8
   16940:	movw	ip, #7
   16944:	str	ip, [sp]
   16948:	bl	159b8 <table_set@@Base>
   1694c:	mov	sp, fp
   16950:	pop	{fp, pc}

00016954 <table_set_int64@@Base>:
   16954:	push	{fp, lr}
   16958:	mov	fp, sp
   1695c:	sub	sp, sp, #32
   16960:	ldr	r3, [fp, #12]
   16964:	ldr	ip, [fp, #8]
   16968:	str	r0, [fp, #-4]
   1696c:	str	r1, [fp, #-8]
   16970:	str	r2, [fp, #-12]
   16974:	str	r3, [sp, #12]
   16978:	str	ip, [sp, #8]
   1697c:	ldr	r0, [fp, #-4]
   16980:	ldr	r1, [fp, #-8]
   16984:	ldr	r2, [fp, #-12]
   16988:	add	r3, sp, #8
   1698c:	movw	ip, #8
   16990:	str	ip, [sp]
   16994:	bl	159b8 <table_set@@Base>
   16998:	mov	sp, fp
   1699c:	pop	{fp, pc}

000169a0 <table_set_uint64@@Base>:
   169a0:	push	{fp, lr}
   169a4:	mov	fp, sp
   169a8:	sub	sp, sp, #32
   169ac:	ldr	r3, [fp, #12]
   169b0:	ldr	ip, [fp, #8]
   169b4:	str	r0, [fp, #-4]
   169b8:	str	r1, [fp, #-8]
   169bc:	str	r2, [fp, #-12]
   169c0:	str	r3, [sp, #12]
   169c4:	str	ip, [sp, #8]
   169c8:	ldr	r0, [fp, #-4]
   169cc:	ldr	r1, [fp, #-8]
   169d0:	ldr	r2, [fp, #-12]
   169d4:	add	r3, sp, #8
   169d8:	movw	ip, #9
   169dc:	str	ip, [sp]
   169e0:	bl	159b8 <table_set@@Base>
   169e4:	mov	sp, fp
   169e8:	pop	{fp, pc}

000169ec <table_set_short@@Base>:
   169ec:	push	{fp, lr}
   169f0:	mov	fp, sp
   169f4:	sub	sp, sp, #24
   169f8:	str	r0, [fp, #-4]
   169fc:	str	r1, [fp, #-8]
   16a00:	str	r2, [sp, #12]
   16a04:	strh	r3, [sp, #10]
   16a08:	ldr	r0, [fp, #-4]
   16a0c:	ldr	r1, [fp, #-8]
   16a10:	ldr	r2, [sp, #12]
   16a14:	add	r3, sp, #10
   16a18:	movw	ip, #10
   16a1c:	str	ip, [sp]
   16a20:	bl	159b8 <table_set@@Base>
   16a24:	mov	sp, fp
   16a28:	pop	{fp, pc}

00016a2c <table_set_ushort@@Base>:
   16a2c:	push	{fp, lr}
   16a30:	mov	fp, sp
   16a34:	sub	sp, sp, #24
   16a38:	str	r0, [fp, #-4]
   16a3c:	str	r1, [fp, #-8]
   16a40:	str	r2, [sp, #12]
   16a44:	strh	r3, [sp, #10]
   16a48:	ldr	r0, [fp, #-4]
   16a4c:	ldr	r1, [fp, #-8]
   16a50:	ldr	r2, [sp, #12]
   16a54:	add	r3, sp, #10
   16a58:	movw	ip, #11
   16a5c:	str	ip, [sp]
   16a60:	bl	159b8 <table_set@@Base>
   16a64:	mov	sp, fp
   16a68:	pop	{fp, pc}

00016a6c <table_set_long@@Base>:
   16a6c:	push	{fp, lr}
   16a70:	mov	fp, sp
   16a74:	sub	sp, sp, #24
   16a78:	str	r0, [fp, #-4]
   16a7c:	str	r1, [fp, #-8]
   16a80:	str	r2, [sp, #12]
   16a84:	str	r3, [sp, #8]
   16a88:	ldr	r0, [fp, #-4]
   16a8c:	ldr	r1, [fp, #-8]
   16a90:	ldr	r2, [sp, #12]
   16a94:	add	r3, sp, #8
   16a98:	movw	ip, #12
   16a9c:	str	ip, [sp]
   16aa0:	bl	159b8 <table_set@@Base>
   16aa4:	mov	sp, fp
   16aa8:	pop	{fp, pc}

00016aac <table_set_ulong@@Base>:
   16aac:	push	{fp, lr}
   16ab0:	mov	fp, sp
   16ab4:	sub	sp, sp, #24
   16ab8:	str	r0, [fp, #-4]
   16abc:	str	r1, [fp, #-8]
   16ac0:	str	r2, [sp, #12]
   16ac4:	str	r3, [sp, #8]
   16ac8:	ldr	r0, [fp, #-4]
   16acc:	ldr	r1, [fp, #-8]
   16ad0:	ldr	r2, [sp, #12]
   16ad4:	add	r3, sp, #8
   16ad8:	movw	ip, #13
   16adc:	str	ip, [sp]
   16ae0:	bl	159b8 <table_set@@Base>
   16ae4:	mov	sp, fp
   16ae8:	pop	{fp, pc}

00016aec <table_set_llong@@Base>:
   16aec:	push	{fp, lr}
   16af0:	mov	fp, sp
   16af4:	sub	sp, sp, #32
   16af8:	ldr	r3, [fp, #12]
   16afc:	ldr	ip, [fp, #8]
   16b00:	str	r0, [fp, #-4]
   16b04:	str	r1, [fp, #-8]
   16b08:	str	r2, [fp, #-12]
   16b0c:	str	r3, [sp, #12]
   16b10:	str	ip, [sp, #8]
   16b14:	ldr	r0, [fp, #-4]
   16b18:	ldr	r1, [fp, #-8]
   16b1c:	ldr	r2, [fp, #-12]
   16b20:	add	r3, sp, #8
   16b24:	movw	ip, #14
   16b28:	str	ip, [sp]
   16b2c:	bl	159b8 <table_set@@Base>
   16b30:	mov	sp, fp
   16b34:	pop	{fp, pc}

00016b38 <table_set_ullong@@Base>:
   16b38:	push	{fp, lr}
   16b3c:	mov	fp, sp
   16b40:	sub	sp, sp, #32
   16b44:	ldr	r3, [fp, #12]
   16b48:	ldr	ip, [fp, #8]
   16b4c:	str	r0, [fp, #-4]
   16b50:	str	r1, [fp, #-8]
   16b54:	str	r2, [fp, #-12]
   16b58:	str	r3, [sp, #12]
   16b5c:	str	ip, [sp, #8]
   16b60:	ldr	r0, [fp, #-4]
   16b64:	ldr	r1, [fp, #-8]
   16b68:	ldr	r2, [fp, #-12]
   16b6c:	add	r3, sp, #8
   16b70:	movw	ip, #15
   16b74:	str	ip, [sp]
   16b78:	bl	159b8 <table_set@@Base>
   16b7c:	mov	sp, fp
   16b80:	pop	{fp, pc}

00016b84 <table_set_float@@Base>:
   16b84:	push	{fp, lr}
   16b88:	mov	fp, sp
   16b8c:	sub	sp, sp, #24
   16b90:	str	r0, [fp, #-4]
   16b94:	str	r1, [fp, #-8]
   16b98:	str	r2, [sp, #12]
   16b9c:	vstr	s0, [sp, #8]
   16ba0:	ldr	r0, [fp, #-4]
   16ba4:	ldr	r1, [fp, #-8]
   16ba8:	ldr	r2, [sp, #12]
   16bac:	add	r3, sp, #8
   16bb0:	movw	ip, #16
   16bb4:	str	ip, [sp]
   16bb8:	bl	159b8 <table_set@@Base>
   16bbc:	mov	sp, fp
   16bc0:	pop	{fp, pc}

00016bc4 <table_set_double@@Base>:
   16bc4:	push	{fp, lr}
   16bc8:	mov	fp, sp
   16bcc:	sub	sp, sp, #32
   16bd0:	str	r0, [fp, #-4]
   16bd4:	str	r1, [fp, #-8]
   16bd8:	str	r2, [fp, #-12]
   16bdc:	vstr	d0, [sp, #8]
   16be0:	ldr	r0, [fp, #-4]
   16be4:	ldr	r1, [fp, #-8]
   16be8:	ldr	r2, [fp, #-12]
   16bec:	add	r3, sp, #8
   16bf0:	movw	ip, #17
   16bf4:	str	ip, [sp]
   16bf8:	bl	159b8 <table_set@@Base>
   16bfc:	mov	sp, fp
   16c00:	pop	{fp, pc}

00016c04 <table_set_ldouble@@Base>:
   16c04:	push	{fp, lr}
   16c08:	mov	fp, sp
   16c0c:	sub	sp, sp, #32
   16c10:	str	r0, [fp, #-4]
   16c14:	str	r1, [fp, #-8]
   16c18:	str	r2, [fp, #-12]
   16c1c:	vstr	d0, [sp, #8]
   16c20:	ldr	r0, [fp, #-4]
   16c24:	ldr	r1, [fp, #-8]
   16c28:	ldr	r2, [fp, #-12]
   16c2c:	add	r3, sp, #8
   16c30:	movw	ip, #18
   16c34:	str	ip, [sp]
   16c38:	bl	159b8 <table_set@@Base>
   16c3c:	mov	sp, fp
   16c40:	pop	{fp, pc}

00016c44 <table_set_string@@Base>:
   16c44:	push	{fp, lr}
   16c48:	mov	fp, sp
   16c4c:	sub	sp, sp, #24
   16c50:	str	r0, [fp, #-4]
   16c54:	str	r1, [fp, #-8]
   16c58:	str	r2, [sp, #12]
   16c5c:	str	r3, [sp, #8]
   16c60:	ldr	r0, [fp, #-4]
   16c64:	ldr	r1, [fp, #-8]
   16c68:	ldr	r2, [sp, #12]
   16c6c:	ldr	r3, [sp, #8]
   16c70:	movw	ip, #21
   16c74:	str	ip, [sp]
   16c78:	bl	159b8 <table_set@@Base>
   16c7c:	mov	sp, fp
   16c80:	pop	{fp, pc}

00016c84 <table_set_char@@Base>:
   16c84:	push	{fp, lr}
   16c88:	mov	fp, sp
   16c8c:	sub	sp, sp, #24
   16c90:	str	r0, [fp, #-4]
   16c94:	str	r1, [fp, #-8]
   16c98:	str	r2, [sp, #12]
   16c9c:	strb	r3, [sp, #11]
   16ca0:	ldr	r0, [fp, #-4]
   16ca4:	ldr	r1, [fp, #-8]
   16ca8:	ldr	r2, [sp, #12]
   16cac:	add	r3, sp, #11
   16cb0:	movw	ip, #19
   16cb4:	str	ip, [sp]
   16cb8:	bl	159b8 <table_set@@Base>
   16cbc:	mov	sp, fp
   16cc0:	pop	{fp, pc}

00016cc4 <table_set_uchar@@Base>:
   16cc4:	push	{fp, lr}
   16cc8:	mov	fp, sp
   16ccc:	sub	sp, sp, #24
   16cd0:	str	r0, [fp, #-4]
   16cd4:	str	r1, [fp, #-8]
   16cd8:	str	r2, [sp, #12]
   16cdc:	strb	r3, [sp, #11]
   16ce0:	ldr	r0, [fp, #-4]
   16ce4:	ldr	r1, [fp, #-8]
   16ce8:	ldr	r2, [sp, #12]
   16cec:	add	r3, sp, #11
   16cf0:	movw	ip, #20
   16cf4:	str	ip, [sp]
   16cf8:	bl	159b8 <table_set@@Base>
   16cfc:	mov	sp, fp
   16d00:	pop	{fp, pc}

00016d04 <table_set_ptr@@Base>:
   16d04:	push	{fp, lr}
   16d08:	mov	fp, sp
   16d0c:	sub	sp, sp, #24
   16d10:	str	r0, [fp, #-4]
   16d14:	str	r1, [fp, #-8]
   16d18:	str	r2, [sp, #12]
   16d1c:	str	r3, [sp, #8]
   16d20:	ldr	r0, [fp, #-4]
   16d24:	ldr	r1, [fp, #-8]
   16d28:	ldr	r2, [sp, #12]
   16d2c:	ldr	r3, [sp, #8]
   16d30:	movw	ip, #23
   16d34:	str	ip, [sp]
   16d38:	bl	159b8 <table_set@@Base>
   16d3c:	mov	sp, fp
   16d40:	pop	{fp, pc}

00016d44 <table_cell_init@@Base>:
   16d44:	push	{fp, lr}
   16d48:	mov	fp, sp
   16d4c:	sub	sp, sp, #16
   16d50:	str	r0, [fp, #-4]
   16d54:	str	r1, [sp, #8]
   16d58:	str	r2, [sp, #4]
   16d5c:	ldr	r0, [fp, #-4]
   16d60:	ldr	r1, [sp, #8]
   16d64:	ldr	r2, [sp, #4]
   16d68:	bl	16d84 <table_get_cell_ptr@@Base>
   16d6c:	str	r0, [sp]
   16d70:	ldr	r0, [sp]
   16d74:	movw	r1, #0
   16d78:	str	r1, [r0]
   16d7c:	mov	sp, fp
   16d80:	pop	{fp, pc}

00016d84 <table_get_cell_ptr@@Base>:
   16d84:	push	{fp, lr}
   16d88:	mov	fp, sp
   16d8c:	sub	sp, sp, #16
   16d90:	str	r0, [fp, #-4]
   16d94:	str	r1, [sp, #8]
   16d98:	str	r2, [sp, #4]
   16d9c:	ldr	r0, [fp, #-4]
   16da0:	ldr	r1, [sp, #8]
   16da4:	bl	15548 <table_get_row_ptr@@Base>
   16da8:	str	r0, [sp]
   16dac:	ldr	r0, [sp]
   16db0:	ldr	r0, [r0]
   16db4:	ldr	r1, [sp, #4]
   16db8:	add	r0, r0, r1, lsl #2
   16dbc:	mov	sp, fp
   16dc0:	pop	{fp, pc}

00016dc4 <table_cell_destroy@@Base>:
   16dc4:	push	{fp, lr}
   16dc8:	mov	fp, sp
   16dcc:	sub	sp, sp, #16
   16dd0:	str	r0, [fp, #-4]
   16dd4:	str	r1, [sp, #8]
   16dd8:	str	r2, [sp, #4]
   16ddc:	mov	r0, #0
   16de0:	str	r0, [sp]
   16de4:	ldr	r0, [fp, #-4]
   16de8:	ldr	r1, [sp, #4]
   16dec:	bl	133cc <table_get_column_data_type@@Base>
   16df0:	cmp	r0, #23
   16df4:	bne	16e00 <table_cell_destroy@@Base+0x3c>
   16df8:	b	16dfc <table_cell_destroy@@Base+0x38>
   16dfc:	b	16e38 <table_cell_destroy@@Base+0x74>
   16e00:	ldr	r0, [fp, #-4]
   16e04:	ldr	r1, [sp, #8]
   16e08:	ldr	r2, [sp, #4]
   16e0c:	bl	16d84 <table_get_cell_ptr@@Base>
   16e10:	str	r0, [sp]
   16e14:	ldr	r0, [sp]
   16e18:	ldr	r0, [r0]
   16e1c:	movw	r1, #0
   16e20:	cmp	r0, r1
   16e24:	beq	16e34 <table_cell_destroy@@Base+0x70>
   16e28:	ldr	r0, [sp]
   16e2c:	ldr	r0, [r0]
   16e30:	bl	11f14 <free@plt>
   16e34:	b	16e38 <table_cell_destroy@@Base+0x74>
   16e38:	mov	sp, fp
   16e3c:	pop	{fp, pc}

00016e40 <table_cell_to_buffer@@Base>:
   16e40:	push	{fp, lr}
   16e44:	mov	fp, sp
   16e48:	sub	sp, sp, #392	; 0x188
   16e4c:	ldr	ip, [fp, #8]
   16e50:	str	r0, [fp, #-4]
   16e54:	str	r1, [fp, #-8]
   16e58:	str	r2, [fp, #-12]
   16e5c:	str	r3, [fp, #-16]
   16e60:	mov	r0, #0
   16e64:	str	r0, [fp, #-20]	; 0xffffffec
   16e68:	ldr	r0, [fp, #-4]
   16e6c:	ldr	r1, [fp, #-12]
   16e70:	str	ip, [fp, #-24]	; 0xffffffe8
   16e74:	bl	133cc <table_get_column_data_type@@Base>
   16e78:	mov	r1, r0
   16e7c:	cmp	r0, #23
   16e80:	str	r1, [fp, #-28]	; 0xffffffe4
   16e84:	bhi	176e8 <table_cell_to_buffer@@Base+0x8a8>
   16e88:	add	r0, pc, #8
   16e8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   16e90:	ldr	r2, [r0, r1, lsl #2]
   16e94:	add	pc, r0, r2
   16e98:	andeq	r0, r0, r0, rrx
   16e9c:	strheq	r0, [r0], -r4
   16ea0:	andeq	r0, r0, r8, lsl #2
   16ea4:	andeq	r0, r0, r4, asr r1
   16ea8:	andeq	r0, r0, r0, lsr #3
   16eac:	andeq	r0, r0, ip, ror #3
   16eb0:	andeq	r0, r0, r8, lsr r2
   16eb4:	andeq	r0, r0, ip, lsl #5
   16eb8:	andeq	r0, r0, r0, ror #5
   16ebc:	andeq	r0, r0, r0, asr r3
   16ec0:	andeq	r0, r0, r0, asr #7
   16ec4:	andeq	r0, r0, ip, lsl #8
   16ec8:	andeq	r0, r0, r8, asr r4
   16ecc:	andeq	r0, r0, ip, lsr #9
   16ed0:	andeq	r0, r0, r0, lsl #10
   16ed4:	andeq	r0, r0, r0, ror r5
   16ed8:	andeq	r0, r0, r4, lsr r6
   16edc:	andeq	r0, r0, r4, lsl #13
   16ee0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16ee4:	andeq	r0, r0, r8, ror #14
   16ee8:			; <UNDEFINED> instruction: 0x000007b4
   16eec:	andeq	r0, r0, r0, ror #11
   16ef0:	andeq	r0, r0, ip, lsl r7
   16ef4:	andeq	r0, r0, r0, lsl #16
   16ef8:	ldr	r0, [fp, #-16]
   16efc:	ldr	r1, [fp, #8]
   16f00:	ldr	r2, [fp, #-4]
   16f04:	ldr	r3, [fp, #-8]
   16f08:	ldr	ip, [fp, #-12]
   16f0c:	str	r0, [fp, #-32]	; 0xffffffe0
   16f10:	mov	r0, r2
   16f14:	str	r1, [fp, #-36]	; 0xffffffdc
   16f18:	mov	r1, r3
   16f1c:	mov	r2, ip
   16f20:	bl	15020 <table_get_int@@Base>
   16f24:	ldr	r1, [pc, #2084]	; 17750 <table_cell_to_buffer@@Base+0x910>
   16f28:	add	r2, pc, r1
   16f2c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   16f30:	str	r0, [fp, #-40]	; 0xffffffd8
   16f34:	mov	r0, r1
   16f38:	ldr	r1, [fp, #-36]	; 0xffffffdc
   16f3c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16f40:	bl	11f80 <snprintf@plt>
   16f44:	str	r0, [fp, #-44]	; 0xffffffd4
   16f48:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   16f4c:	ldr	r0, [fp, #-16]
   16f50:	ldr	r1, [fp, #8]
   16f54:	ldr	r2, [fp, #-4]
   16f58:	ldr	r3, [fp, #-8]
   16f5c:	ldr	ip, [fp, #-12]
   16f60:	str	r0, [fp, #-48]	; 0xffffffd0
   16f64:	mov	r0, r2
   16f68:	str	r1, [fp, #-52]	; 0xffffffcc
   16f6c:	mov	r1, r3
   16f70:	mov	r2, ip
   16f74:	bl	15054 <table_get_uint@@Base>
   16f78:	ldr	r1, [pc, #1996]	; 1774c <table_cell_to_buffer@@Base+0x90c>
   16f7c:	add	r2, pc, r1
   16f80:	ldr	r1, [fp, #-48]	; 0xffffffd0
   16f84:	str	r0, [fp, #-56]	; 0xffffffc8
   16f88:	mov	r0, r1
   16f8c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   16f90:	ldr	r3, [fp, #-56]	; 0xffffffc8
   16f94:	bl	11f80 <snprintf@plt>
   16f98:	str	r0, [fp, #-60]	; 0xffffffc4
   16f9c:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   16fa0:	ldr	r0, [fp, #-16]
   16fa4:	ldr	r1, [fp, #8]
   16fa8:	ldr	r2, [fp, #-4]
   16fac:	ldr	r3, [fp, #-8]
   16fb0:	ldr	ip, [fp, #-12]
   16fb4:	str	r0, [fp, #-64]	; 0xffffffc0
   16fb8:	mov	r0, r2
   16fbc:	str	r1, [fp, #-68]	; 0xffffffbc
   16fc0:	mov	r1, r3
   16fc4:	mov	r2, ip
   16fc8:	bl	15088 <table_get_int8@@Base>
   16fcc:	ldr	r1, [pc, #1908]	; 17748 <table_cell_to_buffer@@Base+0x908>
   16fd0:	add	r2, pc, r1
   16fd4:	sxtb	r3, r0
   16fd8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16fdc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16fe0:	bl	11f80 <snprintf@plt>
   16fe4:	str	r0, [fp, #-72]	; 0xffffffb8
   16fe8:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   16fec:	ldr	r0, [fp, #-16]
   16ff0:	ldr	r1, [fp, #8]
   16ff4:	ldr	r2, [fp, #-4]
   16ff8:	ldr	r3, [fp, #-8]
   16ffc:	ldr	ip, [fp, #-12]
   17000:	str	r0, [fp, #-76]	; 0xffffffb4
   17004:	mov	r0, r2
   17008:	str	r1, [fp, #-80]	; 0xffffffb0
   1700c:	mov	r1, r3
   17010:	mov	r2, ip
   17014:	bl	150bc <table_get_uint8@@Base>
   17018:	ldr	r1, [pc, #1828]	; 17744 <table_cell_to_buffer@@Base+0x904>
   1701c:	add	r2, pc, r1
   17020:	and	r3, r0, #255	; 0xff
   17024:	ldr	r0, [fp, #-76]	; 0xffffffb4
   17028:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1702c:	bl	11f80 <snprintf@plt>
   17030:	str	r0, [fp, #-84]	; 0xffffffac
   17034:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   17038:	ldr	r0, [fp, #-16]
   1703c:	ldr	r1, [fp, #8]
   17040:	ldr	r2, [fp, #-4]
   17044:	ldr	r3, [fp, #-8]
   17048:	ldr	ip, [fp, #-12]
   1704c:	str	r0, [fp, #-88]	; 0xffffffa8
   17050:	mov	r0, r2
   17054:	str	r1, [fp, #-92]	; 0xffffffa4
   17058:	mov	r1, r3
   1705c:	mov	r2, ip
   17060:	bl	150f0 <table_get_int16@@Base>
   17064:	ldr	r1, [pc, #1748]	; 17740 <table_cell_to_buffer@@Base+0x900>
   17068:	add	r2, pc, r1
   1706c:	sxth	r3, r0
   17070:	ldr	r0, [fp, #-88]	; 0xffffffa8
   17074:	ldr	r1, [fp, #-92]	; 0xffffffa4
   17078:	bl	11f80 <snprintf@plt>
   1707c:	str	r0, [fp, #-96]	; 0xffffffa0
   17080:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   17084:	ldr	r0, [fp, #-16]
   17088:	ldr	r1, [fp, #8]
   1708c:	ldr	r2, [fp, #-4]
   17090:	ldr	r3, [fp, #-8]
   17094:	ldr	ip, [fp, #-12]
   17098:	str	r0, [fp, #-100]	; 0xffffff9c
   1709c:	mov	r0, r2
   170a0:	str	r1, [fp, #-104]	; 0xffffff98
   170a4:	mov	r1, r3
   170a8:	mov	r2, ip
   170ac:	bl	15124 <table_get_uint16@@Base>
   170b0:	ldr	r1, [pc, #1668]	; 1773c <table_cell_to_buffer@@Base+0x8fc>
   170b4:	add	r2, pc, r1
   170b8:	uxth	r3, r0
   170bc:	ldr	r0, [fp, #-100]	; 0xffffff9c
   170c0:	ldr	r1, [fp, #-104]	; 0xffffff98
   170c4:	bl	11f80 <snprintf@plt>
   170c8:	str	r0, [fp, #-108]	; 0xffffff94
   170cc:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   170d0:	ldr	r0, [fp, #-16]
   170d4:	ldr	r1, [fp, #8]
   170d8:	ldr	r2, [fp, #-4]
   170dc:	ldr	r3, [fp, #-8]
   170e0:	ldr	ip, [fp, #-12]
   170e4:	str	r0, [fp, #-112]	; 0xffffff90
   170e8:	mov	r0, r2
   170ec:	str	r1, [fp, #-116]	; 0xffffff8c
   170f0:	mov	r1, r3
   170f4:	mov	r2, ip
   170f8:	bl	15158 <table_get_int32@@Base>
   170fc:	ldr	r1, [pc, #1588]	; 17738 <table_cell_to_buffer@@Base+0x8f8>
   17100:	add	r2, pc, r1
   17104:	ldr	r1, [fp, #-112]	; 0xffffff90
   17108:	str	r0, [fp, #-120]	; 0xffffff88
   1710c:	mov	r0, r1
   17110:	ldr	r1, [fp, #-116]	; 0xffffff8c
   17114:	ldr	r3, [fp, #-120]	; 0xffffff88
   17118:	bl	11f80 <snprintf@plt>
   1711c:	str	r0, [fp, #-124]	; 0xffffff84
   17120:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   17124:	ldr	r0, [fp, #-16]
   17128:	ldr	r1, [fp, #8]
   1712c:	ldr	r2, [fp, #-4]
   17130:	ldr	r3, [fp, #-8]
   17134:	ldr	ip, [fp, #-12]
   17138:	str	r0, [fp, #-128]	; 0xffffff80
   1713c:	mov	r0, r2
   17140:	str	r1, [fp, #-132]	; 0xffffff7c
   17144:	mov	r1, r3
   17148:	mov	r2, ip
   1714c:	bl	1518c <table_get_uint32@@Base>
   17150:	ldr	r1, [pc, #1500]	; 17734 <table_cell_to_buffer@@Base+0x8f4>
   17154:	add	r2, pc, r1
   17158:	ldr	r1, [fp, #-128]	; 0xffffff80
   1715c:	str	r0, [fp, #-136]	; 0xffffff78
   17160:	mov	r0, r1
   17164:	ldr	r1, [fp, #-132]	; 0xffffff7c
   17168:	ldr	r3, [fp, #-136]	; 0xffffff78
   1716c:	bl	11f80 <snprintf@plt>
   17170:	str	r0, [fp, #-140]	; 0xffffff74
   17174:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   17178:	ldr	r0, [fp, #-16]
   1717c:	ldr	r1, [fp, #8]
   17180:	ldr	r2, [fp, #-4]
   17184:	ldr	r3, [fp, #-8]
   17188:	ldr	ip, [fp, #-12]
   1718c:	str	r0, [fp, #-144]	; 0xffffff70
   17190:	mov	r0, r2
   17194:	str	r1, [fp, #-148]	; 0xffffff6c
   17198:	mov	r1, r3
   1719c:	mov	r2, ip
   171a0:	bl	151c0 <table_get_int64@@Base>
   171a4:	ldr	r2, [pc, #1412]	; 17730 <table_cell_to_buffer@@Base+0x8f0>
   171a8:	add	r2, pc, r2
   171ac:	mov	r3, sp
   171b0:	str	r1, [r3, #4]
   171b4:	str	r0, [r3]
   171b8:	ldr	r0, [pc, #1428]	; 17754 <table_cell_to_buffer@@Base+0x914>
   171bc:	add	r0, pc, r0
   171c0:	ldr	r1, [fp, #-144]	; 0xffffff70
   171c4:	str	r0, [fp, #-152]	; 0xffffff68
   171c8:	mov	r0, r1
   171cc:	ldr	r1, [fp, #-148]	; 0xffffff6c
   171d0:	ldr	r3, [fp, #-152]	; 0xffffff68
   171d4:	str	r2, [fp, #-156]	; 0xffffff64
   171d8:	mov	r2, r3
   171dc:	bl	11f80 <snprintf@plt>
   171e0:	str	r0, [fp, #-160]	; 0xffffff60
   171e4:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   171e8:	ldr	r0, [fp, #-16]
   171ec:	ldr	r1, [fp, #8]
   171f0:	ldr	r2, [fp, #-4]
   171f4:	ldr	r3, [fp, #-8]
   171f8:	ldr	ip, [fp, #-12]
   171fc:	str	r0, [fp, #-164]	; 0xffffff5c
   17200:	mov	r0, r2
   17204:	str	r1, [fp, #-168]	; 0xffffff58
   17208:	mov	r1, r3
   1720c:	mov	r2, ip
   17210:	bl	15204 <table_get_uint64@@Base>
   17214:	ldr	r2, [pc, #1296]	; 1772c <table_cell_to_buffer@@Base+0x8ec>
   17218:	add	r2, pc, r2
   1721c:	mov	r3, sp
   17220:	str	r1, [r3, #4]
   17224:	str	r0, [r3]
   17228:	ldr	r0, [pc, #1320]	; 17758 <table_cell_to_buffer@@Base+0x918>
   1722c:	add	r0, pc, r0
   17230:	ldr	r1, [fp, #-164]	; 0xffffff5c
   17234:	str	r0, [fp, #-172]	; 0xffffff54
   17238:	mov	r0, r1
   1723c:	ldr	r1, [fp, #-168]	; 0xffffff58
   17240:	ldr	r3, [fp, #-172]	; 0xffffff54
   17244:	str	r2, [fp, #-176]	; 0xffffff50
   17248:	mov	r2, r3
   1724c:	bl	11f80 <snprintf@plt>
   17250:	str	r0, [fp, #-180]	; 0xffffff4c
   17254:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   17258:	ldr	r0, [fp, #-16]
   1725c:	ldr	r1, [fp, #8]
   17260:	ldr	r2, [fp, #-4]
   17264:	ldr	r3, [fp, #-8]
   17268:	ldr	ip, [fp, #-12]
   1726c:	str	r0, [fp, #-184]	; 0xffffff48
   17270:	mov	r0, r2
   17274:	str	r1, [fp, #-188]	; 0xffffff44
   17278:	mov	r1, r3
   1727c:	mov	r2, ip
   17280:	bl	15248 <table_get_short@@Base>
   17284:	ldr	r1, [pc, #1180]	; 17728 <table_cell_to_buffer@@Base+0x8e8>
   17288:	add	r2, pc, r1
   1728c:	sxth	r3, r0
   17290:	ldr	r0, [fp, #-184]	; 0xffffff48
   17294:	ldr	r1, [fp, #-188]	; 0xffffff44
   17298:	bl	11f80 <snprintf@plt>
   1729c:	str	r0, [fp, #-192]	; 0xffffff40
   172a0:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   172a4:	ldr	r0, [fp, #-16]
   172a8:	ldr	r1, [fp, #8]
   172ac:	ldr	r2, [fp, #-4]
   172b0:	ldr	r3, [fp, #-8]
   172b4:	ldr	ip, [fp, #-12]
   172b8:	str	r0, [sp, #196]	; 0xc4
   172bc:	mov	r0, r2
   172c0:	str	r1, [sp, #192]	; 0xc0
   172c4:	mov	r1, r3
   172c8:	mov	r2, ip
   172cc:	bl	1527c <table_get_ushort@@Base>
   172d0:	ldr	r1, [pc, #1100]	; 17724 <table_cell_to_buffer@@Base+0x8e4>
   172d4:	add	r2, pc, r1
   172d8:	uxth	r3, r0
   172dc:	ldr	r0, [sp, #196]	; 0xc4
   172e0:	ldr	r1, [sp, #192]	; 0xc0
   172e4:	bl	11f80 <snprintf@plt>
   172e8:	str	r0, [sp, #188]	; 0xbc
   172ec:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   172f0:	ldr	r0, [fp, #-16]
   172f4:	ldr	r1, [fp, #8]
   172f8:	ldr	r2, [fp, #-4]
   172fc:	ldr	r3, [fp, #-8]
   17300:	ldr	ip, [fp, #-12]
   17304:	str	r0, [sp, #184]	; 0xb8
   17308:	mov	r0, r2
   1730c:	str	r1, [sp, #180]	; 0xb4
   17310:	mov	r1, r3
   17314:	mov	r2, ip
   17318:	bl	152b0 <table_get_long@@Base>
   1731c:	ldr	r1, [pc, #1020]	; 17720 <table_cell_to_buffer@@Base+0x8e0>
   17320:	add	r2, pc, r1
   17324:	ldr	r1, [sp, #184]	; 0xb8
   17328:	str	r0, [sp, #176]	; 0xb0
   1732c:	mov	r0, r1
   17330:	ldr	r1, [sp, #180]	; 0xb4
   17334:	ldr	r3, [sp, #176]	; 0xb0
   17338:	bl	11f80 <snprintf@plt>
   1733c:	str	r0, [sp, #172]	; 0xac
   17340:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   17344:	ldr	r0, [fp, #-16]
   17348:	ldr	r1, [fp, #8]
   1734c:	ldr	r2, [fp, #-4]
   17350:	ldr	r3, [fp, #-8]
   17354:	ldr	ip, [fp, #-12]
   17358:	str	r0, [sp, #168]	; 0xa8
   1735c:	mov	r0, r2
   17360:	str	r1, [sp, #164]	; 0xa4
   17364:	mov	r1, r3
   17368:	mov	r2, ip
   1736c:	bl	152e4 <table_get_ulong@@Base>
   17370:	ldr	r1, [pc, #932]	; 1771c <table_cell_to_buffer@@Base+0x8dc>
   17374:	add	r2, pc, r1
   17378:	ldr	r1, [sp, #168]	; 0xa8
   1737c:	str	r0, [sp, #160]	; 0xa0
   17380:	mov	r0, r1
   17384:	ldr	r1, [sp, #164]	; 0xa4
   17388:	ldr	r3, [sp, #160]	; 0xa0
   1738c:	bl	11f80 <snprintf@plt>
   17390:	str	r0, [sp, #156]	; 0x9c
   17394:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   17398:	ldr	r0, [fp, #-16]
   1739c:	ldr	r1, [fp, #8]
   173a0:	ldr	r2, [fp, #-4]
   173a4:	ldr	r3, [fp, #-8]
   173a8:	ldr	ip, [fp, #-12]
   173ac:	str	r0, [sp, #152]	; 0x98
   173b0:	mov	r0, r2
   173b4:	str	r1, [sp, #148]	; 0x94
   173b8:	mov	r1, r3
   173bc:	mov	r2, ip
   173c0:	bl	15318 <table_get_llong@@Base>
   173c4:	ldr	r2, [pc, #844]	; 17718 <table_cell_to_buffer@@Base+0x8d8>
   173c8:	add	r2, pc, r2
   173cc:	mov	r3, sp
   173d0:	str	r1, [r3, #4]
   173d4:	str	r0, [r3]
   173d8:	ldr	r0, [pc, #892]	; 1775c <table_cell_to_buffer@@Base+0x91c>
   173dc:	add	r0, pc, r0
   173e0:	ldr	r1, [sp, #152]	; 0x98
   173e4:	str	r0, [sp, #144]	; 0x90
   173e8:	mov	r0, r1
   173ec:	ldr	r1, [sp, #148]	; 0x94
   173f0:	ldr	r3, [sp, #144]	; 0x90
   173f4:	str	r2, [sp, #140]	; 0x8c
   173f8:	mov	r2, r3
   173fc:	bl	11f80 <snprintf@plt>
   17400:	str	r0, [sp, #136]	; 0x88
   17404:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   17408:	ldr	r0, [fp, #-16]
   1740c:	ldr	r1, [fp, #8]
   17410:	ldr	r2, [fp, #-4]
   17414:	ldr	r3, [fp, #-8]
   17418:	ldr	ip, [fp, #-12]
   1741c:	str	r0, [sp, #132]	; 0x84
   17420:	mov	r0, r2
   17424:	str	r1, [sp, #128]	; 0x80
   17428:	mov	r1, r3
   1742c:	mov	r2, ip
   17430:	bl	1535c <table_get_ullong@@Base>
   17434:	ldr	r2, [pc, #728]	; 17714 <table_cell_to_buffer@@Base+0x8d4>
   17438:	add	r2, pc, r2
   1743c:	mov	r3, sp
   17440:	str	r1, [r3, #4]
   17444:	str	r0, [r3]
   17448:	ldr	r0, [pc, #784]	; 17760 <table_cell_to_buffer@@Base+0x920>
   1744c:	add	r0, pc, r0
   17450:	ldr	r1, [sp, #132]	; 0x84
   17454:	str	r0, [sp, #124]	; 0x7c
   17458:	mov	r0, r1
   1745c:	ldr	r1, [sp, #128]	; 0x80
   17460:	ldr	r3, [sp, #124]	; 0x7c
   17464:	str	r2, [sp, #120]	; 0x78
   17468:	mov	r2, r3
   1746c:	bl	11f80 <snprintf@plt>
   17470:	str	r0, [sp, #116]	; 0x74
   17474:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   17478:	ldr	r0, [fp, #-16]
   1747c:	ldr	r1, [fp, #8]
   17480:	ldr	r2, [fp, #-4]
   17484:	ldr	r3, [fp, #-8]
   17488:	ldr	ip, [fp, #-12]
   1748c:	str	r0, [sp, #112]	; 0x70
   17490:	mov	r0, r2
   17494:	str	r1, [sp, #108]	; 0x6c
   17498:	mov	r1, r3
   1749c:	mov	r2, ip
   174a0:	bl	154a4 <table_get_string@@Base>
   174a4:	ldr	r1, [pc, #612]	; 17710 <table_cell_to_buffer@@Base+0x8d0>
   174a8:	add	r2, pc, r1
   174ac:	ldr	r1, [sp, #112]	; 0x70
   174b0:	str	r0, [sp, #104]	; 0x68
   174b4:	mov	r0, r1
   174b8:	ldr	r1, [sp, #108]	; 0x6c
   174bc:	ldr	r3, [sp, #104]	; 0x68
   174c0:	bl	11f80 <snprintf@plt>
   174c4:	str	r0, [sp, #100]	; 0x64
   174c8:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   174cc:	ldr	r0, [fp, #-16]
   174d0:	ldr	r1, [fp, #8]
   174d4:	ldr	r2, [fp, #-4]
   174d8:	ldr	r3, [fp, #-8]
   174dc:	ldr	ip, [fp, #-12]
   174e0:	str	r0, [sp, #96]	; 0x60
   174e4:	mov	r0, r2
   174e8:	str	r1, [sp, #92]	; 0x5c
   174ec:	mov	r1, r3
   174f0:	mov	r2, ip
   174f4:	bl	153a0 <table_get_float@@Base>
   174f8:	ldr	r0, [pc, #524]	; 1770c <table_cell_to_buffer@@Base+0x8cc>
   174fc:	add	r2, pc, r0
   17500:	vcvt.f64.f32	d16, s0
   17504:	ldr	r0, [sp, #96]	; 0x60
   17508:	ldr	r1, [sp, #92]	; 0x5c
   1750c:	vstr	d16, [sp]
   17510:	bl	11f80 <snprintf@plt>
   17514:	str	r0, [sp, #88]	; 0x58
   17518:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   1751c:	ldr	r0, [fp, #-16]
   17520:	ldr	r1, [fp, #8]
   17524:	ldr	r2, [fp, #-4]
   17528:	ldr	r3, [fp, #-8]
   1752c:	ldr	ip, [fp, #-12]
   17530:	str	r0, [sp, #84]	; 0x54
   17534:	mov	r0, r2
   17538:	str	r1, [sp, #80]	; 0x50
   1753c:	mov	r1, r3
   17540:	mov	r2, ip
   17544:	bl	153d4 <table_get_double@@Base>
   17548:	ldr	r0, [pc, #440]	; 17708 <table_cell_to_buffer@@Base+0x8c8>
   1754c:	add	r2, pc, r0
   17550:	ldr	r0, [sp, #84]	; 0x54
   17554:	ldr	r1, [sp, #80]	; 0x50
   17558:	vstr	d0, [sp]
   1755c:	bl	11f80 <snprintf@plt>
   17560:	str	r0, [sp, #76]	; 0x4c
   17564:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   17568:	ldr	r0, [fp, #-16]
   1756c:	ldr	r1, [fp, #8]
   17570:	ldr	r2, [fp, #-4]
   17574:	ldr	r3, [fp, #-8]
   17578:	ldr	ip, [fp, #-12]
   1757c:	str	r0, [sp, #72]	; 0x48
   17580:	mov	r0, r2
   17584:	str	r1, [sp, #68]	; 0x44
   17588:	mov	r1, r3
   1758c:	mov	r2, ip
   17590:	bl	15408 <table_get_ldouble@@Base>
   17594:	ldr	r0, [pc, #360]	; 17704 <table_cell_to_buffer@@Base+0x8c4>
   17598:	add	r2, pc, r0
   1759c:	ldr	r0, [sp, #72]	; 0x48
   175a0:	ldr	r1, [sp, #68]	; 0x44
   175a4:	vstr	d0, [sp]
   175a8:	bl	11f80 <snprintf@plt>
   175ac:	str	r0, [sp, #64]	; 0x40
   175b0:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   175b4:	ldr	r0, [fp, #-16]
   175b8:	ldr	r1, [fp, #8]
   175bc:	ldr	r2, [fp, #-4]
   175c0:	ldr	r3, [fp, #-8]
   175c4:	ldr	ip, [fp, #-12]
   175c8:	str	r0, [sp, #60]	; 0x3c
   175cc:	mov	r0, r2
   175d0:	str	r1, [sp, #56]	; 0x38
   175d4:	mov	r1, r3
   175d8:	mov	r2, ip
   175dc:	bl	14fe8 <table_get_bool@@Base>
   175e0:	ldr	r1, [pc, #280]	; 17700 <table_cell_to_buffer@@Base+0x8c0>
   175e4:	add	r2, pc, r1
   175e8:	and	r3, r0, #1
   175ec:	ldr	r0, [sp, #60]	; 0x3c
   175f0:	ldr	r1, [sp, #56]	; 0x38
   175f4:	bl	11f80 <snprintf@plt>
   175f8:	str	r0, [sp, #52]	; 0x34
   175fc:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   17600:	ldr	r0, [fp, #-16]
   17604:	ldr	r1, [fp, #8]
   17608:	ldr	r2, [fp, #-4]
   1760c:	ldr	r3, [fp, #-8]
   17610:	ldr	ip, [fp, #-12]
   17614:	str	r0, [sp, #48]	; 0x30
   17618:	mov	r0, r2
   1761c:	str	r1, [sp, #44]	; 0x2c
   17620:	mov	r1, r3
   17624:	mov	r2, ip
   17628:	bl	1543c <table_get_char@@Base>
   1762c:	ldr	r1, [pc, #200]	; 176fc <table_cell_to_buffer@@Base+0x8bc>
   17630:	add	r2, pc, r1
   17634:	and	r3, r0, #255	; 0xff
   17638:	ldr	r0, [sp, #48]	; 0x30
   1763c:	ldr	r1, [sp, #44]	; 0x2c
   17640:	bl	11f80 <snprintf@plt>
   17644:	str	r0, [sp, #40]	; 0x28
   17648:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   1764c:	ldr	r0, [fp, #-16]
   17650:	ldr	r1, [fp, #8]
   17654:	ldr	r2, [fp, #-4]
   17658:	ldr	r3, [fp, #-8]
   1765c:	ldr	ip, [fp, #-12]
   17660:	str	r0, [sp, #36]	; 0x24
   17664:	mov	r0, r2
   17668:	str	r1, [sp, #32]
   1766c:	mov	r1, r3
   17670:	mov	r2, ip
   17674:	bl	15470 <table_get_uchar@@Base>
   17678:	ldr	r1, [pc, #120]	; 176f8 <table_cell_to_buffer@@Base+0x8b8>
   1767c:	add	r2, pc, r1
   17680:	and	r3, r0, #255	; 0xff
   17684:	ldr	r0, [sp, #36]	; 0x24
   17688:	ldr	r1, [sp, #32]
   1768c:	bl	11f80 <snprintf@plt>
   17690:	str	r0, [sp, #28]
   17694:	b	176e8 <table_cell_to_buffer@@Base+0x8a8>
   17698:	ldr	r0, [fp, #-16]
   1769c:	ldr	r1, [fp, #8]
   176a0:	ldr	r2, [fp, #-4]
   176a4:	ldr	r3, [fp, #-8]
   176a8:	ldr	ip, [fp, #-12]
   176ac:	str	r0, [sp, #24]
   176b0:	mov	r0, r2
   176b4:	str	r1, [sp, #20]
   176b8:	mov	r1, r3
   176bc:	mov	r2, ip
   176c0:	bl	154d4 <table_get_ptr@@Base>
   176c4:	ldr	r1, [pc, #40]	; 176f4 <table_cell_to_buffer@@Base+0x8b4>
   176c8:	add	r2, pc, r1
   176cc:	ldr	r1, [sp, #24]
   176d0:	str	r0, [sp, #16]
   176d4:	mov	r0, r1
   176d8:	ldr	r1, [sp, #20]
   176dc:	ldr	r3, [sp, #16]
   176e0:	bl	11f80 <snprintf@plt>
   176e4:	str	r0, [sp, #12]
   176e8:	ldr	r0, [fp, #-20]	; 0xffffffec
   176ec:	mov	sp, fp
   176f0:	pop	{fp, pc}
   176f4:	andeq	r0, r0, r9, lsr #27
   176f8:	strdeq	r0, [r0], -r2
   176fc:	andeq	r0, r0, lr, lsr lr
   17700:	andeq	r0, r0, ip, asr lr
   17704:	ldrdeq	r0, [r0], -r2
   17708:	andeq	r0, r0, sl, lsl pc
   1770c:	andeq	r0, r0, r7, ror #30
   17710:			; <UNDEFINED> instruction: 0x00000fb8
   17714:	andeq	r1, r0, r3, lsl r0
   17718:	andeq	r1, r0, lr, ror r0
   1771c:	andeq	r1, r0, r8, ror #1
   17720:	andeq	r1, r0, r8, lsr r1
   17724:	andeq	r1, r0, r0, lsl #3
   17728:	andeq	r1, r0, r8, asr #3
   1772c:	andeq	r1, r0, r3, lsr r2
   17730:	muleq	r0, lr, r2
   17734:	andeq	r1, r0, pc, ror #5
   17738:	andeq	r1, r0, r0, asr #6
   1773c:	andeq	r1, r0, pc, lsl #7
   17740:	ldrdeq	r1, [r0], -r8
   17744:	andeq	r1, r0, r7, lsr #8
   17748:	andeq	r1, r0, r0, ror r4
   1774c:	andeq	r1, r0, r7, asr #9
   17750:	andeq	r1, r0, r8, lsl r5
   17754:	andeq	r1, r0, sl, lsl #5
   17758:	andeq	r1, r0, pc, lsl r2
   1775c:	andeq	r1, r0, sl, rrx
   17760:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>

00017764 <table_cell_from_buffer@@Base>:
   17764:	push	{r4, r5, fp, lr}
   17768:	add	fp, sp, #8
   1776c:	sub	sp, sp, #624	; 0x270
   17770:	str	r0, [fp, #-12]
   17774:	str	r1, [fp, #-16]
   17778:	str	r2, [fp, #-20]	; 0xffffffec
   1777c:	str	r3, [fp, #-24]	; 0xffffffe8
   17780:	mov	r0, #0
   17784:	str	r0, [fp, #-28]	; 0xffffffe4
   17788:	ldr	r0, [fp, #-12]
   1778c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17790:	bl	133cc <table_get_column_data_type@@Base>
   17794:	mov	r1, r0
   17798:	cmp	r0, #23
   1779c:	str	r1, [sp, #112]	; 0x70
   177a0:	bhi	18308 <table_cell_from_buffer@@Base+0xba4>
   177a4:	add	r0, pc, #8
   177a8:	ldr	r1, [sp, #112]	; 0x70
   177ac:	ldr	r2, [r0, r1, lsl #2]
   177b0:	add	pc, r0, r2
   177b4:	andeq	r0, r0, r0, rrx
   177b8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   177bc:	andeq	r0, r0, r0, asr #2
   177c0:			; <UNDEFINED> instruction: 0x000001b0
   177c4:	andeq	r0, r0, r0, lsr #4
   177c8:	muleq	r0, r0, r2
   177cc:	andeq	r0, r0, r0, lsl #6
   177d0:	andeq	r0, r0, r0, ror r3
   177d4:	andeq	r0, r0, r0, ror #7
   177d8:	andeq	r0, r0, r0, ror #8
   177dc:	andeq	r0, r0, r0, ror #9
   177e0:	andeq	r0, r0, r0, asr r5
   177e4:	andeq	r0, r0, r0, asr #11
   177e8:	andeq	r0, r0, r0, lsr r6
   177ec:	andeq	r0, r0, r0, lsr #13
   177f0:	andeq	r0, r0, r0, lsr #14
   177f4:	andeq	r0, r0, r0, lsl r8
   177f8:	andeq	r0, r0, r0, lsl #17
   177fc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   17800:	andeq	r0, r0, r4, lsl #20
   17804:	andeq	r0, r0, r4, ror sl
   17808:	andeq	r0, r0, r0, lsr #15
   1780c:	andeq	r0, r0, r0, ror #18
   17810:	andeq	r0, r0, r4, ror #21
   17814:	ldr	r0, [pc, #2900]	; 18370 <table_cell_from_buffer@@Base+0xc0c>
   17818:	add	r1, pc, r0
   1781c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17820:	sub	r2, fp, #32
   17824:	bl	11f8c <__isoc99_sscanf@plt>
   17828:	str	r0, [fp, #-36]	; 0xffffffdc
   1782c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   17830:	mvn	r1, #0
   17834:	cmp	r1, r0
   17838:	bne	17848 <table_cell_from_buffer@@Base+0xe4>
   1783c:	mvn	r0, #0
   17840:	str	r0, [fp, #-28]	; 0xffffffe4
   17844:	b	17880 <table_cell_from_buffer@@Base+0x11c>
   17848:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1784c:	movw	r1, #1
   17850:	cmp	r1, r0
   17854:	beq	17864 <table_cell_from_buffer@@Base+0x100>
   17858:	mvn	r0, #0
   1785c:	str	r0, [fp, #-28]	; 0xffffffe4
   17860:	b	1787c <table_cell_from_buffer@@Base+0x118>
   17864:	ldr	r0, [fp, #-12]
   17868:	ldr	r1, [fp, #-16]
   1786c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17870:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17874:	bl	16754 <table_set_int@@Base>
   17878:	str	r0, [sp, #108]	; 0x6c
   1787c:	b	17880 <table_cell_from_buffer@@Base+0x11c>
   17880:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17884:	ldr	r0, [pc, #2784]	; 1836c <table_cell_from_buffer@@Base+0xc08>
   17888:	add	r1, pc, r0
   1788c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17890:	sub	r2, fp, #40	; 0x28
   17894:	bl	11f8c <__isoc99_sscanf@plt>
   17898:	str	r0, [fp, #-44]	; 0xffffffd4
   1789c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   178a0:	mvn	r1, #0
   178a4:	cmp	r1, r0
   178a8:	bne	178b8 <table_cell_from_buffer@@Base+0x154>
   178ac:	mvn	r0, #0
   178b0:	str	r0, [fp, #-28]	; 0xffffffe4
   178b4:	b	178f0 <table_cell_from_buffer@@Base+0x18c>
   178b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   178bc:	movw	r1, #1
   178c0:	cmp	r1, r0
   178c4:	beq	178d4 <table_cell_from_buffer@@Base+0x170>
   178c8:	mvn	r0, #0
   178cc:	str	r0, [fp, #-28]	; 0xffffffe4
   178d0:	b	178ec <table_cell_from_buffer@@Base+0x188>
   178d4:	ldr	r0, [fp, #-12]
   178d8:	ldr	r1, [fp, #-16]
   178dc:	ldr	r2, [fp, #-20]	; 0xffffffec
   178e0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   178e4:	bl	16794 <table_set_uint@@Base>
   178e8:	str	r0, [sp, #104]	; 0x68
   178ec:	b	178f0 <table_cell_from_buffer@@Base+0x18c>
   178f0:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   178f4:	ldr	r0, [pc, #2668]	; 18368 <table_cell_from_buffer@@Base+0xc04>
   178f8:	add	r1, pc, r0
   178fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17900:	sub	r2, fp, #45	; 0x2d
   17904:	bl	11f8c <__isoc99_sscanf@plt>
   17908:	str	r0, [fp, #-52]	; 0xffffffcc
   1790c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   17910:	mvn	r1, #0
   17914:	cmp	r1, r0
   17918:	bne	17928 <table_cell_from_buffer@@Base+0x1c4>
   1791c:	mvn	r0, #0
   17920:	str	r0, [fp, #-28]	; 0xffffffe4
   17924:	b	17960 <table_cell_from_buffer@@Base+0x1fc>
   17928:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1792c:	movw	r1, #1
   17930:	cmp	r1, r0
   17934:	beq	17944 <table_cell_from_buffer@@Base+0x1e0>
   17938:	mvn	r0, #0
   1793c:	str	r0, [fp, #-28]	; 0xffffffe4
   17940:	b	1795c <table_cell_from_buffer@@Base+0x1f8>
   17944:	ldr	r0, [fp, #-12]
   17948:	ldr	r1, [fp, #-16]
   1794c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17950:	ldrsb	r3, [fp, #-45]	; 0xffffffd3
   17954:	bl	167d4 <table_set_int8@@Base>
   17958:	str	r0, [sp, #100]	; 0x64
   1795c:	b	17960 <table_cell_from_buffer@@Base+0x1fc>
   17960:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17964:	ldr	r0, [pc, #2552]	; 18364 <table_cell_from_buffer@@Base+0xc00>
   17968:	add	r1, pc, r0
   1796c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17970:	sub	r2, fp, #53	; 0x35
   17974:	bl	11f8c <__isoc99_sscanf@plt>
   17978:	str	r0, [fp, #-60]	; 0xffffffc4
   1797c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   17980:	mvn	r1, #0
   17984:	cmp	r1, r0
   17988:	bne	17998 <table_cell_from_buffer@@Base+0x234>
   1798c:	mvn	r0, #0
   17990:	str	r0, [fp, #-28]	; 0xffffffe4
   17994:	b	179d0 <table_cell_from_buffer@@Base+0x26c>
   17998:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1799c:	movw	r1, #1
   179a0:	cmp	r1, r0
   179a4:	beq	179b4 <table_cell_from_buffer@@Base+0x250>
   179a8:	mvn	r0, #0
   179ac:	str	r0, [fp, #-28]	; 0xffffffe4
   179b0:	b	179cc <table_cell_from_buffer@@Base+0x268>
   179b4:	ldr	r0, [fp, #-12]
   179b8:	ldr	r1, [fp, #-16]
   179bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   179c0:	ldrb	r3, [fp, #-53]	; 0xffffffcb
   179c4:	bl	16814 <table_set_uint8@@Base>
   179c8:	str	r0, [sp, #96]	; 0x60
   179cc:	b	179d0 <table_cell_from_buffer@@Base+0x26c>
   179d0:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   179d4:	ldr	r0, [pc, #2436]	; 18360 <table_cell_from_buffer@@Base+0xbfc>
   179d8:	add	r1, pc, r0
   179dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   179e0:	sub	r2, fp, #62	; 0x3e
   179e4:	bl	11f8c <__isoc99_sscanf@plt>
   179e8:	str	r0, [fp, #-68]	; 0xffffffbc
   179ec:	ldr	r0, [fp, #-68]	; 0xffffffbc
   179f0:	mvn	r1, #0
   179f4:	cmp	r1, r0
   179f8:	bne	17a08 <table_cell_from_buffer@@Base+0x2a4>
   179fc:	mvn	r0, #0
   17a00:	str	r0, [fp, #-28]	; 0xffffffe4
   17a04:	b	17a40 <table_cell_from_buffer@@Base+0x2dc>
   17a08:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17a0c:	movw	r1, #1
   17a10:	cmp	r1, r0
   17a14:	beq	17a24 <table_cell_from_buffer@@Base+0x2c0>
   17a18:	mvn	r0, #0
   17a1c:	str	r0, [fp, #-28]	; 0xffffffe4
   17a20:	b	17a3c <table_cell_from_buffer@@Base+0x2d8>
   17a24:	ldr	r0, [fp, #-12]
   17a28:	ldr	r1, [fp, #-16]
   17a2c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17a30:	ldrsh	r3, [fp, #-62]	; 0xffffffc2
   17a34:	bl	16854 <table_set_int16@@Base>
   17a38:	str	r0, [sp, #92]	; 0x5c
   17a3c:	b	17a40 <table_cell_from_buffer@@Base+0x2dc>
   17a40:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17a44:	ldr	r0, [pc, #2320]	; 1835c <table_cell_from_buffer@@Base+0xbf8>
   17a48:	add	r1, pc, r0
   17a4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a50:	sub	r2, fp, #70	; 0x46
   17a54:	bl	11f8c <__isoc99_sscanf@plt>
   17a58:	str	r0, [fp, #-76]	; 0xffffffb4
   17a5c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   17a60:	mvn	r1, #0
   17a64:	cmp	r1, r0
   17a68:	bne	17a78 <table_cell_from_buffer@@Base+0x314>
   17a6c:	mvn	r0, #0
   17a70:	str	r0, [fp, #-28]	; 0xffffffe4
   17a74:	b	17ab0 <table_cell_from_buffer@@Base+0x34c>
   17a78:	ldr	r0, [fp, #-76]	; 0xffffffb4
   17a7c:	movw	r1, #1
   17a80:	cmp	r1, r0
   17a84:	beq	17a94 <table_cell_from_buffer@@Base+0x330>
   17a88:	mvn	r0, #0
   17a8c:	str	r0, [fp, #-28]	; 0xffffffe4
   17a90:	b	17aac <table_cell_from_buffer@@Base+0x348>
   17a94:	ldr	r0, [fp, #-12]
   17a98:	ldr	r1, [fp, #-16]
   17a9c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17aa0:	ldrh	r3, [fp, #-70]	; 0xffffffba
   17aa4:	bl	16894 <table_set_uint16@@Base>
   17aa8:	str	r0, [sp, #88]	; 0x58
   17aac:	b	17ab0 <table_cell_from_buffer@@Base+0x34c>
   17ab0:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17ab4:	ldr	r0, [pc, #2204]	; 18358 <table_cell_from_buffer@@Base+0xbf4>
   17ab8:	add	r1, pc, r0
   17abc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ac0:	sub	r2, fp, #80	; 0x50
   17ac4:	bl	11f8c <__isoc99_sscanf@plt>
   17ac8:	str	r0, [fp, #-84]	; 0xffffffac
   17acc:	ldr	r0, [fp, #-84]	; 0xffffffac
   17ad0:	mvn	r1, #0
   17ad4:	cmp	r1, r0
   17ad8:	bne	17ae8 <table_cell_from_buffer@@Base+0x384>
   17adc:	mvn	r0, #0
   17ae0:	str	r0, [fp, #-28]	; 0xffffffe4
   17ae4:	b	17b20 <table_cell_from_buffer@@Base+0x3bc>
   17ae8:	ldr	r0, [fp, #-84]	; 0xffffffac
   17aec:	movw	r1, #1
   17af0:	cmp	r1, r0
   17af4:	beq	17b04 <table_cell_from_buffer@@Base+0x3a0>
   17af8:	mvn	r0, #0
   17afc:	str	r0, [fp, #-28]	; 0xffffffe4
   17b00:	b	17b1c <table_cell_from_buffer@@Base+0x3b8>
   17b04:	ldr	r0, [fp, #-12]
   17b08:	ldr	r1, [fp, #-16]
   17b0c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17b10:	ldr	r3, [fp, #-80]	; 0xffffffb0
   17b14:	bl	168d4 <table_set_int32@@Base>
   17b18:	str	r0, [sp, #84]	; 0x54
   17b1c:	b	17b20 <table_cell_from_buffer@@Base+0x3bc>
   17b20:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17b24:	ldr	r0, [pc, #2088]	; 18354 <table_cell_from_buffer@@Base+0xbf0>
   17b28:	add	r1, pc, r0
   17b2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b30:	sub	r2, fp, #88	; 0x58
   17b34:	bl	11f8c <__isoc99_sscanf@plt>
   17b38:	str	r0, [fp, #-92]	; 0xffffffa4
   17b3c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   17b40:	mvn	r1, #0
   17b44:	cmp	r1, r0
   17b48:	bne	17b58 <table_cell_from_buffer@@Base+0x3f4>
   17b4c:	mvn	r0, #0
   17b50:	str	r0, [fp, #-28]	; 0xffffffe4
   17b54:	b	17b90 <table_cell_from_buffer@@Base+0x42c>
   17b58:	ldr	r0, [fp, #-92]	; 0xffffffa4
   17b5c:	movw	r1, #1
   17b60:	cmp	r1, r0
   17b64:	beq	17b74 <table_cell_from_buffer@@Base+0x410>
   17b68:	mvn	r0, #0
   17b6c:	str	r0, [fp, #-28]	; 0xffffffe4
   17b70:	b	17b8c <table_cell_from_buffer@@Base+0x428>
   17b74:	ldr	r0, [fp, #-12]
   17b78:	ldr	r1, [fp, #-16]
   17b7c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17b80:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17b84:	bl	16914 <table_set_uint32@@Base>
   17b88:	str	r0, [sp, #80]	; 0x50
   17b8c:	b	17b90 <table_cell_from_buffer@@Base+0x42c>
   17b90:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17b94:	ldr	r0, [pc, #1972]	; 18350 <table_cell_from_buffer@@Base+0xbec>
   17b98:	add	r1, pc, r0
   17b9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ba0:	sub	r2, fp, #104	; 0x68
   17ba4:	bl	11f8c <__isoc99_sscanf@plt>
   17ba8:	str	r0, [fp, #-108]	; 0xffffff94
   17bac:	ldr	r0, [fp, #-108]	; 0xffffff94
   17bb0:	mvn	r1, #0
   17bb4:	cmp	r1, r0
   17bb8:	bne	17bc8 <table_cell_from_buffer@@Base+0x464>
   17bbc:	mvn	r0, #0
   17bc0:	str	r0, [fp, #-28]	; 0xffffffe4
   17bc4:	b	17c10 <table_cell_from_buffer@@Base+0x4ac>
   17bc8:	ldr	r0, [fp, #-108]	; 0xffffff94
   17bcc:	movw	r1, #1
   17bd0:	cmp	r1, r0
   17bd4:	beq	17be4 <table_cell_from_buffer@@Base+0x480>
   17bd8:	mvn	r0, #0
   17bdc:	str	r0, [fp, #-28]	; 0xffffffe4
   17be0:	b	17c0c <table_cell_from_buffer@@Base+0x4a8>
   17be4:	ldr	r0, [fp, #-12]
   17be8:	ldr	r1, [fp, #-16]
   17bec:	ldr	r2, [fp, #-20]	; 0xffffffec
   17bf0:	ldr	r3, [fp, #-104]	; 0xffffff98
   17bf4:	ldr	ip, [fp, #-100]	; 0xffffff9c
   17bf8:	mov	lr, sp
   17bfc:	str	ip, [lr, #4]
   17c00:	str	r3, [lr]
   17c04:	bl	16954 <table_set_int64@@Base>
   17c08:	str	r0, [sp, #76]	; 0x4c
   17c0c:	b	17c10 <table_cell_from_buffer@@Base+0x4ac>
   17c10:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17c14:	ldr	r0, [pc, #1840]	; 1834c <table_cell_from_buffer@@Base+0xbe8>
   17c18:	add	r1, pc, r0
   17c1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c20:	sub	r2, fp, #120	; 0x78
   17c24:	bl	11f8c <__isoc99_sscanf@plt>
   17c28:	str	r0, [fp, #-124]	; 0xffffff84
   17c2c:	ldr	r0, [fp, #-124]	; 0xffffff84
   17c30:	mvn	r1, #0
   17c34:	cmp	r1, r0
   17c38:	bne	17c48 <table_cell_from_buffer@@Base+0x4e4>
   17c3c:	mvn	r0, #0
   17c40:	str	r0, [fp, #-28]	; 0xffffffe4
   17c44:	b	17c90 <table_cell_from_buffer@@Base+0x52c>
   17c48:	ldr	r0, [fp, #-124]	; 0xffffff84
   17c4c:	movw	r1, #1
   17c50:	cmp	r1, r0
   17c54:	beq	17c64 <table_cell_from_buffer@@Base+0x500>
   17c58:	mvn	r0, #0
   17c5c:	str	r0, [fp, #-28]	; 0xffffffe4
   17c60:	b	17c8c <table_cell_from_buffer@@Base+0x528>
   17c64:	ldr	r0, [fp, #-12]
   17c68:	ldr	r1, [fp, #-16]
   17c6c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17c70:	ldr	r3, [fp, #-120]	; 0xffffff88
   17c74:	ldr	ip, [fp, #-116]	; 0xffffff8c
   17c78:	mov	lr, sp
   17c7c:	str	ip, [lr, #4]
   17c80:	str	r3, [lr]
   17c84:	bl	169a0 <table_set_uint64@@Base>
   17c88:	str	r0, [sp, #72]	; 0x48
   17c8c:	b	17c90 <table_cell_from_buffer@@Base+0x52c>
   17c90:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17c94:	ldr	r0, [pc, #1708]	; 18348 <table_cell_from_buffer@@Base+0xbe4>
   17c98:	add	r1, pc, r0
   17c9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ca0:	sub	r2, fp, #126	; 0x7e
   17ca4:	bl	11f8c <__isoc99_sscanf@plt>
   17ca8:	str	r0, [fp, #-132]	; 0xffffff7c
   17cac:	ldr	r0, [fp, #-132]	; 0xffffff7c
   17cb0:	mvn	r1, #0
   17cb4:	cmp	r1, r0
   17cb8:	bne	17cc8 <table_cell_from_buffer@@Base+0x564>
   17cbc:	mvn	r0, #0
   17cc0:	str	r0, [fp, #-28]	; 0xffffffe4
   17cc4:	b	17d00 <table_cell_from_buffer@@Base+0x59c>
   17cc8:	ldr	r0, [fp, #-132]	; 0xffffff7c
   17ccc:	movw	r1, #1
   17cd0:	cmp	r1, r0
   17cd4:	beq	17ce4 <table_cell_from_buffer@@Base+0x580>
   17cd8:	mvn	r0, #0
   17cdc:	str	r0, [fp, #-28]	; 0xffffffe4
   17ce0:	b	17cfc <table_cell_from_buffer@@Base+0x598>
   17ce4:	ldr	r0, [fp, #-12]
   17ce8:	ldr	r1, [fp, #-16]
   17cec:	ldr	r2, [fp, #-20]	; 0xffffffec
   17cf0:	ldrsh	r3, [fp, #-126]	; 0xffffff82
   17cf4:	bl	169ec <table_set_short@@Base>
   17cf8:	str	r0, [sp, #68]	; 0x44
   17cfc:	b	17d00 <table_cell_from_buffer@@Base+0x59c>
   17d00:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17d04:	ldr	r0, [pc, #1592]	; 18344 <table_cell_from_buffer@@Base+0xbe0>
   17d08:	add	r1, pc, r0
   17d0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d10:	sub	r2, fp, #134	; 0x86
   17d14:	bl	11f8c <__isoc99_sscanf@plt>
   17d18:	str	r0, [fp, #-140]	; 0xffffff74
   17d1c:	ldr	r0, [fp, #-140]	; 0xffffff74
   17d20:	mvn	r1, #0
   17d24:	cmp	r1, r0
   17d28:	bne	17d38 <table_cell_from_buffer@@Base+0x5d4>
   17d2c:	mvn	r0, #0
   17d30:	str	r0, [fp, #-28]	; 0xffffffe4
   17d34:	b	17d70 <table_cell_from_buffer@@Base+0x60c>
   17d38:	ldr	r0, [fp, #-140]	; 0xffffff74
   17d3c:	movw	r1, #1
   17d40:	cmp	r1, r0
   17d44:	beq	17d54 <table_cell_from_buffer@@Base+0x5f0>
   17d48:	mvn	r0, #0
   17d4c:	str	r0, [fp, #-28]	; 0xffffffe4
   17d50:	b	17d6c <table_cell_from_buffer@@Base+0x608>
   17d54:	ldr	r0, [fp, #-12]
   17d58:	ldr	r1, [fp, #-16]
   17d5c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17d60:	ldrh	r3, [fp, #-134]	; 0xffffff7a
   17d64:	bl	16a2c <table_set_ushort@@Base>
   17d68:	str	r0, [sp, #64]	; 0x40
   17d6c:	b	17d70 <table_cell_from_buffer@@Base+0x60c>
   17d70:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17d74:	ldr	r0, [pc, #1476]	; 18340 <table_cell_from_buffer@@Base+0xbdc>
   17d78:	add	r1, pc, r0
   17d7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d80:	sub	r2, fp, #144	; 0x90
   17d84:	bl	11f8c <__isoc99_sscanf@plt>
   17d88:	str	r0, [fp, #-148]	; 0xffffff6c
   17d8c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17d90:	mvn	r1, #0
   17d94:	cmp	r1, r0
   17d98:	bne	17da8 <table_cell_from_buffer@@Base+0x644>
   17d9c:	mvn	r0, #0
   17da0:	str	r0, [fp, #-28]	; 0xffffffe4
   17da4:	b	17de0 <table_cell_from_buffer@@Base+0x67c>
   17da8:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17dac:	movw	r1, #1
   17db0:	cmp	r1, r0
   17db4:	beq	17dc4 <table_cell_from_buffer@@Base+0x660>
   17db8:	mvn	r0, #0
   17dbc:	str	r0, [fp, #-28]	; 0xffffffe4
   17dc0:	b	17ddc <table_cell_from_buffer@@Base+0x678>
   17dc4:	ldr	r0, [fp, #-12]
   17dc8:	ldr	r1, [fp, #-16]
   17dcc:	ldr	r2, [fp, #-20]	; 0xffffffec
   17dd0:	ldr	r3, [fp, #-144]	; 0xffffff70
   17dd4:	bl	16a6c <table_set_long@@Base>
   17dd8:	str	r0, [sp, #60]	; 0x3c
   17ddc:	b	17de0 <table_cell_from_buffer@@Base+0x67c>
   17de0:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17de4:	ldr	r0, [pc, #1360]	; 1833c <table_cell_from_buffer@@Base+0xbd8>
   17de8:	add	r1, pc, r0
   17dec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17df0:	sub	r2, fp, #152	; 0x98
   17df4:	bl	11f8c <__isoc99_sscanf@plt>
   17df8:	str	r0, [fp, #-156]	; 0xffffff64
   17dfc:	ldr	r0, [fp, #-156]	; 0xffffff64
   17e00:	mvn	r1, #0
   17e04:	cmp	r1, r0
   17e08:	bne	17e18 <table_cell_from_buffer@@Base+0x6b4>
   17e0c:	mvn	r0, #0
   17e10:	str	r0, [fp, #-28]	; 0xffffffe4
   17e14:	b	17e50 <table_cell_from_buffer@@Base+0x6ec>
   17e18:	ldr	r0, [fp, #-156]	; 0xffffff64
   17e1c:	movw	r1, #1
   17e20:	cmp	r1, r0
   17e24:	beq	17e34 <table_cell_from_buffer@@Base+0x6d0>
   17e28:	mvn	r0, #0
   17e2c:	str	r0, [fp, #-28]	; 0xffffffe4
   17e30:	b	17e4c <table_cell_from_buffer@@Base+0x6e8>
   17e34:	ldr	r0, [fp, #-12]
   17e38:	ldr	r1, [fp, #-16]
   17e3c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17e40:	ldr	r3, [fp, #-152]	; 0xffffff68
   17e44:	bl	16aac <table_set_ulong@@Base>
   17e48:	str	r0, [sp, #56]	; 0x38
   17e4c:	b	17e50 <table_cell_from_buffer@@Base+0x6ec>
   17e50:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17e54:	ldr	r0, [pc, #1244]	; 18338 <table_cell_from_buffer@@Base+0xbd4>
   17e58:	add	r1, pc, r0
   17e5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e60:	sub	r2, fp, #168	; 0xa8
   17e64:	bl	11f8c <__isoc99_sscanf@plt>
   17e68:	str	r0, [fp, #-172]	; 0xffffff54
   17e6c:	ldr	r0, [fp, #-172]	; 0xffffff54
   17e70:	mvn	r1, #0
   17e74:	cmp	r1, r0
   17e78:	bne	17e88 <table_cell_from_buffer@@Base+0x724>
   17e7c:	mvn	r0, #0
   17e80:	str	r0, [fp, #-28]	; 0xffffffe4
   17e84:	b	17ed0 <table_cell_from_buffer@@Base+0x76c>
   17e88:	ldr	r0, [fp, #-172]	; 0xffffff54
   17e8c:	movw	r1, #1
   17e90:	cmp	r1, r0
   17e94:	beq	17ea4 <table_cell_from_buffer@@Base+0x740>
   17e98:	mvn	r0, #0
   17e9c:	str	r0, [fp, #-28]	; 0xffffffe4
   17ea0:	b	17ecc <table_cell_from_buffer@@Base+0x768>
   17ea4:	ldr	r0, [fp, #-12]
   17ea8:	ldr	r1, [fp, #-16]
   17eac:	ldr	r2, [fp, #-20]	; 0xffffffec
   17eb0:	ldr	r3, [fp, #-168]	; 0xffffff58
   17eb4:	ldr	ip, [fp, #-164]	; 0xffffff5c
   17eb8:	mov	lr, sp
   17ebc:	str	ip, [lr, #4]
   17ec0:	str	r3, [lr]
   17ec4:	bl	16aec <table_set_llong@@Base>
   17ec8:	str	r0, [sp, #52]	; 0x34
   17ecc:	b	17ed0 <table_cell_from_buffer@@Base+0x76c>
   17ed0:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17ed4:	ldr	r0, [pc, #1112]	; 18334 <table_cell_from_buffer@@Base+0xbd0>
   17ed8:	add	r1, pc, r0
   17edc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ee0:	sub	r2, fp, #184	; 0xb8
   17ee4:	bl	11f8c <__isoc99_sscanf@plt>
   17ee8:	str	r0, [fp, #-188]	; 0xffffff44
   17eec:	ldr	r0, [fp, #-188]	; 0xffffff44
   17ef0:	mvn	r1, #0
   17ef4:	cmp	r1, r0
   17ef8:	bne	17f08 <table_cell_from_buffer@@Base+0x7a4>
   17efc:	mvn	r0, #0
   17f00:	str	r0, [fp, #-28]	; 0xffffffe4
   17f04:	b	17f50 <table_cell_from_buffer@@Base+0x7ec>
   17f08:	ldr	r0, [fp, #-188]	; 0xffffff44
   17f0c:	movw	r1, #1
   17f10:	cmp	r1, r0
   17f14:	beq	17f24 <table_cell_from_buffer@@Base+0x7c0>
   17f18:	mvn	r0, #0
   17f1c:	str	r0, [fp, #-28]	; 0xffffffe4
   17f20:	b	17f4c <table_cell_from_buffer@@Base+0x7e8>
   17f24:	ldr	r0, [fp, #-12]
   17f28:	ldr	r1, [fp, #-16]
   17f2c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17f30:	ldr	r3, [fp, #-184]	; 0xffffff48
   17f34:	ldr	ip, [fp, #-180]	; 0xffffff4c
   17f38:	mov	lr, sp
   17f3c:	str	ip, [lr, #4]
   17f40:	str	r3, [lr]
   17f44:	bl	16b38 <table_set_ullong@@Base>
   17f48:	str	r0, [sp, #48]	; 0x30
   17f4c:	b	17f50 <table_cell_from_buffer@@Base+0x7ec>
   17f50:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17f54:	ldr	r0, [pc, #980]	; 18330 <table_cell_from_buffer@@Base+0xbcc>
   17f58:	add	r1, pc, r0
   17f5c:	add	r2, sp, #188	; 0xbc
   17f60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f64:	bl	11f8c <__isoc99_sscanf@plt>
   17f68:	str	r0, [sp, #184]	; 0xb8
   17f6c:	ldr	r0, [sp, #184]	; 0xb8
   17f70:	mvn	r1, #0
   17f74:	cmp	r1, r0
   17f78:	bne	17f88 <table_cell_from_buffer@@Base+0x824>
   17f7c:	mvn	r0, #0
   17f80:	str	r0, [fp, #-28]	; 0xffffffe4
   17f84:	b	17fc0 <table_cell_from_buffer@@Base+0x85c>
   17f88:	ldr	r0, [sp, #184]	; 0xb8
   17f8c:	movw	r1, #1
   17f90:	cmp	r1, r0
   17f94:	beq	17fa4 <table_cell_from_buffer@@Base+0x840>
   17f98:	mvn	r0, #0
   17f9c:	str	r0, [fp, #-28]	; 0xffffffe4
   17fa0:	b	17fbc <table_cell_from_buffer@@Base+0x858>
   17fa4:	add	r3, sp, #188	; 0xbc
   17fa8:	ldr	r0, [fp, #-12]
   17fac:	ldr	r1, [fp, #-16]
   17fb0:	ldr	r2, [fp, #-20]	; 0xffffffec
   17fb4:	bl	16c44 <table_set_string@@Base>
   17fb8:	str	r0, [sp, #44]	; 0x2c
   17fbc:	b	17fc0 <table_cell_from_buffer@@Base+0x85c>
   17fc0:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   17fc4:	ldr	r0, [pc, #864]	; 1832c <table_cell_from_buffer@@Base+0xbc8>
   17fc8:	add	r1, pc, r0
   17fcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17fd0:	add	r2, sp, #180	; 0xb4
   17fd4:	bl	11f8c <__isoc99_sscanf@plt>
   17fd8:	str	r0, [sp, #176]	; 0xb0
   17fdc:	ldr	r0, [sp, #176]	; 0xb0
   17fe0:	mvn	r1, #0
   17fe4:	cmp	r1, r0
   17fe8:	bne	17ff8 <table_cell_from_buffer@@Base+0x894>
   17fec:	mvn	r0, #0
   17ff0:	str	r0, [fp, #-28]	; 0xffffffe4
   17ff4:	b	18030 <table_cell_from_buffer@@Base+0x8cc>
   17ff8:	ldr	r0, [sp, #176]	; 0xb0
   17ffc:	movw	r1, #1
   18000:	cmp	r1, r0
   18004:	beq	18014 <table_cell_from_buffer@@Base+0x8b0>
   18008:	mvn	r0, #0
   1800c:	str	r0, [fp, #-28]	; 0xffffffe4
   18010:	b	1802c <table_cell_from_buffer@@Base+0x8c8>
   18014:	ldr	r0, [fp, #-12]
   18018:	ldr	r1, [fp, #-16]
   1801c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18020:	vldr	s0, [sp, #180]	; 0xb4
   18024:	bl	16b84 <table_set_float@@Base>
   18028:	str	r0, [sp, #40]	; 0x28
   1802c:	b	18030 <table_cell_from_buffer@@Base+0x8cc>
   18030:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   18034:	ldr	r0, [pc, #748]	; 18328 <table_cell_from_buffer@@Base+0xbc4>
   18038:	add	r1, pc, r0
   1803c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18040:	add	r2, sp, #168	; 0xa8
   18044:	bl	11f8c <__isoc99_sscanf@plt>
   18048:	str	r0, [sp, #164]	; 0xa4
   1804c:	ldr	r0, [sp, #164]	; 0xa4
   18050:	mvn	r1, #0
   18054:	cmp	r1, r0
   18058:	bne	18068 <table_cell_from_buffer@@Base+0x904>
   1805c:	mvn	r0, #0
   18060:	str	r0, [fp, #-28]	; 0xffffffe4
   18064:	b	180a0 <table_cell_from_buffer@@Base+0x93c>
   18068:	ldr	r0, [sp, #164]	; 0xa4
   1806c:	movw	r1, #1
   18070:	cmp	r1, r0
   18074:	beq	18084 <table_cell_from_buffer@@Base+0x920>
   18078:	mvn	r0, #0
   1807c:	str	r0, [fp, #-28]	; 0xffffffe4
   18080:	b	1809c <table_cell_from_buffer@@Base+0x938>
   18084:	ldr	r0, [fp, #-12]
   18088:	ldr	r1, [fp, #-16]
   1808c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18090:	vldr	d0, [sp, #168]	; 0xa8
   18094:	bl	16bc4 <table_set_double@@Base>
   18098:	str	r0, [sp, #36]	; 0x24
   1809c:	b	180a0 <table_cell_from_buffer@@Base+0x93c>
   180a0:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   180a4:	ldr	r0, [pc, #632]	; 18324 <table_cell_from_buffer@@Base+0xbc0>
   180a8:	add	r1, pc, r0
   180ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   180b0:	add	r2, sp, #152	; 0x98
   180b4:	bl	11f8c <__isoc99_sscanf@plt>
   180b8:	str	r0, [sp, #148]	; 0x94
   180bc:	ldr	r0, [sp, #148]	; 0x94
   180c0:	mvn	r1, #0
   180c4:	cmp	r1, r0
   180c8:	bne	180d8 <table_cell_from_buffer@@Base+0x974>
   180cc:	mvn	r0, #0
   180d0:	str	r0, [fp, #-28]	; 0xffffffe4
   180d4:	b	18110 <table_cell_from_buffer@@Base+0x9ac>
   180d8:	ldr	r0, [sp, #148]	; 0x94
   180dc:	movw	r1, #1
   180e0:	cmp	r1, r0
   180e4:	beq	180f4 <table_cell_from_buffer@@Base+0x990>
   180e8:	mvn	r0, #0
   180ec:	str	r0, [fp, #-28]	; 0xffffffe4
   180f0:	b	1810c <table_cell_from_buffer@@Base+0x9a8>
   180f4:	ldr	r0, [fp, #-12]
   180f8:	ldr	r1, [fp, #-16]
   180fc:	ldr	r2, [fp, #-20]	; 0xffffffec
   18100:	vldr	d0, [sp, #152]	; 0x98
   18104:	bl	16c04 <table_set_ldouble@@Base>
   18108:	str	r0, [sp, #32]
   1810c:	b	18110 <table_cell_from_buffer@@Base+0x9ac>
   18110:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   18114:	ldr	r0, [pc, #516]	; 18320 <table_cell_from_buffer@@Base+0xbbc>
   18118:	add	r1, pc, r0
   1811c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18120:	add	r2, sp, #144	; 0x90
   18124:	bl	11f8c <__isoc99_sscanf@plt>
   18128:	str	r0, [sp, #140]	; 0x8c
   1812c:	ldr	r0, [sp, #140]	; 0x8c
   18130:	mvn	r1, #0
   18134:	cmp	r1, r0
   18138:	bne	18148 <table_cell_from_buffer@@Base+0x9e4>
   1813c:	mvn	r0, #0
   18140:	str	r0, [fp, #-28]	; 0xffffffe4
   18144:	b	181b4 <table_cell_from_buffer@@Base+0xa50>
   18148:	ldr	r0, [sp, #140]	; 0x8c
   1814c:	movw	r1, #1
   18150:	cmp	r1, r0
   18154:	beq	18164 <table_cell_from_buffer@@Base+0xa00>
   18158:	mvn	r0, #0
   1815c:	str	r0, [fp, #-28]	; 0xffffffe4
   18160:	b	181b0 <table_cell_from_buffer@@Base+0xa4c>
   18164:	ldr	r0, [sp, #144]	; 0x90
   18168:	cmp	r0, #0
   1816c:	beq	18190 <table_cell_from_buffer@@Base+0xa2c>
   18170:	ldr	r0, [fp, #-12]
   18174:	ldr	r1, [fp, #-16]
   18178:	ldr	r2, [fp, #-20]	; 0xffffffec
   1817c:	movw	r3, #1
   18180:	and	r3, r3, #1
   18184:	bl	16710 <table_set_bool@@Base>
   18188:	str	r0, [sp, #28]
   1818c:	b	181ac <table_cell_from_buffer@@Base+0xa48>
   18190:	ldr	r0, [fp, #-12]
   18194:	ldr	r1, [fp, #-16]
   18198:	ldr	r2, [fp, #-20]	; 0xffffffec
   1819c:	movw	r3, #0
   181a0:	and	r3, r3, #1
   181a4:	bl	16710 <table_set_bool@@Base>
   181a8:	str	r0, [sp, #24]
   181ac:	b	181b0 <table_cell_from_buffer@@Base+0xa4c>
   181b0:	b	181b4 <table_cell_from_buffer@@Base+0xa50>
   181b4:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   181b8:	ldr	r0, [pc, #348]	; 1831c <table_cell_from_buffer@@Base+0xbb8>
   181bc:	add	r1, pc, r0
   181c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   181c4:	add	r2, sp, #139	; 0x8b
   181c8:	bl	11f8c <__isoc99_sscanf@plt>
   181cc:	str	r0, [sp, #132]	; 0x84
   181d0:	ldr	r0, [sp, #132]	; 0x84
   181d4:	mvn	r1, #0
   181d8:	cmp	r1, r0
   181dc:	bne	181ec <table_cell_from_buffer@@Base+0xa88>
   181e0:	mvn	r0, #0
   181e4:	str	r0, [fp, #-28]	; 0xffffffe4
   181e8:	b	18224 <table_cell_from_buffer@@Base+0xac0>
   181ec:	ldr	r0, [sp, #132]	; 0x84
   181f0:	movw	r1, #1
   181f4:	cmp	r1, r0
   181f8:	beq	18208 <table_cell_from_buffer@@Base+0xaa4>
   181fc:	mvn	r0, #0
   18200:	str	r0, [fp, #-28]	; 0xffffffe4
   18204:	b	18220 <table_cell_from_buffer@@Base+0xabc>
   18208:	ldr	r0, [fp, #-12]
   1820c:	ldr	r1, [fp, #-16]
   18210:	ldr	r2, [fp, #-20]	; 0xffffffec
   18214:	ldrb	r3, [sp, #139]	; 0x8b
   18218:	bl	16c84 <table_set_char@@Base>
   1821c:	str	r0, [sp, #20]
   18220:	b	18224 <table_cell_from_buffer@@Base+0xac0>
   18224:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   18228:	ldr	r0, [pc, #232]	; 18318 <table_cell_from_buffer@@Base+0xbb4>
   1822c:	add	r1, pc, r0
   18230:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18234:	add	r2, sp, #131	; 0x83
   18238:	bl	11f8c <__isoc99_sscanf@plt>
   1823c:	str	r0, [sp, #124]	; 0x7c
   18240:	ldr	r0, [sp, #124]	; 0x7c
   18244:	mvn	r1, #0
   18248:	cmp	r1, r0
   1824c:	bne	1825c <table_cell_from_buffer@@Base+0xaf8>
   18250:	mvn	r0, #0
   18254:	str	r0, [fp, #-28]	; 0xffffffe4
   18258:	b	18294 <table_cell_from_buffer@@Base+0xb30>
   1825c:	ldr	r0, [sp, #124]	; 0x7c
   18260:	movw	r1, #1
   18264:	cmp	r1, r0
   18268:	beq	18278 <table_cell_from_buffer@@Base+0xb14>
   1826c:	mvn	r0, #0
   18270:	str	r0, [fp, #-28]	; 0xffffffe4
   18274:	b	18290 <table_cell_from_buffer@@Base+0xb2c>
   18278:	ldr	r0, [fp, #-12]
   1827c:	ldr	r1, [fp, #-16]
   18280:	ldr	r2, [fp, #-20]	; 0xffffffec
   18284:	ldrb	r3, [sp, #131]	; 0x83
   18288:	bl	16cc4 <table_set_uchar@@Base>
   1828c:	str	r0, [sp, #16]
   18290:	b	18294 <table_cell_from_buffer@@Base+0xb30>
   18294:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   18298:	ldr	r0, [pc, #116]	; 18314 <table_cell_from_buffer@@Base+0xbb0>
   1829c:	add	r1, pc, r0
   182a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   182a4:	add	r2, sp, #120	; 0x78
   182a8:	bl	11f8c <__isoc99_sscanf@plt>
   182ac:	str	r0, [sp, #116]	; 0x74
   182b0:	ldr	r0, [sp, #116]	; 0x74
   182b4:	mvn	r1, #0
   182b8:	cmp	r1, r0
   182bc:	bne	182cc <table_cell_from_buffer@@Base+0xb68>
   182c0:	mvn	r0, #0
   182c4:	str	r0, [fp, #-28]	; 0xffffffe4
   182c8:	b	18304 <table_cell_from_buffer@@Base+0xba0>
   182cc:	ldr	r0, [sp, #116]	; 0x74
   182d0:	movw	r1, #1
   182d4:	cmp	r1, r0
   182d8:	beq	182e8 <table_cell_from_buffer@@Base+0xb84>
   182dc:	mvn	r0, #0
   182e0:	str	r0, [fp, #-28]	; 0xffffffe4
   182e4:	b	18300 <table_cell_from_buffer@@Base+0xb9c>
   182e8:	ldr	r0, [fp, #-12]
   182ec:	ldr	r1, [fp, #-16]
   182f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   182f4:	ldr	r3, [sp, #120]	; 0x78
   182f8:	bl	16d04 <table_set_ptr@@Base>
   182fc:	str	r0, [sp, #12]
   18300:	b	18304 <table_cell_from_buffer@@Base+0xba0>
   18304:	b	18308 <table_cell_from_buffer@@Base+0xba4>
   18308:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1830c:	sub	sp, fp, #8
   18310:	pop	{r4, r5, fp, pc}
   18314:	ldrdeq	r0, [r0], -r5
   18318:	andeq	r0, r0, r2, asr #4
   1831c:			; <UNDEFINED> instruction: 0x000002b2
   18320:	andeq	r0, r0, r8, lsr #6
   18324:	andeq	r0, r0, r2, asr #7
   18328:	andeq	r0, r0, lr, lsr #8
   1832c:	muleq	r0, fp, r4
   18330:	andeq	r0, r0, r8, lsl #10
   18334:	andeq	r0, r0, r3, ror r5
   18338:	andeq	r0, r0, lr, ror #11
   1833c:	andeq	r0, r0, r4, ror r6
   18340:	andeq	r0, r0, r0, ror #13
   18344:	andeq	r0, r0, ip, asr #14
   18348:			; <UNDEFINED> instruction: 0x000007b8
   1834c:	andeq	r0, r0, r3, lsr r8
   18350:	andeq	r0, r0, lr, lsr #17
   18354:	andeq	r0, r0, fp, lsl r9
   18358:	andeq	r0, r0, r8, lsl #19
   1835c:	andeq	r0, r0, ip, lsl #20
   18360:	andeq	r0, r0, r8, ror sl
   18364:	andeq	r0, r0, r1, lsl fp
   18368:	andeq	r0, r0, ip, ror fp
   1836c:			; <UNDEFINED> instruction: 0x00000bbb
   18370:	andeq	r0, r0, r8, lsr #24

00018374 <table_cell_nullify@@Base>:
   18374:	push	{fp, lr}
   18378:	mov	fp, sp
   1837c:	sub	sp, sp, #16
   18380:	str	r0, [fp, #-4]
   18384:	str	r1, [sp, #8]
   18388:	str	r2, [sp, #4]
   1838c:	ldr	r0, [fp, #-4]
   18390:	ldr	r1, [sp, #8]
   18394:	ldr	r2, [sp, #4]
   18398:	bl	16d84 <table_get_cell_ptr@@Base>
   1839c:	str	r0, [sp]
   183a0:	ldr	r0, [sp]
   183a4:	ldr	r0, [r0]
   183a8:	movw	r1, #0
   183ac:	cmp	r0, r1
   183b0:	beq	183cc <table_cell_nullify@@Base+0x58>
   183b4:	ldr	r0, [sp]
   183b8:	ldr	r0, [r0]
   183bc:	bl	11f14 <free@plt>
   183c0:	ldr	r0, [sp]
   183c4:	movw	lr, #0
   183c8:	str	lr, [r0]
   183cc:	movw	r0, #0
   183d0:	mov	sp, fp
   183d4:	pop	{fp, pc}

000183d8 <__libc_csu_init@@Base>:
   183d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   183dc:	mov	r7, r0
   183e0:	ldr	r6, [pc, #72]	; 18430 <__libc_csu_init@@Base+0x58>
   183e4:	ldr	r5, [pc, #72]	; 18434 <__libc_csu_init@@Base+0x5c>
   183e8:	add	r6, pc, r6
   183ec:	add	r5, pc, r5
   183f0:	sub	r6, r6, r5
   183f4:	mov	r8, r1
   183f8:	mov	r9, r2
   183fc:	bl	11ee8 <strcmp@plt-0x20>
   18400:	asrs	r6, r6, #2
   18404:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18408:	mov	r4, #0
   1840c:	add	r4, r4, #1
   18410:	ldr	r3, [r5], #4
   18414:	mov	r2, r9
   18418:	mov	r1, r8
   1841c:	mov	r0, r7
   18420:	blx	r3
   18424:	cmp	r6, r4
   18428:	bne	1840c <__libc_csu_init@@Base+0x34>
   1842c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18430:	andeq	r0, r1, ip, lsl fp
   18434:	andeq	r0, r1, r4, lsl fp

00018438 <__libc_csu_fini@@Base>:
   18438:	bx	lr

Disassembly of section .fini:

0001843c <.fini>:
   1843c:	push	{r3, lr}
   18440:	pop	{r3, pc}
